<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="registro2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="SupRegistro2.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="SupRegistro2.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SupRegistro2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SupRegistro2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="SupRegistro2.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SupRegistro2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SupRegistro2.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SupRegistro2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SupRegistro2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SupRegistro2.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="SupRegistro2.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="SupRegistro2.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="SupRegistro2.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SupRegistro2.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="SupRegistro2.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SupRegistro2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SupRegistro2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="SupRegistro2.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="SupRegistro2.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="SupRegistro2.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="SupRegistro2.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="SupRegistro2.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SupRegistro2.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SupRegistro2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SupRegistro2_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SupRegistro2_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SupRegistro2_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="SupRegistro2_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SupRegistro2_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SupRegistro2_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="SupRegistro2_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="SupRegistro2_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SupRegistro2_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SupRegistro2_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SupRegistro2_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="SupRegistro2_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SupRegistro2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SuperiorRegistro2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tes_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tes_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tes_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tes_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1587498080" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1587498080">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587498080" xil_pn:in_ck="6941927405255913582" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1587498080">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SupRegistro2.vhd"/>
      <outfile xil_pn:name="arreglo_reg.vhd"/>
      <outfile xil_pn:name="divfre.vhd"/>
      <outfile xil_pn:name="tes.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1587498088" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7290365938497881182" xil_pn:start_ts="1587498088">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587498088" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1414383863902131232" xil_pn:start_ts="1587498088">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587498088" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6903295226354068791" xil_pn:start_ts="1587498088">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587498088" xil_pn:in_ck="6941927405255913582" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1587498088">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SupRegistro2.vhd"/>
      <outfile xil_pn:name="arreglo_reg.vhd"/>
      <outfile xil_pn:name="divfre.vhd"/>
      <outfile xil_pn:name="tes.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1587498092" xil_pn:in_ck="6941927405255913582" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8955234963447745956" xil_pn:start_ts="1587498088">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="tes_beh.prj"/>
      <outfile xil_pn:name="tes_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1587498092" xil_pn:in_ck="4749523726770467451" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="636906039621207633" xil_pn:start_ts="1587498092">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tes_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1587497456" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3790202450725809542" xil_pn:start_ts="1587497456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587497456" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6903295226354068791" xil_pn:start_ts="1587497456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587497456" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1587497456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587497456" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7488318976365068540" xil_pn:start_ts="1587497456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587497456" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1587497456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587497456" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2096781047459778989" xil_pn:start_ts="1587497456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587497471" xil_pn:in_ck="-1828916709010113902" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="1099027798719491362" xil_pn:start_ts="1587497456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SupRegistro2.lso"/>
      <outfile xil_pn:name="SupRegistro2.ngc"/>
      <outfile xil_pn:name="SupRegistro2.ngr"/>
      <outfile xil_pn:name="SupRegistro2.prj"/>
      <outfile xil_pn:name="SupRegistro2.stx"/>
      <outfile xil_pn:name="SupRegistro2.syr"/>
      <outfile xil_pn:name="SupRegistro2.xst"/>
      <outfile xil_pn:name="SupRegistro2_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1587497676" xil_pn:in_ck="162138854071659" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2745981875830239823" xil_pn:start_ts="1587497676">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1587497686" xil_pn:in_ck="-4482213576246658166" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6178920048687404980" xil_pn:start_ts="1587497676">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SupRegistro2.bld"/>
      <outfile xil_pn:name="SupRegistro2.ngd"/>
      <outfile xil_pn:name="SupRegistro2_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1587497703" xil_pn:in_ck="-4482167164762256213" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1587497686">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SupRegistro2.pcf"/>
      <outfile xil_pn:name="SupRegistro2_map.map"/>
      <outfile xil_pn:name="SupRegistro2_map.mrp"/>
      <outfile xil_pn:name="SupRegistro2_map.ncd"/>
      <outfile xil_pn:name="SupRegistro2_map.ngm"/>
      <outfile xil_pn:name="SupRegistro2_map.xrpt"/>
      <outfile xil_pn:name="SupRegistro2_summary.xml"/>
      <outfile xil_pn:name="SupRegistro2_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1587497731" xil_pn:in_ck="-249385007648831516" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1587497703">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SupRegistro2.ncd"/>
      <outfile xil_pn:name="SupRegistro2.pad"/>
      <outfile xil_pn:name="SupRegistro2.par"/>
      <outfile xil_pn:name="SupRegistro2.ptwx"/>
      <outfile xil_pn:name="SupRegistro2.unroutes"/>
      <outfile xil_pn:name="SupRegistro2.xpi"/>
      <outfile xil_pn:name="SupRegistro2_pad.csv"/>
      <outfile xil_pn:name="SupRegistro2_pad.txt"/>
      <outfile xil_pn:name="SupRegistro2_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1587497752" xil_pn:in_ck="-4743621760546781508" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1587497736">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SupRegistro2.bgn"/>
      <outfile xil_pn:name="SupRegistro2.bit"/>
      <outfile xil_pn:name="SupRegistro2.drc"/>
      <outfile xil_pn:name="SupRegistro2.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1587497730" xil_pn:in_ck="-4488293480703314009" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1587497720">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SupRegistro2.twr"/>
      <outfile xil_pn:name="SupRegistro2.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
