Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: hx711.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "hx711.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "hx711"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : hx711
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/FPGA/hx711_Version2/seven_seg.vhd" in Library work.
Architecture a_seg of Entity seven_seg is up to date.
Compiling vhdl file "E:/FPGA/hx711_Version2/hx711.vhd" in Library work.
Entity <hx711> compiled.
Entity <hx711> (Architecture <a_hx711>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <hx711> in library <work> (architecture <a_hx711>).

Analyzing hierarchy for entity <seven_seg> in library <work> (architecture <a_seg>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <hx711> in library <work> (Architecture <a_hx711>).
Entity <hx711> analyzed. Unit <hx711> generated.

Analyzing Entity <seven_seg> in library <work> (Architecture <a_seg>).
Entity <seven_seg> analyzed. Unit <seven_seg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <seven_seg>.
    Related source file is "E:/FPGA/hx711_Version2/seven_seg.vhd".
    Found 4x4-bit ROM for signal <an$mux0001> created at line 69.
    Found 16x7-bit ROM for signal <cat$mux0001> created at line 82.
    Found 4-bit register for signal <an>.
    Found 7-bit register for signal <cat>.
    Found 16-bit register for signal <cnt>.
    Found 16-bit adder for signal <cnt$add0000> created at line 54.
    Found 4-bit 4-to-1 multiplexer for signal <input_dcd$mux0000> created at line 69.
    Found 2-bit up counter for signal <sel>.
    Summary:
	inferred   2 ROM(s).
	inferred   1 Counter(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Multiplexer(s).
Unit <seven_seg> synthesized.


Synthesizing Unit <hx711>.
    Related source file is "E:/FPGA/hx711_Version2/hx711.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <led>.
    Found 1-bit register for signal <clock_500KHz>.
    Found 6-bit up counter for signal <count_50>.
    Found 12-bit up counter for signal <count_read>.
    Found 3-bit up counter for signal <count_wait>.
    Found 24-bit register for signal <data>.
    Found 1-bit register for signal <en_cnt_50>.
    Found 2-bit register for signal <falling_edge_500KHz>.
    Found 24-bit register for signal <final_data>.
    Found 1-bit register for signal <rst_cnt_50>.
    Found 4-bit register for signal <seven_seg0>.
    Found 4-bit register for signal <seven_seg1>.
    Found 4-bit register for signal <seven_seg2>.
    Found 4-bit register for signal <seven_seg3>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   3 Counter(s).
	inferred  77 D-type flip-flop(s).
Unit <hx711> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Counters                                             : 4
 12-bit up counter                                     : 1
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 14
 1-bit register                                        : 3
 16-bit register                                       : 1
 2-bit register                                        : 1
 24-bit register                                       : 2
 4-bit register                                        : 5
 7-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:2]> with gray encoding.
------------------------------
 State            | Encoding
------------------------------
 init             | 00
 start            | 01
 wait_before_read | 11
 read_data        | 10
------------------------------

Synthesizing (advanced) Unit <seven_seg>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_cat_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_an_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <seven_seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Counters                                             : 4
 12-bit up counter                                     : 1
 2-bit up counter                                      : 1
 3-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 104
 Flip-Flops                                            : 104
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <hx711> ...

Optimizing unit <seven_seg> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block hx711, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 129
 Flip-Flops                                            : 129

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : hx711.ngr
Top Level Output File Name         : hx711
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 140
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 26
#      LUT2                        : 4
#      LUT3                        : 14
#      LUT3_L                      : 3
#      LUT4                        : 21
#      LUT4_D                      : 2
#      LUT4_L                      : 3
#      MUXCY                       : 26
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 129
#      FD                          : 51
#      FDCE                        : 9
#      FDE                         : 48
#      FDR                         : 3
#      FDRE                        : 15
#      FDS                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 1
#      OBUF                        : 21
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       82  out of    960     8%  
 Number of Slice Flip Flops:            129  out of   1920     6%  
 Number of 4 input LUTs:                 80  out of   1920     4%  
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of     83    27%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 116   |
DISPLAY/cnt_15                     | NONE(DISPLAY/sel_1)    | 13    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst_cnt_50(rst_cnt_50:Q)           | NONE(clock_500KHz)     | 9     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.753ns (Maximum Frequency: 173.822MHz)
   Minimum input arrival time before clock: 5.421ns
   Maximum output required time after clock: 5.831ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.753ns (frequency: 173.822MHz)
  Total number of paths / destination ports: 1037 / 203
-------------------------------------------------------------------------
Delay:               5.753ns (Levels of Logic = 2)
  Source:            state_FSM_FFd1 (FF)
  Destination:       count_read_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: state_FSM_FFd1 to count_read_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.591   0.844  state_FSM_FFd1 (state_FSM_FFd1)
     LUT2:I0->O           16   0.704   1.038  state_FSM_FFd1-In11 (shift)
     LUT4:I3->O           12   0.704   0.961  count_read_and00001_1 (count_read_and00001)
     FDRE:R                    0.911          count_read_0
    ----------------------------------------
    Total                      5.753ns (2.910ns logic, 2.843ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DISPLAY/cnt_15'
  Clock period: 4.590ns (frequency: 217.865MHz)
  Total number of paths / destination ports: 95 / 16
-------------------------------------------------------------------------
Delay:               4.590ns (Levels of Logic = 3)
  Source:            DISPLAY/sel_0 (FF)
  Destination:       DISPLAY/cat_5 (FF)
  Source Clock:      DISPLAY/cnt_15 rising
  Destination Clock: DISPLAY/cnt_15 rising

  Data Path: DISPLAY/sel_0 to DISPLAY/cat_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.591   1.175  DISPLAY/sel_0 (DISPLAY/sel_0)
     LUT3:I0->O            1   0.704   0.000  DISPLAY/Mmux_input_dcd_mux0000_32 (DISPLAY/Mmux_input_dcd_mux0000_32)
     MUXF5:I1->O           7   0.321   0.787  DISPLAY/Mmux_input_dcd_mux0000_2_f5_1 (DISPLAY/input_dcd_mux0000<2>)
     LUT4:I1->O            1   0.704   0.000  DISPLAY/Mrom_cat_mux000151 (DISPLAY/Mrom_cat_mux00015)
     FD:D                      0.308          DISPLAY/cat_5
    ----------------------------------------
    Total                      4.590ns (2.628ns logic, 1.962ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              5.421ns (Levels of Logic = 3)
  Source:            DOUT (PAD)
  Destination:       count_wait_0 (FF)
  Destination Clock: clk rising

  Data Path: DOUT to count_wait_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  DOUT_IBUF (DOUT_IBUF)
     LUT3:I0->O            4   0.704   0.591  count_wait_and000011 (count_wait_not0001)
     LUT4:I3->O            3   0.704   0.531  count_wait_and00001 (count_wait_and0000)
     FDRE:R                    0.911          count_wait_0
    ----------------------------------------
    Total                      5.421ns (3.537ns logic, 1.884ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 9
-------------------------------------------------------------------------
Offset:              5.831ns (Levels of Logic = 2)
  Source:            state_FSM_FFd2 (FF)
  Destination:       SCK (PAD)
  Source Clock:      clk rising

  Data Path: state_FSM_FFd2 to SCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.591   0.844  state_FSM_FFd2 (state_FSM_FFd2)
     LUT3:I0->O            1   0.704   0.420  SCK1 (SCK_OBUF)
     OBUF:I->O                 3.272          SCK_OBUF (SCK)
    ----------------------------------------
    Total                      5.831ns (4.567ns logic, 1.264ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DISPLAY/cnt_15'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            DISPLAY/an_3 (FF)
  Destination:       an<3> (PAD)
  Source Clock:      DISPLAY/cnt_15 rising

  Data Path: DISPLAY/an_3 to an<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.591   0.420  DISPLAY/an_3 (DISPLAY/an_3)
     OBUF:I->O                 3.272          an_3_OBUF (an<3>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.96 secs
 
--> 

Total memory usage is 262008 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

