

================================================================
== Synthesis Summary Report of 'tiled_conv'
================================================================
+ General Information: 
    * Date:           Tue Mar 28 08:45:55 2023
    * Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
    * Project:        proj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------------------+--------+-------+-----------+-----------+----------+-----------+------+----------+----------+-----------+-------------+--------------+-----+
    |                              Modules                             |  Issue |       |  Latency  |  Latency  | Iteration|           | Trip |          |          |           |             |              |     |
    |                              & Loops                             |  Type  | Slack |  (cycles) |    (ns)   |  Latency |  Interval | Count| Pipelined|   BRAM   |    DSP    |      FF     |      LUT     | URAM|
    +------------------------------------------------------------------+--------+-------+-----------+-----------+----------+-----------+------+----------+----------+-----------+-------------+--------------+-----+
    |+ tiled_conv                                                      |  Timing|   0.96|  260552193|  2.606e+09|         -|  260552194|     -|        no|  61 (21%)|  150 (68%)|  27488 (25%)|  63234 (118%)|    -|
    | + grp_conv_7x7_fu_1275                                           |       -|  -0.01|      29464|  2.946e+05|         -|      29464|     -|        no|         -|  147 (66%)|  24220 (22%)|  56039 (105%)|    -|
    |  o HEIGHT_WIDTH_KERNEL                                           |      II|  -7.30|      29462|  2.946e+05|        24|         16|  1840|       yes|         -|          -|            -|             -|    -|
    | + grp_store_output_tile_to_DRAM_fu_1340                          |  Timing|   0.00|       1850|  1.850e+04|         -|       1850|     -|        no|         -|    1 (~0%)|    359 (~0%)|      839 (1%)|    -|
    |  o OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH  |       -|  -7.30|       1848|  1.848e+04|        10|          1|  1840|       yes|         -|          -|            -|             -|    -|
    | + grp_load_layer_params_from_DRAM_fu_1370                        |  Timing|   0.00|        612|  6.120e+03|         -|        612|     -|        no|         -|          -|    317 (~0%)|      810 (1%)|    -|
    |  o WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH    |       -|  -7.30|        589|  5.890e+03|         3|          1|   588|       yes|         -|          -|            -|             -|    -|
    |  o BIAS                                                          |       -|  -7.30|          4|     40.000|         2|          1|     4|       yes|         -|          -|            -|             -|    -|
    | o TILE_ROW_TILE_COL                                              |       -|  -7.30|  260552192|  2.606e+09|    508891|          -|   512|        no|         -|          -|            -|             -|    -|
    |  o INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH     |       -|  -7.30|       7186|  7.186e+04|        12|          1|  7176|       yes|         -|          -|            -|             -|    -|
    +------------------------------------------------------------------+--------+-------+-----------+-----------+----------+-----------+------+----------+----------+-----------+-------------+--------------+-----+

