0.6
2019.2
Nov  6 2019
21:57:16
D:/data/logic_design_lab/labs/temp/lab1_1/lab1_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/logic_design_lab/labs/temp/lab1_1/lab1_1.srcs/sim_1/new/lab1_1_test.v,1645882000,verilog,,,,lab1_1_test,,,,,,,,
D:/data/logic_design_lab/labs/temp/lab1_1/lab1_1.srcs/sources_1/new/lab1_1.v,1645881893,verilog,,D:/data/logic_design_lab/labs/temp/lab1_1/lab1_1.srcs/sim_1/new/lab1_1_test.v,,lab1_1,,,,,,,,
