#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat May 25 00:45:57 2019
# Process ID: 174920
# Current directory: /tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_auto_cc_5_synth_1
# Command line: vivado -log design_1_auto_cc_5.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_auto_cc_5.tcl
# Log file: /tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_auto_cc_5_synth_1/design_1_auto_cc_5.vds
# Journal file: /tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_auto_cc_5_synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/tmp/tmp.uj6Pgihdhk/dummy.tcl'
100 Beta devices matching pattern found, 100 enabled.
enable_beta_device: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1540.098 ; gain = 10.516 ; free physical = 84106 ; free virtual = 492401
source design_1_auto_cc_5.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/tmp.uj6Pgihdhk/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:rts_pins:1.0'. The one found in location '/tmp/tmp.uj6Pgihdhk/ip/usp_rf_data_converter_v1_1/interfaces/rts_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/rts_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:cal_freeze_pins:1.0'. The one found in location '/tmp/tmp.uj6Pgihdhk/ip/usp_rf_data_converter_v1_1/interfaces/cal_freeze_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/cal_freeze_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:drp_mon_pins:1.0'. The one found in location '/tmp/tmp.uj6Pgihdhk/ip/usp_rf_data_converter_v1_1/interfaces/drp_mon_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/drp_mon_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:diff_pins:1.0'. The one found in location '/tmp/tmp.uj6Pgihdhk/ip/usp_rf_data_converter_v1_1/interfaces/diff_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/diff_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_sink_ctrl:1.0'. The one found in location '/tmp/tmp.uj6Pgihdhk/ip/usp_rf_data_converter_v1_1/interfaces/hsams_data_sink_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/hsams_data_sink_ctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:debug_pins:1.0'. The one found in location '/tmp/tmp.uj6Pgihdhk/ip/usp_rf_data_converter_v1_1/interfaces/debug_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/debug_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_source_ctrl:1.0'. The one found in location '/tmp/tmp.uj6Pgihdhk/ip/usp_rf_data_converter_v1_1/interfaces/hsams_data_source_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/hsams_data_source_ctrl.xml'
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1559.910 ; gain = 19.812 ; free physical = 84145 ; free virtual = 492253
Command: synth_design -top design_1_auto_cc_5 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 187346 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2560.699 ; gain = 0.000 ; free physical = 87124 ; free virtual = 495065
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_cc_5' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_5/synth/design_1_auto_cc_5.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_18_axi_clock_converter' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v:654]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ROUNDING_OFFSET bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 0 - type: integer 
	Parameter C_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 0 - type: integer 
	Parameter C_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 3 - type: integer 
	Parameter C_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 3 - type: integer 
	Parameter C_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 3 - type: integer 
	Parameter C_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 3 - type: integer 
	Parameter C_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 3 - type: integer 
	Parameter C_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 3 - type: integer 
	Parameter C_AWADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_AWID_RIGHT bound to: 10 - type: integer 
	Parameter C_AWID_WIDTH bound to: 0 - type: integer 
	Parameter C_AW_WIDTH bound to: 10 - type: integer 
	Parameter C_FIFO_AW_WIDTH bound to: 10 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 0 - type: integer 
	Parameter C_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 4 - type: integer 
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_WID_RIGHT bound to: 36 - type: integer 
	Parameter C_WID_WIDTH bound to: 0 - type: integer 
	Parameter C_W_WIDTH bound to: 36 - type: integer 
	Parameter C_FIFO_W_WIDTH bound to: 36 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 2 - type: integer 
	Parameter C_FIFO_B_WIDTH bound to: 2 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 0 - type: integer 
	Parameter C_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 0 - type: integer 
	Parameter C_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 3 - type: integer 
	Parameter C_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 3 - type: integer 
	Parameter C_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 3 - type: integer 
	Parameter C_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 3 - type: integer 
	Parameter C_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 3 - type: integer 
	Parameter C_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 3 - type: integer 
	Parameter C_ARADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_ARID_RIGHT bound to: 10 - type: integer 
	Parameter C_ARID_WIDTH bound to: 0 - type: integer 
	Parameter C_AR_WIDTH bound to: 10 - type: integer 
	Parameter C_FIFO_AR_WIDTH bound to: 10 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 2 - type: integer 
	Parameter C_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RID_RIGHT bound to: 34 - type: integer 
	Parameter C_RID_WIDTH bound to: 0 - type: integer 
	Parameter C_R_WIDTH bound to: 34 - type: integer 
	Parameter C_FIFO_R_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v:690]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v:691]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v:749]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v:750]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 10 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 10 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 7 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 10 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 7 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 10 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (1#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_18_lite_async' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
	Parameter C_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter C_SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 10 - type: integer 
	Parameter SRC_IDLE bound to: 2'b00 
	Parameter SRC_DRV_SEND bound to: 2'b01 
	Parameter SRC_WAIT_RCV_DONE bound to: 2'b10 
	Parameter DEST_IDLE bound to: 2'b00 
	Parameter DEST_DRV_VALID bound to: 2'b01 
	Parameter DEST_DRV_ACK bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
	Parameter DEST_EXT_HSK bound to: 1 - type: integer 
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* DIRECT_ENABLE = "yes" *) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:560]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (2#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-4471] merging register 'dest_req_ext_ff_reg' into 'dest_req_ff_reg' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake' (3#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_18_lite_async' (4#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_18_lite_async__parameterized0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
	Parameter C_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter C_SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 36 - type: integer 
	Parameter SRC_IDLE bound to: 2'b00 
	Parameter SRC_DRV_SEND bound to: 2'b01 
	Parameter SRC_WAIT_RCV_DONE bound to: 2'b10 
	Parameter DEST_IDLE bound to: 2'b00 
	Parameter DEST_DRV_VALID bound to: 2'b01 
	Parameter DEST_DRV_ACK bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized0' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
	Parameter DEST_EXT_HSK bound to: 1 - type: integer 
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-4471] merging register 'dest_req_ext_ff_reg' into 'dest_req_ff_reg' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized0' (4#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_18_lite_async__parameterized0' (4#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_18_lite_async__parameterized1' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
	Parameter C_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter C_SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter SRC_IDLE bound to: 2'b00 
	Parameter SRC_DRV_SEND bound to: 2'b01 
	Parameter SRC_WAIT_RCV_DONE bound to: 2'b10 
	Parameter DEST_IDLE bound to: 2'b00 
	Parameter DEST_DRV_VALID bound to: 2'b01 
	Parameter DEST_DRV_ACK bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized1' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
	Parameter DEST_EXT_HSK bound to: 1 - type: integer 
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-4471] merging register 'dest_req_ext_ff_reg' into 'dest_req_ff_reg' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized1' (4#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_18_lite_async__parameterized1' (4#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-6157] synthesizing module 'axi_clock_converter_v2_1_18_lite_async__parameterized2' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
	Parameter C_DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter C_SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter SRC_IDLE bound to: 2'b00 
	Parameter SRC_DRV_SEND bound to: 2'b01 
	Parameter SRC_WAIT_RCV_DONE bound to: 2'b10 
	Parameter DEST_IDLE bound to: 2'b00 
	Parameter DEST_DRV_VALID bound to: 2'b01 
	Parameter DEST_DRV_ACK bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_handshake__parameterized2' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
	Parameter DEST_EXT_HSK bound to: 1 - type: integer 
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_SYNC_FF bound to: 3 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-4471] merging register 'dest_req_ext_ff_reg' into 'dest_req_ff_reg' [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
WARNING: [Synth 8-6014] Unused sequential element dest_req_ext_ff_reg was removed.  [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:623]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_handshake__parameterized2' (4#1) [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:469]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_18_lite_async__parameterized2' (4#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v:517]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 10 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 10 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 7 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 10 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 7 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 10 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 10 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (5#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_clock_converter_v2_1_18_axi_clock_converter' (6#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ipshared/ac9d/hdl/axi_clock_converter_v2_1_vl_rfs.v:654]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_cc_5' (7#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_5/synth/design_1_auto_cc_5.v:58]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design xpm_cdc_single has unconnected port src_clk
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_clock_converter_v2_1_18_axi_clock_converter has unconnected port s_axi_arregion[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:40 . Memory (MB): peak = 2624.020 ; gain = 63.320 ; free physical = 90439 ; free virtual = 498503
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 2626.984 ; gain = 66.285 ; free physical = 90227 ; free virtual = 498320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:40 . Memory (MB): peak = 2626.984 ; gain = 66.285 ; free physical = 90225 ; free virtual = 498318
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_5/design_1_auto_cc_5_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2789.734 ; gain = 0.000 ; free physical = 84973 ; free virtual = 493143
Finished Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_5/design_1_auto_cc_5_ooc.xdc] for cell 'inst'
Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_auto_cc_5_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_auto_cc_5_synth_1/dont_touch.xdc]
Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_auto_cc_5_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_auto_cc_5_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_auto_cc_5_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_auto_cc_5_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2789.734 ; gain = 0.000 ; free physical = 84917 ; free virtual = 493087
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2790.230 ; gain = 0.496 ; free physical = 84905 ; free virtual = 493075
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:01:05 . Memory (MB): peak = 2790.230 ; gain = 229.531 ; free physical = 82280 ; free virtual = 490465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:01:05 . Memory (MB): peak = 2790.230 ; gain = 229.531 ; free physical = 82268 ; free virtual = 490452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_auto_cc_5_synth_1/dont_touch.xdc, line 9).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_dest2src_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/\gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r /handshake/xpm_cdc_single_src2dest_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:01:05 . Memory (MB): peak = 2790.230 ; gain = 229.531 ; free physical = 82203 ; free virtual = 490388
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_18_lite_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_18_lite_async__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_18_lite_async'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_18_lite_async'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_18_lite_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_18_lite_async__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_18_lite_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_18_lite_async__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'src_state_reg' in module 'axi_clock_converter_v2_1_18_lite_async__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'dest_state_reg' in module 'axi_clock_converter_v2_1_18_lite_async__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_18_lite_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_18_lite_async__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_18_lite_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_18_lite_async'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_18_lite_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_18_lite_async__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_18_lite_async__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_18_lite_async__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SRC_IDLE |                               00 |                               00
            SRC_DRV_SEND |                               01 |                               01
       SRC_WAIT_RCV_DONE |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'src_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_18_lite_async__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               DEST_IDLE |                               00 |                               00
          DEST_DRV_VALID |                               01 |                               01
            DEST_DRV_ACK |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dest_state_reg' using encoding 'sequential' in module 'axi_clock_converter_v2_1_18_lite_async__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:01:06 . Memory (MB): peak = 2790.230 ; gain = 229.531 ; free physical = 82133 ; free virtual = 490319
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	               34 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 30    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 10    
	   2 Input      2 Bit        Muxes := 15    
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 50    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_handshake__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module axi_clock_converter_v2_1_18_lite_async__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
Module xpm_cdc_handshake 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module axi_clock_converter_v2_1_18_lite_async 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
Module xpm_cdc_handshake__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module axi_clock_converter_v2_1_18_lite_async__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
Module xpm_cdc_handshake__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module axi_clock_converter_v2_1_18_lite_async__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
Module xpm_cdc_handshake__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module axi_clock_converter_v2_1_18_lite_async__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/s_areset_dly_reg[0]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_areset_dly_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_areset_dly_reg[0]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/s_areset_dly_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/s_areset_dly_reg[0]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/m_areset_dly_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/m_areset_dly_reg[0]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/m_areset_dly_reg[0]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/s_areset_dly_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/s_areset_dly_reg[0]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/m_areset_dly_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/m_areset_dly_reg[0]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[0]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/s_areset_dly_reg[1]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_areset_dly_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_areset_dly_reg[1]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/s_areset_dly_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/s_areset_dly_reg[1]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/m_areset_dly_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/m_areset_dly_reg[1]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/m_areset_dly_reg[1]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/s_areset_dly_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/s_areset_dly_reg[1]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/m_areset_dly_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/m_areset_dly_reg[1]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[1]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/s_areset_dly_reg[2]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_areset_dly_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_areset_dly_reg[2]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/s_areset_dly_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/s_areset_dly_reg[2]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/m_areset_dly_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/m_areset_dly_reg[2]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/m_areset_dly_reg[2]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/s_areset_dly_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/s_areset_dly_reg[2]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/m_areset_dly_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/m_areset_dly_reg[2]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[2]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/s_areset_dly_reg[3]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_areset_dly_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/m_areset_dly_reg[3]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/s_areset_dly_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/s_areset_dly_reg[3]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/m_areset_dly_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/m_areset_dly_reg[3]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/m_areset_dly_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/m_areset_dly_reg[3]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/s_areset_dly_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/s_areset_dly_reg[3]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/m_areset_dly_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/m_areset_dly_reg[3]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/s_areset_dly_reg[3]' (FD) to 'inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:07 . Memory (MB): peak = 2790.230 ; gain = 229.531 ; free physical = 81773 ; free virtual = 489964
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:02:16 . Memory (MB): peak = 3121.871 ; gain = 561.172 ; free physical = 76636 ; free virtual = 485626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:02:16 . Memory (MB): peak = 3121.871 ; gain = 561.172 ; free physical = 76710 ; free virtual = 485701
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:02:16 . Memory (MB): peak = 3141.402 ; gain = 580.703 ; free physical = 76697 ; free virtual = 485695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:02:18 . Memory (MB): peak = 3147.344 ; gain = 586.645 ; free physical = 76180 ; free virtual = 485380
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:02:18 . Memory (MB): peak = 3147.344 ; gain = 586.645 ; free physical = 76180 ; free virtual = 485381
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:02:18 . Memory (MB): peak = 3147.344 ; gain = 586.645 ; free physical = 76157 ; free virtual = 485362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:02:18 . Memory (MB): peak = 3147.344 ; gain = 586.645 ; free physical = 76156 ; free virtual = 485363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:02:18 . Memory (MB): peak = 3147.344 ; gain = 586.645 ; free physical = 76158 ; free virtual = 485366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:02:18 . Memory (MB): peak = 3147.344 ; gain = 586.645 ; free physical = 76156 ; free virtual = 485366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     7|
|2     |LUT2 |    11|
|3     |LUT3 |    15|
|4     |LUT4 |    15|
|5     |LUT5 |    15|
|6     |LUT6 |     5|
|7     |FDRE |   272|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------------------------------------------+-------------------------------------------------------+------+
|      |Instance                                                        |Module                                                 |Cells |
+------+----------------------------------------------------------------+-------------------------------------------------------+------+
|1     |top                                                             |                                                       |   340|
|2     |  inst                                                          |axi_clock_converter_v2_1_18_axi_clock_converter        |   340|
|3     |    \gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar  |axi_clock_converter_v2_1_18_lite_async                 |    48|
|4     |      handshake                                                 |xpm_cdc_handshake                                      |    30|
|5     |        xpm_cdc_single_src2dest_inst                            |xpm_cdc_single__12                                     |     3|
|6     |        xpm_cdc_single_dest2src_inst                            |xpm_cdc_single__13                                     |     3|
|7     |    \gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw  |axi_clock_converter_v2_1_18_lite_async__xdcDup__1      |    64|
|8     |      handshake                                                 |xpm_cdc_handshake__xdcDup__1                           |    30|
|9     |        xpm_cdc_single_src2dest_inst                            |xpm_cdc_single__10                                     |     3|
|10    |        xpm_cdc_single_dest2src_inst                            |xpm_cdc_single__11                                     |     3|
|11    |    \gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w   |axi_clock_converter_v2_1_18_lite_async__parameterized0 |   100|
|12    |      handshake                                                 |xpm_cdc_handshake__parameterized0                      |    82|
|13    |        xpm_cdc_single_src2dest_inst                            |xpm_cdc_single__14                                     |     3|
|14    |        xpm_cdc_single_dest2src_inst                            |xpm_cdc_single__15                                     |     3|
|15    |    \gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b  |axi_clock_converter_v2_1_18_lite_async__parameterized1 |    32|
|16    |      handshake                                                 |xpm_cdc_handshake__parameterized1                      |    14|
|17    |        xpm_cdc_single_src2dest_inst                            |xpm_cdc_single__16                                     |     3|
|18    |        xpm_cdc_single_dest2src_inst                            |xpm_cdc_single__17                                     |     3|
|19    |    \gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r  |axi_clock_converter_v2_1_18_lite_async__parameterized2 |    96|
|20    |      handshake                                                 |xpm_cdc_handshake__parameterized2                      |    78|
|21    |        xpm_cdc_single_src2dest_inst                            |xpm_cdc_single__18                                     |     3|
|22    |        xpm_cdc_single_dest2src_inst                            |xpm_cdc_single                                         |     3|
+------+----------------------------------------------------------------+-------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:02:18 . Memory (MB): peak = 3147.344 ; gain = 586.645 ; free physical = 76155 ; free virtual = 485364
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:02:00 . Memory (MB): peak = 3147.344 ; gain = 423.398 ; free physical = 76162 ; free virtual = 485385
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:02:18 . Memory (MB): peak = 3147.348 ; gain = 586.645 ; free physical = 76161 ; free virtual = 485385
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3214.109 ; gain = 0.000 ; free physical = 76037 ; free virtual = 485401
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:02:44 . Memory (MB): peak = 3214.109 ; gain = 1639.762 ; free physical = 76121 ; free virtual = 485495
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3214.109 ; gain = 0.000 ; free physical = 76122 ; free virtual = 485496
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_auto_cc_5_synth_1/design_1_auto_cc_5.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_auto_cc_5, cache-ID = 543a925c5e15ebf6
INFO: [Coretcl 2-1174] Renamed 21 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3238.125 ; gain = 0.000 ; free physical = 76099 ; free virtual = 485516
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_auto_cc_5_synth_1/design_1_auto_cc_5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_auto_cc_5_utilization_synth.rpt -pb design_1_auto_cc_5_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 25 00:49:12 2019...
