============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:46:39 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         365 11320.732 682798.227 694118.958 
  TOP                        365 11320.732 660380.897 671701.629 
    stoch2bin                129  5078.427 250070.232 255148.659 
      inc_add_23_27_1         25  1186.707  14973.079  16159.786 
    genblk1[4].genblk1.sng    47  1252.745  72195.368  73448.113 
      ctr                     28  1108.810  62122.244  63231.054 
    genblk1[0].genblk1.sng    46  1232.991  82732.976  83965.967 
      ctr                     27  1089.056  72370.532  73459.588 
    genblk1[1].genblk1.sng    46  1232.991  82334.531  83567.523 
      ctr                     27  1089.056  72401.005  73490.061 
    genblk1[2].genblk1.sng    46  1232.991  81071.017  82304.009 
      ctr                     27  1089.056  71155.022  72244.078 
    genblk1[3].genblk1.sng    46  1232.991  80868.271  82101.263 
      ctr                     27  1089.056  71054.863  72143.919 

