<stg><name>fill_fm_buf_bn<32u></name>


<trans_list>

<trans id="1263" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %c_cat_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %c_cat)

]]></Node>
<StgValue><ssdm name="c_cat_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %col_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %col)

]]></Node>
<StgValue><ssdm name="col_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %row_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %row)

]]></Node>
<StgValue><ssdm name="row_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="2" op_3_bw="3">
<![CDATA[
:3  %tmp_85 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i2.i3(i2 %row_read, i2 %col_read, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="7">
<![CDATA[
:4  %zext_ln1265 = zext i7 %tmp_85 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1265"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="2" op_3_bw="1">
<![CDATA[
:5  %tmp_86 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i2.i1(i2 %row_read, i2 %col_read, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="5">
<![CDATA[
:6  %zext_ln1265_4 = zext i5 %tmp_86 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1265_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %add_ln1265 = add i8 %zext_ln1265_4, %zext_ln1265

]]></Node>
<StgValue><ssdm name="add_ln1265"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="2">
<![CDATA[
:8  %trunc_ln48 = trunc i2 %c_cat_read to i1

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln48, %hls_label_11_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:1  %brow_0 = phi i4 [ 1, %0 ], [ %select_ln55_2, %hls_label_11_end ]

]]></Node>
<StgValue><ssdm name="brow_0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:2  %bcol_0 = phi i4 [ 1, %0 ], [ %bcol, %hls_label_11_end ]

]]></Node>
<StgValue><ssdm name="bcol_0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %icmp_ln48 = icmp eq i7 %indvar_flatten, -64

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:4  %add_ln48 = add i7 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln48, label %1, label %hls_label_11_begin

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_11_begin:0  %brow = add i4 %brow_0, 1

]]></Node>
<StgValue><ssdm name="brow"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_11_begin:2  %icmp_ln49 = icmp eq i4 %bcol_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_11_begin:3  %select_ln55 = select i1 %icmp_ln49, i4 1, i4 %bcol_0

]]></Node>
<StgValue><ssdm name="select_ln55"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_11_begin:4  %select_ln55_2 = select i1 %icmp_ln49, i4 %brow, i4 %brow_0

]]></Node>
<StgValue><ssdm name="select_ln55_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_11_begin:17  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str271)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_11_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str271, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_11_end:1  %bcol = add i4 %select_ln55, 1

]]></Node>
<StgValue><ssdm name="bcol"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="0" op_0_bw="0">
<![CDATA[
hls_label_11_end:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="4">
<![CDATA[
hls_label_11_begin:5  %zext_ln1265_5 = zext i4 %select_ln55_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1265_5"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_11_begin:6  %add_ln1265_2 = add i8 %zext_ln1265_5, %add_ln1265

]]></Node>
<StgValue><ssdm name="add_ln1265_2"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
hls_label_11_begin:7  %tmp_313 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln1265_2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="11">
<![CDATA[
hls_label_11_begin:8  %zext_ln1265_6 = zext i11 %tmp_313 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1265_6"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
hls_label_11_begin:9  %tmp_314 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln1265_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="9">
<![CDATA[
hls_label_11_begin:10  %zext_ln1265_7 = zext i9 %tmp_314 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1265_7"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_11_begin:11  %add_ln1265_3 = add i12 %zext_ln1265_6, %zext_ln1265_7

]]></Node>
<StgValue><ssdm name="add_ln1265_3"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
hls_label_11_begin:12  %tmp_87 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln55_2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="7">
<![CDATA[
hls_label_11_begin:13  %zext_ln1265_8 = zext i7 %tmp_87 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1265_8"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
hls_label_11_begin:14  %tmp_88 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln55_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="5">
<![CDATA[
hls_label_11_begin:15  %zext_ln1265_9 = zext i5 %tmp_88 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1265_9"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_11_begin:16  %add_ln1265_4 = add i8 %zext_ln1265_8, %zext_ln1265_9

]]></Node>
<StgValue><ssdm name="add_ln1265_4"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="4">
<![CDATA[
hls_label_11_begin:19  %zext_ln1265_10 = zext i4 %select_ln55 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1265_10"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="4">
<![CDATA[
hls_label_11_begin:20  %zext_ln1265_11 = zext i4 %select_ln55 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1265_11"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_11_begin:21  %add_ln1265_5 = add i12 %zext_ln1265_11, %add_ln1265_3

]]></Node>
<StgValue><ssdm name="add_ln1265_5"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="12">
<![CDATA[
hls_label_11_begin:22  %zext_ln1265_12 = zext i12 %add_ln1265_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_12"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:23  %fm_buf_V_0_addr = getelementptr [1600 x i12]* @fm_buf_V_0, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_0_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:24  %fm_buf_V_1_addr = getelementptr [1600 x i12]* @fm_buf_V_1, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_1_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:25  %fm_buf_V_10_addr = getelementptr [1600 x i12]* @fm_buf_V_10, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_10_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:26  %fm_buf_V_11_addr = getelementptr [1600 x i12]* @fm_buf_V_11, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_11_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:27  %fm_buf_V_12_addr = getelementptr [1600 x i12]* @fm_buf_V_12, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_12_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:28  %fm_buf_V_13_addr = getelementptr [1600 x i12]* @fm_buf_V_13, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_13_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:29  %fm_buf_V_14_addr = getelementptr [1600 x i12]* @fm_buf_V_14, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_14_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:30  %fm_buf_V_15_addr = getelementptr [1600 x i12]* @fm_buf_V_15, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_15_addr"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:31  %fm_buf_V_16_addr = getelementptr [1600 x i12]* @fm_buf_V_16, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_16_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:32  %fm_buf_V_17_addr = getelementptr [1600 x i12]* @fm_buf_V_17, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_17_addr"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:33  %fm_buf_V_18_addr = getelementptr [1600 x i12]* @fm_buf_V_18, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_18_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:34  %fm_buf_V_19_addr = getelementptr [1600 x i12]* @fm_buf_V_19, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_19_addr"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:35  %fm_buf_V_2_addr = getelementptr [1600 x i12]* @fm_buf_V_2, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_2_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:36  %fm_buf_V_20_addr = getelementptr [1600 x i12]* @fm_buf_V_20, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_20_addr"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:37  %fm_buf_V_21_addr = getelementptr [1600 x i12]* @fm_buf_V_21, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_21_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:38  %fm_buf_V_22_addr = getelementptr [1600 x i12]* @fm_buf_V_22, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_22_addr"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:39  %fm_buf_V_23_addr = getelementptr [1600 x i12]* @fm_buf_V_23, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_23_addr"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:40  %fm_buf_V_24_addr = getelementptr [1600 x i12]* @fm_buf_V_24, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_24_addr"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:41  %fm_buf_V_25_addr = getelementptr [1600 x i12]* @fm_buf_V_25, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_25_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:42  %fm_buf_V_26_addr = getelementptr [1600 x i12]* @fm_buf_V_26, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_26_addr"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:43  %fm_buf_V_27_addr = getelementptr [1600 x i12]* @fm_buf_V_27, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_27_addr"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:44  %fm_buf_V_28_addr = getelementptr [1600 x i12]* @fm_buf_V_28, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_28_addr"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:45  %fm_buf_V_29_addr = getelementptr [1600 x i12]* @fm_buf_V_29, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_29_addr"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:46  %fm_buf_V_3_addr = getelementptr [1600 x i12]* @fm_buf_V_3, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_3_addr"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:47  %fm_buf_V_30_addr = getelementptr [1600 x i12]* @fm_buf_V_30, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_30_addr"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:48  %fm_buf_V_31_addr = getelementptr [1600 x i12]* @fm_buf_V_31, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_31_addr"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:49  %fm_buf_V_32_addr = getelementptr [1600 x i12]* @fm_buf_V_32, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_32_addr"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:50  %fm_buf_V_4_addr = getelementptr [1600 x i12]* @fm_buf_V_4, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_4_addr"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:51  %fm_buf_V_48_addr = getelementptr [1600 x i12]* @fm_buf_V_48, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_48_addr"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:53  %fm_buf_V_5_addr = getelementptr [1600 x i12]* @fm_buf_V_5, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_5_addr"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:64  %fm_buf_V_6_addr = getelementptr [1600 x i12]* @fm_buf_V_6, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_6_addr"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:69  %fm_buf_V_7_addr = getelementptr [1600 x i12]* @fm_buf_V_7, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_7_addr"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:70  %fm_buf_V_8_addr = getelementptr [1600 x i12]* @fm_buf_V_8, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_8_addr"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:71  %fm_buf_V_9_addr = getelementptr [1600 x i12]* @fm_buf_V_9, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_9_addr"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_11_begin:72  %add_ln1265_6 = add i8 %zext_ln1265_10, %add_ln1265_4

]]></Node>
<StgValue><ssdm name="add_ln1265_6"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="8">
<![CDATA[
hls_label_11_begin:73  %zext_ln1265_13 = zext i8 %add_ln1265_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_13"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:74  %out_buf0_V_0_addr = getelementptr [100 x i12]* @out_buf0_V_0, i64 0, i64 %zext_ln1265_13

]]></Node>
<StgValue><ssdm name="out_buf0_V_0_addr"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:75  %out_buf0_V_1_addr = getelementptr [100 x i12]* @out_buf0_V_1, i64 0, i64 %zext_ln1265_13

]]></Node>
<StgValue><ssdm name="out_buf0_V_1_addr"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:76  %out_buf0_V_10_addr = getelementptr [100 x i12]* @out_buf0_V_10, i64 0, i64 %zext_ln1265_13

]]></Node>
<StgValue><ssdm name="out_buf0_V_10_addr"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:77  %out_buf0_V_11_addr = getelementptr [100 x i12]* @out_buf0_V_11, i64 0, i64 %zext_ln1265_13

]]></Node>
<StgValue><ssdm name="out_buf0_V_11_addr"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:78  %out_buf0_V_12_addr = getelementptr [100 x i12]* @out_buf0_V_12, i64 0, i64 %zext_ln1265_13

]]></Node>
<StgValue><ssdm name="out_buf0_V_12_addr"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:79  %out_buf0_V_13_addr = getelementptr [100 x i12]* @out_buf0_V_13, i64 0, i64 %zext_ln1265_13

]]></Node>
<StgValue><ssdm name="out_buf0_V_13_addr"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:80  %out_buf0_V_14_addr = getelementptr [100 x i12]* @out_buf0_V_14, i64 0, i64 %zext_ln1265_13

]]></Node>
<StgValue><ssdm name="out_buf0_V_14_addr"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:81  %out_buf0_V_15_addr = getelementptr [100 x i12]* @out_buf0_V_15, i64 0, i64 %zext_ln1265_13

]]></Node>
<StgValue><ssdm name="out_buf0_V_15_addr"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:82  %out_buf0_V_2_addr = getelementptr [100 x i12]* @out_buf0_V_2, i64 0, i64 %zext_ln1265_13

]]></Node>
<StgValue><ssdm name="out_buf0_V_2_addr"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:83  %out_buf0_V_3_addr = getelementptr [100 x i12]* @out_buf0_V_3, i64 0, i64 %zext_ln1265_13

]]></Node>
<StgValue><ssdm name="out_buf0_V_3_addr"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:84  %out_buf0_V_4_addr = getelementptr [100 x i12]* @out_buf0_V_4, i64 0, i64 %zext_ln1265_13

]]></Node>
<StgValue><ssdm name="out_buf0_V_4_addr"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:85  %out_buf0_V_5_addr = getelementptr [100 x i12]* @out_buf0_V_5, i64 0, i64 %zext_ln1265_13

]]></Node>
<StgValue><ssdm name="out_buf0_V_5_addr"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:86  %out_buf0_V_6_addr = getelementptr [100 x i12]* @out_buf0_V_6, i64 0, i64 %zext_ln1265_13

]]></Node>
<StgValue><ssdm name="out_buf0_V_6_addr"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:87  %out_buf0_V_7_addr = getelementptr [100 x i12]* @out_buf0_V_7, i64 0, i64 %zext_ln1265_13

]]></Node>
<StgValue><ssdm name="out_buf0_V_7_addr"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:88  %out_buf0_V_8_addr = getelementptr [100 x i12]* @out_buf0_V_8, i64 0, i64 %zext_ln1265_13

]]></Node>
<StgValue><ssdm name="out_buf0_V_8_addr"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:89  %out_buf0_V_9_addr = getelementptr [100 x i12]* @out_buf0_V_9, i64 0, i64 %zext_ln1265_13

]]></Node>
<StgValue><ssdm name="out_buf0_V_9_addr"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="7">
<![CDATA[
hls_label_11_begin:90  %out_buf0_V_0_load = load i12* %out_buf0_V_0_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_0_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
hls_label_11_begin:92  switch i2 %c_cat_read, label %branch1968 [
    i2 0, label %branch1920
    i2 1, label %branch1936
    i2 -2, label %branch1952
  ]

]]></Node>
<StgValue><ssdm name="switch_ln55"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="c_cat_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="11">
<![CDATA[
branch1952:0  %fm_buf_V_32_load = load i12* %fm_buf_V_32_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_32_load"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="11">
<![CDATA[
branch1936:0  %fm_buf_V_16_load = load i12* %fm_buf_V_16_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_16_load"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="11">
<![CDATA[
branch1920:0  %fm_buf_V_0_load = load i12* %fm_buf_V_0_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_0_load"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="c_cat_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="11">
<![CDATA[
branch1968:0  %fm_buf_V_48_load = load i12* %fm_buf_V_48_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_48_load"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:57  switch i2 %c_cat_read, label %branch2032 [
    i2 0, label %branch1984
    i2 1, label %branch2000
  ]

]]></Node>
<StgValue><ssdm name="switch_ln57"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:0  %out_buf0_V_1_load = load i12* %out_buf0_V_1_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_1_load"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:2  %fm_buf_V_1_load = load i12* %fm_buf_V_1_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_1_load"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:3  %fm_buf_V_17_load = load i12* %fm_buf_V_17_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_17_load"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:61  switch i2 %c_cat_read, label %branch1905 [
    i2 0, label %branch1857
    i2 1, label %branch1873
  ]

]]></Node>
<StgValue><ssdm name="switch_ln57"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:0  %out_buf0_V_2_load = load i12* %out_buf0_V_2_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_2_load"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:2  %fm_buf_V_2_load = load i12* %fm_buf_V_2_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_2_load"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:3  %fm_buf_V_18_load = load i12* %fm_buf_V_18_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_18_load"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:61  switch i2 %c_cat_read, label %branch1778 [
    i2 0, label %branch1730
    i2 1, label %branch1746
  ]

]]></Node>
<StgValue><ssdm name="switch_ln57"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:0  %out_buf0_V_3_load = load i12* %out_buf0_V_3_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_3_load"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:2  %fm_buf_V_3_load = load i12* %fm_buf_V_3_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_3_load"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:3  %fm_buf_V_19_load = load i12* %fm_buf_V_19_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_19_load"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:61  switch i2 %c_cat_read, label %branch1651 [
    i2 0, label %branch1603
    i2 1, label %branch1619
  ]

]]></Node>
<StgValue><ssdm name="switch_ln57"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:0  %out_buf0_V_4_load = load i12* %out_buf0_V_4_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_4_load"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:2  %fm_buf_V_4_load = load i12* %fm_buf_V_4_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_4_load"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:3  %fm_buf_V_20_load = load i12* %fm_buf_V_20_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_20_load"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:61  switch i2 %c_cat_read, label %branch1524 [
    i2 0, label %branch1476
    i2 1, label %branch1492
  ]

]]></Node>
<StgValue><ssdm name="switch_ln57"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:0  %out_buf0_V_5_load = load i12* %out_buf0_V_5_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_5_load"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:2  %fm_buf_V_5_load = load i12* %fm_buf_V_5_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_5_load"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:3  %fm_buf_V_21_load = load i12* %fm_buf_V_21_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_21_load"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:61  switch i2 %c_cat_read, label %branch1397 [
    i2 0, label %branch1349
    i2 1, label %branch1365
  ]

]]></Node>
<StgValue><ssdm name="switch_ln57"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:0  %out_buf0_V_6_load = load i12* %out_buf0_V_6_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_6_load"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:2  %fm_buf_V_6_load = load i12* %fm_buf_V_6_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_6_load"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:3  %fm_buf_V_22_load = load i12* %fm_buf_V_22_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_22_load"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:61  switch i2 %c_cat_read, label %branch1270 [
    i2 0, label %branch1222
    i2 1, label %branch1238
  ]

]]></Node>
<StgValue><ssdm name="switch_ln57"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:0  %out_buf0_V_7_load = load i12* %out_buf0_V_7_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_7_load"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:2  %fm_buf_V_7_load = load i12* %fm_buf_V_7_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_7_load"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:3  %fm_buf_V_23_load = load i12* %fm_buf_V_23_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_23_load"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:61  switch i2 %c_cat_read, label %branch1143 [
    i2 0, label %branch1095
    i2 1, label %branch1111
  ]

]]></Node>
<StgValue><ssdm name="switch_ln57"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:0  %out_buf0_V_8_load = load i12* %out_buf0_V_8_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_8_load"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:2  %fm_buf_V_8_load = load i12* %fm_buf_V_8_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_8_load"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:3  %fm_buf_V_24_load = load i12* %fm_buf_V_24_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_24_load"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:61  switch i2 %c_cat_read, label %branch1016 [
    i2 0, label %branch968
    i2 1, label %branch984
  ]

]]></Node>
<StgValue><ssdm name="switch_ln57"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:0  %out_buf0_V_9_load = load i12* %out_buf0_V_9_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_9_load"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:2  %fm_buf_V_9_load = load i12* %fm_buf_V_9_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_9_load"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:3  %fm_buf_V_25_load = load i12* %fm_buf_V_25_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_25_load"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:61  switch i2 %c_cat_read, label %branch889 [
    i2 0, label %branch841
    i2 1, label %branch857
  ]

]]></Node>
<StgValue><ssdm name="switch_ln57"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:0  %out_buf0_V_10_load = load i12* %out_buf0_V_10_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_10_load"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:2  %fm_buf_V_10_load = load i12* %fm_buf_V_10_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_10_load"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:3  %fm_buf_V_26_load = load i12* %fm_buf_V_26_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_26_load"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:61  switch i2 %c_cat_read, label %branch762 [
    i2 0, label %branch714
    i2 1, label %branch730
  ]

]]></Node>
<StgValue><ssdm name="switch_ln57"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:0  %out_buf0_V_11_load = load i12* %out_buf0_V_11_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_11_load"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:2  %fm_buf_V_11_load = load i12* %fm_buf_V_11_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_11_load"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:3  %fm_buf_V_27_load = load i12* %fm_buf_V_27_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_27_load"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:61  switch i2 %c_cat_read, label %branch635 [
    i2 0, label %branch587
    i2 1, label %branch603
  ]

]]></Node>
<StgValue><ssdm name="switch_ln57"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:0  %out_buf0_V_12_load = load i12* %out_buf0_V_12_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_12_load"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:2  %fm_buf_V_12_load = load i12* %fm_buf_V_12_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_12_load"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:3  %fm_buf_V_28_load = load i12* %fm_buf_V_28_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_28_load"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:61  switch i2 %c_cat_read, label %branch508 [
    i2 0, label %branch460
    i2 1, label %branch476
  ]

]]></Node>
<StgValue><ssdm name="switch_ln57"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:0  %out_buf0_V_13_load = load i12* %out_buf0_V_13_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_13_load"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:2  %fm_buf_V_13_load = load i12* %fm_buf_V_13_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_13_load"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:3  %fm_buf_V_29_load = load i12* %fm_buf_V_29_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_29_load"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:61  switch i2 %c_cat_read, label %branch381 [
    i2 0, label %branch333
    i2 1, label %branch349
  ]

]]></Node>
<StgValue><ssdm name="switch_ln57"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:0  %out_buf0_V_14_load = load i12* %out_buf0_V_14_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_14_load"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:2  %fm_buf_V_14_load = load i12* %fm_buf_V_14_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_14_load"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:3  %fm_buf_V_30_load = load i12* %fm_buf_V_30_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_30_load"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:61  switch i2 %c_cat_read, label %branch254 [
    i2 0, label %branch206
    i2 1, label %branch222
  ]

]]></Node>
<StgValue><ssdm name="switch_ln57"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:0  %out_buf0_V_15_load = load i12* %out_buf0_V_15_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_15_load"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:2  %fm_buf_V_15_load = load i12* %fm_buf_V_15_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_15_load"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:3  %fm_buf_V_31_load = load i12* %fm_buf_V_31_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_31_load"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:61  switch i2 %c_cat_read, label %branch127 [
    i2 0, label %branch79
    i2 1, label %branch95
  ]

]]></Node>
<StgValue><ssdm name="switch_ln57"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="167" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="12" op_0_bw="7">
<![CDATA[
hls_label_11_begin:90  %out_buf0_V_0_load = load i12* %out_buf0_V_0_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_0_load"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="12">
<![CDATA[
hls_label_11_begin:91  %sext_ln703 = sext i12 %out_buf0_V_0_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="c_cat_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="11">
<![CDATA[
branch1952:0  %fm_buf_V_32_load = load i12* %fm_buf_V_32_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_32_load"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="c_cat_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
branch1952:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="11">
<![CDATA[
branch1936:0  %fm_buf_V_16_load = load i12* %fm_buf_V_16_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_16_load"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
branch1936:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="12" op_0_bw="11">
<![CDATA[
branch1920:0  %fm_buf_V_0_load = load i12* %fm_buf_V_0_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_0_load"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
branch1920:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="c_cat_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="12" op_0_bw="11">
<![CDATA[
branch1968:0  %fm_buf_V_48_load = load i12* %fm_buf_V_48_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_48_load"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="c_cat_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
branch1968:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:0  %phi_ln1265 = phi i12 [ %fm_buf_V_0_load, %branch1920 ], [ %fm_buf_V_16_load, %branch1936 ], [ %fm_buf_V_32_load, %branch1952 ], [ %fm_buf_V_48_load, %branch1968 ]

]]></Node>
<StgValue><ssdm name="phi_ln1265"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:1  %sext_ln703_80 = sext i12 %phi_ln1265 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_80"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:2  %add_ln1192 = add nsw i13 %sext_ln703_80, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:3  %tmp_315 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:4  %add_ln703 = add i12 %out_buf0_V_0_load, %phi_ln1265

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:5  %tmp_316 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:6  %xor_ln786 = xor i1 %tmp_316, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:7  %and_ln786 = and i1 %tmp_315, %xor_ln786

]]></Node>
<StgValue><ssdm name="and_ln786"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:12  %select_ln388 = select i1 %and_ln786, i12 -2048, i12 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:0  %out_buf0_V_1_load = load i12* %out_buf0_V_1_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_1_load"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:1  %sext_ln703_81 = sext i12 %out_buf0_V_1_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_81"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:2  %fm_buf_V_1_load = load i12* %fm_buf_V_1_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_1_load"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:3  %fm_buf_V_17_load = load i12* %fm_buf_V_17_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_17_load"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:4  %select_ln1265 = select i1 %trunc_ln48, i12 %fm_buf_V_17_load, i12 %fm_buf_V_1_load

]]></Node>
<StgValue><ssdm name="select_ln1265"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:5  %sext_ln703_82 = sext i12 %select_ln1265 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_82"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:6  %add_ln1192_72 = add nsw i13 %sext_ln703_82, %sext_ln703_81

]]></Node>
<StgValue><ssdm name="add_ln1192_72"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:7  %tmp_323 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_72, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:8  %add_ln703_46 = add i12 %out_buf0_V_1_load, %select_ln1265

]]></Node>
<StgValue><ssdm name="add_ln703_46"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:9  %tmp_324 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_46, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:10  %xor_ln786_1 = xor i1 %tmp_324, true

]]></Node>
<StgValue><ssdm name="xor_ln786_1"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:11  %and_ln786_78 = and i1 %tmp_323, %xor_ln786_1

]]></Node>
<StgValue><ssdm name="and_ln786_78"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:12  %xor_ln340_67 = xor i1 %tmp_323, %tmp_324

]]></Node>
<StgValue><ssdm name="xor_ln340_67"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:13  %xor_ln340_1 = xor i1 %tmp_323, true

]]></Node>
<StgValue><ssdm name="xor_ln340_1"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:14  %or_ln340_125 = or i1 %tmp_324, %xor_ln340_1

]]></Node>
<StgValue><ssdm name="or_ln340_125"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:15  %select_ln340_1 = select i1 %xor_ln340_67, i12 2047, i12 %add_ln703_46

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:16  %select_ln388_1 = select i1 %and_ln786_78, i12 -2048, i12 %add_ln703_46

]]></Node>
<StgValue><ssdm name="select_ln388_1"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:17  %select_ln340_96 = select i1 %or_ln340_125, i12 %select_ln340_1, i12 %select_ln388_1

]]></Node>
<StgValue><ssdm name="select_ln340_96"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:0  %out_buf0_V_2_load = load i12* %out_buf0_V_2_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_2_load"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:1  %sext_ln703_83 = sext i12 %out_buf0_V_2_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_83"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:2  %fm_buf_V_2_load = load i12* %fm_buf_V_2_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_2_load"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:3  %fm_buf_V_18_load = load i12* %fm_buf_V_18_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_18_load"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:4  %select_ln1265_45 = select i1 %trunc_ln48, i12 %fm_buf_V_18_load, i12 %fm_buf_V_2_load

]]></Node>
<StgValue><ssdm name="select_ln1265_45"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:5  %sext_ln703_84 = sext i12 %select_ln1265_45 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_84"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:6  %add_ln1192_74 = add nsw i13 %sext_ln703_84, %sext_ln703_83

]]></Node>
<StgValue><ssdm name="add_ln1192_74"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:7  %tmp_331 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_74, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:8  %add_ln703_47 = add i12 %out_buf0_V_2_load, %select_ln1265_45

]]></Node>
<StgValue><ssdm name="add_ln703_47"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:9  %tmp_332 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_47, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:10  %xor_ln786_2 = xor i1 %tmp_332, true

]]></Node>
<StgValue><ssdm name="xor_ln786_2"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:11  %and_ln786_80 = and i1 %tmp_331, %xor_ln786_2

]]></Node>
<StgValue><ssdm name="and_ln786_80"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:12  %xor_ln340_68 = xor i1 %tmp_331, %tmp_332

]]></Node>
<StgValue><ssdm name="xor_ln340_68"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:13  %xor_ln340_27 = xor i1 %tmp_331, true

]]></Node>
<StgValue><ssdm name="xor_ln340_27"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:14  %or_ln340_129 = or i1 %tmp_332, %xor_ln340_27

]]></Node>
<StgValue><ssdm name="or_ln340_129"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:15  %select_ln340_28 = select i1 %xor_ln340_68, i12 2047, i12 %add_ln703_47

]]></Node>
<StgValue><ssdm name="select_ln340_28"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:16  %select_ln388_35 = select i1 %and_ln786_80, i12 -2048, i12 %add_ln703_47

]]></Node>
<StgValue><ssdm name="select_ln388_35"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:17  %select_ln340_98 = select i1 %or_ln340_129, i12 %select_ln340_28, i12 %select_ln388_35

]]></Node>
<StgValue><ssdm name="select_ln340_98"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:0  %out_buf0_V_3_load = load i12* %out_buf0_V_3_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_3_load"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:1  %sext_ln703_85 = sext i12 %out_buf0_V_3_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_85"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:2  %fm_buf_V_3_load = load i12* %fm_buf_V_3_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_3_load"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:3  %fm_buf_V_19_load = load i12* %fm_buf_V_19_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_19_load"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:4  %select_ln1265_46 = select i1 %trunc_ln48, i12 %fm_buf_V_19_load, i12 %fm_buf_V_3_load

]]></Node>
<StgValue><ssdm name="select_ln1265_46"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:5  %sext_ln703_86 = sext i12 %select_ln1265_46 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_86"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:6  %add_ln1192_76 = add nsw i13 %sext_ln703_86, %sext_ln703_85

]]></Node>
<StgValue><ssdm name="add_ln1192_76"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:7  %tmp_339 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_76, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:8  %add_ln703_48 = add i12 %out_buf0_V_3_load, %select_ln1265_46

]]></Node>
<StgValue><ssdm name="add_ln703_48"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:9  %tmp_340 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_48, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:10  %xor_ln786_3 = xor i1 %tmp_340, true

]]></Node>
<StgValue><ssdm name="xor_ln786_3"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:11  %and_ln786_82 = and i1 %tmp_339, %xor_ln786_3

]]></Node>
<StgValue><ssdm name="and_ln786_82"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:12  %xor_ln340_69 = xor i1 %tmp_339, %tmp_340

]]></Node>
<StgValue><ssdm name="xor_ln340_69"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:13  %xor_ln340_3 = xor i1 %tmp_339, true

]]></Node>
<StgValue><ssdm name="xor_ln340_3"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:14  %or_ln340_133 = or i1 %tmp_340, %xor_ln340_3

]]></Node>
<StgValue><ssdm name="or_ln340_133"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:15  %select_ln340_3 = select i1 %xor_ln340_69, i12 2047, i12 %add_ln703_48

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:16  %select_ln388_3 = select i1 %and_ln786_82, i12 -2048, i12 %add_ln703_48

]]></Node>
<StgValue><ssdm name="select_ln388_3"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:17  %select_ln340_100 = select i1 %or_ln340_133, i12 %select_ln340_3, i12 %select_ln388_3

]]></Node>
<StgValue><ssdm name="select_ln340_100"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:0  %out_buf0_V_4_load = load i12* %out_buf0_V_4_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_4_load"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:1  %sext_ln703_87 = sext i12 %out_buf0_V_4_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_87"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:2  %fm_buf_V_4_load = load i12* %fm_buf_V_4_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_4_load"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:3  %fm_buf_V_20_load = load i12* %fm_buf_V_20_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_20_load"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:4  %select_ln1265_47 = select i1 %trunc_ln48, i12 %fm_buf_V_20_load, i12 %fm_buf_V_4_load

]]></Node>
<StgValue><ssdm name="select_ln1265_47"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:5  %sext_ln703_88 = sext i12 %select_ln1265_47 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_88"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:6  %add_ln1192_78 = add nsw i13 %sext_ln703_88, %sext_ln703_87

]]></Node>
<StgValue><ssdm name="add_ln1192_78"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:7  %tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_78, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:8  %add_ln703_49 = add i12 %out_buf0_V_4_load, %select_ln1265_47

]]></Node>
<StgValue><ssdm name="add_ln703_49"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:9  %tmp_348 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_49, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:10  %xor_ln786_37 = xor i1 %tmp_348, true

]]></Node>
<StgValue><ssdm name="xor_ln786_37"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:11  %and_ln786_84 = and i1 %tmp_347, %xor_ln786_37

]]></Node>
<StgValue><ssdm name="and_ln786_84"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:12  %xor_ln340_70 = xor i1 %tmp_347, %tmp_348

]]></Node>
<StgValue><ssdm name="xor_ln340_70"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:13  %xor_ln340_4 = xor i1 %tmp_347, true

]]></Node>
<StgValue><ssdm name="xor_ln340_4"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:14  %or_ln340_137 = or i1 %tmp_348, %xor_ln340_4

]]></Node>
<StgValue><ssdm name="or_ln340_137"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:15  %select_ln340_4 = select i1 %xor_ln340_70, i12 2047, i12 %add_ln703_49

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:16  %select_ln388_4 = select i1 %and_ln786_84, i12 -2048, i12 %add_ln703_49

]]></Node>
<StgValue><ssdm name="select_ln388_4"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:17  %select_ln340_102 = select i1 %or_ln340_137, i12 %select_ln340_4, i12 %select_ln388_4

]]></Node>
<StgValue><ssdm name="select_ln340_102"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:0  %out_buf0_V_5_load = load i12* %out_buf0_V_5_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_5_load"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:1  %sext_ln703_89 = sext i12 %out_buf0_V_5_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_89"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:2  %fm_buf_V_5_load = load i12* %fm_buf_V_5_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_5_load"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:3  %fm_buf_V_21_load = load i12* %fm_buf_V_21_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_21_load"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:4  %select_ln1265_48 = select i1 %trunc_ln48, i12 %fm_buf_V_21_load, i12 %fm_buf_V_5_load

]]></Node>
<StgValue><ssdm name="select_ln1265_48"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:5  %sext_ln703_90 = sext i12 %select_ln1265_48 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_90"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:6  %add_ln1192_80 = add nsw i13 %sext_ln703_90, %sext_ln703_89

]]></Node>
<StgValue><ssdm name="add_ln1192_80"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:7  %tmp_355 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_80, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:8  %add_ln703_50 = add i12 %out_buf0_V_5_load, %select_ln1265_48

]]></Node>
<StgValue><ssdm name="add_ln703_50"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:9  %tmp_356 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_50, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:10  %xor_ln786_5 = xor i1 %tmp_356, true

]]></Node>
<StgValue><ssdm name="xor_ln786_5"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:11  %and_ln786_86 = and i1 %tmp_355, %xor_ln786_5

]]></Node>
<StgValue><ssdm name="and_ln786_86"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:12  %xor_ln340_71 = xor i1 %tmp_355, %tmp_356

]]></Node>
<StgValue><ssdm name="xor_ln340_71"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:13  %xor_ln340_5 = xor i1 %tmp_355, true

]]></Node>
<StgValue><ssdm name="xor_ln340_5"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:14  %or_ln340_141 = or i1 %tmp_356, %xor_ln340_5

]]></Node>
<StgValue><ssdm name="or_ln340_141"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:15  %select_ln340_5 = select i1 %xor_ln340_71, i12 2047, i12 %add_ln703_50

]]></Node>
<StgValue><ssdm name="select_ln340_5"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:16  %select_ln388_5 = select i1 %and_ln786_86, i12 -2048, i12 %add_ln703_50

]]></Node>
<StgValue><ssdm name="select_ln388_5"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:17  %select_ln340_104 = select i1 %or_ln340_141, i12 %select_ln340_5, i12 %select_ln388_5

]]></Node>
<StgValue><ssdm name="select_ln340_104"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:0  %out_buf0_V_6_load = load i12* %out_buf0_V_6_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_6_load"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:1  %sext_ln703_91 = sext i12 %out_buf0_V_6_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_91"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:2  %fm_buf_V_6_load = load i12* %fm_buf_V_6_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_6_load"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:3  %fm_buf_V_22_load = load i12* %fm_buf_V_22_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_22_load"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:4  %select_ln1265_49 = select i1 %trunc_ln48, i12 %fm_buf_V_22_load, i12 %fm_buf_V_6_load

]]></Node>
<StgValue><ssdm name="select_ln1265_49"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:5  %sext_ln703_92 = sext i12 %select_ln1265_49 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_92"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:6  %add_ln1192_82 = add nsw i13 %sext_ln703_92, %sext_ln703_91

]]></Node>
<StgValue><ssdm name="add_ln1192_82"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:7  %tmp_363 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_82, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:8  %add_ln703_51 = add i12 %out_buf0_V_6_load, %select_ln1265_49

]]></Node>
<StgValue><ssdm name="add_ln703_51"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:9  %tmp_364 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_51, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:10  %xor_ln786_6 = xor i1 %tmp_364, true

]]></Node>
<StgValue><ssdm name="xor_ln786_6"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:11  %and_ln786_88 = and i1 %tmp_363, %xor_ln786_6

]]></Node>
<StgValue><ssdm name="and_ln786_88"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:12  %xor_ln340_72 = xor i1 %tmp_363, %tmp_364

]]></Node>
<StgValue><ssdm name="xor_ln340_72"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:13  %xor_ln340_6 = xor i1 %tmp_363, true

]]></Node>
<StgValue><ssdm name="xor_ln340_6"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:14  %or_ln340_145 = or i1 %tmp_364, %xor_ln340_6

]]></Node>
<StgValue><ssdm name="or_ln340_145"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:15  %select_ln340_6 = select i1 %xor_ln340_72, i12 2047, i12 %add_ln703_51

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:16  %select_ln388_6 = select i1 %and_ln786_88, i12 -2048, i12 %add_ln703_51

]]></Node>
<StgValue><ssdm name="select_ln388_6"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:17  %select_ln340_106 = select i1 %or_ln340_145, i12 %select_ln340_6, i12 %select_ln388_6

]]></Node>
<StgValue><ssdm name="select_ln340_106"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:0  %out_buf0_V_7_load = load i12* %out_buf0_V_7_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_7_load"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:1  %sext_ln703_93 = sext i12 %out_buf0_V_7_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_93"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:2  %fm_buf_V_7_load = load i12* %fm_buf_V_7_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_7_load"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:3  %fm_buf_V_23_load = load i12* %fm_buf_V_23_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_23_load"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:4  %select_ln1265_50 = select i1 %trunc_ln48, i12 %fm_buf_V_23_load, i12 %fm_buf_V_7_load

]]></Node>
<StgValue><ssdm name="select_ln1265_50"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:5  %sext_ln703_94 = sext i12 %select_ln1265_50 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_94"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:6  %add_ln1192_84 = add nsw i13 %sext_ln703_94, %sext_ln703_93

]]></Node>
<StgValue><ssdm name="add_ln1192_84"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:7  %tmp_371 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_84, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:8  %add_ln703_52 = add i12 %out_buf0_V_7_load, %select_ln1265_50

]]></Node>
<StgValue><ssdm name="add_ln703_52"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:9  %tmp_372 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_52, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:10  %xor_ln786_7 = xor i1 %tmp_372, true

]]></Node>
<StgValue><ssdm name="xor_ln786_7"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:11  %and_ln786_90 = and i1 %tmp_371, %xor_ln786_7

]]></Node>
<StgValue><ssdm name="and_ln786_90"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:12  %xor_ln340_73 = xor i1 %tmp_371, %tmp_372

]]></Node>
<StgValue><ssdm name="xor_ln340_73"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:13  %xor_ln340_7 = xor i1 %tmp_371, true

]]></Node>
<StgValue><ssdm name="xor_ln340_7"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:14  %or_ln340_149 = or i1 %tmp_372, %xor_ln340_7

]]></Node>
<StgValue><ssdm name="or_ln340_149"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:15  %select_ln340_7 = select i1 %xor_ln340_73, i12 2047, i12 %add_ln703_52

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:16  %select_ln388_7 = select i1 %and_ln786_90, i12 -2048, i12 %add_ln703_52

]]></Node>
<StgValue><ssdm name="select_ln388_7"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:17  %select_ln340_108 = select i1 %or_ln340_149, i12 %select_ln340_7, i12 %select_ln388_7

]]></Node>
<StgValue><ssdm name="select_ln340_108"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:0  %out_buf0_V_8_load = load i12* %out_buf0_V_8_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_8_load"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:1  %sext_ln703_95 = sext i12 %out_buf0_V_8_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_95"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:2  %fm_buf_V_8_load = load i12* %fm_buf_V_8_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_8_load"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:3  %fm_buf_V_24_load = load i12* %fm_buf_V_24_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_24_load"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:4  %select_ln1265_51 = select i1 %trunc_ln48, i12 %fm_buf_V_24_load, i12 %fm_buf_V_8_load

]]></Node>
<StgValue><ssdm name="select_ln1265_51"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:5  %sext_ln703_96 = sext i12 %select_ln1265_51 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_96"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:6  %add_ln1192_86 = add nsw i13 %sext_ln703_96, %sext_ln703_95

]]></Node>
<StgValue><ssdm name="add_ln1192_86"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:7  %tmp_379 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_86, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:8  %add_ln703_53 = add i12 %out_buf0_V_8_load, %select_ln1265_51

]]></Node>
<StgValue><ssdm name="add_ln703_53"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:9  %tmp_380 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_53, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:10  %xor_ln786_8 = xor i1 %tmp_380, true

]]></Node>
<StgValue><ssdm name="xor_ln786_8"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:11  %and_ln786_92 = and i1 %tmp_379, %xor_ln786_8

]]></Node>
<StgValue><ssdm name="and_ln786_92"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:12  %xor_ln340_74 = xor i1 %tmp_379, %tmp_380

]]></Node>
<StgValue><ssdm name="xor_ln340_74"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:13  %xor_ln340_8 = xor i1 %tmp_379, true

]]></Node>
<StgValue><ssdm name="xor_ln340_8"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:14  %or_ln340_153 = or i1 %tmp_380, %xor_ln340_8

]]></Node>
<StgValue><ssdm name="or_ln340_153"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:15  %select_ln340_8 = select i1 %xor_ln340_74, i12 2047, i12 %add_ln703_53

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:16  %select_ln388_8 = select i1 %and_ln786_92, i12 -2048, i12 %add_ln703_53

]]></Node>
<StgValue><ssdm name="select_ln388_8"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:17  %select_ln340_110 = select i1 %or_ln340_153, i12 %select_ln340_8, i12 %select_ln388_8

]]></Node>
<StgValue><ssdm name="select_ln340_110"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:0  %out_buf0_V_9_load = load i12* %out_buf0_V_9_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_9_load"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:1  %sext_ln703_97 = sext i12 %out_buf0_V_9_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_97"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:2  %fm_buf_V_9_load = load i12* %fm_buf_V_9_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_9_load"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:3  %fm_buf_V_25_load = load i12* %fm_buf_V_25_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_25_load"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:4  %select_ln1265_52 = select i1 %trunc_ln48, i12 %fm_buf_V_25_load, i12 %fm_buf_V_9_load

]]></Node>
<StgValue><ssdm name="select_ln1265_52"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:5  %sext_ln703_98 = sext i12 %select_ln1265_52 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_98"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:6  %add_ln1192_88 = add nsw i13 %sext_ln703_98, %sext_ln703_97

]]></Node>
<StgValue><ssdm name="add_ln1192_88"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:7  %tmp_387 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_88, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:8  %add_ln703_54 = add i12 %out_buf0_V_9_load, %select_ln1265_52

]]></Node>
<StgValue><ssdm name="add_ln703_54"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:9  %tmp_388 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_54, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:10  %xor_ln786_9 = xor i1 %tmp_388, true

]]></Node>
<StgValue><ssdm name="xor_ln786_9"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:11  %and_ln786_94 = and i1 %tmp_387, %xor_ln786_9

]]></Node>
<StgValue><ssdm name="and_ln786_94"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:12  %xor_ln340_75 = xor i1 %tmp_387, %tmp_388

]]></Node>
<StgValue><ssdm name="xor_ln340_75"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:13  %xor_ln340_9 = xor i1 %tmp_387, true

]]></Node>
<StgValue><ssdm name="xor_ln340_9"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:14  %or_ln340_157 = or i1 %tmp_388, %xor_ln340_9

]]></Node>
<StgValue><ssdm name="or_ln340_157"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:15  %select_ln340_9 = select i1 %xor_ln340_75, i12 2047, i12 %add_ln703_54

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:16  %select_ln388_9 = select i1 %and_ln786_94, i12 -2048, i12 %add_ln703_54

]]></Node>
<StgValue><ssdm name="select_ln388_9"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:17  %select_ln340_112 = select i1 %or_ln340_157, i12 %select_ln340_9, i12 %select_ln388_9

]]></Node>
<StgValue><ssdm name="select_ln340_112"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:0  %out_buf0_V_10_load = load i12* %out_buf0_V_10_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_10_load"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:1  %sext_ln703_99 = sext i12 %out_buf0_V_10_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_99"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:2  %fm_buf_V_10_load = load i12* %fm_buf_V_10_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_10_load"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:3  %fm_buf_V_26_load = load i12* %fm_buf_V_26_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_26_load"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:4  %select_ln1265_53 = select i1 %trunc_ln48, i12 %fm_buf_V_26_load, i12 %fm_buf_V_10_load

]]></Node>
<StgValue><ssdm name="select_ln1265_53"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:5  %sext_ln703_100 = sext i12 %select_ln1265_53 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_100"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:6  %add_ln1192_90 = add nsw i13 %sext_ln703_100, %sext_ln703_99

]]></Node>
<StgValue><ssdm name="add_ln1192_90"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:7  %tmp_395 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_90, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:8  %add_ln703_55 = add i12 %out_buf0_V_10_load, %select_ln1265_53

]]></Node>
<StgValue><ssdm name="add_ln703_55"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:9  %tmp_396 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_55, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:10  %xor_ln786_10 = xor i1 %tmp_396, true

]]></Node>
<StgValue><ssdm name="xor_ln786_10"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:11  %and_ln786_96 = and i1 %tmp_395, %xor_ln786_10

]]></Node>
<StgValue><ssdm name="and_ln786_96"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:12  %xor_ln340_76 = xor i1 %tmp_395, %tmp_396

]]></Node>
<StgValue><ssdm name="xor_ln340_76"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:13  %xor_ln340_10 = xor i1 %tmp_395, true

]]></Node>
<StgValue><ssdm name="xor_ln340_10"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:14  %or_ln340_161 = or i1 %tmp_396, %xor_ln340_10

]]></Node>
<StgValue><ssdm name="or_ln340_161"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:15  %select_ln340_10 = select i1 %xor_ln340_76, i12 2047, i12 %add_ln703_55

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:16  %select_ln388_10 = select i1 %and_ln786_96, i12 -2048, i12 %add_ln703_55

]]></Node>
<StgValue><ssdm name="select_ln388_10"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:17  %select_ln340_114 = select i1 %or_ln340_161, i12 %select_ln340_10, i12 %select_ln388_10

]]></Node>
<StgValue><ssdm name="select_ln340_114"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:0  %out_buf0_V_11_load = load i12* %out_buf0_V_11_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_11_load"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:1  %sext_ln703_101 = sext i12 %out_buf0_V_11_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_101"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:2  %fm_buf_V_11_load = load i12* %fm_buf_V_11_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_11_load"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:3  %fm_buf_V_27_load = load i12* %fm_buf_V_27_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_27_load"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:4  %select_ln1265_54 = select i1 %trunc_ln48, i12 %fm_buf_V_27_load, i12 %fm_buf_V_11_load

]]></Node>
<StgValue><ssdm name="select_ln1265_54"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:5  %sext_ln703_102 = sext i12 %select_ln1265_54 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_102"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:6  %add_ln1192_92 = add nsw i13 %sext_ln703_102, %sext_ln703_101

]]></Node>
<StgValue><ssdm name="add_ln1192_92"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:7  %tmp_403 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_92, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:8  %add_ln703_56 = add i12 %out_buf0_V_11_load, %select_ln1265_54

]]></Node>
<StgValue><ssdm name="add_ln703_56"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:9  %tmp_404 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_56, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:10  %xor_ln786_11 = xor i1 %tmp_404, true

]]></Node>
<StgValue><ssdm name="xor_ln786_11"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:11  %and_ln786_98 = and i1 %tmp_403, %xor_ln786_11

]]></Node>
<StgValue><ssdm name="and_ln786_98"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:12  %xor_ln340_77 = xor i1 %tmp_403, %tmp_404

]]></Node>
<StgValue><ssdm name="xor_ln340_77"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:13  %xor_ln340_11 = xor i1 %tmp_403, true

]]></Node>
<StgValue><ssdm name="xor_ln340_11"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:14  %or_ln340_165 = or i1 %tmp_404, %xor_ln340_11

]]></Node>
<StgValue><ssdm name="or_ln340_165"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:15  %select_ln340_11 = select i1 %xor_ln340_77, i12 2047, i12 %add_ln703_56

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>

<operation id="382" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:16  %select_ln388_11 = select i1 %and_ln786_98, i12 -2048, i12 %add_ln703_56

]]></Node>
<StgValue><ssdm name="select_ln388_11"/></StgValue>
</operation>

<operation id="383" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:17  %select_ln340_116 = select i1 %or_ln340_165, i12 %select_ln340_11, i12 %select_ln388_11

]]></Node>
<StgValue><ssdm name="select_ln340_116"/></StgValue>
</operation>

<operation id="384" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:0  %out_buf0_V_12_load = load i12* %out_buf0_V_12_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_12_load"/></StgValue>
</operation>

<operation id="385" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:1  %sext_ln703_103 = sext i12 %out_buf0_V_12_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_103"/></StgValue>
</operation>

<operation id="386" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:2  %fm_buf_V_12_load = load i12* %fm_buf_V_12_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_12_load"/></StgValue>
</operation>

<operation id="387" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:3  %fm_buf_V_28_load = load i12* %fm_buf_V_28_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_28_load"/></StgValue>
</operation>

<operation id="388" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:4  %select_ln1265_55 = select i1 %trunc_ln48, i12 %fm_buf_V_28_load, i12 %fm_buf_V_12_load

]]></Node>
<StgValue><ssdm name="select_ln1265_55"/></StgValue>
</operation>

<operation id="389" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:5  %sext_ln703_104 = sext i12 %select_ln1265_55 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_104"/></StgValue>
</operation>

<operation id="390" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:6  %add_ln1192_94 = add nsw i13 %sext_ln703_104, %sext_ln703_103

]]></Node>
<StgValue><ssdm name="add_ln1192_94"/></StgValue>
</operation>

<operation id="391" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:7  %tmp_411 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_94, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="392" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:8  %add_ln703_57 = add i12 %out_buf0_V_12_load, %select_ln1265_55

]]></Node>
<StgValue><ssdm name="add_ln703_57"/></StgValue>
</operation>

<operation id="393" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:9  %tmp_412 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_57, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="394" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:10  %xor_ln786_12 = xor i1 %tmp_412, true

]]></Node>
<StgValue><ssdm name="xor_ln786_12"/></StgValue>
</operation>

<operation id="395" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:11  %and_ln786_100 = and i1 %tmp_411, %xor_ln786_12

]]></Node>
<StgValue><ssdm name="and_ln786_100"/></StgValue>
</operation>

<operation id="396" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:12  %xor_ln340_78 = xor i1 %tmp_411, %tmp_412

]]></Node>
<StgValue><ssdm name="xor_ln340_78"/></StgValue>
</operation>

<operation id="397" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:13  %xor_ln340_12 = xor i1 %tmp_411, true

]]></Node>
<StgValue><ssdm name="xor_ln340_12"/></StgValue>
</operation>

<operation id="398" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:14  %or_ln340_169 = or i1 %tmp_412, %xor_ln340_12

]]></Node>
<StgValue><ssdm name="or_ln340_169"/></StgValue>
</operation>

<operation id="399" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:15  %select_ln340_12 = select i1 %xor_ln340_78, i12 2047, i12 %add_ln703_57

]]></Node>
<StgValue><ssdm name="select_ln340_12"/></StgValue>
</operation>

<operation id="400" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:16  %select_ln388_12 = select i1 %and_ln786_100, i12 -2048, i12 %add_ln703_57

]]></Node>
<StgValue><ssdm name="select_ln388_12"/></StgValue>
</operation>

<operation id="401" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:17  %select_ln340_118 = select i1 %or_ln340_169, i12 %select_ln340_12, i12 %select_ln388_12

]]></Node>
<StgValue><ssdm name="select_ln340_118"/></StgValue>
</operation>

<operation id="402" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:0  %out_buf0_V_13_load = load i12* %out_buf0_V_13_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_13_load"/></StgValue>
</operation>

<operation id="403" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:1  %sext_ln703_105 = sext i12 %out_buf0_V_13_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_105"/></StgValue>
</operation>

<operation id="404" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:2  %fm_buf_V_13_load = load i12* %fm_buf_V_13_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_13_load"/></StgValue>
</operation>

<operation id="405" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:3  %fm_buf_V_29_load = load i12* %fm_buf_V_29_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_29_load"/></StgValue>
</operation>

<operation id="406" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:4  %select_ln1265_56 = select i1 %trunc_ln48, i12 %fm_buf_V_29_load, i12 %fm_buf_V_13_load

]]></Node>
<StgValue><ssdm name="select_ln1265_56"/></StgValue>
</operation>

<operation id="407" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:5  %sext_ln703_106 = sext i12 %select_ln1265_56 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_106"/></StgValue>
</operation>

<operation id="408" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:6  %add_ln1192_96 = add nsw i13 %sext_ln703_106, %sext_ln703_105

]]></Node>
<StgValue><ssdm name="add_ln1192_96"/></StgValue>
</operation>

<operation id="409" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:7  %tmp_419 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_96, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="410" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:8  %add_ln703_58 = add i12 %out_buf0_V_13_load, %select_ln1265_56

]]></Node>
<StgValue><ssdm name="add_ln703_58"/></StgValue>
</operation>

<operation id="411" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:9  %tmp_420 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_58, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="412" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:10  %xor_ln786_13 = xor i1 %tmp_420, true

]]></Node>
<StgValue><ssdm name="xor_ln786_13"/></StgValue>
</operation>

<operation id="413" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:11  %and_ln786_102 = and i1 %tmp_419, %xor_ln786_13

]]></Node>
<StgValue><ssdm name="and_ln786_102"/></StgValue>
</operation>

<operation id="414" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:12  %xor_ln340_79 = xor i1 %tmp_419, %tmp_420

]]></Node>
<StgValue><ssdm name="xor_ln340_79"/></StgValue>
</operation>

<operation id="415" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:13  %xor_ln340_13 = xor i1 %tmp_419, true

]]></Node>
<StgValue><ssdm name="xor_ln340_13"/></StgValue>
</operation>

<operation id="416" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:14  %or_ln340_173 = or i1 %tmp_420, %xor_ln340_13

]]></Node>
<StgValue><ssdm name="or_ln340_173"/></StgValue>
</operation>

<operation id="417" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:15  %select_ln340_13 = select i1 %xor_ln340_79, i12 2047, i12 %add_ln703_58

]]></Node>
<StgValue><ssdm name="select_ln340_13"/></StgValue>
</operation>

<operation id="418" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:16  %select_ln388_13 = select i1 %and_ln786_102, i12 -2048, i12 %add_ln703_58

]]></Node>
<StgValue><ssdm name="select_ln388_13"/></StgValue>
</operation>

<operation id="419" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:17  %select_ln340_120 = select i1 %or_ln340_173, i12 %select_ln340_13, i12 %select_ln388_13

]]></Node>
<StgValue><ssdm name="select_ln340_120"/></StgValue>
</operation>

<operation id="420" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:0  %out_buf0_V_14_load = load i12* %out_buf0_V_14_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_14_load"/></StgValue>
</operation>

<operation id="421" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:1  %sext_ln703_107 = sext i12 %out_buf0_V_14_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_107"/></StgValue>
</operation>

<operation id="422" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:2  %fm_buf_V_14_load = load i12* %fm_buf_V_14_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_14_load"/></StgValue>
</operation>

<operation id="423" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:3  %fm_buf_V_30_load = load i12* %fm_buf_V_30_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_30_load"/></StgValue>
</operation>

<operation id="424" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:4  %select_ln1265_57 = select i1 %trunc_ln48, i12 %fm_buf_V_30_load, i12 %fm_buf_V_14_load

]]></Node>
<StgValue><ssdm name="select_ln1265_57"/></StgValue>
</operation>

<operation id="425" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:5  %sext_ln703_108 = sext i12 %select_ln1265_57 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_108"/></StgValue>
</operation>

<operation id="426" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:6  %add_ln1192_98 = add nsw i13 %sext_ln703_108, %sext_ln703_107

]]></Node>
<StgValue><ssdm name="add_ln1192_98"/></StgValue>
</operation>

<operation id="427" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:7  %tmp_427 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_98, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="428" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:8  %add_ln703_59 = add i12 %out_buf0_V_14_load, %select_ln1265_57

]]></Node>
<StgValue><ssdm name="add_ln703_59"/></StgValue>
</operation>

<operation id="429" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:9  %tmp_428 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_59, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="430" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:10  %xor_ln786_14 = xor i1 %tmp_428, true

]]></Node>
<StgValue><ssdm name="xor_ln786_14"/></StgValue>
</operation>

<operation id="431" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:11  %and_ln786_104 = and i1 %tmp_427, %xor_ln786_14

]]></Node>
<StgValue><ssdm name="and_ln786_104"/></StgValue>
</operation>

<operation id="432" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:12  %xor_ln340_80 = xor i1 %tmp_427, %tmp_428

]]></Node>
<StgValue><ssdm name="xor_ln340_80"/></StgValue>
</operation>

<operation id="433" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:13  %xor_ln340_14 = xor i1 %tmp_427, true

]]></Node>
<StgValue><ssdm name="xor_ln340_14"/></StgValue>
</operation>

<operation id="434" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:14  %or_ln340_177 = or i1 %tmp_428, %xor_ln340_14

]]></Node>
<StgValue><ssdm name="or_ln340_177"/></StgValue>
</operation>

<operation id="435" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:15  %select_ln340_14 = select i1 %xor_ln340_80, i12 2047, i12 %add_ln703_59

]]></Node>
<StgValue><ssdm name="select_ln340_14"/></StgValue>
</operation>

<operation id="436" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:16  %select_ln388_14 = select i1 %and_ln786_104, i12 -2048, i12 %add_ln703_59

]]></Node>
<StgValue><ssdm name="select_ln388_14"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:17  %select_ln340_122 = select i1 %or_ln340_177, i12 %select_ln340_14, i12 %select_ln388_14

]]></Node>
<StgValue><ssdm name="select_ln340_122"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="12" op_0_bw="7">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:0  %out_buf0_V_15_load = load i12* %out_buf0_V_15_addr, align 2

]]></Node>
<StgValue><ssdm name="out_buf0_V_15_load"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:1  %sext_ln703_109 = sext i12 %out_buf0_V_15_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_109"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:2  %fm_buf_V_15_load = load i12* %fm_buf_V_15_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_15_load"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="12" op_0_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:3  %fm_buf_V_31_load = load i12* %fm_buf_V_31_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_31_load"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:4  %select_ln1265_58 = select i1 %trunc_ln48, i12 %fm_buf_V_31_load, i12 %fm_buf_V_15_load

]]></Node>
<StgValue><ssdm name="select_ln1265_58"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="13" op_0_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:5  %sext_ln703_110 = sext i12 %select_ln1265_58 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_110"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:6  %add_ln1192_100 = add nsw i13 %sext_ln703_110, %sext_ln703_109

]]></Node>
<StgValue><ssdm name="add_ln1192_100"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:7  %tmp_435 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_100, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:8  %add_ln703_60 = add i12 %out_buf0_V_15_load, %select_ln1265_58

]]></Node>
<StgValue><ssdm name="add_ln703_60"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:9  %tmp_436 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_60, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:10  %xor_ln786_15 = xor i1 %tmp_436, true

]]></Node>
<StgValue><ssdm name="xor_ln786_15"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:11  %and_ln786_106 = and i1 %tmp_435, %xor_ln786_15

]]></Node>
<StgValue><ssdm name="and_ln786_106"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:12  %xor_ln340_81 = xor i1 %tmp_435, %tmp_436

]]></Node>
<StgValue><ssdm name="xor_ln340_81"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:13  %xor_ln340_15 = xor i1 %tmp_435, true

]]></Node>
<StgValue><ssdm name="xor_ln340_15"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:14  %or_ln340_181 = or i1 %tmp_436, %xor_ln340_15

]]></Node>
<StgValue><ssdm name="or_ln340_181"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:15  %select_ln340_15 = select i1 %xor_ln340_81, i12 2047, i12 %add_ln703_60

]]></Node>
<StgValue><ssdm name="select_ln340_15"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:16  %select_ln388_15 = select i1 %and_ln786_106, i12 -2048, i12 %add_ln703_60

]]></Node>
<StgValue><ssdm name="select_ln388_15"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:17  %select_ln340_124 = select i1 %or_ln340_181, i12 %select_ln340_15, i12 %select_ln388_15

]]></Node>
<StgValue><ssdm name="select_ln340_124"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="456" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:8  %xor_ln340_66 = xor i1 %tmp_315, %tmp_316

]]></Node>
<StgValue><ssdm name="xor_ln340_66"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:9  %xor_ln340 = xor i1 %tmp_315, true

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:10  %or_ln340 = or i1 %tmp_316, %xor_ln340

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:11  %select_ln340 = select i1 %xor_ln340_66, i12 2047, i12 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:13  %select_ln340_94 = select i1 %or_ln340, i12 %select_ln340, i12 %select_ln388

]]></Node>
<StgValue><ssdm name="select_ln340_94"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:14  %tmp_89 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_94, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:15  %sext_ln1118 = sext i23 %tmp_89 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:16  %tmp_90 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_94, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="24" op_0_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:17  %sext_ln1118_17 = sext i13 %tmp_90 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:18  %sub_ln1118 = sub i24 %sext_ln1118, %sext_ln1118_17

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="21" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:19  %trunc_ln1192 = trunc i24 %sub_ln1118 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:20  %add_ln1192_71 = add i24 523776, %sub_ln1118

]]></Node>
<StgValue><ssdm name="add_ln1192_71"/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:21  %add_ln1192_102 = add i21 523776, %trunc_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192_102"/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:22  %tmp_317 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_71, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:23  %trunc_ln = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_71, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:24  %tmp_318 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_71, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:25  %tmp_319 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_71, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:26  %zext_ln415 = zext i1 %tmp_319 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:27  %add_ln415 = add i12 %trunc_ln, %zext_ln415

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:28  %tmp_320 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:29  %xor_ln416 = xor i1 %tmp_320, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:30  %and_ln416 = and i1 %tmp_318, %xor_ln416

]]></Node>
<StgValue><ssdm name="and_ln416"/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:31  %tmp_321 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:32  %tmp_s = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_71, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:33  %icmp_ln879 = icmp eq i3 %tmp_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:34  %tmp_54 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_71, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:35  %icmp_ln879_51 = icmp eq i4 %tmp_54, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_51"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:36  %icmp_ln768 = icmp eq i4 %tmp_54, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768"/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:38  %tmp_322 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_102, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:39  %xor_ln779 = xor i1 %tmp_322, true

]]></Node>
<StgValue><ssdm name="xor_ln779"/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:40  %and_ln779 = and i1 %icmp_ln879, %xor_ln779

]]></Node>
<StgValue><ssdm name="and_ln779"/></StgValue>
</operation>

<operation id="487" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:41  %select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_51

]]></Node>
<StgValue><ssdm name="select_ln416"/></StgValue>
</operation>

<operation id="488" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:47  %and_ln786_76 = and i1 %tmp_321, %select_ln416

]]></Node>
<StgValue><ssdm name="and_ln786_76"/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:18  %tmp_91 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_96, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:19  %sext_ln1118_18 = sext i23 %tmp_91 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="491" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:20  %tmp_92 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_96, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="492" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="24" op_0_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:21  %sext_ln1118_19 = sext i13 %tmp_92 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:22  %sub_ln1118_1 = sub i24 %sext_ln1118_18, %sext_ln1118_19

]]></Node>
<StgValue><ssdm name="sub_ln1118_1"/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="21" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:23  %trunc_ln1192_10 = trunc i24 %sub_ln1118_1 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_10"/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:24  %add_ln1192_73 = add i24 523776, %sub_ln1118_1

]]></Node>
<StgValue><ssdm name="add_ln1192_73"/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:25  %add_ln1192_103 = add i21 523776, %trunc_ln1192_10

]]></Node>
<StgValue><ssdm name="add_ln1192_103"/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:26  %tmp_325 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_73, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:27  %trunc_ln708_s = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_73, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:28  %tmp_326 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_73, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:29  %tmp_327 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_73, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:30  %zext_ln415_25 = zext i1 %tmp_327 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_25"/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:31  %add_ln415_25 = add i12 %trunc_ln708_s, %zext_ln415_25

]]></Node>
<StgValue><ssdm name="add_ln415_25"/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:32  %tmp_328 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_25, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:33  %xor_ln416_25 = xor i1 %tmp_328, true

]]></Node>
<StgValue><ssdm name="xor_ln416_25"/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:34  %and_ln416_25 = and i1 %tmp_326, %xor_ln416_25

]]></Node>
<StgValue><ssdm name="and_ln416_25"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:35  %tmp_329 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_25, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:36  %tmp_55 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_73, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:37  %icmp_ln879_52 = icmp eq i3 %tmp_55, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_52"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:38  %tmp_56 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_73, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:39  %icmp_ln879_53 = icmp eq i4 %tmp_56, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_53"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:40  %icmp_ln768_25 = icmp eq i4 %tmp_56, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_25"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:42  %tmp_330 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_103, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:43  %xor_ln779_25 = xor i1 %tmp_330, true

]]></Node>
<StgValue><ssdm name="xor_ln779_25"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:44  %and_ln779_1 = and i1 %icmp_ln879_52, %xor_ln779_25

]]></Node>
<StgValue><ssdm name="and_ln779_1"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:45  %select_ln416_25 = select i1 %and_ln416_25, i1 %and_ln779_1, i1 %icmp_ln879_53

]]></Node>
<StgValue><ssdm name="select_ln416_25"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:51  %and_ln786_1 = and i1 %tmp_329, %select_ln416_25

]]></Node>
<StgValue><ssdm name="and_ln786_1"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:18  %tmp_93 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_98, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:19  %sext_ln1118_20 = sext i23 %tmp_93 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:20  %tmp_94 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_98, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:21  %sext_ln1118_21 = sext i13 %tmp_94 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:22  %sub_ln1118_2 = sub i24 %sext_ln1118_20, %sext_ln1118_21

]]></Node>
<StgValue><ssdm name="sub_ln1118_2"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="21" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:23  %trunc_ln1192_11 = trunc i24 %sub_ln1118_2 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_11"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:24  %add_ln1192_75 = add i24 523776, %sub_ln1118_2

]]></Node>
<StgValue><ssdm name="add_ln1192_75"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:25  %add_ln1192_104 = add i21 523776, %trunc_ln1192_11

]]></Node>
<StgValue><ssdm name="add_ln1192_104"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:26  %tmp_333 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_75, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:27  %trunc_ln708_15 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_75, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_15"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:28  %tmp_334 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_75, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:29  %tmp_335 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_75, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:30  %zext_ln415_26 = zext i1 %tmp_335 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_26"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:31  %add_ln415_26 = add i12 %trunc_ln708_15, %zext_ln415_26

]]></Node>
<StgValue><ssdm name="add_ln415_26"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:32  %tmp_336 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_26, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:33  %xor_ln416_26 = xor i1 %tmp_336, true

]]></Node>
<StgValue><ssdm name="xor_ln416_26"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:34  %and_ln416_26 = and i1 %tmp_334, %xor_ln416_26

]]></Node>
<StgValue><ssdm name="and_ln416_26"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:35  %tmp_337 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_26, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:36  %tmp_57 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_75, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:37  %icmp_ln879_54 = icmp eq i3 %tmp_57, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_54"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:38  %tmp_58 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_75, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:39  %icmp_ln879_55 = icmp eq i4 %tmp_58, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_55"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:40  %icmp_ln768_26 = icmp eq i4 %tmp_58, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_26"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:42  %tmp_338 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_104, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:43  %xor_ln779_26 = xor i1 %tmp_338, true

]]></Node>
<StgValue><ssdm name="xor_ln779_26"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:44  %and_ln779_2 = and i1 %icmp_ln879_54, %xor_ln779_26

]]></Node>
<StgValue><ssdm name="and_ln779_2"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:45  %select_ln416_26 = select i1 %and_ln416_26, i1 %and_ln779_2, i1 %icmp_ln879_55

]]></Node>
<StgValue><ssdm name="select_ln416_26"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:51  %and_ln786_2 = and i1 %tmp_337, %select_ln416_26

]]></Node>
<StgValue><ssdm name="and_ln786_2"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:18  %tmp_95 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_100, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:19  %sext_ln1118_22 = sext i23 %tmp_95 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:20  %tmp_96 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_100, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="24" op_0_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:21  %sext_ln1118_23 = sext i13 %tmp_96 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:22  %sub_ln1118_3 = sub i24 %sext_ln1118_22, %sext_ln1118_23

]]></Node>
<StgValue><ssdm name="sub_ln1118_3"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="21" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:23  %trunc_ln1192_12 = trunc i24 %sub_ln1118_3 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_12"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:24  %add_ln1192_77 = add i24 523776, %sub_ln1118_3

]]></Node>
<StgValue><ssdm name="add_ln1192_77"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:25  %add_ln1192_105 = add i21 523776, %trunc_ln1192_12

]]></Node>
<StgValue><ssdm name="add_ln1192_105"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:26  %tmp_341 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_77, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:27  %trunc_ln708_16 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_77, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_16"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:28  %tmp_342 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_77, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:29  %tmp_343 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_77, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="12" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:30  %zext_ln415_27 = zext i1 %tmp_343 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_27"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:31  %add_ln415_27 = add i12 %trunc_ln708_16, %zext_ln415_27

]]></Node>
<StgValue><ssdm name="add_ln415_27"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:32  %tmp_344 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_27, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:33  %xor_ln416_27 = xor i1 %tmp_344, true

]]></Node>
<StgValue><ssdm name="xor_ln416_27"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:34  %and_ln416_27 = and i1 %tmp_342, %xor_ln416_27

]]></Node>
<StgValue><ssdm name="and_ln416_27"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:35  %tmp_345 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_27, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:36  %tmp_59 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_77, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:37  %icmp_ln879_56 = icmp eq i3 %tmp_59, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_56"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:38  %tmp_60 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_77, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:39  %icmp_ln879_57 = icmp eq i4 %tmp_60, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_57"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:40  %icmp_ln768_27 = icmp eq i4 %tmp_60, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_27"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:42  %tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_105, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:43  %xor_ln779_27 = xor i1 %tmp_346, true

]]></Node>
<StgValue><ssdm name="xor_ln779_27"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:44  %and_ln779_3 = and i1 %icmp_ln879_56, %xor_ln779_27

]]></Node>
<StgValue><ssdm name="and_ln779_3"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:45  %select_ln416_27 = select i1 %and_ln416_27, i1 %and_ln779_3, i1 %icmp_ln879_57

]]></Node>
<StgValue><ssdm name="select_ln416_27"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:51  %and_ln786_3 = and i1 %tmp_345, %select_ln416_27

]]></Node>
<StgValue><ssdm name="and_ln786_3"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:18  %tmp_97 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_102, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:19  %sext_ln1118_24 = sext i23 %tmp_97 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:20  %tmp_98 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_102, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="24" op_0_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:21  %sext_ln1118_25 = sext i13 %tmp_98 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:22  %sub_ln1118_4 = sub i24 %sext_ln1118_24, %sext_ln1118_25

]]></Node>
<StgValue><ssdm name="sub_ln1118_4"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="21" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:23  %trunc_ln1192_13 = trunc i24 %sub_ln1118_4 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_13"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:24  %add_ln1192_79 = add i24 523776, %sub_ln1118_4

]]></Node>
<StgValue><ssdm name="add_ln1192_79"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:25  %add_ln1192_106 = add i21 523776, %trunc_ln1192_13

]]></Node>
<StgValue><ssdm name="add_ln1192_106"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:26  %tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_79, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:27  %trunc_ln708_17 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_79, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_17"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:28  %tmp_350 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_79, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:29  %tmp_351 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_79, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="12" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:30  %zext_ln415_28 = zext i1 %tmp_351 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_28"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:31  %add_ln415_28 = add i12 %trunc_ln708_17, %zext_ln415_28

]]></Node>
<StgValue><ssdm name="add_ln415_28"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:32  %tmp_352 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_28, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:33  %xor_ln416_28 = xor i1 %tmp_352, true

]]></Node>
<StgValue><ssdm name="xor_ln416_28"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:34  %and_ln416_28 = and i1 %tmp_350, %xor_ln416_28

]]></Node>
<StgValue><ssdm name="and_ln416_28"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:35  %tmp_353 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_28, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:36  %tmp_61 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_79, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:37  %icmp_ln879_58 = icmp eq i3 %tmp_61, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_58"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:38  %tmp_62 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_79, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:39  %icmp_ln879_59 = icmp eq i4 %tmp_62, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_59"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:40  %icmp_ln768_28 = icmp eq i4 %tmp_62, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_28"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:42  %tmp_354 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_106, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:43  %xor_ln779_28 = xor i1 %tmp_354, true

]]></Node>
<StgValue><ssdm name="xor_ln779_28"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:44  %and_ln779_4 = and i1 %icmp_ln879_58, %xor_ln779_28

]]></Node>
<StgValue><ssdm name="and_ln779_4"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:45  %select_ln416_28 = select i1 %and_ln416_28, i1 %and_ln779_4, i1 %icmp_ln879_59

]]></Node>
<StgValue><ssdm name="select_ln416_28"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:51  %and_ln786_4 = and i1 %tmp_353, %select_ln416_28

]]></Node>
<StgValue><ssdm name="and_ln786_4"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:18  %tmp_99 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_104, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:19  %sext_ln1118_26 = sext i23 %tmp_99 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:20  %tmp_100 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_104, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="24" op_0_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:21  %sext_ln1118_27 = sext i13 %tmp_100 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:22  %sub_ln1118_5 = sub i24 %sext_ln1118_26, %sext_ln1118_27

]]></Node>
<StgValue><ssdm name="sub_ln1118_5"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="21" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:23  %trunc_ln1192_14 = trunc i24 %sub_ln1118_5 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_14"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:24  %add_ln1192_81 = add i24 523776, %sub_ln1118_5

]]></Node>
<StgValue><ssdm name="add_ln1192_81"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:25  %add_ln1192_107 = add i21 523776, %trunc_ln1192_14

]]></Node>
<StgValue><ssdm name="add_ln1192_107"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:26  %tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_81, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:27  %trunc_ln708_18 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_81, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_18"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:28  %tmp_358 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_81, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:29  %tmp_359 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_81, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="12" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:30  %zext_ln415_29 = zext i1 %tmp_359 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_29"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:31  %add_ln415_29 = add i12 %trunc_ln708_18, %zext_ln415_29

]]></Node>
<StgValue><ssdm name="add_ln415_29"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:32  %tmp_360 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_29, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:33  %xor_ln416_29 = xor i1 %tmp_360, true

]]></Node>
<StgValue><ssdm name="xor_ln416_29"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:34  %and_ln416_29 = and i1 %tmp_358, %xor_ln416_29

]]></Node>
<StgValue><ssdm name="and_ln416_29"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:35  %tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_29, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:36  %tmp_63 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_81, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:37  %icmp_ln879_60 = icmp eq i3 %tmp_63, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_60"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:38  %tmp_64 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_81, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:39  %icmp_ln879_61 = icmp eq i4 %tmp_64, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_61"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:40  %icmp_ln768_29 = icmp eq i4 %tmp_64, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_29"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:42  %tmp_362 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_107, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:43  %xor_ln779_29 = xor i1 %tmp_362, true

]]></Node>
<StgValue><ssdm name="xor_ln779_29"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:44  %and_ln779_5 = and i1 %icmp_ln879_60, %xor_ln779_29

]]></Node>
<StgValue><ssdm name="and_ln779_5"/></StgValue>
</operation>

<operation id="627" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:45  %select_ln416_29 = select i1 %and_ln416_29, i1 %and_ln779_5, i1 %icmp_ln879_61

]]></Node>
<StgValue><ssdm name="select_ln416_29"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:51  %and_ln786_5 = and i1 %tmp_361, %select_ln416_29

]]></Node>
<StgValue><ssdm name="and_ln786_5"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:18  %tmp_101 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_106, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:19  %sext_ln1118_28 = sext i23 %tmp_101 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:20  %tmp_102 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_106, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="24" op_0_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:21  %sext_ln1118_29 = sext i13 %tmp_102 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:22  %sub_ln1118_6 = sub i24 %sext_ln1118_28, %sext_ln1118_29

]]></Node>
<StgValue><ssdm name="sub_ln1118_6"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="21" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:23  %trunc_ln1192_15 = trunc i24 %sub_ln1118_6 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_15"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:24  %add_ln1192_83 = add i24 523776, %sub_ln1118_6

]]></Node>
<StgValue><ssdm name="add_ln1192_83"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:25  %add_ln1192_108 = add i21 523776, %trunc_ln1192_15

]]></Node>
<StgValue><ssdm name="add_ln1192_108"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:26  %tmp_365 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_83, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:27  %trunc_ln708_19 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_83, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_19"/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:28  %tmp_366 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_83, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:29  %tmp_367 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_83, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="12" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:30  %zext_ln415_30 = zext i1 %tmp_367 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_30"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:31  %add_ln415_30 = add i12 %trunc_ln708_19, %zext_ln415_30

]]></Node>
<StgValue><ssdm name="add_ln415_30"/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:32  %tmp_368 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_30, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:33  %xor_ln416_30 = xor i1 %tmp_368, true

]]></Node>
<StgValue><ssdm name="xor_ln416_30"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:34  %and_ln416_30 = and i1 %tmp_366, %xor_ln416_30

]]></Node>
<StgValue><ssdm name="and_ln416_30"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:35  %tmp_369 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_30, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:36  %tmp_65 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_83, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="648" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:37  %icmp_ln879_62 = icmp eq i3 %tmp_65, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_62"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:38  %tmp_66 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_83, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="650" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:39  %icmp_ln879_63 = icmp eq i4 %tmp_66, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_63"/></StgValue>
</operation>

<operation id="651" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:40  %icmp_ln768_30 = icmp eq i4 %tmp_66, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_30"/></StgValue>
</operation>

<operation id="652" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:42  %tmp_370 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_108, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="653" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:43  %xor_ln779_30 = xor i1 %tmp_370, true

]]></Node>
<StgValue><ssdm name="xor_ln779_30"/></StgValue>
</operation>

<operation id="654" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:44  %and_ln779_6 = and i1 %icmp_ln879_62, %xor_ln779_30

]]></Node>
<StgValue><ssdm name="and_ln779_6"/></StgValue>
</operation>

<operation id="655" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:45  %select_ln416_30 = select i1 %and_ln416_30, i1 %and_ln779_6, i1 %icmp_ln879_63

]]></Node>
<StgValue><ssdm name="select_ln416_30"/></StgValue>
</operation>

<operation id="656" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:51  %and_ln786_6 = and i1 %tmp_369, %select_ln416_30

]]></Node>
<StgValue><ssdm name="and_ln786_6"/></StgValue>
</operation>

<operation id="657" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:18  %tmp_103 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_108, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="658" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:19  %sext_ln1118_30 = sext i23 %tmp_103 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_30"/></StgValue>
</operation>

<operation id="659" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:20  %tmp_104 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_108, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="660" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="24" op_0_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:21  %sext_ln1118_31 = sext i13 %tmp_104 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_31"/></StgValue>
</operation>

<operation id="661" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:22  %sub_ln1118_7 = sub i24 %sext_ln1118_30, %sext_ln1118_31

]]></Node>
<StgValue><ssdm name="sub_ln1118_7"/></StgValue>
</operation>

<operation id="662" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="21" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:23  %trunc_ln1192_16 = trunc i24 %sub_ln1118_7 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_16"/></StgValue>
</operation>

<operation id="663" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:24  %add_ln1192_85 = add i24 523776, %sub_ln1118_7

]]></Node>
<StgValue><ssdm name="add_ln1192_85"/></StgValue>
</operation>

<operation id="664" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:25  %add_ln1192_109 = add i21 523776, %trunc_ln1192_16

]]></Node>
<StgValue><ssdm name="add_ln1192_109"/></StgValue>
</operation>

<operation id="665" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:26  %tmp_373 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_85, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="666" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:27  %trunc_ln708_20 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_85, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_20"/></StgValue>
</operation>

<operation id="667" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:28  %tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_85, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="668" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:29  %tmp_375 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_85, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="669" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="12" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:30  %zext_ln415_31 = zext i1 %tmp_375 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_31"/></StgValue>
</operation>

<operation id="670" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:31  %add_ln415_31 = add i12 %trunc_ln708_20, %zext_ln415_31

]]></Node>
<StgValue><ssdm name="add_ln415_31"/></StgValue>
</operation>

<operation id="671" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:32  %tmp_376 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_31, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="672" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:33  %xor_ln416_31 = xor i1 %tmp_376, true

]]></Node>
<StgValue><ssdm name="xor_ln416_31"/></StgValue>
</operation>

<operation id="673" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:34  %and_ln416_31 = and i1 %tmp_374, %xor_ln416_31

]]></Node>
<StgValue><ssdm name="and_ln416_31"/></StgValue>
</operation>

<operation id="674" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:35  %tmp_377 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_31, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="675" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:36  %tmp_67 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_85, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="676" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:37  %icmp_ln879_64 = icmp eq i3 %tmp_67, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_64"/></StgValue>
</operation>

<operation id="677" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:38  %tmp_68 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_85, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="678" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:39  %icmp_ln879_65 = icmp eq i4 %tmp_68, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_65"/></StgValue>
</operation>

<operation id="679" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:40  %icmp_ln768_31 = icmp eq i4 %tmp_68, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_31"/></StgValue>
</operation>

<operation id="680" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:42  %tmp_378 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_109, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="681" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:43  %xor_ln779_31 = xor i1 %tmp_378, true

]]></Node>
<StgValue><ssdm name="xor_ln779_31"/></StgValue>
</operation>

<operation id="682" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:44  %and_ln779_7 = and i1 %icmp_ln879_64, %xor_ln779_31

]]></Node>
<StgValue><ssdm name="and_ln779_7"/></StgValue>
</operation>

<operation id="683" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:45  %select_ln416_31 = select i1 %and_ln416_31, i1 %and_ln779_7, i1 %icmp_ln879_65

]]></Node>
<StgValue><ssdm name="select_ln416_31"/></StgValue>
</operation>

<operation id="684" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:51  %and_ln786_7 = and i1 %tmp_377, %select_ln416_31

]]></Node>
<StgValue><ssdm name="and_ln786_7"/></StgValue>
</operation>

<operation id="685" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:18  %tmp_105 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_110, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="686" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:19  %sext_ln1118_32 = sext i23 %tmp_105 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_32"/></StgValue>
</operation>

<operation id="687" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:20  %tmp_106 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_110, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="688" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="24" op_0_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:21  %sext_ln1118_33 = sext i13 %tmp_106 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_33"/></StgValue>
</operation>

<operation id="689" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:22  %sub_ln1118_8 = sub i24 %sext_ln1118_32, %sext_ln1118_33

]]></Node>
<StgValue><ssdm name="sub_ln1118_8"/></StgValue>
</operation>

<operation id="690" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="21" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:23  %trunc_ln1192_17 = trunc i24 %sub_ln1118_8 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_17"/></StgValue>
</operation>

<operation id="691" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:24  %add_ln1192_87 = add i24 523776, %sub_ln1118_8

]]></Node>
<StgValue><ssdm name="add_ln1192_87"/></StgValue>
</operation>

<operation id="692" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:25  %add_ln1192_110 = add i21 523776, %trunc_ln1192_17

]]></Node>
<StgValue><ssdm name="add_ln1192_110"/></StgValue>
</operation>

<operation id="693" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:26  %tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_87, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="694" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:27  %trunc_ln708_21 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_87, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_21"/></StgValue>
</operation>

<operation id="695" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:28  %tmp_382 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_87, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="696" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:29  %tmp_383 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_87, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="697" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="12" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:30  %zext_ln415_32 = zext i1 %tmp_383 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_32"/></StgValue>
</operation>

<operation id="698" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:31  %add_ln415_32 = add i12 %trunc_ln708_21, %zext_ln415_32

]]></Node>
<StgValue><ssdm name="add_ln415_32"/></StgValue>
</operation>

<operation id="699" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:32  %tmp_384 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_32, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="700" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:33  %xor_ln416_32 = xor i1 %tmp_384, true

]]></Node>
<StgValue><ssdm name="xor_ln416_32"/></StgValue>
</operation>

<operation id="701" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:34  %and_ln416_32 = and i1 %tmp_382, %xor_ln416_32

]]></Node>
<StgValue><ssdm name="and_ln416_32"/></StgValue>
</operation>

<operation id="702" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:35  %tmp_385 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_32, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="703" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:36  %tmp_69 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_87, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="704" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:37  %icmp_ln879_66 = icmp eq i3 %tmp_69, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_66"/></StgValue>
</operation>

<operation id="705" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:38  %tmp_70 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_87, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="706" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:39  %icmp_ln879_67 = icmp eq i4 %tmp_70, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_67"/></StgValue>
</operation>

<operation id="707" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:40  %icmp_ln768_32 = icmp eq i4 %tmp_70, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_32"/></StgValue>
</operation>

<operation id="708" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:42  %tmp_386 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_110, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="709" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:43  %xor_ln779_32 = xor i1 %tmp_386, true

]]></Node>
<StgValue><ssdm name="xor_ln779_32"/></StgValue>
</operation>

<operation id="710" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:44  %and_ln779_8 = and i1 %icmp_ln879_66, %xor_ln779_32

]]></Node>
<StgValue><ssdm name="and_ln779_8"/></StgValue>
</operation>

<operation id="711" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:45  %select_ln416_32 = select i1 %and_ln416_32, i1 %and_ln779_8, i1 %icmp_ln879_67

]]></Node>
<StgValue><ssdm name="select_ln416_32"/></StgValue>
</operation>

<operation id="712" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:51  %and_ln786_8 = and i1 %tmp_385, %select_ln416_32

]]></Node>
<StgValue><ssdm name="and_ln786_8"/></StgValue>
</operation>

<operation id="713" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:18  %tmp_107 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_112, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="714" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:19  %sext_ln1118_34 = sext i23 %tmp_107 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_34"/></StgValue>
</operation>

<operation id="715" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:20  %tmp_108 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_112, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="716" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="24" op_0_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:21  %sext_ln1118_35 = sext i13 %tmp_108 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_35"/></StgValue>
</operation>

<operation id="717" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:22  %sub_ln1118_9 = sub i24 %sext_ln1118_34, %sext_ln1118_35

]]></Node>
<StgValue><ssdm name="sub_ln1118_9"/></StgValue>
</operation>

<operation id="718" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="21" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:23  %trunc_ln1192_18 = trunc i24 %sub_ln1118_9 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_18"/></StgValue>
</operation>

<operation id="719" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:24  %add_ln1192_89 = add i24 523776, %sub_ln1118_9

]]></Node>
<StgValue><ssdm name="add_ln1192_89"/></StgValue>
</operation>

<operation id="720" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:25  %add_ln1192_111 = add i21 523776, %trunc_ln1192_18

]]></Node>
<StgValue><ssdm name="add_ln1192_111"/></StgValue>
</operation>

<operation id="721" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:26  %tmp_389 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_89, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="722" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:27  %trunc_ln708_22 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_89, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_22"/></StgValue>
</operation>

<operation id="723" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:28  %tmp_390 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_89, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="724" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:29  %tmp_391 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_89, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="725" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="12" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:30  %zext_ln415_33 = zext i1 %tmp_391 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_33"/></StgValue>
</operation>

<operation id="726" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:31  %add_ln415_33 = add i12 %trunc_ln708_22, %zext_ln415_33

]]></Node>
<StgValue><ssdm name="add_ln415_33"/></StgValue>
</operation>

<operation id="727" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:32  %tmp_392 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_33, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="728" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:33  %xor_ln416_33 = xor i1 %tmp_392, true

]]></Node>
<StgValue><ssdm name="xor_ln416_33"/></StgValue>
</operation>

<operation id="729" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:34  %and_ln416_33 = and i1 %tmp_390, %xor_ln416_33

]]></Node>
<StgValue><ssdm name="and_ln416_33"/></StgValue>
</operation>

<operation id="730" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:35  %tmp_393 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_33, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="731" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:36  %tmp_71 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_89, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="732" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:37  %icmp_ln879_68 = icmp eq i3 %tmp_71, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_68"/></StgValue>
</operation>

<operation id="733" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:38  %tmp_72 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_89, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="734" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:39  %icmp_ln879_69 = icmp eq i4 %tmp_72, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_69"/></StgValue>
</operation>

<operation id="735" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:40  %icmp_ln768_33 = icmp eq i4 %tmp_72, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_33"/></StgValue>
</operation>

<operation id="736" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:42  %tmp_394 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_111, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="737" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:43  %xor_ln779_33 = xor i1 %tmp_394, true

]]></Node>
<StgValue><ssdm name="xor_ln779_33"/></StgValue>
</operation>

<operation id="738" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:44  %and_ln779_9 = and i1 %icmp_ln879_68, %xor_ln779_33

]]></Node>
<StgValue><ssdm name="and_ln779_9"/></StgValue>
</operation>

<operation id="739" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:45  %select_ln416_33 = select i1 %and_ln416_33, i1 %and_ln779_9, i1 %icmp_ln879_69

]]></Node>
<StgValue><ssdm name="select_ln416_33"/></StgValue>
</operation>

<operation id="740" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:51  %and_ln786_9 = and i1 %tmp_393, %select_ln416_33

]]></Node>
<StgValue><ssdm name="and_ln786_9"/></StgValue>
</operation>

<operation id="741" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:18  %tmp_109 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_114, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="742" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:19  %sext_ln1118_36 = sext i23 %tmp_109 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_36"/></StgValue>
</operation>

<operation id="743" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:20  %tmp_110 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_114, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="744" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="24" op_0_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:21  %sext_ln1118_37 = sext i13 %tmp_110 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_37"/></StgValue>
</operation>

<operation id="745" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:22  %sub_ln1118_10 = sub i24 %sext_ln1118_36, %sext_ln1118_37

]]></Node>
<StgValue><ssdm name="sub_ln1118_10"/></StgValue>
</operation>

<operation id="746" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="21" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:23  %trunc_ln1192_19 = trunc i24 %sub_ln1118_10 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_19"/></StgValue>
</operation>

<operation id="747" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:24  %add_ln1192_91 = add i24 523776, %sub_ln1118_10

]]></Node>
<StgValue><ssdm name="add_ln1192_91"/></StgValue>
</operation>

<operation id="748" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:25  %add_ln1192_112 = add i21 523776, %trunc_ln1192_19

]]></Node>
<StgValue><ssdm name="add_ln1192_112"/></StgValue>
</operation>

<operation id="749" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:26  %tmp_397 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_91, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="750" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:27  %trunc_ln708_23 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_91, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_23"/></StgValue>
</operation>

<operation id="751" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:28  %tmp_398 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_91, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="752" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:29  %tmp_399 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_91, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="753" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="12" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:30  %zext_ln415_34 = zext i1 %tmp_399 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_34"/></StgValue>
</operation>

<operation id="754" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:31  %add_ln415_34 = add i12 %trunc_ln708_23, %zext_ln415_34

]]></Node>
<StgValue><ssdm name="add_ln415_34"/></StgValue>
</operation>

<operation id="755" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:32  %tmp_400 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_34, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="756" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:33  %xor_ln416_34 = xor i1 %tmp_400, true

]]></Node>
<StgValue><ssdm name="xor_ln416_34"/></StgValue>
</operation>

<operation id="757" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:34  %and_ln416_34 = and i1 %tmp_398, %xor_ln416_34

]]></Node>
<StgValue><ssdm name="and_ln416_34"/></StgValue>
</operation>

<operation id="758" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:35  %tmp_401 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_34, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="759" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:36  %tmp_73 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_91, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="760" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:37  %icmp_ln879_70 = icmp eq i3 %tmp_73, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_70"/></StgValue>
</operation>

<operation id="761" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:38  %tmp_74 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_91, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="762" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:39  %icmp_ln879_71 = icmp eq i4 %tmp_74, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_71"/></StgValue>
</operation>

<operation id="763" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:40  %icmp_ln768_34 = icmp eq i4 %tmp_74, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_34"/></StgValue>
</operation>

<operation id="764" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:42  %tmp_402 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_112, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="765" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:43  %xor_ln779_34 = xor i1 %tmp_402, true

]]></Node>
<StgValue><ssdm name="xor_ln779_34"/></StgValue>
</operation>

<operation id="766" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:44  %and_ln779_10 = and i1 %icmp_ln879_70, %xor_ln779_34

]]></Node>
<StgValue><ssdm name="and_ln779_10"/></StgValue>
</operation>

<operation id="767" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:45  %select_ln416_34 = select i1 %and_ln416_34, i1 %and_ln779_10, i1 %icmp_ln879_71

]]></Node>
<StgValue><ssdm name="select_ln416_34"/></StgValue>
</operation>

<operation id="768" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:51  %and_ln786_10 = and i1 %tmp_401, %select_ln416_34

]]></Node>
<StgValue><ssdm name="and_ln786_10"/></StgValue>
</operation>

<operation id="769" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:18  %tmp_111 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_116, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="770" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:19  %sext_ln1118_38 = sext i23 %tmp_111 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_38"/></StgValue>
</operation>

<operation id="771" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:20  %tmp_112 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_116, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="772" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="24" op_0_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:21  %sext_ln1118_39 = sext i13 %tmp_112 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_39"/></StgValue>
</operation>

<operation id="773" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:22  %sub_ln1118_11 = sub i24 %sext_ln1118_38, %sext_ln1118_39

]]></Node>
<StgValue><ssdm name="sub_ln1118_11"/></StgValue>
</operation>

<operation id="774" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="21" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:23  %trunc_ln1192_20 = trunc i24 %sub_ln1118_11 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_20"/></StgValue>
</operation>

<operation id="775" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:24  %add_ln1192_93 = add i24 523776, %sub_ln1118_11

]]></Node>
<StgValue><ssdm name="add_ln1192_93"/></StgValue>
</operation>

<operation id="776" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:25  %add_ln1192_113 = add i21 523776, %trunc_ln1192_20

]]></Node>
<StgValue><ssdm name="add_ln1192_113"/></StgValue>
</operation>

<operation id="777" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:26  %tmp_405 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_93, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="778" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:27  %trunc_ln708_24 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_93, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_24"/></StgValue>
</operation>

<operation id="779" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:28  %tmp_406 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_93, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="780" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:29  %tmp_407 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_93, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="781" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="12" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:30  %zext_ln415_35 = zext i1 %tmp_407 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_35"/></StgValue>
</operation>

<operation id="782" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:31  %add_ln415_35 = add i12 %trunc_ln708_24, %zext_ln415_35

]]></Node>
<StgValue><ssdm name="add_ln415_35"/></StgValue>
</operation>

<operation id="783" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:32  %tmp_408 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_35, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="784" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:33  %xor_ln416_35 = xor i1 %tmp_408, true

]]></Node>
<StgValue><ssdm name="xor_ln416_35"/></StgValue>
</operation>

<operation id="785" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:34  %and_ln416_35 = and i1 %tmp_406, %xor_ln416_35

]]></Node>
<StgValue><ssdm name="and_ln416_35"/></StgValue>
</operation>

<operation id="786" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:35  %tmp_409 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_35, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="787" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:36  %tmp_75 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_93, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="788" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:37  %icmp_ln879_72 = icmp eq i3 %tmp_75, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_72"/></StgValue>
</operation>

<operation id="789" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:38  %tmp_76 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_93, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="790" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:39  %icmp_ln879_73 = icmp eq i4 %tmp_76, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_73"/></StgValue>
</operation>

<operation id="791" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:40  %icmp_ln768_35 = icmp eq i4 %tmp_76, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_35"/></StgValue>
</operation>

<operation id="792" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:42  %tmp_410 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_113, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="793" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:43  %xor_ln779_35 = xor i1 %tmp_410, true

]]></Node>
<StgValue><ssdm name="xor_ln779_35"/></StgValue>
</operation>

<operation id="794" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:44  %and_ln779_11 = and i1 %icmp_ln879_72, %xor_ln779_35

]]></Node>
<StgValue><ssdm name="and_ln779_11"/></StgValue>
</operation>

<operation id="795" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:45  %select_ln416_35 = select i1 %and_ln416_35, i1 %and_ln779_11, i1 %icmp_ln879_73

]]></Node>
<StgValue><ssdm name="select_ln416_35"/></StgValue>
</operation>

<operation id="796" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:51  %and_ln786_11 = and i1 %tmp_409, %select_ln416_35

]]></Node>
<StgValue><ssdm name="and_ln786_11"/></StgValue>
</operation>

<operation id="797" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:18  %tmp_113 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_118, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="798" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:19  %sext_ln1118_40 = sext i23 %tmp_113 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_40"/></StgValue>
</operation>

<operation id="799" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:20  %tmp_114 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_118, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="800" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="24" op_0_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:21  %sext_ln1118_41 = sext i13 %tmp_114 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_41"/></StgValue>
</operation>

<operation id="801" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:22  %sub_ln1118_12 = sub i24 %sext_ln1118_40, %sext_ln1118_41

]]></Node>
<StgValue><ssdm name="sub_ln1118_12"/></StgValue>
</operation>

<operation id="802" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="21" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:23  %trunc_ln1192_21 = trunc i24 %sub_ln1118_12 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_21"/></StgValue>
</operation>

<operation id="803" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:24  %add_ln1192_95 = add i24 523776, %sub_ln1118_12

]]></Node>
<StgValue><ssdm name="add_ln1192_95"/></StgValue>
</operation>

<operation id="804" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:25  %add_ln1192_114 = add i21 523776, %trunc_ln1192_21

]]></Node>
<StgValue><ssdm name="add_ln1192_114"/></StgValue>
</operation>

<operation id="805" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:26  %tmp_413 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_95, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="806" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:27  %trunc_ln708_25 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_95, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_25"/></StgValue>
</operation>

<operation id="807" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:28  %tmp_414 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_95, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="808" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:29  %tmp_415 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_95, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="809" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="12" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:30  %zext_ln415_36 = zext i1 %tmp_415 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_36"/></StgValue>
</operation>

<operation id="810" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:31  %add_ln415_36 = add i12 %trunc_ln708_25, %zext_ln415_36

]]></Node>
<StgValue><ssdm name="add_ln415_36"/></StgValue>
</operation>

<operation id="811" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:32  %tmp_416 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_36, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="812" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:33  %xor_ln416_36 = xor i1 %tmp_416, true

]]></Node>
<StgValue><ssdm name="xor_ln416_36"/></StgValue>
</operation>

<operation id="813" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:34  %and_ln416_36 = and i1 %tmp_414, %xor_ln416_36

]]></Node>
<StgValue><ssdm name="and_ln416_36"/></StgValue>
</operation>

<operation id="814" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:35  %tmp_417 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_36, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="815" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:36  %tmp_77 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_95, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="816" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:37  %icmp_ln879_74 = icmp eq i3 %tmp_77, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_74"/></StgValue>
</operation>

<operation id="817" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:38  %tmp_78 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_95, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="818" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:39  %icmp_ln879_75 = icmp eq i4 %tmp_78, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_75"/></StgValue>
</operation>

<operation id="819" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:40  %icmp_ln768_36 = icmp eq i4 %tmp_78, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_36"/></StgValue>
</operation>

<operation id="820" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:42  %tmp_418 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_114, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="821" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:43  %xor_ln779_36 = xor i1 %tmp_418, true

]]></Node>
<StgValue><ssdm name="xor_ln779_36"/></StgValue>
</operation>

<operation id="822" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:44  %and_ln779_12 = and i1 %icmp_ln879_74, %xor_ln779_36

]]></Node>
<StgValue><ssdm name="and_ln779_12"/></StgValue>
</operation>

<operation id="823" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:45  %select_ln416_36 = select i1 %and_ln416_36, i1 %and_ln779_12, i1 %icmp_ln879_75

]]></Node>
<StgValue><ssdm name="select_ln416_36"/></StgValue>
</operation>

<operation id="824" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:51  %and_ln786_12 = and i1 %tmp_417, %select_ln416_36

]]></Node>
<StgValue><ssdm name="and_ln786_12"/></StgValue>
</operation>

<operation id="825" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:18  %tmp_115 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_120, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="826" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:19  %sext_ln1118_42 = sext i23 %tmp_115 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_42"/></StgValue>
</operation>

<operation id="827" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:20  %tmp_116 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_120, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="828" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="24" op_0_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:21  %sext_ln1118_43 = sext i13 %tmp_116 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_43"/></StgValue>
</operation>

<operation id="829" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:22  %sub_ln1118_13 = sub i24 %sext_ln1118_42, %sext_ln1118_43

]]></Node>
<StgValue><ssdm name="sub_ln1118_13"/></StgValue>
</operation>

<operation id="830" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="21" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:23  %trunc_ln1192_22 = trunc i24 %sub_ln1118_13 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_22"/></StgValue>
</operation>

<operation id="831" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:24  %add_ln1192_97 = add i24 523776, %sub_ln1118_13

]]></Node>
<StgValue><ssdm name="add_ln1192_97"/></StgValue>
</operation>

<operation id="832" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:25  %add_ln1192_115 = add i21 523776, %trunc_ln1192_22

]]></Node>
<StgValue><ssdm name="add_ln1192_115"/></StgValue>
</operation>

<operation id="833" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:26  %tmp_421 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_97, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="834" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:27  %trunc_ln708_26 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_97, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_26"/></StgValue>
</operation>

<operation id="835" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:28  %tmp_422 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_97, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="836" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:29  %tmp_423 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_97, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="837" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="12" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:30  %zext_ln415_37 = zext i1 %tmp_423 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_37"/></StgValue>
</operation>

<operation id="838" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:31  %add_ln415_37 = add i12 %trunc_ln708_26, %zext_ln415_37

]]></Node>
<StgValue><ssdm name="add_ln415_37"/></StgValue>
</operation>

<operation id="839" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:32  %tmp_424 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_37, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="840" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:33  %xor_ln416_37 = xor i1 %tmp_424, true

]]></Node>
<StgValue><ssdm name="xor_ln416_37"/></StgValue>
</operation>

<operation id="841" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:34  %and_ln416_37 = and i1 %tmp_422, %xor_ln416_37

]]></Node>
<StgValue><ssdm name="and_ln416_37"/></StgValue>
</operation>

<operation id="842" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:35  %tmp_425 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_37, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="843" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:36  %tmp_79 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_97, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="844" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:37  %icmp_ln879_76 = icmp eq i3 %tmp_79, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_76"/></StgValue>
</operation>

<operation id="845" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:38  %tmp_80 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_97, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="846" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:39  %icmp_ln879_77 = icmp eq i4 %tmp_80, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_77"/></StgValue>
</operation>

<operation id="847" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:40  %icmp_ln768_37 = icmp eq i4 %tmp_80, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_37"/></StgValue>
</operation>

<operation id="848" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:42  %tmp_426 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_115, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="849" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:43  %xor_ln779_37 = xor i1 %tmp_426, true

]]></Node>
<StgValue><ssdm name="xor_ln779_37"/></StgValue>
</operation>

<operation id="850" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:44  %and_ln779_13 = and i1 %icmp_ln879_76, %xor_ln779_37

]]></Node>
<StgValue><ssdm name="and_ln779_13"/></StgValue>
</operation>

<operation id="851" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:45  %select_ln416_37 = select i1 %and_ln416_37, i1 %and_ln779_13, i1 %icmp_ln879_77

]]></Node>
<StgValue><ssdm name="select_ln416_37"/></StgValue>
</operation>

<operation id="852" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:51  %and_ln786_13 = and i1 %tmp_425, %select_ln416_37

]]></Node>
<StgValue><ssdm name="and_ln786_13"/></StgValue>
</operation>

<operation id="853" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:18  %tmp_117 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_122, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="854" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:19  %sext_ln1118_44 = sext i23 %tmp_117 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_44"/></StgValue>
</operation>

<operation id="855" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:20  %tmp_118 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_122, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="856" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="24" op_0_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:21  %sext_ln1118_45 = sext i13 %tmp_118 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_45"/></StgValue>
</operation>

<operation id="857" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:22  %sub_ln1118_14 = sub i24 %sext_ln1118_44, %sext_ln1118_45

]]></Node>
<StgValue><ssdm name="sub_ln1118_14"/></StgValue>
</operation>

<operation id="858" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="21" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:23  %trunc_ln1192_23 = trunc i24 %sub_ln1118_14 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_23"/></StgValue>
</operation>

<operation id="859" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:24  %add_ln1192_99 = add i24 523776, %sub_ln1118_14

]]></Node>
<StgValue><ssdm name="add_ln1192_99"/></StgValue>
</operation>

<operation id="860" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:25  %add_ln1192_116 = add i21 523776, %trunc_ln1192_23

]]></Node>
<StgValue><ssdm name="add_ln1192_116"/></StgValue>
</operation>

<operation id="861" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:26  %tmp_429 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_99, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="862" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:27  %trunc_ln708_27 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_99, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_27"/></StgValue>
</operation>

<operation id="863" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:28  %tmp_430 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_99, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="864" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:29  %tmp_431 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_99, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="865" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="12" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:30  %zext_ln415_38 = zext i1 %tmp_431 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_38"/></StgValue>
</operation>

<operation id="866" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:31  %add_ln415_38 = add i12 %trunc_ln708_27, %zext_ln415_38

]]></Node>
<StgValue><ssdm name="add_ln415_38"/></StgValue>
</operation>

<operation id="867" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:32  %tmp_432 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_38, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="868" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:33  %xor_ln416_38 = xor i1 %tmp_432, true

]]></Node>
<StgValue><ssdm name="xor_ln416_38"/></StgValue>
</operation>

<operation id="869" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:34  %and_ln416_38 = and i1 %tmp_430, %xor_ln416_38

]]></Node>
<StgValue><ssdm name="and_ln416_38"/></StgValue>
</operation>

<operation id="870" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:35  %tmp_433 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_38, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="871" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:36  %tmp_81 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_99, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="872" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:37  %icmp_ln879_78 = icmp eq i3 %tmp_81, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_78"/></StgValue>
</operation>

<operation id="873" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:38  %tmp_82 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_99, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="874" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:39  %icmp_ln879_79 = icmp eq i4 %tmp_82, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_79"/></StgValue>
</operation>

<operation id="875" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:40  %icmp_ln768_38 = icmp eq i4 %tmp_82, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_38"/></StgValue>
</operation>

<operation id="876" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:42  %tmp_434 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_116, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="877" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:43  %xor_ln779_38 = xor i1 %tmp_434, true

]]></Node>
<StgValue><ssdm name="xor_ln779_38"/></StgValue>
</operation>

<operation id="878" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:44  %and_ln779_14 = and i1 %icmp_ln879_78, %xor_ln779_38

]]></Node>
<StgValue><ssdm name="and_ln779_14"/></StgValue>
</operation>

<operation id="879" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:45  %select_ln416_38 = select i1 %and_ln416_38, i1 %and_ln779_14, i1 %icmp_ln879_79

]]></Node>
<StgValue><ssdm name="select_ln416_38"/></StgValue>
</operation>

<operation id="880" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:51  %and_ln786_14 = and i1 %tmp_433, %select_ln416_38

]]></Node>
<StgValue><ssdm name="and_ln786_14"/></StgValue>
</operation>

<operation id="881" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="23" op_0_bw="23" op_1_bw="12" op_2_bw="11">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:18  %tmp_119 = call i23 @_ssdm_op_BitConcatenate.i23.i12.i11(i12 %select_ln340_124, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="882" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="24" op_0_bw="23">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:19  %sext_ln1118_46 = sext i23 %tmp_119 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_46"/></StgValue>
</operation>

<operation id="883" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:20  %tmp_120 = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %select_ln340_124, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="884" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="24" op_0_bw="13">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:21  %sext_ln1118_47 = sext i13 %tmp_120 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_47"/></StgValue>
</operation>

<operation id="885" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:22  %sub_ln1118_15 = sub i24 %sext_ln1118_46, %sext_ln1118_47

]]></Node>
<StgValue><ssdm name="sub_ln1118_15"/></StgValue>
</operation>

<operation id="886" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="21" op_0_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:23  %trunc_ln1192_24 = trunc i24 %sub_ln1118_15 to i21

]]></Node>
<StgValue><ssdm name="trunc_ln1192_24"/></StgValue>
</operation>

<operation id="887" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:24  %add_ln1192_101 = add i24 523776, %sub_ln1118_15

]]></Node>
<StgValue><ssdm name="add_ln1192_101"/></StgValue>
</operation>

<operation id="888" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:25  %add_ln1192_117 = add i21 523776, %trunc_ln1192_24

]]></Node>
<StgValue><ssdm name="add_ln1192_117"/></StgValue>
</operation>

<operation id="889" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:26  %tmp_437 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_101, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="890" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="12" op_0_bw="12" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:27  %trunc_ln708_28 = call i12 @_ssdm_op_PartSelect.i12.i24.i32.i32(i24 %add_ln1192_101, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_28"/></StgValue>
</operation>

<operation id="891" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:28  %tmp_438 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_101, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="892" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:29  %tmp_439 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %add_ln1192_101, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="893" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="12" op_0_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:30  %zext_ln415_39 = zext i1 %tmp_439 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_39"/></StgValue>
</operation>

<operation id="894" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:31  %add_ln415_39 = add i12 %trunc_ln708_28, %zext_ln415_39

]]></Node>
<StgValue><ssdm name="add_ln415_39"/></StgValue>
</operation>

<operation id="895" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:32  %tmp_440 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_39, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="896" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:33  %xor_ln416_39 = xor i1 %tmp_440, true

]]></Node>
<StgValue><ssdm name="xor_ln416_39"/></StgValue>
</operation>

<operation id="897" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:34  %and_ln416_39 = and i1 %tmp_438, %xor_ln416_39

]]></Node>
<StgValue><ssdm name="and_ln416_39"/></StgValue>
</operation>

<operation id="898" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:35  %tmp_441 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_39, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="899" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:36  %tmp_83 = call i3 @_ssdm_op_PartSelect.i3.i24.i32.i32(i24 %add_ln1192_101, i32 21, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="900" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:37  %icmp_ln879_80 = icmp eq i3 %tmp_83, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_80"/></StgValue>
</operation>

<operation id="901" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="4" op_0_bw="4" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:38  %tmp_84 = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %add_ln1192_101, i32 20, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="902" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:39  %icmp_ln879_81 = icmp eq i4 %tmp_84, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_81"/></StgValue>
</operation>

<operation id="903" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:40  %icmp_ln768_39 = icmp eq i4 %tmp_84, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_39"/></StgValue>
</operation>

<operation id="904" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:42  %tmp_442 = call i1 @_ssdm_op_BitSelect.i1.i21.i32(i21 %add_ln1192_117, i32 20)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="905" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:43  %xor_ln779_39 = xor i1 %tmp_442, true

]]></Node>
<StgValue><ssdm name="xor_ln779_39"/></StgValue>
</operation>

<operation id="906" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:44  %and_ln779_15 = and i1 %icmp_ln879_80, %xor_ln779_39

]]></Node>
<StgValue><ssdm name="and_ln779_15"/></StgValue>
</operation>

<operation id="907" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:45  %select_ln416_39 = select i1 %and_ln416_39, i1 %and_ln779_15, i1 %icmp_ln879_81

]]></Node>
<StgValue><ssdm name="select_ln416_39"/></StgValue>
</operation>

<operation id="908" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:51  %and_ln786_15 = and i1 %tmp_441, %select_ln416_39

]]></Node>
<StgValue><ssdm name="and_ln786_15"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="909" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_11_begin:1  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="910" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_11_begin:18  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str251) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln50"/></StgValue>
</operation>

<operation id="911" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:52  %fm_buf_V_49_addr = getelementptr [1600 x i12]* @fm_buf_V_49, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_49_addr"/></StgValue>
</operation>

<operation id="912" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:54  %fm_buf_V_50_addr = getelementptr [1600 x i12]* @fm_buf_V_50, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_50_addr"/></StgValue>
</operation>

<operation id="913" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:55  %fm_buf_V_51_addr = getelementptr [1600 x i12]* @fm_buf_V_51, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_51_addr"/></StgValue>
</operation>

<operation id="914" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:56  %fm_buf_V_52_addr = getelementptr [1600 x i12]* @fm_buf_V_52, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_52_addr"/></StgValue>
</operation>

<operation id="915" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:57  %fm_buf_V_53_addr = getelementptr [1600 x i12]* @fm_buf_V_53, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_53_addr"/></StgValue>
</operation>

<operation id="916" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:58  %fm_buf_V_54_addr = getelementptr [1600 x i12]* @fm_buf_V_54, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_54_addr"/></StgValue>
</operation>

<operation id="917" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:59  %fm_buf_V_55_addr = getelementptr [1600 x i12]* @fm_buf_V_55, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_55_addr"/></StgValue>
</operation>

<operation id="918" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:60  %fm_buf_V_56_addr = getelementptr [1600 x i12]* @fm_buf_V_56, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_56_addr"/></StgValue>
</operation>

<operation id="919" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:61  %fm_buf_V_57_addr = getelementptr [1600 x i12]* @fm_buf_V_57, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_57_addr"/></StgValue>
</operation>

<operation id="920" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:62  %fm_buf_V_58_addr = getelementptr [1600 x i12]* @fm_buf_V_58, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_58_addr"/></StgValue>
</operation>

<operation id="921" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:63  %fm_buf_V_59_addr = getelementptr [1600 x i12]* @fm_buf_V_59, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_59_addr"/></StgValue>
</operation>

<operation id="922" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:65  %fm_buf_V_60_addr = getelementptr [1600 x i12]* @fm_buf_V_60, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_60_addr"/></StgValue>
</operation>

<operation id="923" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:66  %fm_buf_V_61_addr = getelementptr [1600 x i12]* @fm_buf_V_61, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_61_addr"/></StgValue>
</operation>

<operation id="924" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:67  %fm_buf_V_62_addr = getelementptr [1600 x i12]* @fm_buf_V_62, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_62_addr"/></StgValue>
</operation>

<operation id="925" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_11_begin:68  %fm_buf_V_63_addr = getelementptr [1600 x i12]* @fm_buf_V_63, i64 0, i64 %zext_ln1265_12

]]></Node>
<StgValue><ssdm name="fm_buf_V_63_addr"/></StgValue>
</operation>

<operation id="926" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:37  %select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_51, i1 %icmp_ln768

]]></Node>
<StgValue><ssdm name="select_ln777"/></StgValue>
</operation>

<operation id="927" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:42  %and_ln781 = and i1 %and_ln416, %icmp_ln879_51

]]></Node>
<StgValue><ssdm name="and_ln781"/></StgValue>
</operation>

<operation id="928" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:43  %xor_ln785 = xor i1 %select_ln777, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="929" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:44  %or_ln785 = or i1 %tmp_321, %xor_ln785

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="930" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:45  %xor_ln785_51 = xor i1 %tmp_317, true

]]></Node>
<StgValue><ssdm name="xor_ln785_51"/></StgValue>
</operation>

<operation id="931" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:46  %and_ln785 = and i1 %or_ln785, %xor_ln785_51

]]></Node>
<StgValue><ssdm name="and_ln785"/></StgValue>
</operation>

<operation id="932" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:48  %or_ln786 = or i1 %and_ln781, %and_ln786_76

]]></Node>
<StgValue><ssdm name="or_ln786"/></StgValue>
</operation>

<operation id="933" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:49  %xor_ln786_43 = xor i1 %or_ln786, true

]]></Node>
<StgValue><ssdm name="xor_ln786_43"/></StgValue>
</operation>

<operation id="934" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:50  %and_ln786_77 = and i1 %tmp_317, %xor_ln786_43

]]></Node>
<StgValue><ssdm name="and_ln786_77"/></StgValue>
</operation>

<operation id="935" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:51  %or_ln340_122 = or i1 %and_ln786_77, %and_ln785

]]></Node>
<StgValue><ssdm name="or_ln340_122"/></StgValue>
</operation>

<operation id="936" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:52  %or_ln340_123 = or i1 %and_ln786_76, %xor_ln785_51

]]></Node>
<StgValue><ssdm name="or_ln340_123"/></StgValue>
</operation>

<operation id="937" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:53  %or_ln340_124 = or i1 %or_ln340_123, %and_ln781

]]></Node>
<StgValue><ssdm name="or_ln340_124"/></StgValue>
</operation>

<operation id="938" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:54  %select_ln340_33 = select i1 %or_ln340_122, i12 2047, i12 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln340_33"/></StgValue>
</operation>

<operation id="939" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:55  %select_ln388_33 = select i1 %and_ln786_77, i12 -2048, i12 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln388_33"/></StgValue>
</operation>

<operation id="940" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi11ELi4ELb1ELS0_0ELS1_0ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02066_ifconv:56  %select_ln340_95 = select i1 %or_ln340_124, i12 %select_ln340_33, i12 %select_ln388_33

]]></Node>
<StgValue><ssdm name="select_ln340_95"/></StgValue>
</operation>

<operation id="941" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch2000:0  store i12 %select_ln340_95, i12* %fm_buf_V_16_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="942" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
branch2000:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="943" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch1984:0  store i12 %select_ln340_95, i12* %fm_buf_V_0_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="944" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
branch1984:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="945" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch2032:0  store i12 %select_ln340_95, i12* %fm_buf_V_48_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="946" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
branch2032:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="947" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:41  %select_ln777_25 = select i1 %and_ln416_25, i1 %icmp_ln879_53, i1 %icmp_ln768_25

]]></Node>
<StgValue><ssdm name="select_ln777_25"/></StgValue>
</operation>

<operation id="948" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:46  %and_ln781_1 = and i1 %and_ln416_25, %icmp_ln879_53

]]></Node>
<StgValue><ssdm name="and_ln781_1"/></StgValue>
</operation>

<operation id="949" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:47  %xor_ln785_52 = xor i1 %select_ln777_25, true

]]></Node>
<StgValue><ssdm name="xor_ln785_52"/></StgValue>
</operation>

<operation id="950" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:48  %or_ln785_25 = or i1 %tmp_329, %xor_ln785_52

]]></Node>
<StgValue><ssdm name="or_ln785_25"/></StgValue>
</operation>

<operation id="951" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:49  %xor_ln785_53 = xor i1 %tmp_325, true

]]></Node>
<StgValue><ssdm name="xor_ln785_53"/></StgValue>
</operation>

<operation id="952" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:50  %and_ln785_25 = and i1 %or_ln785_25, %xor_ln785_53

]]></Node>
<StgValue><ssdm name="and_ln785_25"/></StgValue>
</operation>

<operation id="953" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:52  %or_ln786_25 = or i1 %and_ln781_1, %and_ln786_1

]]></Node>
<StgValue><ssdm name="or_ln786_25"/></StgValue>
</operation>

<operation id="954" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:53  %xor_ln786_44 = xor i1 %or_ln786_25, true

]]></Node>
<StgValue><ssdm name="xor_ln786_44"/></StgValue>
</operation>

<operation id="955" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:54  %and_ln786_79 = and i1 %tmp_325, %xor_ln786_44

]]></Node>
<StgValue><ssdm name="and_ln786_79"/></StgValue>
</operation>

<operation id="956" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:55  %or_ln340_126 = or i1 %and_ln786_79, %and_ln785_25

]]></Node>
<StgValue><ssdm name="or_ln340_126"/></StgValue>
</operation>

<operation id="957" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:56  %or_ln340_127 = or i1 %and_ln786_1, %xor_ln785_53

]]></Node>
<StgValue><ssdm name="or_ln340_127"/></StgValue>
</operation>

<operation id="958" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:57  %or_ln340_128 = or i1 %or_ln340_127, %and_ln781_1

]]></Node>
<StgValue><ssdm name="or_ln340_128"/></StgValue>
</operation>

<operation id="959" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:58  %select_ln340_34 = select i1 %or_ln340_126, i12 2047, i12 %add_ln415_25

]]></Node>
<StgValue><ssdm name="select_ln340_34"/></StgValue>
</operation>

<operation id="960" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:59  %select_ln388_34 = select i1 %and_ln786_79, i12 -2048, i12 %add_ln415_25

]]></Node>
<StgValue><ssdm name="select_ln388_34"/></StgValue>
</operation>

<operation id="961" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.02131_ifconv:60  %select_ln340_97 = select i1 %or_ln340_128, i12 %select_ln340_34, i12 %select_ln388_34

]]></Node>
<StgValue><ssdm name="select_ln340_97"/></StgValue>
</operation>

<operation id="962" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch1873:0  store i12 %select_ln340_97, i12* %fm_buf_V_17_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="963" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0">
<![CDATA[
branch1873:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="964" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch1857:0  store i12 %select_ln340_97, i12* %fm_buf_V_1_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="965" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
branch1857:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="966" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
branch1905:0  store i12 %select_ln340_97, i12* %fm_buf_V_49_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="967" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
branch1905:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="968" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:41  %select_ln777_26 = select i1 %and_ln416_26, i1 %icmp_ln879_55, i1 %icmp_ln768_26

]]></Node>
<StgValue><ssdm name="select_ln777_26"/></StgValue>
</operation>

<operation id="969" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:46  %and_ln781_2 = and i1 %and_ln416_26, %icmp_ln879_55

]]></Node>
<StgValue><ssdm name="and_ln781_2"/></StgValue>
</operation>

<operation id="970" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:47  %xor_ln785_54 = xor i1 %select_ln777_26, true

]]></Node>
<StgValue><ssdm name="xor_ln785_54"/></StgValue>
</operation>

<operation id="971" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:48  %or_ln785_26 = or i1 %tmp_337, %xor_ln785_54

]]></Node>
<StgValue><ssdm name="or_ln785_26"/></StgValue>
</operation>

<operation id="972" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:49  %xor_ln785_55 = xor i1 %tmp_333, true

]]></Node>
<StgValue><ssdm name="xor_ln785_55"/></StgValue>
</operation>

<operation id="973" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:50  %and_ln785_26 = and i1 %or_ln785_26, %xor_ln785_55

]]></Node>
<StgValue><ssdm name="and_ln785_26"/></StgValue>
</operation>

<operation id="974" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:52  %or_ln786_26 = or i1 %and_ln781_2, %and_ln786_2

]]></Node>
<StgValue><ssdm name="or_ln786_26"/></StgValue>
</operation>

<operation id="975" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:53  %xor_ln786_45 = xor i1 %or_ln786_26, true

]]></Node>
<StgValue><ssdm name="xor_ln786_45"/></StgValue>
</operation>

<operation id="976" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:54  %and_ln786_81 = and i1 %tmp_333, %xor_ln786_45

]]></Node>
<StgValue><ssdm name="and_ln786_81"/></StgValue>
</operation>

<operation id="977" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:55  %or_ln340_130 = or i1 %and_ln786_81, %and_ln785_26

]]></Node>
<StgValue><ssdm name="or_ln340_130"/></StgValue>
</operation>

<operation id="978" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:56  %or_ln340_131 = or i1 %and_ln786_2, %xor_ln785_55

]]></Node>
<StgValue><ssdm name="or_ln340_131"/></StgValue>
</operation>

<operation id="979" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:57  %or_ln340_132 = or i1 %or_ln340_131, %and_ln781_2

]]></Node>
<StgValue><ssdm name="or_ln340_132"/></StgValue>
</operation>

<operation id="980" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:58  %select_ln340_35 = select i1 %or_ln340_130, i12 2047, i12 %add_ln415_26

]]></Node>
<StgValue><ssdm name="select_ln340_35"/></StgValue>
</operation>

<operation id="981" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:59  %select_ln388_36 = select i1 %and_ln786_81, i12 -2048, i12 %add_ln415_26

]]></Node>
<StgValue><ssdm name="select_ln388_36"/></StgValue>
</operation>

<operation id="982" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12001_ifconv:60  %select_ln340_99 = select i1 %or_ln340_132, i12 %select_ln340_35, i12 %select_ln388_36

]]></Node>
<StgValue><ssdm name="select_ln340_99"/></StgValue>
</operation>

<operation id="983" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch1746:0  store i12 %select_ln340_99, i12* %fm_buf_V_18_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="984" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
branch1746:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="985" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch1730:0  store i12 %select_ln340_99, i12* %fm_buf_V_2_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="986" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
branch1730:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="987" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
branch1778:0  store i12 %select_ln340_99, i12* %fm_buf_V_50_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="988" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
branch1778:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="989" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:41  %select_ln777_27 = select i1 %and_ln416_27, i1 %icmp_ln879_57, i1 %icmp_ln768_27

]]></Node>
<StgValue><ssdm name="select_ln777_27"/></StgValue>
</operation>

<operation id="990" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:46  %and_ln781_3 = and i1 %and_ln416_27, %icmp_ln879_57

]]></Node>
<StgValue><ssdm name="and_ln781_3"/></StgValue>
</operation>

<operation id="991" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:47  %xor_ln785_56 = xor i1 %select_ln777_27, true

]]></Node>
<StgValue><ssdm name="xor_ln785_56"/></StgValue>
</operation>

<operation id="992" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:48  %or_ln785_27 = or i1 %tmp_345, %xor_ln785_56

]]></Node>
<StgValue><ssdm name="or_ln785_27"/></StgValue>
</operation>

<operation id="993" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:49  %xor_ln785_57 = xor i1 %tmp_341, true

]]></Node>
<StgValue><ssdm name="xor_ln785_57"/></StgValue>
</operation>

<operation id="994" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:50  %and_ln785_27 = and i1 %or_ln785_27, %xor_ln785_57

]]></Node>
<StgValue><ssdm name="and_ln785_27"/></StgValue>
</operation>

<operation id="995" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:52  %or_ln786_27 = or i1 %and_ln781_3, %and_ln786_3

]]></Node>
<StgValue><ssdm name="or_ln786_27"/></StgValue>
</operation>

<operation id="996" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:53  %xor_ln786_46 = xor i1 %or_ln786_27, true

]]></Node>
<StgValue><ssdm name="xor_ln786_46"/></StgValue>
</operation>

<operation id="997" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:54  %and_ln786_83 = and i1 %tmp_341, %xor_ln786_46

]]></Node>
<StgValue><ssdm name="and_ln786_83"/></StgValue>
</operation>

<operation id="998" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:55  %or_ln340_134 = or i1 %and_ln786_83, %and_ln785_27

]]></Node>
<StgValue><ssdm name="or_ln340_134"/></StgValue>
</operation>

<operation id="999" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:56  %or_ln340_135 = or i1 %and_ln786_3, %xor_ln785_57

]]></Node>
<StgValue><ssdm name="or_ln340_135"/></StgValue>
</operation>

<operation id="1000" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:57  %or_ln340_136 = or i1 %or_ln340_135, %and_ln781_3

]]></Node>
<StgValue><ssdm name="or_ln340_136"/></StgValue>
</operation>

<operation id="1001" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:58  %select_ln340_36 = select i1 %or_ln340_134, i12 2047, i12 %add_ln415_27

]]></Node>
<StgValue><ssdm name="select_ln340_36"/></StgValue>
</operation>

<operation id="1002" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:59  %select_ln388_37 = select i1 %and_ln786_83, i12 -2048, i12 %add_ln415_27

]]></Node>
<StgValue><ssdm name="select_ln388_37"/></StgValue>
</operation>

<operation id="1003" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.21871_ifconv:60  %select_ln340_101 = select i1 %or_ln340_136, i12 %select_ln340_36, i12 %select_ln388_37

]]></Node>
<StgValue><ssdm name="select_ln340_101"/></StgValue>
</operation>

<operation id="1004" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch1619:0  store i12 %select_ln340_101, i12* %fm_buf_V_19_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1005" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
branch1619:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1006" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch1603:0  store i12 %select_ln340_101, i12* %fm_buf_V_3_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1007" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
branch1603:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1008" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
branch1651:0  store i12 %select_ln340_101, i12* %fm_buf_V_51_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1009" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0">
<![CDATA[
branch1651:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1010" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:41  %select_ln777_28 = select i1 %and_ln416_28, i1 %icmp_ln879_59, i1 %icmp_ln768_28

]]></Node>
<StgValue><ssdm name="select_ln777_28"/></StgValue>
</operation>

<operation id="1011" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:46  %and_ln781_4 = and i1 %and_ln416_28, %icmp_ln879_59

]]></Node>
<StgValue><ssdm name="and_ln781_4"/></StgValue>
</operation>

<operation id="1012" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:47  %xor_ln785_58 = xor i1 %select_ln777_28, true

]]></Node>
<StgValue><ssdm name="xor_ln785_58"/></StgValue>
</operation>

<operation id="1013" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:48  %or_ln785_28 = or i1 %tmp_353, %xor_ln785_58

]]></Node>
<StgValue><ssdm name="or_ln785_28"/></StgValue>
</operation>

<operation id="1014" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:49  %xor_ln785_59 = xor i1 %tmp_349, true

]]></Node>
<StgValue><ssdm name="xor_ln785_59"/></StgValue>
</operation>

<operation id="1015" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:50  %and_ln785_28 = and i1 %or_ln785_28, %xor_ln785_59

]]></Node>
<StgValue><ssdm name="and_ln785_28"/></StgValue>
</operation>

<operation id="1016" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:52  %or_ln786_28 = or i1 %and_ln781_4, %and_ln786_4

]]></Node>
<StgValue><ssdm name="or_ln786_28"/></StgValue>
</operation>

<operation id="1017" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:53  %xor_ln786_47 = xor i1 %or_ln786_28, true

]]></Node>
<StgValue><ssdm name="xor_ln786_47"/></StgValue>
</operation>

<operation id="1018" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:54  %and_ln786_85 = and i1 %tmp_349, %xor_ln786_47

]]></Node>
<StgValue><ssdm name="and_ln786_85"/></StgValue>
</operation>

<operation id="1019" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:55  %or_ln340_138 = or i1 %and_ln786_85, %and_ln785_28

]]></Node>
<StgValue><ssdm name="or_ln340_138"/></StgValue>
</operation>

<operation id="1020" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:56  %or_ln340_139 = or i1 %and_ln786_4, %xor_ln785_59

]]></Node>
<StgValue><ssdm name="or_ln340_139"/></StgValue>
</operation>

<operation id="1021" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:57  %or_ln340_140 = or i1 %or_ln340_139, %and_ln781_4

]]></Node>
<StgValue><ssdm name="or_ln340_140"/></StgValue>
</operation>

<operation id="1022" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:58  %select_ln340_37 = select i1 %or_ln340_138, i12 2047, i12 %add_ln415_28

]]></Node>
<StgValue><ssdm name="select_ln340_37"/></StgValue>
</operation>

<operation id="1023" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:59  %select_ln388_38 = select i1 %and_ln786_85, i12 -2048, i12 %add_ln415_28

]]></Node>
<StgValue><ssdm name="select_ln388_38"/></StgValue>
</operation>

<operation id="1024" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.31741_ifconv:60  %select_ln340_103 = select i1 %or_ln340_140, i12 %select_ln340_37, i12 %select_ln388_38

]]></Node>
<StgValue><ssdm name="select_ln340_103"/></StgValue>
</operation>

<operation id="1025" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch1492:0  store i12 %select_ln340_103, i12* %fm_buf_V_20_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1026" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0">
<![CDATA[
branch1492:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1027" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch1476:0  store i12 %select_ln340_103, i12* %fm_buf_V_4_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1028" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
branch1476:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1029" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
branch1524:0  store i12 %select_ln340_103, i12* %fm_buf_V_52_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1030" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
branch1524:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1031" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:41  %select_ln777_29 = select i1 %and_ln416_29, i1 %icmp_ln879_61, i1 %icmp_ln768_29

]]></Node>
<StgValue><ssdm name="select_ln777_29"/></StgValue>
</operation>

<operation id="1032" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:46  %and_ln781_5 = and i1 %and_ln416_29, %icmp_ln879_61

]]></Node>
<StgValue><ssdm name="and_ln781_5"/></StgValue>
</operation>

<operation id="1033" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:47  %xor_ln785_60 = xor i1 %select_ln777_29, true

]]></Node>
<StgValue><ssdm name="xor_ln785_60"/></StgValue>
</operation>

<operation id="1034" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:48  %or_ln785_29 = or i1 %tmp_361, %xor_ln785_60

]]></Node>
<StgValue><ssdm name="or_ln785_29"/></StgValue>
</operation>

<operation id="1035" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:49  %xor_ln785_61 = xor i1 %tmp_357, true

]]></Node>
<StgValue><ssdm name="xor_ln785_61"/></StgValue>
</operation>

<operation id="1036" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:50  %and_ln785_29 = and i1 %or_ln785_29, %xor_ln785_61

]]></Node>
<StgValue><ssdm name="and_ln785_29"/></StgValue>
</operation>

<operation id="1037" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:52  %or_ln786_29 = or i1 %and_ln781_5, %and_ln786_5

]]></Node>
<StgValue><ssdm name="or_ln786_29"/></StgValue>
</operation>

<operation id="1038" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:53  %xor_ln786_48 = xor i1 %or_ln786_29, true

]]></Node>
<StgValue><ssdm name="xor_ln786_48"/></StgValue>
</operation>

<operation id="1039" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:54  %and_ln786_87 = and i1 %tmp_357, %xor_ln786_48

]]></Node>
<StgValue><ssdm name="and_ln786_87"/></StgValue>
</operation>

<operation id="1040" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:55  %or_ln340_142 = or i1 %and_ln786_87, %and_ln785_29

]]></Node>
<StgValue><ssdm name="or_ln340_142"/></StgValue>
</operation>

<operation id="1041" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:56  %or_ln340_143 = or i1 %and_ln786_5, %xor_ln785_61

]]></Node>
<StgValue><ssdm name="or_ln340_143"/></StgValue>
</operation>

<operation id="1042" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:57  %or_ln340_144 = or i1 %or_ln340_143, %and_ln781_5

]]></Node>
<StgValue><ssdm name="or_ln340_144"/></StgValue>
</operation>

<operation id="1043" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:58  %select_ln340_38 = select i1 %or_ln340_142, i12 2047, i12 %add_ln415_29

]]></Node>
<StgValue><ssdm name="select_ln340_38"/></StgValue>
</operation>

<operation id="1044" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:59  %select_ln388_39 = select i1 %and_ln786_87, i12 -2048, i12 %add_ln415_29

]]></Node>
<StgValue><ssdm name="select_ln388_39"/></StgValue>
</operation>

<operation id="1045" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.41611_ifconv:60  %select_ln340_105 = select i1 %or_ln340_144, i12 %select_ln340_38, i12 %select_ln388_39

]]></Node>
<StgValue><ssdm name="select_ln340_105"/></StgValue>
</operation>

<operation id="1046" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch1365:0  store i12 %select_ln340_105, i12* %fm_buf_V_21_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1047" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
branch1365:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1048" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch1349:0  store i12 %select_ln340_105, i12* %fm_buf_V_5_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1049" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0">
<![CDATA[
branch1349:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1050" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
branch1397:0  store i12 %select_ln340_105, i12* %fm_buf_V_53_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1051" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0">
<![CDATA[
branch1397:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1052" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:41  %select_ln777_30 = select i1 %and_ln416_30, i1 %icmp_ln879_63, i1 %icmp_ln768_30

]]></Node>
<StgValue><ssdm name="select_ln777_30"/></StgValue>
</operation>

<operation id="1053" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:46  %and_ln781_6 = and i1 %and_ln416_30, %icmp_ln879_63

]]></Node>
<StgValue><ssdm name="and_ln781_6"/></StgValue>
</operation>

<operation id="1054" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:47  %xor_ln785_62 = xor i1 %select_ln777_30, true

]]></Node>
<StgValue><ssdm name="xor_ln785_62"/></StgValue>
</operation>

<operation id="1055" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:48  %or_ln785_30 = or i1 %tmp_369, %xor_ln785_62

]]></Node>
<StgValue><ssdm name="or_ln785_30"/></StgValue>
</operation>

<operation id="1056" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:49  %xor_ln785_63 = xor i1 %tmp_365, true

]]></Node>
<StgValue><ssdm name="xor_ln785_63"/></StgValue>
</operation>

<operation id="1057" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:50  %and_ln785_30 = and i1 %or_ln785_30, %xor_ln785_63

]]></Node>
<StgValue><ssdm name="and_ln785_30"/></StgValue>
</operation>

<operation id="1058" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:52  %or_ln786_30 = or i1 %and_ln781_6, %and_ln786_6

]]></Node>
<StgValue><ssdm name="or_ln786_30"/></StgValue>
</operation>

<operation id="1059" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:53  %xor_ln786_49 = xor i1 %or_ln786_30, true

]]></Node>
<StgValue><ssdm name="xor_ln786_49"/></StgValue>
</operation>

<operation id="1060" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:54  %and_ln786_89 = and i1 %tmp_365, %xor_ln786_49

]]></Node>
<StgValue><ssdm name="and_ln786_89"/></StgValue>
</operation>

<operation id="1061" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:55  %or_ln340_146 = or i1 %and_ln786_89, %and_ln785_30

]]></Node>
<StgValue><ssdm name="or_ln340_146"/></StgValue>
</operation>

<operation id="1062" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:56  %or_ln340_147 = or i1 %and_ln786_6, %xor_ln785_63

]]></Node>
<StgValue><ssdm name="or_ln340_147"/></StgValue>
</operation>

<operation id="1063" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:57  %or_ln340_148 = or i1 %or_ln340_147, %and_ln781_6

]]></Node>
<StgValue><ssdm name="or_ln340_148"/></StgValue>
</operation>

<operation id="1064" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:58  %select_ln340_39 = select i1 %or_ln340_146, i12 2047, i12 %add_ln415_30

]]></Node>
<StgValue><ssdm name="select_ln340_39"/></StgValue>
</operation>

<operation id="1065" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:59  %select_ln388_40 = select i1 %and_ln786_89, i12 -2048, i12 %add_ln415_30

]]></Node>
<StgValue><ssdm name="select_ln388_40"/></StgValue>
</operation>

<operation id="1066" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.51481_ifconv:60  %select_ln340_107 = select i1 %or_ln340_148, i12 %select_ln340_39, i12 %select_ln388_40

]]></Node>
<StgValue><ssdm name="select_ln340_107"/></StgValue>
</operation>

<operation id="1067" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch1238:0  store i12 %select_ln340_107, i12* %fm_buf_V_22_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1068" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0">
<![CDATA[
branch1238:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1069" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch1222:0  store i12 %select_ln340_107, i12* %fm_buf_V_6_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1070" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0">
<![CDATA[
branch1222:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1071" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
branch1270:0  store i12 %select_ln340_107, i12* %fm_buf_V_54_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1072" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
branch1270:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1073" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:41  %select_ln777_31 = select i1 %and_ln416_31, i1 %icmp_ln879_65, i1 %icmp_ln768_31

]]></Node>
<StgValue><ssdm name="select_ln777_31"/></StgValue>
</operation>

<operation id="1074" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:46  %and_ln781_7 = and i1 %and_ln416_31, %icmp_ln879_65

]]></Node>
<StgValue><ssdm name="and_ln781_7"/></StgValue>
</operation>

<operation id="1075" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:47  %xor_ln785_64 = xor i1 %select_ln777_31, true

]]></Node>
<StgValue><ssdm name="xor_ln785_64"/></StgValue>
</operation>

<operation id="1076" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:48  %or_ln785_31 = or i1 %tmp_377, %xor_ln785_64

]]></Node>
<StgValue><ssdm name="or_ln785_31"/></StgValue>
</operation>

<operation id="1077" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:49  %xor_ln785_65 = xor i1 %tmp_373, true

]]></Node>
<StgValue><ssdm name="xor_ln785_65"/></StgValue>
</operation>

<operation id="1078" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:50  %and_ln785_31 = and i1 %or_ln785_31, %xor_ln785_65

]]></Node>
<StgValue><ssdm name="and_ln785_31"/></StgValue>
</operation>

<operation id="1079" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:52  %or_ln786_31 = or i1 %and_ln781_7, %and_ln786_7

]]></Node>
<StgValue><ssdm name="or_ln786_31"/></StgValue>
</operation>

<operation id="1080" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:53  %xor_ln786_50 = xor i1 %or_ln786_31, true

]]></Node>
<StgValue><ssdm name="xor_ln786_50"/></StgValue>
</operation>

<operation id="1081" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:54  %and_ln786_91 = and i1 %tmp_373, %xor_ln786_50

]]></Node>
<StgValue><ssdm name="and_ln786_91"/></StgValue>
</operation>

<operation id="1082" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:55  %or_ln340_150 = or i1 %and_ln786_91, %and_ln785_31

]]></Node>
<StgValue><ssdm name="or_ln340_150"/></StgValue>
</operation>

<operation id="1083" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:56  %or_ln340_151 = or i1 %and_ln786_7, %xor_ln785_65

]]></Node>
<StgValue><ssdm name="or_ln340_151"/></StgValue>
</operation>

<operation id="1084" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:57  %or_ln340_152 = or i1 %or_ln340_151, %and_ln781_7

]]></Node>
<StgValue><ssdm name="or_ln340_152"/></StgValue>
</operation>

<operation id="1085" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:58  %select_ln340_40 = select i1 %or_ln340_150, i12 2047, i12 %add_ln415_31

]]></Node>
<StgValue><ssdm name="select_ln340_40"/></StgValue>
</operation>

<operation id="1086" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:59  %select_ln388_41 = select i1 %and_ln786_91, i12 -2048, i12 %add_ln415_31

]]></Node>
<StgValue><ssdm name="select_ln388_41"/></StgValue>
</operation>

<operation id="1087" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.61351_ifconv:60  %select_ln340_109 = select i1 %or_ln340_152, i12 %select_ln340_40, i12 %select_ln388_41

]]></Node>
<StgValue><ssdm name="select_ln340_109"/></StgValue>
</operation>

<operation id="1088" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch1111:0  store i12 %select_ln340_109, i12* %fm_buf_V_23_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1089" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="0">
<![CDATA[
branch1111:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1090" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch1095:0  store i12 %select_ln340_109, i12* %fm_buf_V_7_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1091" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0">
<![CDATA[
branch1095:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1092" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
branch1143:0  store i12 %select_ln340_109, i12* %fm_buf_V_55_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1093" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="0">
<![CDATA[
branch1143:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1094" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:41  %select_ln777_32 = select i1 %and_ln416_32, i1 %icmp_ln879_67, i1 %icmp_ln768_32

]]></Node>
<StgValue><ssdm name="select_ln777_32"/></StgValue>
</operation>

<operation id="1095" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:46  %and_ln781_8 = and i1 %and_ln416_32, %icmp_ln879_67

]]></Node>
<StgValue><ssdm name="and_ln781_8"/></StgValue>
</operation>

<operation id="1096" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:47  %xor_ln785_66 = xor i1 %select_ln777_32, true

]]></Node>
<StgValue><ssdm name="xor_ln785_66"/></StgValue>
</operation>

<operation id="1097" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:48  %or_ln785_32 = or i1 %tmp_385, %xor_ln785_66

]]></Node>
<StgValue><ssdm name="or_ln785_32"/></StgValue>
</operation>

<operation id="1098" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:49  %xor_ln785_67 = xor i1 %tmp_381, true

]]></Node>
<StgValue><ssdm name="xor_ln785_67"/></StgValue>
</operation>

<operation id="1099" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:50  %and_ln785_32 = and i1 %or_ln785_32, %xor_ln785_67

]]></Node>
<StgValue><ssdm name="and_ln785_32"/></StgValue>
</operation>

<operation id="1100" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:52  %or_ln786_32 = or i1 %and_ln781_8, %and_ln786_8

]]></Node>
<StgValue><ssdm name="or_ln786_32"/></StgValue>
</operation>

<operation id="1101" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:53  %xor_ln786_51 = xor i1 %or_ln786_32, true

]]></Node>
<StgValue><ssdm name="xor_ln786_51"/></StgValue>
</operation>

<operation id="1102" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:54  %and_ln786_93 = and i1 %tmp_381, %xor_ln786_51

]]></Node>
<StgValue><ssdm name="and_ln786_93"/></StgValue>
</operation>

<operation id="1103" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:55  %or_ln340_154 = or i1 %and_ln786_93, %and_ln785_32

]]></Node>
<StgValue><ssdm name="or_ln340_154"/></StgValue>
</operation>

<operation id="1104" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:56  %or_ln340_155 = or i1 %and_ln786_8, %xor_ln785_67

]]></Node>
<StgValue><ssdm name="or_ln340_155"/></StgValue>
</operation>

<operation id="1105" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:57  %or_ln340_156 = or i1 %or_ln340_155, %and_ln781_8

]]></Node>
<StgValue><ssdm name="or_ln340_156"/></StgValue>
</operation>

<operation id="1106" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:58  %select_ln340_41 = select i1 %or_ln340_154, i12 2047, i12 %add_ln415_32

]]></Node>
<StgValue><ssdm name="select_ln340_41"/></StgValue>
</operation>

<operation id="1107" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:59  %select_ln388_42 = select i1 %and_ln786_93, i12 -2048, i12 %add_ln415_32

]]></Node>
<StgValue><ssdm name="select_ln388_42"/></StgValue>
</operation>

<operation id="1108" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.71221_ifconv:60  %select_ln340_111 = select i1 %or_ln340_156, i12 %select_ln340_41, i12 %select_ln388_42

]]></Node>
<StgValue><ssdm name="select_ln340_111"/></StgValue>
</operation>

<operation id="1109" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch984:0  store i12 %select_ln340_111, i12* %fm_buf_V_24_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0">
<![CDATA[
branch984:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1111" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch968:0  store i12 %select_ln340_111, i12* %fm_buf_V_8_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
branch968:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1113" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
branch1016:0  store i12 %select_ln340_111, i12* %fm_buf_V_56_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
branch1016:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1115" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:41  %select_ln777_33 = select i1 %and_ln416_33, i1 %icmp_ln879_69, i1 %icmp_ln768_33

]]></Node>
<StgValue><ssdm name="select_ln777_33"/></StgValue>
</operation>

<operation id="1116" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:46  %and_ln781_9 = and i1 %and_ln416_33, %icmp_ln879_69

]]></Node>
<StgValue><ssdm name="and_ln781_9"/></StgValue>
</operation>

<operation id="1117" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:47  %xor_ln785_68 = xor i1 %select_ln777_33, true

]]></Node>
<StgValue><ssdm name="xor_ln785_68"/></StgValue>
</operation>

<operation id="1118" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:48  %or_ln785_33 = or i1 %tmp_393, %xor_ln785_68

]]></Node>
<StgValue><ssdm name="or_ln785_33"/></StgValue>
</operation>

<operation id="1119" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:49  %xor_ln785_69 = xor i1 %tmp_389, true

]]></Node>
<StgValue><ssdm name="xor_ln785_69"/></StgValue>
</operation>

<operation id="1120" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:50  %and_ln785_33 = and i1 %or_ln785_33, %xor_ln785_69

]]></Node>
<StgValue><ssdm name="and_ln785_33"/></StgValue>
</operation>

<operation id="1121" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:52  %or_ln786_33 = or i1 %and_ln781_9, %and_ln786_9

]]></Node>
<StgValue><ssdm name="or_ln786_33"/></StgValue>
</operation>

<operation id="1122" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:53  %xor_ln786_52 = xor i1 %or_ln786_33, true

]]></Node>
<StgValue><ssdm name="xor_ln786_52"/></StgValue>
</operation>

<operation id="1123" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:54  %and_ln786_95 = and i1 %tmp_389, %xor_ln786_52

]]></Node>
<StgValue><ssdm name="and_ln786_95"/></StgValue>
</operation>

<operation id="1124" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:55  %or_ln340_158 = or i1 %and_ln786_95, %and_ln785_33

]]></Node>
<StgValue><ssdm name="or_ln340_158"/></StgValue>
</operation>

<operation id="1125" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:56  %or_ln340_159 = or i1 %and_ln786_9, %xor_ln785_69

]]></Node>
<StgValue><ssdm name="or_ln340_159"/></StgValue>
</operation>

<operation id="1126" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:57  %or_ln340_160 = or i1 %or_ln340_159, %and_ln781_9

]]></Node>
<StgValue><ssdm name="or_ln340_160"/></StgValue>
</operation>

<operation id="1127" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:58  %select_ln340_42 = select i1 %or_ln340_158, i12 2047, i12 %add_ln415_33

]]></Node>
<StgValue><ssdm name="select_ln340_42"/></StgValue>
</operation>

<operation id="1128" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:59  %select_ln388_43 = select i1 %and_ln786_95, i12 -2048, i12 %add_ln415_33

]]></Node>
<StgValue><ssdm name="select_ln388_43"/></StgValue>
</operation>

<operation id="1129" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.81091_ifconv:60  %select_ln340_113 = select i1 %or_ln340_160, i12 %select_ln340_42, i12 %select_ln388_43

]]></Node>
<StgValue><ssdm name="select_ln340_113"/></StgValue>
</operation>

<operation id="1130" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch857:0  store i12 %select_ln340_113, i12* %fm_buf_V_25_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0">
<![CDATA[
branch857:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1132" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch841:0  store i12 %select_ln340_113, i12* %fm_buf_V_9_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0">
<![CDATA[
branch841:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1134" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
branch889:0  store i12 %select_ln340_113, i12* %fm_buf_V_57_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0">
<![CDATA[
branch889:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1136" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:41  %select_ln777_34 = select i1 %and_ln416_34, i1 %icmp_ln879_71, i1 %icmp_ln768_34

]]></Node>
<StgValue><ssdm name="select_ln777_34"/></StgValue>
</operation>

<operation id="1137" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:46  %and_ln781_10 = and i1 %and_ln416_34, %icmp_ln879_71

]]></Node>
<StgValue><ssdm name="and_ln781_10"/></StgValue>
</operation>

<operation id="1138" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:47  %xor_ln785_70 = xor i1 %select_ln777_34, true

]]></Node>
<StgValue><ssdm name="xor_ln785_70"/></StgValue>
</operation>

<operation id="1139" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:48  %or_ln785_34 = or i1 %tmp_401, %xor_ln785_70

]]></Node>
<StgValue><ssdm name="or_ln785_34"/></StgValue>
</operation>

<operation id="1140" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:49  %xor_ln785_71 = xor i1 %tmp_397, true

]]></Node>
<StgValue><ssdm name="xor_ln785_71"/></StgValue>
</operation>

<operation id="1141" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:50  %and_ln785_34 = and i1 %or_ln785_34, %xor_ln785_71

]]></Node>
<StgValue><ssdm name="and_ln785_34"/></StgValue>
</operation>

<operation id="1142" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:52  %or_ln786_34 = or i1 %and_ln781_10, %and_ln786_10

]]></Node>
<StgValue><ssdm name="or_ln786_34"/></StgValue>
</operation>

<operation id="1143" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:53  %xor_ln786_53 = xor i1 %or_ln786_34, true

]]></Node>
<StgValue><ssdm name="xor_ln786_53"/></StgValue>
</operation>

<operation id="1144" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:54  %and_ln786_97 = and i1 %tmp_397, %xor_ln786_53

]]></Node>
<StgValue><ssdm name="and_ln786_97"/></StgValue>
</operation>

<operation id="1145" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:55  %or_ln340_162 = or i1 %and_ln786_97, %and_ln785_34

]]></Node>
<StgValue><ssdm name="or_ln340_162"/></StgValue>
</operation>

<operation id="1146" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:56  %or_ln340_163 = or i1 %and_ln786_10, %xor_ln785_71

]]></Node>
<StgValue><ssdm name="or_ln340_163"/></StgValue>
</operation>

<operation id="1147" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:57  %or_ln340_164 = or i1 %or_ln340_163, %and_ln781_10

]]></Node>
<StgValue><ssdm name="or_ln340_164"/></StgValue>
</operation>

<operation id="1148" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:58  %select_ln340_43 = select i1 %or_ln340_162, i12 2047, i12 %add_ln415_34

]]></Node>
<StgValue><ssdm name="select_ln340_43"/></StgValue>
</operation>

<operation id="1149" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:59  %select_ln388_44 = select i1 %and_ln786_97, i12 -2048, i12 %add_ln415_34

]]></Node>
<StgValue><ssdm name="select_ln388_44"/></StgValue>
</operation>

<operation id="1150" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.9961_ifconv:60  %select_ln340_115 = select i1 %or_ln340_164, i12 %select_ln340_43, i12 %select_ln388_44

]]></Node>
<StgValue><ssdm name="select_ln340_115"/></StgValue>
</operation>

<operation id="1151" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch730:0  store i12 %select_ln340_115, i12* %fm_buf_V_26_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0">
<![CDATA[
branch730:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1153" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch714:0  store i12 %select_ln340_115, i12* %fm_buf_V_10_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0">
<![CDATA[
branch714:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1155" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
branch762:0  store i12 %select_ln340_115, i12* %fm_buf_V_58_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0">
<![CDATA[
branch762:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1157" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:41  %select_ln777_35 = select i1 %and_ln416_35, i1 %icmp_ln879_73, i1 %icmp_ln768_35

]]></Node>
<StgValue><ssdm name="select_ln777_35"/></StgValue>
</operation>

<operation id="1158" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:46  %and_ln781_11 = and i1 %and_ln416_35, %icmp_ln879_73

]]></Node>
<StgValue><ssdm name="and_ln781_11"/></StgValue>
</operation>

<operation id="1159" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:47  %xor_ln785_72 = xor i1 %select_ln777_35, true

]]></Node>
<StgValue><ssdm name="xor_ln785_72"/></StgValue>
</operation>

<operation id="1160" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:48  %or_ln785_35 = or i1 %tmp_409, %xor_ln785_72

]]></Node>
<StgValue><ssdm name="or_ln785_35"/></StgValue>
</operation>

<operation id="1161" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:49  %xor_ln785_73 = xor i1 %tmp_405, true

]]></Node>
<StgValue><ssdm name="xor_ln785_73"/></StgValue>
</operation>

<operation id="1162" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:50  %and_ln785_35 = and i1 %or_ln785_35, %xor_ln785_73

]]></Node>
<StgValue><ssdm name="and_ln785_35"/></StgValue>
</operation>

<operation id="1163" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:52  %or_ln786_35 = or i1 %and_ln781_11, %and_ln786_11

]]></Node>
<StgValue><ssdm name="or_ln786_35"/></StgValue>
</operation>

<operation id="1164" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:53  %xor_ln786_54 = xor i1 %or_ln786_35, true

]]></Node>
<StgValue><ssdm name="xor_ln786_54"/></StgValue>
</operation>

<operation id="1165" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:54  %and_ln786_99 = and i1 %tmp_405, %xor_ln786_54

]]></Node>
<StgValue><ssdm name="and_ln786_99"/></StgValue>
</operation>

<operation id="1166" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:55  %or_ln340_166 = or i1 %and_ln786_99, %and_ln785_35

]]></Node>
<StgValue><ssdm name="or_ln340_166"/></StgValue>
</operation>

<operation id="1167" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:56  %or_ln340_167 = or i1 %and_ln786_11, %xor_ln785_73

]]></Node>
<StgValue><ssdm name="or_ln340_167"/></StgValue>
</operation>

<operation id="1168" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:57  %or_ln340_168 = or i1 %or_ln340_167, %and_ln781_11

]]></Node>
<StgValue><ssdm name="or_ln340_168"/></StgValue>
</operation>

<operation id="1169" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:58  %select_ln340_44 = select i1 %or_ln340_166, i12 2047, i12 %add_ln415_35

]]></Node>
<StgValue><ssdm name="select_ln340_44"/></StgValue>
</operation>

<operation id="1170" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:59  %select_ln388_45 = select i1 %and_ln786_99, i12 -2048, i12 %add_ln415_35

]]></Node>
<StgValue><ssdm name="select_ln388_45"/></StgValue>
</operation>

<operation id="1171" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.10831_ifconv:60  %select_ln340_117 = select i1 %or_ln340_168, i12 %select_ln340_44, i12 %select_ln388_45

]]></Node>
<StgValue><ssdm name="select_ln340_117"/></StgValue>
</operation>

<operation id="1172" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch603:0  store i12 %select_ln340_117, i12* %fm_buf_V_27_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0">
<![CDATA[
branch603:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1174" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch587:0  store i12 %select_ln340_117, i12* %fm_buf_V_11_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0">
<![CDATA[
branch587:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1176" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
branch635:0  store i12 %select_ln340_117, i12* %fm_buf_V_59_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0">
<![CDATA[
branch635:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1178" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:41  %select_ln777_36 = select i1 %and_ln416_36, i1 %icmp_ln879_75, i1 %icmp_ln768_36

]]></Node>
<StgValue><ssdm name="select_ln777_36"/></StgValue>
</operation>

<operation id="1179" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:46  %and_ln781_12 = and i1 %and_ln416_36, %icmp_ln879_75

]]></Node>
<StgValue><ssdm name="and_ln781_12"/></StgValue>
</operation>

<operation id="1180" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:47  %xor_ln785_74 = xor i1 %select_ln777_36, true

]]></Node>
<StgValue><ssdm name="xor_ln785_74"/></StgValue>
</operation>

<operation id="1181" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:48  %or_ln785_36 = or i1 %tmp_417, %xor_ln785_74

]]></Node>
<StgValue><ssdm name="or_ln785_36"/></StgValue>
</operation>

<operation id="1182" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:49  %xor_ln785_75 = xor i1 %tmp_413, true

]]></Node>
<StgValue><ssdm name="xor_ln785_75"/></StgValue>
</operation>

<operation id="1183" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:50  %and_ln785_36 = and i1 %or_ln785_36, %xor_ln785_75

]]></Node>
<StgValue><ssdm name="and_ln785_36"/></StgValue>
</operation>

<operation id="1184" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:52  %or_ln786_36 = or i1 %and_ln781_12, %and_ln786_12

]]></Node>
<StgValue><ssdm name="or_ln786_36"/></StgValue>
</operation>

<operation id="1185" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:53  %xor_ln786_55 = xor i1 %or_ln786_36, true

]]></Node>
<StgValue><ssdm name="xor_ln786_55"/></StgValue>
</operation>

<operation id="1186" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:54  %and_ln786_101 = and i1 %tmp_413, %xor_ln786_55

]]></Node>
<StgValue><ssdm name="and_ln786_101"/></StgValue>
</operation>

<operation id="1187" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:55  %or_ln340_170 = or i1 %and_ln786_101, %and_ln785_36

]]></Node>
<StgValue><ssdm name="or_ln340_170"/></StgValue>
</operation>

<operation id="1188" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:56  %or_ln340_171 = or i1 %and_ln786_12, %xor_ln785_75

]]></Node>
<StgValue><ssdm name="or_ln340_171"/></StgValue>
</operation>

<operation id="1189" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:57  %or_ln340_172 = or i1 %or_ln340_171, %and_ln781_12

]]></Node>
<StgValue><ssdm name="or_ln340_172"/></StgValue>
</operation>

<operation id="1190" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:58  %select_ln340_45 = select i1 %or_ln340_170, i12 2047, i12 %add_ln415_36

]]></Node>
<StgValue><ssdm name="select_ln340_45"/></StgValue>
</operation>

<operation id="1191" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:59  %select_ln388_46 = select i1 %and_ln786_101, i12 -2048, i12 %add_ln415_36

]]></Node>
<StgValue><ssdm name="select_ln388_46"/></StgValue>
</operation>

<operation id="1192" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.11701_ifconv:60  %select_ln340_119 = select i1 %or_ln340_172, i12 %select_ln340_45, i12 %select_ln388_46

]]></Node>
<StgValue><ssdm name="select_ln340_119"/></StgValue>
</operation>

<operation id="1193" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch476:0  store i12 %select_ln340_119, i12* %fm_buf_V_28_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="0">
<![CDATA[
branch476:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1195" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch460:0  store i12 %select_ln340_119, i12* %fm_buf_V_12_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="0">
<![CDATA[
branch460:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1197" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
branch508:0  store i12 %select_ln340_119, i12* %fm_buf_V_60_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="0">
<![CDATA[
branch508:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1199" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:41  %select_ln777_37 = select i1 %and_ln416_37, i1 %icmp_ln879_77, i1 %icmp_ln768_37

]]></Node>
<StgValue><ssdm name="select_ln777_37"/></StgValue>
</operation>

<operation id="1200" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:46  %and_ln781_13 = and i1 %and_ln416_37, %icmp_ln879_77

]]></Node>
<StgValue><ssdm name="and_ln781_13"/></StgValue>
</operation>

<operation id="1201" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:47  %xor_ln785_76 = xor i1 %select_ln777_37, true

]]></Node>
<StgValue><ssdm name="xor_ln785_76"/></StgValue>
</operation>

<operation id="1202" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:48  %or_ln785_37 = or i1 %tmp_425, %xor_ln785_76

]]></Node>
<StgValue><ssdm name="or_ln785_37"/></StgValue>
</operation>

<operation id="1203" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:49  %xor_ln785_77 = xor i1 %tmp_421, true

]]></Node>
<StgValue><ssdm name="xor_ln785_77"/></StgValue>
</operation>

<operation id="1204" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:50  %and_ln785_37 = and i1 %or_ln785_37, %xor_ln785_77

]]></Node>
<StgValue><ssdm name="and_ln785_37"/></StgValue>
</operation>

<operation id="1205" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:52  %or_ln786_37 = or i1 %and_ln781_13, %and_ln786_13

]]></Node>
<StgValue><ssdm name="or_ln786_37"/></StgValue>
</operation>

<operation id="1206" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:53  %xor_ln786_56 = xor i1 %or_ln786_37, true

]]></Node>
<StgValue><ssdm name="xor_ln786_56"/></StgValue>
</operation>

<operation id="1207" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:54  %and_ln786_103 = and i1 %tmp_421, %xor_ln786_56

]]></Node>
<StgValue><ssdm name="and_ln786_103"/></StgValue>
</operation>

<operation id="1208" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:55  %or_ln340_174 = or i1 %and_ln786_103, %and_ln785_37

]]></Node>
<StgValue><ssdm name="or_ln340_174"/></StgValue>
</operation>

<operation id="1209" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:56  %or_ln340_175 = or i1 %and_ln786_13, %xor_ln785_77

]]></Node>
<StgValue><ssdm name="or_ln340_175"/></StgValue>
</operation>

<operation id="1210" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:57  %or_ln340_176 = or i1 %or_ln340_175, %and_ln781_13

]]></Node>
<StgValue><ssdm name="or_ln340_176"/></StgValue>
</operation>

<operation id="1211" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:58  %select_ln340_46 = select i1 %or_ln340_174, i12 2047, i12 %add_ln415_37

]]></Node>
<StgValue><ssdm name="select_ln340_46"/></StgValue>
</operation>

<operation id="1212" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:59  %select_ln388_47 = select i1 %and_ln786_103, i12 -2048, i12 %add_ln415_37

]]></Node>
<StgValue><ssdm name="select_ln388_47"/></StgValue>
</operation>

<operation id="1213" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.12571_ifconv:60  %select_ln340_121 = select i1 %or_ln340_176, i12 %select_ln340_46, i12 %select_ln388_47

]]></Node>
<StgValue><ssdm name="select_ln340_121"/></StgValue>
</operation>

<operation id="1214" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch349:0  store i12 %select_ln340_121, i12* %fm_buf_V_29_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1215" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="0">
<![CDATA[
branch349:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1216" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch333:0  store i12 %select_ln340_121, i12* %fm_buf_V_13_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0">
<![CDATA[
branch333:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1218" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
branch381:0  store i12 %select_ln340_121, i12* %fm_buf_V_61_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1219" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="0">
<![CDATA[
branch381:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1220" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:41  %select_ln777_38 = select i1 %and_ln416_38, i1 %icmp_ln879_79, i1 %icmp_ln768_38

]]></Node>
<StgValue><ssdm name="select_ln777_38"/></StgValue>
</operation>

<operation id="1221" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:46  %and_ln781_14 = and i1 %and_ln416_38, %icmp_ln879_79

]]></Node>
<StgValue><ssdm name="and_ln781_14"/></StgValue>
</operation>

<operation id="1222" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:47  %xor_ln785_78 = xor i1 %select_ln777_38, true

]]></Node>
<StgValue><ssdm name="xor_ln785_78"/></StgValue>
</operation>

<operation id="1223" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:48  %or_ln785_38 = or i1 %tmp_433, %xor_ln785_78

]]></Node>
<StgValue><ssdm name="or_ln785_38"/></StgValue>
</operation>

<operation id="1224" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:49  %xor_ln785_79 = xor i1 %tmp_429, true

]]></Node>
<StgValue><ssdm name="xor_ln785_79"/></StgValue>
</operation>

<operation id="1225" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:50  %and_ln785_38 = and i1 %or_ln785_38, %xor_ln785_79

]]></Node>
<StgValue><ssdm name="and_ln785_38"/></StgValue>
</operation>

<operation id="1226" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:52  %or_ln786_38 = or i1 %and_ln781_14, %and_ln786_14

]]></Node>
<StgValue><ssdm name="or_ln786_38"/></StgValue>
</operation>

<operation id="1227" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:53  %xor_ln786_57 = xor i1 %or_ln786_38, true

]]></Node>
<StgValue><ssdm name="xor_ln786_57"/></StgValue>
</operation>

<operation id="1228" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:54  %and_ln786_105 = and i1 %tmp_429, %xor_ln786_57

]]></Node>
<StgValue><ssdm name="and_ln786_105"/></StgValue>
</operation>

<operation id="1229" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:55  %or_ln340_178 = or i1 %and_ln786_105, %and_ln785_38

]]></Node>
<StgValue><ssdm name="or_ln340_178"/></StgValue>
</operation>

<operation id="1230" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:56  %or_ln340_179 = or i1 %and_ln786_14, %xor_ln785_79

]]></Node>
<StgValue><ssdm name="or_ln340_179"/></StgValue>
</operation>

<operation id="1231" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:57  %or_ln340_180 = or i1 %or_ln340_179, %and_ln781_14

]]></Node>
<StgValue><ssdm name="or_ln340_180"/></StgValue>
</operation>

<operation id="1232" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:58  %select_ln340_47 = select i1 %or_ln340_178, i12 2047, i12 %add_ln415_38

]]></Node>
<StgValue><ssdm name="select_ln340_47"/></StgValue>
</operation>

<operation id="1233" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:59  %select_ln388_48 = select i1 %and_ln786_105, i12 -2048, i12 %add_ln415_38

]]></Node>
<StgValue><ssdm name="select_ln388_48"/></StgValue>
</operation>

<operation id="1234" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.13441_ifconv:60  %select_ln340_123 = select i1 %or_ln340_180, i12 %select_ln340_47, i12 %select_ln388_48

]]></Node>
<StgValue><ssdm name="select_ln340_123"/></StgValue>
</operation>

<operation id="1235" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch222:0  store i12 %select_ln340_123, i12* %fm_buf_V_30_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="0">
<![CDATA[
branch222:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1237" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch206:0  store i12 %select_ln340_123, i12* %fm_buf_V_14_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1238" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="0">
<![CDATA[
branch206:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1239" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
branch254:0  store i12 %select_ln340_123, i12* %fm_buf_V_62_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="0">
<![CDATA[
branch254:1  br label %_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1241" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:41  %select_ln777_39 = select i1 %and_ln416_39, i1 %icmp_ln879_81, i1 %icmp_ln768_39

]]></Node>
<StgValue><ssdm name="select_ln777_39"/></StgValue>
</operation>

<operation id="1242" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:46  %and_ln781_15 = and i1 %and_ln416_39, %icmp_ln879_81

]]></Node>
<StgValue><ssdm name="and_ln781_15"/></StgValue>
</operation>

<operation id="1243" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:47  %xor_ln785_80 = xor i1 %select_ln777_39, true

]]></Node>
<StgValue><ssdm name="xor_ln785_80"/></StgValue>
</operation>

<operation id="1244" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:48  %or_ln785_39 = or i1 %tmp_441, %xor_ln785_80

]]></Node>
<StgValue><ssdm name="or_ln785_39"/></StgValue>
</operation>

<operation id="1245" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:49  %xor_ln785_81 = xor i1 %tmp_437, true

]]></Node>
<StgValue><ssdm name="xor_ln785_81"/></StgValue>
</operation>

<operation id="1246" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:50  %and_ln785_39 = and i1 %or_ln785_39, %xor_ln785_81

]]></Node>
<StgValue><ssdm name="and_ln785_39"/></StgValue>
</operation>

<operation id="1247" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:52  %or_ln786_39 = or i1 %and_ln781_15, %and_ln786_15

]]></Node>
<StgValue><ssdm name="or_ln786_39"/></StgValue>
</operation>

<operation id="1248" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:53  %xor_ln786_58 = xor i1 %or_ln786_39, true

]]></Node>
<StgValue><ssdm name="xor_ln786_58"/></StgValue>
</operation>

<operation id="1249" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:54  %and_ln786_107 = and i1 %tmp_437, %xor_ln786_58

]]></Node>
<StgValue><ssdm name="and_ln786_107"/></StgValue>
</operation>

<operation id="1250" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:55  %or_ln340_182 = or i1 %and_ln786_107, %and_ln785_39

]]></Node>
<StgValue><ssdm name="or_ln340_182"/></StgValue>
</operation>

<operation id="1251" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:56  %or_ln340_183 = or i1 %and_ln786_15, %xor_ln785_81

]]></Node>
<StgValue><ssdm name="or_ln340_183"/></StgValue>
</operation>

<operation id="1252" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:57  %or_ln340_184 = or i1 %or_ln340_183, %and_ln781_15

]]></Node>
<StgValue><ssdm name="or_ln340_184"/></StgValue>
</operation>

<operation id="1253" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:58  %select_ln340_48 = select i1 %or_ln340_182, i12 2047, i12 %add_ln415_39

]]></Node>
<StgValue><ssdm name="select_ln340_48"/></StgValue>
</operation>

<operation id="1254" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:59  %select_ln388_49 = select i1 %and_ln786_107, i12 -2048, i12 %add_ln415_39

]]></Node>
<StgValue><ssdm name="select_ln388_49"/></StgValue>
</operation>

<operation id="1255" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi12ELi4EL9ap_q_mode0EL9ap_o_mode0ELi0EEC1ILi25ELi9ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.14311_ifconv:60  %select_ln340_125 = select i1 %or_ln340_184, i12 %select_ln340_48, i12 %select_ln388_49

]]></Node>
<StgValue><ssdm name="select_ln340_125"/></StgValue>
</operation>

<operation id="1256" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch95:0  store i12 %select_ln340_125, i12* %fm_buf_V_31_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="0">
<![CDATA[
branch95:1  br label %hls_label_11_end

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1258" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="12" op_1_bw="11" op_2_bw="12">
<![CDATA[
branch79:0  store i12 %select_ln340_125, i12* %fm_buf_V_15_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %hls_label_11_end

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="1260" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
branch127:0  store i12 %select_ln340_125, i12* %fm_buf_V_63_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="1261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="c_cat_read" val="!0"/>
<literal name="c_cat_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="0">
<![CDATA[
branch127:1  br label %hls_label_11_end

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln61"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
