@W: MT529 :"c:\users\carmatchmx\desktop\practicas1erparcial\13divosc00\div00\div00.vhdl":21:3:21:4|Found inferred clock osc00|osc_int0_inferred_clock which controls 24 sequential elements including OS01.sdiv[22:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
