irun -timescale 1ns/1fs -override_precision -sdf_precision 1fs TESTBED.v -define GATE -debug -v ~iclabta01/umc018/Verilog/umc18_neg.v -v ../04_MEM/RA1SH.v -v ../04_MEM/RA1SH1.v -v ../04_MEM/RA1SH2.v -incdir /usr/synthesis/dw/sim_ver/ -nontcglitch
