# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-sv --trace -CFLAGS -DMEM_DEPTH=1048576 -DMEM_PATH=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/data/test2.x_ -DVCD -DVCD_FILE=test2.vcd --cc /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/constants.svh /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/memory.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/fetch.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/control.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/branch_control.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/decode.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/igen.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/register_file.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/writeback.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/execute.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/stall_flush_logic.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/pd5.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/clockgen.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/design_wrapper.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/test_pd.sv --exe /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/test_pd.cpp -I/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design -I/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code -I/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests -top-module top --Mdir /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd +define+MEM_PATH=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/data/test2.x_ +define+TEST_VECTOR=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/data/test_vector.x_ +define+MEM_DEPTH=1048576 +define+GEN_TRACE=0 +define+TRACE_FILE=_test2.trace_ +define+LINE_COUNT=58 +define+PATTERN_FILE=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/data/test2.pattern_ +define+PATTERN_LINE_COUNT=4906 +define+PATTERN_DUMP_FILE=_test2.dump_ +define+PATTERN_DUMP=0 +define+PATTERN_CHECK=1 +define+VCD_FILE=_test2.vcd_ +define+TIMEOUT=50000"
S      1847 212626997  1764449078           0  1764449078           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/branch_control.sv"
S      2572 212627545  1764449079           0  1764449079           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/constants.svh"
S      9051 212627226  1764449079           0  1764449079           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/control.sv"
S      2491 212627321  1764449355           0  1764449355           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/decode.sv"
S      4805 212627001  1764449078           0  1764449078           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/execute.sv"
S       919 212627546  1764470692           0  1764470692           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/fetch.sv"
S      2224 212627003  1764449078           0  1764449078           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/igen.sv"
S      9071 212627480  1764449079           0  1764449079           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/memory.sv"
S     11285 212627547  1764473298           0  1764473298           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/pd5.sv"
S      2095 212627362  1764449079           0  1764449079           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/register_file.sv"
S       495 212627548  1764449079           0  1764449079           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/stall_flush_logic.sv"
S      1305 212627549  1764449079           0  1764449079           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/writeback.sv"
S       332 205749466  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/design_wrapper.sv"
S      1290 212627550  1764450276           0  1764450276           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/probes.svh"
T      4948 212627244  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop.cpp"
T      3576 212627245  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop.h"
T      2209 212627555  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop.mk"
T      1219 212627558  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__ConstPool_0.cpp"
T       913 212627253  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__Dpi.cpp"
T       688 212627255  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__Dpi.h"
T       633 212627256  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__Dpi_Export__0.cpp"
T      1541 212627559  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__Syms.cpp"
T      1395 212627560  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__Syms.h"
T       290 212627259  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__TraceDecls__0__Slow.cpp"
T     27973 212627561  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__Trace__0.cpp"
T     70242 212627562  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__Trace__0__Slow.cpp"
T      9328 212627563  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024root.h"
T     42241 212627564  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h4b98a05d__0.cpp"
T       845 212627264  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h4b98a05d__0__Slow.cpp"
T     99558 212627565  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h6944321b__0.cpp"
T     81083 212627566  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h6944321b__0__Slow.cpp"
T       620 212627267  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024root__Slow.cpp"
T       627 212627268  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024unit.h"
T       467 212627269  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024unit__DepSet_h1e8fffb9__0__Slow.cpp"
T       620 212627270  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024unit__Slow.cpp"
T       773 212627271  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__pch.h"
T      5041 212627567  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__ver.d"
T         0        0  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__verFiles.dat"
T      1974 212627274  1764473319           0  1764473319           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop_classes.mk"
S       893 205749487  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/clockgen.sv"
S      1158 211481484  1763831430           0  1763831430           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/fields.h"
S      1197 212627448  1764449079           0  1764449079           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/pattern_check.h"
S      2280 211481486  1763831430           0  1763831430           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/pattern_dump.h"
S      6635 211871060  1764130777           0  1764130777           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/tasks.h"
S      1328 211481488  1763831430           0  1763831430           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/test_pd.sv"
S      1473 208901548  1762500671           0  1762500671           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/trace_dump.h"
S      1317 208901549  1762500671           0  1762500671           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/tracegen.v"
S  10869344 203033992  1758844571           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/bin/verilator_bin"
S      6525 203034111  1758844571           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/share/verilator/include/verilated_std.sv"
S      2787 203034112  1758844571           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/share/verilator/include/verilated_std_waiver.vlt"
