AX51 MACRO ASSEMBLER  STARTUP                                                               07/04/24 09:34:43 PAGE     1


MACRO ASSEMBLER AX51 V3.15.3.0
OBJECT MODULE PLACED IN .\Objects\STARTUP.obj
ASSEMBLER INVOKED BY: C:\Keil\C51\BIN\AX51.EXE STARTUP.A51 SET(SMALL) DEBUG PRINT(.\Listings\STARTUP.lst) OBJECT(.\Objec
                      ts\STARTUP.obj) EP

LOC    OBJ             LINE     SOURCE

                          1     $nomod51 
                          2     ;------------------------------------------------------------------------------
                          3     ;  This file is part of the C51 Compiler package
                          4     ;  Copyright (c) 1988-2005 Keil Elektronik GmbH and Keil Software, Inc.
                          5     ;  Version 8.01
                          6     ;
                          7     ;  *** <<< Use Configuration Wizard in Context Menu >>> ***
                          8     ;------------------------------------------------------------------------------
                          9     ;  STARTUP.A51:  This code is executed after processor reset.
                         10     ;
                         11     ;  To translate this file use A51 with the following invocation:
                         12     ;
                         13     ;     A51 STARTUP.A51
                         14     ;
                         15     ;  To link the modified STARTUP.OBJ file to your application use the following
                         16     ;  Lx51 invocation:
                         17     ;
                         18     ;     Lx51 your object file list, STARTUP.OBJ  controls
                         19     ;
                         20     ;------------------------------------------------------------------------------
                         21     ;
                         22     ;  User-defined <h> Power-On Initialization of Memory
                         23     ;
                         24     ;  With the following EQU statements the initialization of memory
                         25     ;  at processor reset can be defined:
                         26     ;
                         27     ; <o> IDATALEN: IDATA memory size <0x0-0x100>
                         28     ;     <i> Note: The absolute start-address of IDATA memory is always 0
                         29     ;     <i>       The IDATA space overlaps physically the DATA and BIT areas.
 0080                    30     IDATALEN        EQU     80H
                         31     ;
                         32     ; <o> XDATASTART: XDATA memory start address <0x0-0xFFFF> 
                         33     ;     <i> The absolute start address of XDATA memory
 0000                    34     XDATASTART      EQU     0     
                         35     ;
                         36     ; <o> XDATALEN: XDATA memory size <0x0-0xFFFF> 
                         37     ;     <i> The length of XDATA memory in bytes.
 0000                    38     XDATALEN        EQU     0      
                         39     ;
                         40     ; <o> PDATASTART: PDATA memory start address <0x0-0xFFFF> 
                         41     ;     <i> The absolute start address of PDATA memory
 0000                    42     PDATASTART      EQU     0H
                         43     ;
                         44     ; <o> PDATALEN: PDATA memory size <0x0-0xFF> 
                         45     ;     <i> The length of PDATA memory in bytes.
 0000                    46     PDATALEN        EQU     0H
                         47     ;
                         48     ;</h>
                         49     ;------------------------------------------------------------------------------
                         50     ;
                         51     ;<h> Reentrant Stack Initialization
                         52     ;
                         53     ;  The following EQU statements define the stack pointer for reentrant
                         54     ;  functions and initialized it:
                         55     ;
                         56     ; <h> Stack Space for reentrant functions in the SMALL model.
                         57     ;  <q> IBPSTACK: Enable SMALL model reentrant stack
AX51 MACRO ASSEMBLER  STARTUP                                                               07/04/24 09:34:43 PAGE     2

                         58     ;     <i> Stack space for reentrant functions in the SMALL model.
 0000                    59     IBPSTACK        EQU     0       ; set to 1 if small reentrant is used.
                         60     ;  <o> IBPSTACKTOP: End address of SMALL model stack <0x0-0xFF>
                         61     ;     <i> Set the top of the stack to the highest location.
 0100                    62     IBPSTACKTOP     EQU     0xFF +1     ; default 0FFH+1  
                         63     ; </h>
                         64     ;
                         65     ; <h> Stack Space for reentrant functions in the LARGE model.      
                         66     ;  <q> XBPSTACK: Enable LARGE model reentrant stack
                         67     ;     <i> Stack space for reentrant functions in the LARGE model.
 0000                    68     XBPSTACK        EQU     0       ; set to 1 if large reentrant is used.
                         69     ;  <o> XBPSTACKTOP: End address of LARGE model stack <0x0-0xFFFF>
                         70     ;     <i> Set the top of the stack to the highest location.
 00010000                71     XBPSTACKTOP     EQU     0xFFFF +1   ; default 0FFFFH+1 
                         72     ; </h>
                         73     ;
                         74     ; <h> Stack Space for reentrant functions in the COMPACT model.    
                         75     ;  <q> PBPSTACK: Enable COMPACT model reentrant stack
                         76     ;     <i> Stack space for reentrant functions in the COMPACT model.
 0000                    77     PBPSTACK        EQU     0       ; set to 1 if compact reentrant is used.
                         78     ;
                         79     ;   <o> PBPSTACKTOP: End address of COMPACT model stack <0x0-0xFFFF>
                         80     ;     <i> Set the top of the stack to the highest location.
 0100                    81     PBPSTACKTOP     EQU     0xFF +1     ; default 0FFH+1  
                         82     ; </h>
                         83     ;</h>
                         84     ;------------------------------------------------------------------------------
                         85     ;
                         86     ;  Memory Page for Using the Compact Model with 64 KByte xdata RAM
                         87     ;  <e>Compact Model Page Definition
                         88     ;
                         89     ;  <i>Define the XDATA page used for PDATA variables. 
                         90     ;  <i>PPAGE must conform with the PPAGE set in the linker invocation.
                         91     ;
                         92     ; Enable pdata memory page initalization
 0000                    93     PPAGEENABLE     EQU     0       ; set to 1 if pdata object are used.
                         94     ;
                         95     ; <o> PPAGE number <0x0-0xFF> 
                         96     ; <i> uppermost 256-byte address of the page used for PDATA variables.
 0000                    97     PPAGE           EQU     0
                         98     ;
                         99     ; <o> SFR address which supplies uppermost address byte <0x0-0xFF> 
                        100     ; <i> most 8051 variants use P2 as uppermost address byte
 00A0                   101     PPAGE_SFR       DATA    0A0H
                        102     ;
                        103     ; </e>
                        104     ;------------------------------------------------------------------------------
                        105     
                        106     ; Standard SFR Symbols 
 00E0                   107     ACC     DATA    0E0H
 00F0                   108     B       DATA    0F0H
 0081                   109     SP      DATA    81H
 0082                   110     DPL     DATA    82H
 0083                   111     DPH     DATA    83H
                        112             
 00D9                   113     PCA0MD  DATA    0D9H                  ; PCA0 Mode    For Watchdog Disable
 00D0                   114     PSW             DATA    0D0H
                        115     
 00A6                   116     P2MDOUT DATA    0A6H
 00C7                   117     XBR2    DATA    0C7H
 00A7                   118     SFRPAGE DATA    0A7H
 000F                   119     CONFIG_PAGE equ 0Fh
 0000                   120     ACTIVE_PAGE equ 00h
 00A0                   121     P2              DATA    0A0H
 0090                   122     P1              DATA    090H
                        123     
AX51 MACRO ASSEMBLER  STARTUP                                                               07/04/24 09:34:43 PAGE     3

 00EF                   124     RSTSRC  DATA    0EFH
                        125     
                        126     EXTRN CODE (main1)
                        127     EXTRN CODE (main)
                        128                     NAME    ?C_STARTUP
                        129     
------                  130     ?C_C51STARTUP   SEGMENT   CODE
------                  131     ?STACK          SEGMENT   IDATA
                        132     
------                  133                     RSEG    ?STACK
000000                  134                     DS      1
                        135     
                        136                     EXTRN CODE (?C_START)
                        137                     PUBLIC  ?C_STARTUP
                        138     
000000                  139                     CSEG    AT      0
000000 020000     F     140     ?C_STARTUP:     LJMP    STARTUP1
                        141     
------                  142                     RSEG    ?C_C51STARTUP
                        143                                                     
000000                  144     STARTUP1:
000000 53D9BF           145                                     ANL  PCA0MD,    #0BFh                           ; Watchd
                               og Disable
                        146     
                        147     IF IDATALEN <> 0
000003 787F             148                     MOV     R0,#IDATALEN - 1
000005 E4               149                     CLR     A
000006 F6               150     IDATALOOP:      MOV     @R0,A
000007 D8FD             151                     DJNZ    R0,IDATALOOP
                        152     ENDIF
                        153     
                        154     IF XDATALEN <> 0
                                                MOV     DPTR,#XDATASTART
                                                MOV     R7,#LOW (XDATALEN)
                                  IF (LOW (XDATALEN)) <> 0
                                                MOV     R6,#(HIGH (XDATALEN)) +1
                                  ELSE
                                                MOV     R6,#HIGH (XDATALEN)
                                  ENDIF
                                                CLR     A
                                XDATALOOP:      MOVX    @DPTR,A
                                                INC     DPTR
                                                DJNZ    R7,XDATALOOP
                                                DJNZ    R6,XDATALOOP
                                ENDIF
                        168     
                        169     IF PPAGEENABLE <> 0
                                                MOV     PPAGE_SFR,#PPAGE
                                ENDIF
                        172     
                        173     IF PDATALEN <> 0
                                                MOV     R0,#LOW (PDATASTART)
                                                MOV     R7,#LOW (PDATALEN)
                                                CLR     A
                                PDATALOOP:      MOVX    @R0,A
                                                INC     R0
                                                DJNZ    R7,PDATALOOP
                                ENDIF
                        181     
                        182     IF IBPSTACK <> 0
                                EXTRN DATA (?C_IBP)
                                
                                                MOV     ?C_IBP,#LOW IBPSTACKTOP
                                ENDIF
                        187     
                        188     IF XBPSTACK <> 0
AX51 MACRO ASSEMBLER  STARTUP                                                               07/04/24 09:34:43 PAGE     4

                                EXTRN DATA (?C_XBP)
                                
                                                MOV     ?C_XBP,#HIGH XBPSTACKTOP
                                                MOV     ?C_XBP+1,#LOW XBPSTACKTOP
                                ENDIF
                        194     
                        195     IF PBPSTACK <> 0
                                EXTRN DATA (?C_PBP)
                                                MOV     ?C_PBP,#LOW PBPSTACKTOP
                                ENDIF
                        199     
000009 758100     F     200                     MOV     SP,#?STACK-1
                        201     
                        202     ; This code is required if you use L51_BANK.A51 with Banking Mode 4
                        203     ;<h> Code Banking
                        204     ; <q> Select Bank 0 for L51_BANK.A51 Mode 4
                        205     
                                
                                
                                                
                                
                        210     ;</h>
00000C 120000     E     211                                     LCALL   main1
 0008                   212     SEPARATION                      EQU 8           ;HW Interrupt vector separation is 8 Byt
                               es      
 0000                   213     HW_START                                EQU     0h
 0003                   214     HW_INTVEC_TABLE         EQU HW_START+3  ;HW Interrupt vector table starts here
                        215     
                        216             
 4000                   217     START_APPLICATION1      EQU  4000h    ;for the application FW project
 4003                   218     INTVEC_TABLE1           EQU  START_APPLICATION1+3  ;Interrupt vector table starts here
                        219     
 6000                   220     START_APPLICATION2      EQU  6000h    ;for the application FW project
 6003                   221     INTVEC_TABLE2           EQU  START_APPLICATION2+3  ;Interrupt vector table starts here
                        222     
00000F EE               223     MOV     A, r6            ; Di chuy?n giá tr? c?a thanh ghi r6 vào thanh ghi A
000010 B46000     F     224     CJNE    A, #60H, CHECK_40 ; So sánh A v?i 60H, n?u không b?ng, nh?y d?n CONTINUE
                        225     ;CJNE r6, #60h, CHECK_40  
000013                  226     CHECK_60:
000003                  227                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 0)  
000003 026003           228                                     LJMP  INTVEC_TABLE2 + (SEPARATION * 0)
00000B                  229                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 1)  
00000B 02600B           230                                     LJMP  INTVEC_TABLE2 + (SEPARATION * 1)
000013                  231                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 2)  
000013 026013           232                                     LJMP  INTVEC_TABLE2 + (SEPARATION * 2)
00001B                  233                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 3) 
00001B 02601B           234                                     LJMP  INTVEC_TABLE2 + (SEPARATION * 3)
000023                  235                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 4)  
000023 026023           236                                     LJMP  INTVEC_TABLE2 + (SEPARATION * 4)
00002B                  237                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 5)  
00002B 02602B           238                                     LJMP  INTVEC_TABLE2 + (SEPARATION * 5)
000033                  239                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 6)  
000033 026033           240                                     LJMP  INTVEC_TABLE2 + (SEPARATION * 6)
00003B                  241                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 7)  
00003B 02603B           242                                     LJMP  INTVEC_TABLE2 + (SEPARATION * 7)
000043                  243                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 8)  
000043 026043           244                                     LJMP  INTVEC_TABLE2 + (SEPARATION * 8)
00004B                  245                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 9)  
00004B 02604B           246                                     LJMP  INTVEC_TABLE2 + (SEPARATION * 9)
000053                  247                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 10)  
000053 026053           248                                     LJMP  INTVEC_TABLE2 + (SEPARATION * 10)
00005B                  249                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 11)  
00005B 02605B           250                                     LJMP  INTVEC_TABLE2 + (SEPARATION * 11)
000063                  251                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 12)  
000063 026063           252                                     LJMP  INTVEC_TABLE2 + (SEPARATION * 12)
00006B                  253                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 13)  
AX51 MACRO ASSEMBLER  STARTUP                                                               07/04/24 09:34:43 PAGE     5

00006B 02606B           254                                     LJMP  INTVEC_TABLE2 + (SEPARATION * 13)
000073                  255                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 14)  
000073 026073           256                                     LJMP  INTVEC_TABLE2 + (SEPARATION * 14)
00007B                  257                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 15)  
00007B 02607B           258                                     LJMP  INTVEC_TABLE2 + (SEPARATION * 15)
000083                  259                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 16)  
000083 026083           260                                     LJMP  INTVEC_TABLE2 + (SEPARATION * 16)
00008B                  261                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 17)  
00008B 02608B           262                                     LJMP  INTVEC_TABLE2 + (SEPARATION * 17)
000093                  263                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 18)  
000093 026093           264                                     LJMP  INTVEC_TABLE2 + (SEPARATION * 18)
00009B                  265                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 19)  
00009B 02609B           266                                     LJMP  INTVEC_TABLE2 + (SEPARATION * 19)
0000A3                  267                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 20)  
0000A3 0260A3           268                                     LJMP  INTVEC_TABLE2 + (SEPARATION * 20)
0000AB                  269                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 21)  
0000AB 0260AB           270                                     LJMP  INTVEC_TABLE2 + (SEPARATION * 21)
0000B3                  271                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 22)  
0000B3 0260B3           272                                     LJMP  INTVEC_TABLE2 + (SEPARATION * 22)                 
                                               
                        273                                     
0000B6 020000     F     274                                     LJMP    OUT_STARTUP
                        275                     
0000B9                  276     CHECK_40:
000003                  277                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 0)  
000003 024003           278                                     LJMP  INTVEC_TABLE1 + (SEPARATION * 0)
00000B                  279                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 1)  
00000B 02400B           280                                     LJMP  INTVEC_TABLE1 + (SEPARATION * 1)
000013                  281                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 2)  
000013 024013           282                                     LJMP  INTVEC_TABLE1 + (SEPARATION * 2)
00001B                  283                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 3)  
00001B 02401B           284                                     LJMP  INTVEC_TABLE1 + (SEPARATION * 3)
000023                  285                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 4)  
000023 024023           286                                     LJMP  INTVEC_TABLE1 + (SEPARATION * 4)
00002B                  287                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 5)  
00002B 02402B           288                                     LJMP  INTVEC_TABLE1 + (SEPARATION * 5)
000033                  289                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 6)  
000033 024033           290                                     LJMP  INTVEC_TABLE1 + (SEPARATION * 6)
00003B                  291                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 7)  
00003B 02403B           292                                     LJMP  INTVEC_TABLE1 + (SEPARATION * 7)
000043                  293                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 8)  
000043 024043           294                                     LJMP  INTVEC_TABLE1 + (SEPARATION * 8)
00004B                  295                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 9)  
00004B 02404B           296                                     LJMP  INTVEC_TABLE1 + (SEPARATION * 9)
000053                  297                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 10) 
000053 024053           298                                     LJMP  INTVEC_TABLE1 + (SEPARATION * 10)
00005B                  299                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 11)  
00005B 02405B           300                                     LJMP  INTVEC_TABLE1 + (SEPARATION * 11)
000063                  301                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 12)  
000063 024063           302                                     LJMP  INTVEC_TABLE1 + (SEPARATION * 12)
00006B                  303                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 13)  
00006B 02406B           304                                     LJMP  INTVEC_TABLE1 + (SEPARATION * 13)
000073                  305                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 14)  
000073 024073           306                                     LJMP  INTVEC_TABLE1 + (SEPARATION * 14)
00007B                  307                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 15)  
00007B 02407B           308                                     LJMP  INTVEC_TABLE1 + (SEPARATION * 15)
000083                  309                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 16)  
000083 024083           310                                     LJMP  INTVEC_TABLE1 + (SEPARATION * 16)
00008B                  311                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 17)  
00008B 02408B           312                                     LJMP  INTVEC_TABLE1 + (SEPARATION * 17)
000093                  313                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 18)  
000093 024093           314                                     LJMP  INTVEC_TABLE1 + (SEPARATION * 18)
00009B                  315                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 19)  
00009B 02409B           316                                     LJMP  INTVEC_TABLE1 + (SEPARATION * 19)
0000A3                  317                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 20)  
0000A3 0240A3           318                                     LJMP  INTVEC_TABLE1 + (SEPARATION * 20)
AX51 MACRO ASSEMBLER  STARTUP                                                               07/04/24 09:34:43 PAGE     6

0000AB                  319                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 21)  
0000AB 0240AB           320                                     LJMP  INTVEC_TABLE1 + (SEPARATION * 21)
0000B3                  321                                             CSEG  AT HW_INTVEC_TABLE + (SEPARATION * 22)  
0000B3 0240B3           322                                     LJMP  INTVEC_TABLE1 + (SEPARATION * 22)
                        323                                     
0000B6 020000     F     324                                     LJMP    OUT_STARTUP
                        325     
0000B9                  326     OUT_STARTUP:
0000B9 020000     E     327                                     LJMP    ?C_START
                        328                                     END
AX51 MACRO ASSEMBLER  STARTUP                                                               07/04/24 09:34:43 PAGE     7

SYMBOL TABLE LISTING
------ ----- -------


N A M E                         T Y P E  V A L U E     ATTRIBUTES

?C_C51STARTUP. . . . . . . . .  C  SEG   000013H       REL=UNIT, ALN=BYTE
?C_START . . . . . . . . . . .  C  ADDR  -------       EXT
?C_STARTUP . . . . . . . . . .  C  ADDR  0000H     R   SEG=?CO?STARTUP?3
?STACK . . . . . . . . . . . .  I  SEG   000001H       REL=UNIT, ALN=BYTE
ACC. . . . . . . . . . . . . .  D  ADDR  00E0H     A   
ACTIVE_PAGE. . . . . . . . . .  N  NUMB  0000H     A   
B. . . . . . . . . . . . . . .  D  ADDR  00F0H     A   
CHECK_40 . . . . . . . . . . .  C  ADDR  00B9H     R   SEG=?CO?STARTUP?26
CHECK_60 . . . . . . . . . . .  C  ADDR  0013H     R   SEG=?C_C51STARTUP
CONFIG_PAGE. . . . . . . . . .  N  NUMB  000FH     A   
DPH. . . . . . . . . . . . . .  D  ADDR  0083H     A   
DPL. . . . . . . . . . . . . .  D  ADDR  0082H     A   
HW_INTVEC_TABLE. . . . . . . .  N  NUMB  0003H     A   
HW_START . . . . . . . . . . .  N  NUMB  0000H     A   
IBPSTACK . . . . . . . . . . .  N  NUMB  0000H     A   
IBPSTACKTOP. . . . . . . . . .  N  NUMB  0100H     A   
IDATALEN . . . . . . . . . . .  N  NUMB  0080H     A   
IDATALOOP. . . . . . . . . . .  C  ADDR  0006H     R   SEG=?C_C51STARTUP
INTVEC_TABLE1. . . . . . . . .  N  NUMB  4003H     A   
INTVEC_TABLE2. . . . . . . . .  N  NUMB  6003H     A   
MAIN . . . . . . . . . . . . .  C  ADDR  -------       EXT
MAIN1. . . . . . . . . . . . .  C  ADDR  -------       EXT
OUT_STARTUP. . . . . . . . . .  C  ADDR  00B9H     R   SEG=?CO?STARTUP?49
P1 . . . . . . . . . . . . . .  D  ADDR  0090H     A   
P2 . . . . . . . . . . . . . .  D  ADDR  00A0H     A   
P2MDOUT. . . . . . . . . . . .  D  ADDR  00A6H     A   
PBPSTACK . . . . . . . . . . .  N  NUMB  0000H     A   
PBPSTACKTOP. . . . . . . . . .  N  NUMB  0100H     A   
PCA0MD . . . . . . . . . . . .  D  ADDR  00D9H     A   
PDATALEN . . . . . . . . . . .  N  NUMB  0000H     A   
PDATASTART . . . . . . . . . .  N  NUMB  0000H     A   
PPAGE. . . . . . . . . . . . .  N  NUMB  0000H     A   
PPAGE_SFR. . . . . . . . . . .  D  ADDR  00A0H     A   
PPAGEENABLE. . . . . . . . . .  N  NUMB  0000H     A   
PSW. . . . . . . . . . . . . .  D  ADDR  00D0H     A   
RSTSRC . . . . . . . . . . . .  D  ADDR  00EFH     A   
SEPARATION . . . . . . . . . .  N  NUMB  0008H     A   
SFRPAGE. . . . . . . . . . . .  D  ADDR  00A7H     A   
SP . . . . . . . . . . . . . .  D  ADDR  0081H     A   
START_APPLICATION1 . . . . . .  N  NUMB  4000H     A   
START_APPLICATION2 . . . . . .  N  NUMB  6000H     A   
STARTUP1 . . . . . . . . . . .  C  ADDR  0000H     R   SEG=?C_C51STARTUP
XBPSTACK . . . . . . . . . . .  N  NUMB  0000H     A   
XBPSTACKTOP. . . . . . . . . .  N  NUMB  00010000H A   
XBR2 . . . . . . . . . . . . .  D  ADDR  00C7H     A   
XDATALEN . . . . . . . . . . .  N  NUMB  0000H     A   
XDATASTART . . . . . . . . . .  N  NUMB  0000H     A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S).
