Release 6.1i - xst G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.44 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.44 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: uart_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : uart_top.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : uart_top
Output Format                      : NGC
Target Device                      : xc2s150-5-pq208

---- Source Options
Top Module Name                    : uart_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : uart_top.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================

WARNING:Xst:1885 - LSO file is empty, default list of libraries is used

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "uat_sm.v"
Module <uat_sm> compiled
Compiling source file "uat_top.v"
Module <uat_top> compiled
Compiling source file "uart_top.v"
Module <uart_top> compiled
No errors in compilation
Analysis of file <uart_top.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <uart_top>.
Module <uart_top> is correct for synthesis.
 
Analyzing module <uat_top>.
Module <uat_top> is correct for synthesis.
 
Analyzing module <uat_sm>.
Module <uat_sm> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uat_sm>.
    Related source file is uat_sm.v.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (falling_edge)                             |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 1000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit comparator greatequal for signal <$n0000> created at line 81.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Comparator(s).
Unit <uat_sm> synthesized.


Synthesizing Unit <uat_top>.
    Related source file is uat_top.v.
WARNING:Xst:1780 - Signal <din_rdy_reg> is never used or assigned.
    Found 1-bit register for signal <ser_out>.
    Found 3-bit adder for signal <$n0041> created at line 116.
    Found 5-bit up counter for signal <count>.
    Found 8-bit register for signal <data_buf>.
    Found 3-bit register for signal <shift_count>.
    Summary:
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtracter(s).
Unit <uat_top> synthesized.


Synthesizing Unit <uart_top>.
    Related source file is uart_top.v.
WARNING:Xst:1780 - Signal <dout_rdy_wire> is never used or assigned.
    Found 1-bit register for signal <clk_19200Hz>.
    Found 4-bit up counter for signal <count_div>.
    Found 10-bit up counter for signal <count_div_19200>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <uart_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Registers                        : 4
  1-bit register                   : 2
  8-bit register                   : 1
  3-bit register                   : 1
# Counters                         : 3
  5-bit up counter                 : 1
  10-bit up counter                : 1
  4-bit up counter                 : 1
# Adders/Subtractors               : 1
  3-bit adder                      : 1
# Comparators                      : 1
  3-bit comparator greatequal      : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <current_state> with one-hot encoding.

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <uart_top> ...

Optimizing unit <uat_top> ...
Loading device for application Xst from file 'v150.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart_top, actual ratio is 2.
FlipFlop uat_top_inst_count_13 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : uart_top.ngr
Top Level Output File Name         : uart_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 4

Macro Statistics :
# Registers                        : 5
#      1-bit register              : 2
#      3-bit register              : 1
#      4-bit register              : 1
#      8-bit register              : 1
# Counters                         : 2
#      10-bit up counter           : 1
#      5-bit up counter            : 1
# Adders/Subtractors               : 1
#      4-bit adder                 : 1
# Comparators                      : 1
#      3-bit comparator greatequal : 1

Cell Usage :
# BELS                             : 105
#      GND                         : 1
#      LUT1                        : 7
#      LUT2                        : 6
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 6
#      LUT3_L                      : 3
#      LUT4                        : 26
#      LUT4_D                      : 4
#      LUT4_L                      : 9
#      MUXCY                       : 18
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 37
#      FDC                         : 4
#      FDC_1                       : 6
#      FDCE                        : 1
#      FDCE_1                      : 8
#      FDCPE                       : 10
#      FDCPE_1                     : 6
#      FDP_1                       : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 1
#      OBUF                        : 2
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s150pq208-5 

 Number of Slices:                      40  out of   1728     2%  
 Number of Slice Flip Flops:            37  out of   3456     1%  
 Number of 4 input LUTs:                64  out of   3456     1%  
 Number of bonded IOBs:                  3  out of    144     2%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_16MHz                          | BUFGP                  | 11    |
clk_19200Hz:Q                      | NONE                   | 4     |
count_div_3:Q                      | NONE                   | 22    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.367ns (Maximum Frequency: 87.974MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 10.249ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk_16MHz'
Delay:               8.666ns (Levels of Logic = 4)
  Source:            count_div_19200_9 (FF)
  Destination:       count_div_19200_9 (FF)
  Source Clock:      clk_16MHz rising
  Destination Clock: clk_16MHz rising

  Data Path: count_div_19200_9 to count_div_19200_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            2   1.292   1.340  count_div_19200_9 (count_div_19200_9)
     LUT4:I0->O            4   0.653   1.600  _n000011 (CHOICE713)
     LUT4_D:I0->O          2   0.653   1.340  _n000033 (_n0000)
     LUT2_L:I1->LO         0   0.653   0.000  count_div_19200_inst_lut3_91 (count_div_19200_inst_lut3_9)
     XORCY:LI->O           1   0.382   0.000  count_div_19200_inst_sum_9 (count_div_19200_inst_sum_9)
     FDCPE:D                   0.753          count_div_19200_9
    ----------------------------------------
    Total                      8.666ns (4.386ns logic, 4.280ns route)
                                       (50.6% logic, 49.4% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk_19200Hz:Q'
Delay:               6.480ns (Levels of Logic = 2)
  Source:            count_div_3 (FF)
  Destination:       count_div_3 (FF)
  Source Clock:      clk_19200Hz:Q rising
  Destination Clock: clk_19200Hz:Q rising

  Data Path: count_div_3 to count_div_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             24   1.292   3.400  count_div_3 (count_div_3)
     LUT1:I0->O            0   0.653   0.000  clk_1200Hz_OBUF_rt (clk_1200Hz_OBUF_rt)
     XORCY:LI->O           1   0.382   0.000  count_div_Madd__n0000_inst_sum_13 (count_div__n0000<3>)
     FDC:D                     0.753          count_div_3
    ----------------------------------------
    Total                      6.480ns (3.080ns logic, 3.400ns route)
                                       (47.5% logic, 52.5% route)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'count_div_3:Q'
Delay:               11.367ns (Levels of Logic = 3)
  Source:            uat_top_inst_count_11 (FF)
  Destination:       uat_top_inst_count_12 (FF)
  Source Clock:      count_div_3:Q falling
  Destination Clock: count_div_3:Q falling

  Data Path: uat_top_inst_count_11 to uat_top_inst_count_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE_1:C->Q         18   1.292   3.000  uat_top_inst_count_11 (uat_top_inst_count_11)
     LUT2:I0->O            4   0.653   1.600  uat_top_inst_SF1709_SW0 (N5750)
     LUT4_D:I1->O          1   0.653   1.150  uat_top_inst_SF1709 (uat_top_inst_SF1709)
     LUT2_D:I1->O          3   0.653   1.480  uat_top_inst__n00491 (uat_top_inst__n0049)
     FDCPE_1:CE                0.886          uat_top_inst_count_12
    ----------------------------------------
    Total                     11.367ns (4.137ns logic, 7.230ns route)
                                       (36.4% logic, 63.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'count_div_3:Q'
Offset:              7.999ns (Levels of Logic = 1)
  Source:            uat_top_inst_ser_out (FF)
  Destination:       ser_data_to_pc (PAD)
  Source Clock:      count_div_3:Q falling

  Data Path: uat_top_inst_ser_out to ser_data_to_pc
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP_1:C->Q            1   1.292   1.150  uat_top_inst_ser_out (uat_top_inst_ser_out)
     OBUF:I->O                 5.557          ser_data_to_pc_OBUF (ser_data_to_pc)
    ----------------------------------------
    Total                      7.999ns (6.849ns logic, 1.150ns route)
                                       (85.6% logic, 14.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_19200Hz:Q'
Offset:              10.249ns (Levels of Logic = 1)
  Source:            count_div_3 (FF)
  Destination:       clk_1200Hz (PAD)
  Source Clock:      clk_19200Hz:Q rising

  Data Path: count_div_3 to clk_1200Hz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             24   1.292   3.400  count_div_3 (count_div_3)
     OBUF:I->O                 5.557          clk_1200Hz_OBUF (clk_1200Hz)
    ----------------------------------------
    Total                     10.249ns (6.849ns logic, 3.400ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
CPU : 4.81 / 5.66 s | Elapsed : 4.00 / 5.00 s
 
--> 

Total memory usage is 55744 kilobytes


