@I [LIC-101] Checked out feature [VIVADO_HLS]
@W [LIC-102] License feature [VIVADO_HLS] is expiring in 5 days.
@I [HLS-10] Running 'C:/Xilinx/Vivado_HLS/2014.4/bin/unwrapped/win32.o/vivado_hls.exe'
            for user 'marcus255' on host 'marcusnotebook' (Windows NT_intel version 6.2) on Wed May 18 13:48:39 +0200 2016
            in directory 'C:/Users/marcus255/Downloads/xillydemo_ise/hls-starter-1.0/hls-starter-1.0'
@I [HLS-10] Opening project 'C:/Users/marcus255/Downloads/xillydemo_ise/hls-starter-1.0/hls-starter-1.0/coprocess'.
@I [HLS-10] Adding design file 'coprocess/example/src/xilly_debug.c' to the project
@I [HLS-10] Adding design file 'coprocess/example/src/main.c' to the project
@I [HLS-10] Opening solution 'C:/Users/marcus255/Downloads/xillydemo_ise/hls-starter-1.0/hls-starter-1.0/coprocess/example'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [LIC-101] Checked out feature [VIVADO_HLS]
@I [HLS-10] Setting target device to 'xc7z020clg400-1'
@I [HLS-10] Analyzing design file 'coprocess/example/src/main.c' ... 
@I [HLS-10] Analyzing design file 'coprocess/example/src/xilly_debug.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'xilly_puts' into 'xillybus_wrapper' (coprocess/example/src/main.c:12) automatically.
@I [XFORM-602] Inlining function 'xilly_puts' into 'xillybus_wrapper' (coprocess/example/src/main.c:12) automatically.
@I [HLS-111] Elapsed time: 10.517 seconds; current memory usage: 32.8 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'xillybus_wrapper' ...
@W [SYN-107] Renaming port name 'xillybus_wrapper/in' to 'xillybus_wrapper/in_r' to avoid conflict or HDL keywords.
@W [SYN-107] Renaming port name 'xillybus_wrapper/out' to 'xillybus_wrapper/out_r' to avoid conflict or HDL keywords.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'xillybus_wrapper' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.18 seconds; current memory usage: 33.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'xillybus_wrapper' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 33.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'xillybus_wrapper' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'xillybus_wrapper/in_r' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'xillybus_wrapper/out_r' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'xillybus_wrapper/debug_ready' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'xillybus_wrapper/debug_out' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'xillybus_wrapper' to 'ap_ctrl_none'.
@W [RTGEN-101] Global array 'p_str3' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'debug_ready' will be exposed as RTL port.
@W [RTGEN-101] Global scalar 'debug_out' will be exposed as RTL port.
@I [RTGEN-100] Finished creating RTL model for 'xillybus_wrapper'.
@I [HLS-111] Elapsed time: 0.22 seconds; current memory usage: 33.6 MB.
@I [RTMG-279] Implementing memory 'xillybus_wrapper_p_str3_rom' using distributed ROMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'xillybus_wrapper'.
@I [WVHDL-304] Generating RTL VHDL for 'xillybus_wrapper'.
@I [WVLOG-307] Generating RTL Verilog for 'xillybus_wrapper'.
@I [HLS-112] Total elapsed time: 11.128 seconds; peak memory usage: 33.6 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
