# TCL File Generated by Component Editor 18.1
# Tue Feb 01 15:37:36 PST 2022
# DO NOT MODIFY


# 
# csr_regmap "csr_regmap" v1.0
# Hung Lam 2022.02.01.15:37:36
# CSR regmap for camera system
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module csr_regmap
# 
set_module_property DESCRIPTION "CSR regmap for camera system"
set_module_property NAME csr_regmap
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "Hung Lam"
set_module_property AUTHOR "Hung Lam"
set_module_property DISPLAY_NAME csr_regmap
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL csr_regmap_dualports_avms
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file csr_regmap_dualports_avms.v VERILOG PATH ip/csr_regmap/csr_regmap_dualports_avms.v TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter DATA_WIDTH_PORT_0 INTEGER 32
set_parameter_property DATA_WIDTH_PORT_0 DEFAULT_VALUE 32
set_parameter_property DATA_WIDTH_PORT_0 DISPLAY_NAME DATA_WIDTH_PORT_0
set_parameter_property DATA_WIDTH_PORT_0 TYPE INTEGER
set_parameter_property DATA_WIDTH_PORT_0 UNITS None
set_parameter_property DATA_WIDTH_PORT_0 ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DATA_WIDTH_PORT_0 HDL_PARAMETER true
add_parameter DATA_WIDTH_PORT_1 INTEGER 32
set_parameter_property DATA_WIDTH_PORT_1 DEFAULT_VALUE 32
set_parameter_property DATA_WIDTH_PORT_1 DISPLAY_NAME DATA_WIDTH_PORT_1
set_parameter_property DATA_WIDTH_PORT_1 TYPE INTEGER
set_parameter_property DATA_WIDTH_PORT_1 UNITS None
set_parameter_property DATA_WIDTH_PORT_1 ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DATA_WIDTH_PORT_1 HDL_PARAMETER true


# 
# display items
# 


# 
# connection point avalon_slave_0
# 
add_interface avalon_slave_0 avalon end
set_interface_property avalon_slave_0 addressUnits WORDS
set_interface_property avalon_slave_0 associatedClock clk_0
set_interface_property avalon_slave_0 associatedReset rst_n_0
set_interface_property avalon_slave_0 bitsPerSymbol 8
set_interface_property avalon_slave_0 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_0 burstcountUnits WORDS
set_interface_property avalon_slave_0 explicitAddressSpan 0
set_interface_property avalon_slave_0 holdTime 0
set_interface_property avalon_slave_0 linewrapBursts false
set_interface_property avalon_slave_0 maximumPendingReadTransactions 0
set_interface_property avalon_slave_0 maximumPendingWriteTransactions 0
set_interface_property avalon_slave_0 readLatency 0
set_interface_property avalon_slave_0 readWaitTime 1
set_interface_property avalon_slave_0 setupTime 0
set_interface_property avalon_slave_0 timingUnits Cycles
set_interface_property avalon_slave_0 writeWaitTime 0
set_interface_property avalon_slave_0 ENABLED true
set_interface_property avalon_slave_0 EXPORT_OF ""
set_interface_property avalon_slave_0 PORT_NAME_MAP ""
set_interface_property avalon_slave_0 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_0 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_0 avms_addr_0 address Input 3
add_interface_port avalon_slave_0 avms_byteenable_0 byteenable Input DATA_WIDTH_PORT_0/8
add_interface_port avalon_slave_0 avms_readdata_0 readdata Output DATA_WIDTH_PORT_0
add_interface_port avalon_slave_0 avms_read_0 read Input 1
add_interface_port avalon_slave_0 avms_write_0 write Input 1
add_interface_port avalon_slave_0 avms_writedata_0 writedata Input DATA_WIDTH_PORT_0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point clk_0
# 
add_interface clk_0 clock end
set_interface_property clk_0 clockRate 0
set_interface_property clk_0 ENABLED true
set_interface_property clk_0 EXPORT_OF ""
set_interface_property clk_0 PORT_NAME_MAP ""
set_interface_property clk_0 CMSIS_SVD_VARIABLES ""
set_interface_property clk_0 SVD_ADDRESS_GROUP ""

add_interface_port clk_0 avms_clk_0 clk Input 1


# 
# connection point rst_n_0
# 
add_interface rst_n_0 reset end
set_interface_property rst_n_0 associatedClock clk_0
set_interface_property rst_n_0 synchronousEdges DEASSERT
set_interface_property rst_n_0 ENABLED true
set_interface_property rst_n_0 EXPORT_OF ""
set_interface_property rst_n_0 PORT_NAME_MAP ""
set_interface_property rst_n_0 CMSIS_SVD_VARIABLES ""
set_interface_property rst_n_0 SVD_ADDRESS_GROUP ""

add_interface_port rst_n_0 avms_reset_n_0 reset_n Input 1


# 
# connection point clk_1
# 
add_interface clk_1 clock end
set_interface_property clk_1 clockRate 0
set_interface_property clk_1 ENABLED true
set_interface_property clk_1 EXPORT_OF ""
set_interface_property clk_1 PORT_NAME_MAP ""
set_interface_property clk_1 CMSIS_SVD_VARIABLES ""
set_interface_property clk_1 SVD_ADDRESS_GROUP ""

add_interface_port clk_1 avms_clk_1 clk Input 1


# 
# connection point rst_n_1
# 
add_interface rst_n_1 reset end
set_interface_property rst_n_1 associatedClock clk_0
set_interface_property rst_n_1 synchronousEdges DEASSERT
set_interface_property rst_n_1 ENABLED true
set_interface_property rst_n_1 EXPORT_OF ""
set_interface_property rst_n_1 PORT_NAME_MAP ""
set_interface_property rst_n_1 CMSIS_SVD_VARIABLES ""
set_interface_property rst_n_1 SVD_ADDRESS_GROUP ""

add_interface_port rst_n_1 avms_reset_n_1 reset_n Input 1


# 
# connection point avalon_slave_1
# 
add_interface avalon_slave_1 avalon end
set_interface_property avalon_slave_1 addressUnits WORDS
set_interface_property avalon_slave_1 associatedClock clk_1
set_interface_property avalon_slave_1 associatedReset rst_n_1
set_interface_property avalon_slave_1 bitsPerSymbol 8
set_interface_property avalon_slave_1 burstOnBurstBoundariesOnly false
set_interface_property avalon_slave_1 burstcountUnits WORDS
set_interface_property avalon_slave_1 explicitAddressSpan 0
set_interface_property avalon_slave_1 holdTime 0
set_interface_property avalon_slave_1 linewrapBursts false
set_interface_property avalon_slave_1 maximumPendingReadTransactions 0
set_interface_property avalon_slave_1 maximumPendingWriteTransactions 0
set_interface_property avalon_slave_1 readLatency 0
set_interface_property avalon_slave_1 readWaitTime 1
set_interface_property avalon_slave_1 setupTime 0
set_interface_property avalon_slave_1 timingUnits Cycles
set_interface_property avalon_slave_1 writeWaitTime 0
set_interface_property avalon_slave_1 ENABLED true
set_interface_property avalon_slave_1 EXPORT_OF ""
set_interface_property avalon_slave_1 PORT_NAME_MAP ""
set_interface_property avalon_slave_1 CMSIS_SVD_VARIABLES ""
set_interface_property avalon_slave_1 SVD_ADDRESS_GROUP ""

add_interface_port avalon_slave_1 avms_byteenable_1 byteenable Input DATA_WIDTH_PORT_1/8
add_interface_port avalon_slave_1 avms_read_1 read Input 1
add_interface_port avalon_slave_1 avms_write_1 write Input 1
add_interface_port avalon_slave_1 avms_writedata_1 writedata Input DATA_WIDTH_PORT_1
add_interface_port avalon_slave_1 avms_readdata_1 readdata Output DATA_WIDTH_PORT_1
add_interface_port avalon_slave_1 avms_addr_1 address Input 3
set_interface_assignment avalon_slave_1 embeddedsw.configuration.isFlash 0
set_interface_assignment avalon_slave_1 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment avalon_slave_1 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment avalon_slave_1 embeddedsw.configuration.isPrintableDevice 0

