Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/lfilus/Lab_2/proj1/teste_isim_beh.exe -prj /home/lfilus/Lab_2/proj1/teste_beh.prj work.teste 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "/home/lfilus/Lab_2/proj1/lab2_proj1.vhd" into library work
Parsing VHDL file "/home/lfilus/Lab_2/proj1/teste.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83192 KB
Fuse CPU Usage: 470 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity code_pt1 [code_pt1_default]
Compiling architecture behavior of entity teste
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable /home/lfilus/Lab_2/proj1/teste_isim_beh.exe
Fuse Memory Usage: 2221688 KB
Fuse CPU Usage: 500 ms
GCC CPU Usage: 190 ms
