#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\coding\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\coding\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\coding\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\coding\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\coding\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\coding\iverilog\lib\ivl\v2009.vpi";
S_00000173cd643bc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000173cd643d50 .scope module, "reg32" "reg32" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "d";
    .port_info 2 /OUTPUT 32 "q";
o00000173cd6829b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000173cd666960_0 .net "clk", 0 0, o00000173cd6829b8;  0 drivers
o00000173cd6829e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000173cd665740_0 .net "d", 31 0, o00000173cd6829e8;  0 drivers
v00000173cd665a60_0 .var "q", 31 0;
E_00000173cd66b7a0 .event posedge, v00000173cd666960_0;
S_00000173cd634d70 .scope module, "tb_cpu" "tb_cpu" 4 4;
 .timescale -9 -12;
P_00000173cd66b360 .param/l "MEM_DEPTH" 1 4 5, +C4<00000000000000000000000100000000>;
v00000173cdaae3c0_0 .var "clk", 0 0;
v00000173cdaad420_0 .net "instr", 31 0, L_00000173cd65d460;  1 drivers
v00000173cdaae1e0_0 .net "pc", 31 0, L_00000173cd65c740;  1 drivers
v00000173cdaad4c0_0 .net "regs", 1023 0, L_00000173cd65c970;  1 drivers
v00000173cdaae460_0 .var "reset", 0 0;
S_00000173cd634f00 .scope module, "dut" "single_cycle_cpu" 4 21, 5 6 0, S_00000173cd634d70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1024 "regs_debug";
    .port_info 3 /OUTPUT 32 "pc_debug";
    .port_info 4 /OUTPUT 32 "instr_debug";
P_00000173cd66bca0 .param/l "MEM_DEPTH" 0 5 7, +C4<00000000000000000000000100000000>;
L_00000173cd65d070 .functor AND 1, v00000173cdaa9ca0_0, L_00000173cdb0cc20, C4<1>, C4<1>;
L_00000173cd65c740 .functor BUFZ 32, v00000173cdaaa840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000173cd65d460 .functor BUFZ 32, L_00000173cd65cd60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000173cdab3080 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000173cdaac0a0_0 .net/2u *"_ivl_0", 31 0, L_00000173cdab3080;  1 drivers
v00000173cdaac1e0_0 .net *"_ivl_11", 4 0, L_00000173cdaadce0;  1 drivers
v00000173cdaaae80_0 .net *"_ivl_19", 0 0, L_00000173cdb0bf00;  1 drivers
v00000173cdaab100_0 .net *"_ivl_20", 15 0, L_00000173cdb0c540;  1 drivers
v00000173cdaab1a0_0 .net *"_ivl_23", 15 0, L_00000173cdb0c400;  1 drivers
v00000173cdaabec0_0 .net *"_ivl_30", 31 0, L_00000173cdb0bbe0;  1 drivers
v00000173cdaac640_0 .net *"_ivl_32", 29 0, L_00000173cdb0c9a0;  1 drivers
L_00000173cdab3500 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000173cdaab6a0_0 .net *"_ivl_34", 1 0, L_00000173cdab3500;  1 drivers
v00000173cdaabf60_0 .net *"_ivl_43", 3 0, L_00000173cdb0be60;  1 drivers
v00000173cdaac320_0 .net *"_ivl_45", 25 0, L_00000173cdb0bd20;  1 drivers
L_00000173cdab3590 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000173cdaac3c0_0 .net/2u *"_ivl_46", 1 0, L_00000173cdab3590;  1 drivers
v00000173cdaab240_0 .net *"_ivl_50", 31 0, L_00000173cdb0ca40;  1 drivers
v00000173cdaab380_0 .net *"_ivl_9", 4 0, L_00000173cdaaea00;  1 drivers
v00000173cdaab420_0 .net "alu_ctrl", 3 0, v00000173cdaa8620_0;  1 drivers
v00000173cdaab4c0_0 .net "alu_res", 31 0, v00000173cdaa8120_0;  1 drivers
v00000173cdaab560_0 .net "aluop", 1 0, v00000173cdaa88a0_0;  1 drivers
v00000173cdaab600_0 .net "b", 31 0, L_00000173cdb0c0e0;  1 drivers
v00000173cdaadb00_0 .net "clk", 0 0, v00000173cdaae3c0_0;  1 drivers
v00000173cdaae140_0 .net "eq", 0 0, L_00000173cdb0cc20;  1 drivers
v00000173cdaad880_0 .net "instr", 31 0, L_00000173cd65cd60;  1 drivers
v00000173cdaadf60_0 .net "instr_debug", 31 0, L_00000173cd65d460;  alias, 1 drivers
v00000173cdaae640_0 .net "is_alub_imm", 0 0, v00000173cdaa8b20_0;  1 drivers
v00000173cdaaeb40_0 .net "is_beq", 0 0, v00000173cdaa9ca0_0;  1 drivers
v00000173cdaae5a0_0 .net "is_jmp", 0 0, v00000173cdaa9d40_0;  1 drivers
v00000173cdaaeaa0_0 .net "jmp_pc", 31 0, L_00000173cdb0bfa0;  1 drivers
v00000173cdaad600_0 .net "mem_rd", 0 0, v00000173cdaa8e40_0;  1 drivers
v00000173cdaaed20_0 .net "mem_rd_data", 31 0, L_00000173cd65d000;  1 drivers
v00000173cdaad9c0_0 .net "mem_we", 0 0, v00000173cdaa8940_0;  1 drivers
v00000173cdaad380_0 .net "next_pc", 31 0, L_00000173cdb0cea0;  1 drivers
v00000173cdaad060_0 .net "overflow", 0 0, v00000173cdaa8800_0;  1 drivers
v00000173cdaaef00_0 .net "pc", 31 0, v00000173cdaaa840_0;  1 drivers
v00000173cdaad1a0_0 .net "pc_branch", 31 0, L_00000173cdb0c720;  1 drivers
v00000173cdaadec0_0 .net "pc_debug", 31 0, L_00000173cd65c740;  alias, 1 drivers
v00000173cdaad100_0 .net "pc_plus4", 31 0, L_00000173cdaadba0;  1 drivers
v00000173cdaadc40_0 .net "r_data1", 31 0, L_00000173cdaae500;  1 drivers
v00000173cdaae6e0_0 .net "r_data2", 31 0, L_00000173cdb0c2c0;  1 drivers
v00000173cdaae0a0_0 .net "reg_wdata", 31 0, L_00000173cdb0b280;  1 drivers
v00000173cdaaebe0_0 .net "reg_we", 0 0, v00000173cdaa8f80_0;  1 drivers
v00000173cdaaec80_0 .net "regs_debug", 1023 0, L_00000173cd65c970;  alias, 1 drivers
v00000173cdaae000_0 .net "reset", 0 0, v00000173cdaae460_0;  1 drivers
v00000173cdaad2e0_0 .net "sign_imm", 31 0, L_00000173cdb0c7c0;  1 drivers
v00000173cdaaee60_0 .net "take_beq", 0 0, L_00000173cd65d070;  1 drivers
v00000173cdaad740_0 .net "w_reg", 4 0, L_00000173cdaae280;  1 drivers
v00000173cdaae780_0 .net "wrbck_sel", 0 0, v00000173cdaa9840_0;  1 drivers
v00000173cdaad240_0 .net "wreg_dst_sel", 0 0, v00000173cdaa92a0_0;  1 drivers
L_00000173cdaadba0 .arith/sum 32, v00000173cdaaa840_0, L_00000173cdab3080;
L_00000173cdaada60 .part L_00000173cd65cd60, 26, 6;
L_00000173cdaad7e0 .part L_00000173cd65cd60, 0, 6;
L_00000173cdaaea00 .part L_00000173cd65cd60, 11, 5;
L_00000173cdaadce0 .part L_00000173cd65cd60, 16, 5;
L_00000173cdaae280 .functor MUXZ 5, L_00000173cdaadce0, L_00000173cdaaea00, v00000173cdaa92a0_0, C4<>;
L_00000173cdb0c360 .part L_00000173cd65cd60, 21, 5;
L_00000173cdb0c040 .part L_00000173cd65cd60, 16, 5;
L_00000173cdb0bf00 .part L_00000173cd65cd60, 15, 1;
LS_00000173cdb0c540_0_0 .concat [ 1 1 1 1], L_00000173cdb0bf00, L_00000173cdb0bf00, L_00000173cdb0bf00, L_00000173cdb0bf00;
LS_00000173cdb0c540_0_4 .concat [ 1 1 1 1], L_00000173cdb0bf00, L_00000173cdb0bf00, L_00000173cdb0bf00, L_00000173cdb0bf00;
LS_00000173cdb0c540_0_8 .concat [ 1 1 1 1], L_00000173cdb0bf00, L_00000173cdb0bf00, L_00000173cdb0bf00, L_00000173cdb0bf00;
LS_00000173cdb0c540_0_12 .concat [ 1 1 1 1], L_00000173cdb0bf00, L_00000173cdb0bf00, L_00000173cdb0bf00, L_00000173cdb0bf00;
L_00000173cdb0c540 .concat [ 4 4 4 4], LS_00000173cdb0c540_0_0, LS_00000173cdb0c540_0_4, LS_00000173cdb0c540_0_8, LS_00000173cdb0c540_0_12;
L_00000173cdb0c400 .part L_00000173cd65cd60, 0, 16;
L_00000173cdb0c7c0 .concat [ 16 16 0 0], L_00000173cdb0c400, L_00000173cdb0c540;
L_00000173cdb0c0e0 .functor MUXZ 32, L_00000173cdb0c2c0, L_00000173cdb0c7c0, v00000173cdaa8b20_0, C4<>;
L_00000173cdb0c680 .part L_00000173cd65cd60, 6, 5;
L_00000173cdb0c9a0 .part L_00000173cdb0c7c0, 0, 30;
L_00000173cdb0bbe0 .concat [ 2 30 0 0], L_00000173cdab3500, L_00000173cdb0c9a0;
L_00000173cdb0c720 .arith/sum 32, L_00000173cdb0bbe0, L_00000173cdaadba0;
L_00000173cdb0b280 .functor MUXZ 32, v00000173cdaa8120_0, L_00000173cd65d000, v00000173cdaa9840_0, C4<>;
L_00000173cdb0be60 .part L_00000173cdaadba0, 28, 4;
L_00000173cdb0bd20 .part L_00000173cd65cd60, 0, 26;
L_00000173cdb0bfa0 .concat [ 2 26 4 0], L_00000173cdab3590, L_00000173cdb0bd20, L_00000173cdb0be60;
L_00000173cdb0ca40 .functor MUXZ 32, L_00000173cdaadba0, L_00000173cdb0c720, L_00000173cd65d070, C4<>;
L_00000173cdb0cea0 .functor MUXZ 32, L_00000173cdb0ca40, L_00000173cdb0bfa0, v00000173cdaa9d40_0, C4<>;
S_00000173cd62cb80 .scope module, "data_ram" "ram" 5 64, 6 62 0, S_00000173cd634f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "w_data";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /OUTPUT 32 "data";
P_00000173cd5f49a0 .param/l "AW" 1 6 72, +C4<00000000000000000000000000001000>;
P_00000173cd5f49d8 .param/l "DEPTH" 0 6 63, +C4<00000000000000000000000100000000>;
L_00000173cd65d000 .functor BUFZ 32, L_00000173cdb0b500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000173cd666140_0 .net *"_ivl_2", 31 0, L_00000173cdb0b500;  1 drivers
v00000173cd6661e0_0 .net *"_ivl_4", 9 0, L_00000173cdb0b640;  1 drivers
L_00000173cdab3548 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000173cd665b00_0 .net *"_ivl_7", 1 0, L_00000173cdab3548;  1 drivers
v00000173cd666320_0 .net "addr", 31 0, v00000173cdaa8120_0;  alias, 1 drivers
v00000173cd666a00_0 .net "clk", 0 0, v00000173cdaae3c0_0;  alias, 1 drivers
v00000173cd6665a0_0 .net "data", 31 0, L_00000173cd65d000;  alias, 1 drivers
v00000173cd6666e0 .array "mem", 255 0, 31 0;
v00000173cd666780_0 .net "mem_addr", 7 0, L_00000173cdb0b960;  1 drivers
v00000173cd6668c0_0 .net "w_data", 31 0, L_00000173cdb0c2c0;  alias, 1 drivers
v00000173cd666aa0_0 .net "we", 0 0, v00000173cdaa8940_0;  alias, 1 drivers
E_00000173cd66b8e0 .event posedge, v00000173cd666a00_0;
L_00000173cdb0b960 .part v00000173cdaa8120_0, 2, 8;
L_00000173cdb0b500 .array/port v00000173cd6666e0, L_00000173cdb0b640;
L_00000173cdb0b640 .concat [ 8 2 0 0], L_00000173cdb0b960, L_00000173cdab3548;
S_00000173cd62cd10 .scope module, "i_alu" "alu" 5 55, 7 9 0, S_00000173cd634f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 5 "shamt";
    .port_info 3 /INPUT 4 "alu_ctrl";
    .port_info 4 /OUTPUT 32 "c";
    .port_info 5 /OUTPUT 1 "eq";
    .port_info 6 /OUTPUT 1 "overflow";
P_00000173cd632d80 .param/l "ALU_ADD" 1 7 16, C4<0000>;
P_00000173cd632db8 .param/l "ALU_ADDU" 1 7 17, C4<0001>;
P_00000173cd632df0 .param/l "ALU_AND" 1 7 21, C4<0100>;
P_00000173cd632e28 .param/l "ALU_NOR" 1 7 24, C4<0111>;
P_00000173cd632e60 .param/l "ALU_OR" 1 7 22, C4<0101>;
P_00000173cd632e98 .param/l "ALU_SLL" 1 7 29, C4<1010>;
P_00000173cd632ed0 .param/l "ALU_SLLV" 1 7 30, C4<1011>;
P_00000173cd632f08 .param/l "ALU_SLT" 1 7 26, C4<1000>;
P_00000173cd632f40 .param/l "ALU_SLTU" 1 7 27, C4<1001>;
P_00000173cd632f78 .param/l "ALU_SRA" 1 7 33, C4<1110>;
P_00000173cd632fb0 .param/l "ALU_SRAV" 1 7 34, C4<1111>;
P_00000173cd632fe8 .param/l "ALU_SRL" 1 7 31, C4<1100>;
P_00000173cd633020 .param/l "ALU_SRLV" 1 7 32, C4<1101>;
P_00000173cd633058 .param/l "ALU_SUB" 1 7 18, C4<0010>;
P_00000173cd633090 .param/l "ALU_SUBU" 1 7 19, C4<0011>;
P_00000173cd6330c8 .param/l "ALU_XOR" 1 7 23, C4<0110>;
L_00000173cd65d620 .functor OR 1, L_00000173cdb0b140, L_00000173cdb0c860, C4<0>, C4<0>;
L_00000173cd65ce40 .functor NOT 32, L_00000173cdb0c0e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000173cd65c900 .functor XNOR 1, L_00000173cdb0cb80, L_00000173cdb0b3c0, C4<0>, C4<0>;
L_00000173cd65d1c0 .functor XOR 1, L_00000173cdb0c900, L_00000173cdb0bb40, C4<0>, C4<0>;
L_00000173cd65d3f0 .functor AND 1, L_00000173cd65c900, L_00000173cd65d1c0, C4<1>, C4<1>;
L_00000173cdab3308 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v00000173cdaa9200_0 .net/2u *"_ivl_0", 3 0, L_00000173cdab3308;  1 drivers
L_00000173cdab3398 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000173cdaa8760_0 .net/2u *"_ivl_10", 0 0, L_00000173cdab3398;  1 drivers
L_00000173cdab33e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000173cdaa9020_0 .net/2u *"_ivl_12", 0 0, L_00000173cdab33e0;  1 drivers
v00000173cdaa9980_0 .net *"_ivl_16", 31 0, L_00000173cd65ce40;  1 drivers
v00000173cdaa9f20_0 .net *"_ivl_2", 0 0, L_00000173cdb0b140;  1 drivers
v00000173cdaa8c60_0 .net *"_ivl_21", 0 0, L_00000173cdb0cb80;  1 drivers
v00000173cdaa9e80_0 .net *"_ivl_23", 0 0, L_00000173cdb0b3c0;  1 drivers
v00000173cdaa81c0_0 .net *"_ivl_24", 0 0, L_00000173cd65c900;  1 drivers
v00000173cdaa8da0_0 .net *"_ivl_27", 0 0, L_00000173cdb0c900;  1 drivers
v00000173cdaa90c0_0 .net *"_ivl_29", 0 0, L_00000173cdb0bb40;  1 drivers
v00000173cdaa8a80_0 .net *"_ivl_30", 0 0, L_00000173cd65d1c0;  1 drivers
L_00000173cdab3470 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v00000173cdaa9700_0 .net/2u *"_ivl_34", 3 0, L_00000173cdab3470;  1 drivers
L_00000173cdab34b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000173cdaa9c00_0 .net/2u *"_ivl_38", 31 0, L_00000173cdab34b8;  1 drivers
L_00000173cdab3350 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v00000173cdaa86c0_0 .net/2u *"_ivl_4", 3 0, L_00000173cdab3350;  1 drivers
v00000173cdaa9ac0_0 .net *"_ivl_6", 0 0, L_00000173cdb0c860;  1 drivers
v00000173cdaa9b60_0 .net "a", 31 0, L_00000173cdaae500;  alias, 1 drivers
v00000173cdaa9160_0 .net "adder_b", 31 0, L_00000173cdb0c180;  1 drivers
v00000173cdaa9fc0_0 .net "adder_cin", 0 0, L_00000173cdb0b8c0;  1 drivers
v00000173cdaa8ee0_0 .net "adder_sum", 31 0, L_00000173cdb0cd60;  1 drivers
v00000173cdaa83a0_0 .net "alu_ctrl", 3 0, v00000173cdaa8620_0;  alias, 1 drivers
v00000173cdaa9660_0 .net "b", 31 0, L_00000173cdb0c0e0;  alias, 1 drivers
v00000173cdaa8120_0 .var "c", 31 0;
v00000173cdaa84e0_0 .net "cmp_is_signed", 0 0, L_00000173cdb0b1e0;  1 drivers
v00000173cdaa98e0_0 .net "cmp_lt", 0 0, L_00000173cdb0b460;  1 drivers
v00000173cdaa9de0_0 .net "eq", 0 0, L_00000173cdb0cc20;  alias, 1 drivers
v00000173cdaa9480_0 .net "is_sub", 0 0, L_00000173cd65d620;  1 drivers
v00000173cdaa8800_0 .var "overflow", 0 0;
v00000173cdaa8d00_0 .net "shamt", 4 0, L_00000173cdb0c680;  1 drivers
v00000173cdaa8580_0 .net "signed_overflow", 0 0, L_00000173cd65d3f0;  1 drivers
E_00000173cd66b9a0/0 .event anyedge, v00000173cdaa83a0_0, v00000173cd666f00_0, v00000173cdaa8580_0, v00000173cdaa8300_0;
E_00000173cd66b9a0/1 .event anyedge, v00000173cdaa8440_0, v00000173cdaa8d00_0, v00000173cd666c80_0, v00000173cd666c80_0;
E_00000173cd66b9a0 .event/or E_00000173cd66b9a0/0, E_00000173cd66b9a0/1;
L_00000173cdb0b140 .cmp/eq 4, v00000173cdaa8620_0, L_00000173cdab3308;
L_00000173cdb0c860 .cmp/eq 4, v00000173cdaa8620_0, L_00000173cdab3350;
L_00000173cdb0b8c0 .functor MUXZ 1, L_00000173cdab33e0, L_00000173cdab3398, L_00000173cd65d620, C4<>;
L_00000173cdb0c180 .functor MUXZ 32, L_00000173cdb0c0e0, L_00000173cd65ce40, L_00000173cd65d620, C4<>;
L_00000173cdb0cb80 .part L_00000173cdaae500, 31, 1;
L_00000173cdb0b3c0 .part L_00000173cdb0c0e0, 31, 1;
L_00000173cdb0c900 .part L_00000173cdaae500, 31, 1;
L_00000173cdb0bb40 .part L_00000173cdb0cd60, 31, 1;
L_00000173cdb0b1e0 .cmp/eq 4, v00000173cdaa8620_0, L_00000173cdab3470;
L_00000173cdb0cc20 .cmp/eq 32, L_00000173cdb0cd60, L_00000173cdab34b8;
S_00000173cd628970 .scope module, "i_adder" "adder" 7 46, 8 4 0, S_00000173cd62cd10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 32 "sum";
v00000173cd6654c0_0 .net *"_ivl_0", 31 0, L_00000173cdb0cf40;  1 drivers
L_00000173cdab3428 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000173cd666b40_0 .net/2u *"_ivl_2", 30 0, L_00000173cdab3428;  1 drivers
v00000173cd666be0_0 .net *"_ivl_4", 31 0, L_00000173cdb0cae0;  1 drivers
v00000173cd666c80_0 .net "a", 31 0, L_00000173cdaae500;  alias, 1 drivers
v00000173cd666d20_0 .net "b", 31 0, L_00000173cdb0c180;  alias, 1 drivers
v00000173cd666dc0_0 .net "cin", 0 0, L_00000173cdb0b8c0;  alias, 1 drivers
v00000173cd666f00_0 .net "sum", 31 0, L_00000173cdb0cd60;  alias, 1 drivers
L_00000173cdb0cf40 .arith/sum 32, L_00000173cdaae500, L_00000173cdb0c180;
L_00000173cdb0cae0 .concat [ 1 31 0 0], L_00000173cdb0b8c0, L_00000173cdab3428;
L_00000173cdb0cd60 .arith/sum 32, L_00000173cdb0cf40, L_00000173cdb0cae0;
S_00000173cd628b00 .scope module, "i_comparator" "comparator" 7 58, 9 1 0, S_00000173cd62cd10;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "is_signed";
    .port_info 3 /OUTPUT 1 "lt";
v00000173cd667040_0 .net *"_ivl_0", 0 0, L_00000173cdb0c4a0;  1 drivers
v00000173cd665560_0 .net *"_ivl_2", 0 0, L_00000173cdb0c5e0;  1 drivers
v00000173cd65ba80_0 .net "a", 31 0, L_00000173cdaae500;  alias, 1 drivers
v00000173cdaa8440_0 .net "b", 31 0, L_00000173cdb0c0e0;  alias, 1 drivers
v00000173cdaa8bc0_0 .net "is_signed", 0 0, L_00000173cdb0b1e0;  alias, 1 drivers
v00000173cdaa8300_0 .net "lt", 0 0, L_00000173cdb0b460;  alias, 1 drivers
L_00000173cdb0c4a0 .cmp/gt.s 32, L_00000173cdb0c0e0, L_00000173cdaae500;
L_00000173cdb0c5e0 .cmp/gt 32, L_00000173cdb0c0e0, L_00000173cdaae500;
L_00000173cdb0b460 .functor MUXZ 1, L_00000173cdb0c5e0, L_00000173cdb0c4a0, L_00000173cdb0b1e0, C4<>;
S_00000173cd6305a0 .scope module, "i_alu_cu" "alu_cu" 5 38, 10 47 0, S_00000173cd634f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "aluop";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_ctrl";
P_00000173cdaaa0e0 .param/l "ADD" 1 10 54, C4<100000>;
P_00000173cdaaa118 .param/l "ADDU" 1 10 55, C4<100001>;
P_00000173cdaaa150 .param/l "ALU_ADD" 1 10 80, C4<0000>;
P_00000173cdaaa188 .param/l "ALU_ADDU" 1 10 81, C4<0001>;
P_00000173cdaaa1c0 .param/l "ALU_AND" 1 10 85, C4<0100>;
P_00000173cdaaa1f8 .param/l "ALU_NOR" 1 10 88, C4<0111>;
P_00000173cdaaa230 .param/l "ALU_OR" 1 10 86, C4<0101>;
P_00000173cdaaa268 .param/l "ALU_SLL" 1 10 93, C4<1010>;
P_00000173cdaaa2a0 .param/l "ALU_SLLV" 1 10 94, C4<1011>;
P_00000173cdaaa2d8 .param/l "ALU_SLT" 1 10 90, C4<1000>;
P_00000173cdaaa310 .param/l "ALU_SLTU" 1 10 91, C4<1001>;
P_00000173cdaaa348 .param/l "ALU_SRA" 1 10 97, C4<1110>;
P_00000173cdaaa380 .param/l "ALU_SRAV" 1 10 98, C4<1111>;
P_00000173cdaaa3b8 .param/l "ALU_SRL" 1 10 95, C4<1100>;
P_00000173cdaaa3f0 .param/l "ALU_SRLV" 1 10 96, C4<1101>;
P_00000173cdaaa428 .param/l "ALU_SUB" 1 10 82, C4<0010>;
P_00000173cdaaa460 .param/l "ALU_SUBU" 1 10 83, C4<0011>;
P_00000173cdaaa498 .param/l "ALU_XOR" 1 10 87, C4<0110>;
P_00000173cdaaa4d0 .param/l "AND" 1 10 59, C4<100100>;
P_00000173cdaaa508 .param/l "NOR" 1 10 62, C4<100111>;
P_00000173cdaaa540 .param/l "OR" 1 10 60, C4<100101>;
P_00000173cdaaa578 .param/l "SLL" 1 10 72, C4<000000>;
P_00000173cdaaa5b0 .param/l "SLLV" 1 10 73, C4<000100>;
P_00000173cdaaa5e8 .param/l "SLT" 1 10 68, C4<101010>;
P_00000173cdaaa620 .param/l "SLTU" 1 10 69, C4<101011>;
P_00000173cdaaa658 .param/l "SRA" 1 10 74, C4<000011>;
P_00000173cdaaa690 .param/l "SRAV" 1 10 75, C4<000111>;
P_00000173cdaaa6c8 .param/l "SRL" 1 10 76, C4<000010>;
P_00000173cdaaa700 .param/l "SRLV" 1 10 77, C4<000110>;
P_00000173cdaaa738 .param/l "SUB" 1 10 56, C4<100010>;
P_00000173cdaaa770 .param/l "SUBU" 1 10 57, C4<100011>;
P_00000173cdaaa7a8 .param/l "XOR" 1 10 61, C4<100110>;
v00000173cdaa8620_0 .var "alu_ctrl", 3 0;
v00000173cdaa8260_0 .net "aluop", 1 0, v00000173cdaa88a0_0;  alias, 1 drivers
v00000173cdaa9a20_0 .net "funct", 5 0, L_00000173cdaad7e0;  1 drivers
E_00000173cd66b120 .event anyedge, v00000173cdaa8260_0, v00000173cdaa9a20_0;
S_00000173cd630730 .scope module, "i_mcu" "mcu" 5 31, 10 1 0, S_00000173cd634f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "wreg_dst_sel";
    .port_info 2 /OUTPUT 1 "reg_we";
    .port_info 3 /OUTPUT 1 "is_alub_imm";
    .port_info 4 /OUTPUT 1 "mem_rd";
    .port_info 5 /OUTPUT 1 "mem_wr";
    .port_info 6 /OUTPUT 1 "wrbck_sel";
    .port_info 7 /OUTPUT 1 "is_beq";
    .port_info 8 /OUTPUT 1 "jmp";
    .port_info 9 /OUTPUT 2 "aluop";
P_00000173cd62e450 .param/l "ADDI" 1 10 15, C4<001000>;
P_00000173cd62e488 .param/l "ADDIU" 1 10 16, C4<001001>;
P_00000173cd62e4c0 .param/l "ANDI" 1 10 17, C4<001100>;
P_00000173cd62e4f8 .param/l "BEQ" 1 10 24, C4<000100>;
P_00000173cd62e530 .param/l "BR" 1 10 12, C4<000100>;
P_00000173cd62e568 .param/l "J" 1 10 13, C4<000010>;
P_00000173cd62e5a0 .param/l "LW" 1 10 10, C4<100011>;
P_00000173cd62e5d8 .param/l "RR" 1 10 9, C4<000000>;
P_00000173cd62e610 .param/l "SW" 1 10 11, C4<101011>;
v00000173cdaa88a0_0 .var "aluop", 1 0;
v00000173cdaa8b20_0 .var "is_alub_imm", 0 0;
v00000173cdaa9ca0_0 .var "is_beq", 0 0;
v00000173cdaa9d40_0 .var "jmp", 0 0;
v00000173cdaa8e40_0 .var "mem_rd", 0 0;
v00000173cdaa8940_0 .var "mem_wr", 0 0;
v00000173cdaa89e0_0 .net "opcode", 5 0, L_00000173cdaada60;  1 drivers
v00000173cdaa8f80_0 .var "reg_we", 0 0;
v00000173cdaa9840_0 .var "wrbck_sel", 0 0;
v00000173cdaa92a0_0 .var "wreg_dst_sel", 0 0;
E_00000173cd66a860 .event anyedge, v00000173cdaa89e0_0;
S_00000173cd62e650 .scope module, "i_reg_file" "reg_file" 5 44, 6 17 0, S_00000173cd634f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "r_reg1";
    .port_info 3 /INPUT 5 "r_reg2";
    .port_info 4 /INPUT 5 "w_reg";
    .port_info 5 /INPUT 32 "w_data";
    .port_info 6 /OUTPUT 32 "r_data1";
    .port_info 7 /OUTPUT 32 "r_data2";
    .port_info 8 /OUTPUT 1024 "regs_debug";
L_00000173cd65c970 .functor BUFZ 1024, v00000173cdaac500_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_00000173cdab30c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000173cdaa93e0_0 .net/2u *"_ivl_0", 4 0, L_00000173cdab30c8;  1 drivers
L_00000173cdab31a0 .functor BUFT 1, C4<0000100000>, C4<0>, C4<0>, C4<0>;
v00000173cdaa9520_0 .net/2u *"_ivl_10", 9 0, L_00000173cdab31a0;  1 drivers
v00000173cdaa95c0_0 .net *"_ivl_13", 9 0, L_00000173cdaade20;  1 drivers
v00000173cdaa97a0_0 .net *"_ivl_15", 31 0, L_00000173cdaae320;  1 drivers
L_00000173cdab31e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000173cdaabce0_0 .net/2u *"_ivl_18", 4 0, L_00000173cdab31e8;  1 drivers
v00000173cdaaa8e0_0 .net *"_ivl_2", 0 0, L_00000173cdaad920;  1 drivers
v00000173cdaab7e0_0 .net *"_ivl_20", 0 0, L_00000173cdaae8c0;  1 drivers
L_00000173cdab3230 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000173cdaab880_0 .net/2u *"_ivl_22", 31 0, L_00000173cdab3230;  1 drivers
v00000173cdaabc40_0 .net *"_ivl_24", 9 0, L_00000173cdaae960;  1 drivers
L_00000173cdab3278 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000173cdaaab60_0 .net *"_ivl_27", 4 0, L_00000173cdab3278;  1 drivers
L_00000173cdab32c0 .functor BUFT 1, C4<0000100000>, C4<0>, C4<0>, C4<0>;
v00000173cdaaaac0_0 .net/2u *"_ivl_28", 9 0, L_00000173cdab32c0;  1 drivers
v00000173cdaaa980_0 .net *"_ivl_31", 9 0, L_00000173cdb0baa0;  1 drivers
v00000173cdaac140_0 .net *"_ivl_33", 31 0, L_00000173cdb0c220;  1 drivers
L_00000173cdab3110 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000173cdaab9c0_0 .net/2u *"_ivl_4", 31 0, L_00000173cdab3110;  1 drivers
v00000173cdaac460_0 .net *"_ivl_6", 9 0, L_00000173cdaadd80;  1 drivers
L_00000173cdab3158 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000173cdaaaa20_0 .net *"_ivl_9", 4 0, L_00000173cdab3158;  1 drivers
v00000173cdaab740_0 .net "clk", 0 0, v00000173cdaae3c0_0;  alias, 1 drivers
v00000173cdaac6e0_0 .net "r_data1", 31 0, L_00000173cdaae500;  alias, 1 drivers
v00000173cdaaba60_0 .net "r_data2", 31 0, L_00000173cdb0c2c0;  alias, 1 drivers
v00000173cdaaafc0_0 .net "r_reg1", 4 0, L_00000173cdb0c360;  1 drivers
v00000173cdaab060_0 .net "r_reg2", 4 0, L_00000173cdb0c040;  1 drivers
v00000173cdaac500_0 .var "regs", 1023 0;
v00000173cdaac280_0 .net "regs_debug", 1023 0, L_00000173cd65c970;  alias, 1 drivers
v00000173cdaaac00_0 .net "w_data", 31 0, L_00000173cdb0b280;  alias, 1 drivers
v00000173cdaabd80_0 .net "w_reg", 4 0, L_00000173cdaae280;  alias, 1 drivers
v00000173cdaaaca0_0 .net "we", 0 0, v00000173cdaa8f80_0;  alias, 1 drivers
L_00000173cdaad920 .cmp/eq 5, L_00000173cdb0c360, L_00000173cdab30c8;
L_00000173cdaadd80 .concat [ 5 5 0 0], L_00000173cdb0c360, L_00000173cdab3158;
L_00000173cdaade20 .arith/mult 10, L_00000173cdaadd80, L_00000173cdab31a0;
L_00000173cdaae320 .part/v v00000173cdaac500_0, L_00000173cdaade20, 32;
L_00000173cdaae500 .functor MUXZ 32, L_00000173cdaae320, L_00000173cdab3110, L_00000173cdaad920, C4<>;
L_00000173cdaae8c0 .cmp/eq 5, L_00000173cdb0c040, L_00000173cdab31e8;
L_00000173cdaae960 .concat [ 5 5 0 0], L_00000173cdb0c040, L_00000173cdab3278;
L_00000173cdb0baa0 .arith/mult 10, L_00000173cdaae960, L_00000173cdab32c0;
L_00000173cdb0c220 .part/v v00000173cdaac500_0, L_00000173cdb0baa0, 32;
L_00000173cdb0c2c0 .functor MUXZ 32, L_00000173cdb0c220, L_00000173cdab3230, L_00000173cdaae8c0, C4<>;
S_00000173cd74e430 .scope module, "instr_ram" "rom" 5 22, 6 40 0, S_00000173cd634f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "data";
P_00000173cd5f4b20 .param/l "AW" 1 6 47, +C4<00000000000000000000000000001000>;
P_00000173cd5f4b58 .param/l "DEPTH" 0 6 41, +C4<00000000000000000000000100000000>;
L_00000173cd65cd60 .functor BUFZ 32, L_00000173cdaae820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000173cdaab920_0 .net *"_ivl_2", 31 0, L_00000173cdaae820;  1 drivers
v00000173cdaaade0_0 .net *"_ivl_4", 9 0, L_00000173cdaad6a0;  1 drivers
L_00000173cdab3038 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000173cdaabb00_0 .net *"_ivl_7", 1 0, L_00000173cdab3038;  1 drivers
v00000173cdaac000_0 .net "addr", 31 0, v00000173cdaaa840_0;  alias, 1 drivers
v00000173cdaaad40_0 .net "data", 31 0, L_00000173cd65cd60;  alias, 1 drivers
v00000173cdaac5a0 .array "mem", 255 0, 31 0;
v00000173cdaaaf20_0 .net "mem_addr", 7 0, L_00000173cdaad560;  1 drivers
L_00000173cdaad560 .part v00000173cdaaa840_0, 2, 8;
L_00000173cdaae820 .array/port v00000173cdaac5a0, L_00000173cdaad6a0;
L_00000173cdaad6a0 .concat [ 8 2 0 0], L_00000173cdaad560, L_00000173cdab3038;
S_00000173cd74e5c0 .scope module, "pc_reg" "reg_reset" 5 18, 3 13 0, S_00000173cd634f00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
v00000173cdaabba0_0 .net "clk", 0 0, v00000173cdaae3c0_0;  alias, 1 drivers
v00000173cdaabe20_0 .net "d", 31 0, L_00000173cdb0cea0;  alias, 1 drivers
v00000173cdaaa840_0 .var "q", 31 0;
v00000173cdaab2e0_0 .net "reset", 0 0, v00000173cdaae460_0;  alias, 1 drivers
S_00000173cd61d740 .scope task, "wait_cycles" "wait_cycles" 4 12, 4 12 0, S_00000173cd634d70;
 .timescale -9 -12;
v00000173cdaaedc0_0 .var/2s "n", 31 0;
TD_tb_cpu.wait_cycles ;
    %load/vec4 v00000173cdaaedc0_0;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000173cd66b8e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_00000173cd643d50;
T_1 ;
    %wait E_00000173cd66b7a0;
    %load/vec4 v00000173cd665740_0;
    %assign/vec4 v00000173cd665a60_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_00000173cd74e5c0;
T_2 ;
    %wait E_00000173cd66b8e0;
    %load/vec4 v00000173cdaab2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000173cdaaa840_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000173cdaabe20_0;
    %assign/vec4 v00000173cdaaa840_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000173cd74e430;
T_3 ;
    %vpi_call/w 6 54 "$readmemh", "arith_test.hex", v00000173cdaac5a0 {0 0 0};
    %vpi_call/w 6 55 "$display", "ROM[0] = %h", &A<v00000173cdaac5a0, 0> {0 0 0};
    %vpi_call/w 6 56 "$display", "ROM[1] = %h", &A<v00000173cdaac5a0, 1> {0 0 0};
    %end;
    .thread T_3;
    .scope S_00000173cd630730;
T_4 ;
Ewait_0 .event/or E_00000173cd66a860, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000173cdaa89e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 10;
    %split/vec4 2;
    %store/vec4 v00000173cdaa88a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000173cdaa9d40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa9ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa9840_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8e40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8b20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8f80_0, 0, 1;
    %store/vec4 v00000173cdaa92a0_0, 0, 1;
    %jmp T_4.8;
T_4.0 ;
    %pushi/vec4 771, 0, 10;
    %split/vec4 2;
    %store/vec4 v00000173cdaa88a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000173cdaa9d40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa9ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa9840_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8e40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8b20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8f80_0, 0, 1;
    %store/vec4 v00000173cdaa92a0_0, 0, 1;
    %jmp T_4.8;
T_4.1 ;
    %pushi/vec4 464, 0, 10;
    %split/vec4 2;
    %store/vec4 v00000173cdaa88a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000173cdaa9d40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa9ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa9840_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8e40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8b20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8f80_0, 0, 1;
    %store/vec4 v00000173cdaa92a0_0, 0, 1;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 160, 0, 10;
    %split/vec4 2;
    %store/vec4 v00000173cdaa88a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000173cdaa9d40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa9ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa9840_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8e40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8b20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8f80_0, 0, 1;
    %store/vec4 v00000173cdaa92a0_0, 0, 1;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 9, 0, 10;
    %split/vec4 2;
    %store/vec4 v00000173cdaa88a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000173cdaa9d40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa9ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa9840_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8e40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8b20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8f80_0, 0, 1;
    %store/vec4 v00000173cdaa92a0_0, 0, 1;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 4, 0, 10;
    %split/vec4 2;
    %store/vec4 v00000173cdaa88a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000173cdaa9d40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa9ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa9840_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8e40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8b20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8f80_0, 0, 1;
    %store/vec4 v00000173cdaa92a0_0, 0, 1;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 384, 0, 10;
    %split/vec4 2;
    %store/vec4 v00000173cdaa88a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000173cdaa9d40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa9ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa9840_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8e40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8b20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8f80_0, 0, 1;
    %store/vec4 v00000173cdaa92a0_0, 0, 1;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 386, 0, 10;
    %split/vec4 2;
    %store/vec4 v00000173cdaa88a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000173cdaa9d40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa9ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa9840_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8e40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8b20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173cdaa8f80_0, 0, 1;
    %store/vec4 v00000173cdaa92a0_0, 0, 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000173cd6305a0;
T_5 ;
Ewait_1 .event/or E_00000173cd66b120, E_0x0;
    %wait Ewait_1;
    %load/vec4 v00000173cdaa8260_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000173cdaa8620_0, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000173cdaa8260_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000173cdaa8620_0, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000173cdaa8260_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000173cdaa8620_0, 0, 4;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v00000173cdaa9a20_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000173cdaa8620_0, 0, 4;
    %jmp T_5.23;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000173cdaa8620_0, 0, 4;
    %jmp T_5.23;
T_5.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000173cdaa8620_0, 0, 4;
    %jmp T_5.23;
T_5.8 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000173cdaa8620_0, 0, 4;
    %jmp T_5.23;
T_5.9 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000173cdaa8620_0, 0, 4;
    %jmp T_5.23;
T_5.10 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000173cdaa8620_0, 0, 4;
    %jmp T_5.23;
T_5.11 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000173cdaa8620_0, 0, 4;
    %jmp T_5.23;
T_5.12 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000173cdaa8620_0, 0, 4;
    %jmp T_5.23;
T_5.13 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000173cdaa8620_0, 0, 4;
    %jmp T_5.23;
T_5.14 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000173cdaa8620_0, 0, 4;
    %jmp T_5.23;
T_5.15 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000173cdaa8620_0, 0, 4;
    %jmp T_5.23;
T_5.16 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000173cdaa8620_0, 0, 4;
    %jmp T_5.23;
T_5.17 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v00000173cdaa8620_0, 0, 4;
    %jmp T_5.23;
T_5.18 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000173cdaa8620_0, 0, 4;
    %jmp T_5.23;
T_5.19 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v00000173cdaa8620_0, 0, 4;
    %jmp T_5.23;
T_5.20 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v00000173cdaa8620_0, 0, 4;
    %jmp T_5.23;
T_5.21 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000173cdaa8620_0, 0, 4;
    %jmp T_5.23;
T_5.23 ;
    %pop/vec4 1;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000173cd62e650;
T_6 ;
    %wait E_00000173cd66b8e0;
    %load/vec4 v00000173cdaabd80_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_6.2, 4;
    %load/vec4 v00000173cdaaaca0_0;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000173cdaaac00_0;
    %ix/load 5, 0, 0;
    %load/vec4 v00000173cdaabd80_0;
    %pad/u 10;
    %muli 32, 0, 10;
    %ix/vec4 4;
    %assign/vec4/off/d v00000173cdaac500_0, 4, 5;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000173cd62cd10;
T_7 ;
Ewait_2 .event/or E_00000173cd66b9a0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173cdaa8800_0, 0, 1;
    %load/vec4 v00000173cdaa83a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000173cdaa8120_0, 0, 32;
    %jmp T_7.17;
T_7.0 ;
    %load/vec4 v00000173cdaa8ee0_0;
    %store/vec4 v00000173cdaa8120_0, 0, 32;
    %load/vec4 v00000173cdaa8580_0;
    %store/vec4 v00000173cdaa8800_0, 0, 1;
    %jmp T_7.17;
T_7.1 ;
    %load/vec4 v00000173cdaa8ee0_0;
    %store/vec4 v00000173cdaa8120_0, 0, 32;
    %jmp T_7.17;
T_7.2 ;
    %load/vec4 v00000173cdaa8ee0_0;
    %store/vec4 v00000173cdaa8120_0, 0, 32;
    %load/vec4 v00000173cdaa8580_0;
    %store/vec4 v00000173cdaa8800_0, 0, 1;
    %jmp T_7.17;
T_7.3 ;
    %load/vec4 v00000173cdaa8ee0_0;
    %store/vec4 v00000173cdaa8120_0, 0, 32;
    %jmp T_7.17;
T_7.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v00000173cdaa98e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000173cdaa8120_0, 0, 32;
    %jmp T_7.17;
T_7.5 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v00000173cdaa98e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000173cdaa8120_0, 0, 32;
    %jmp T_7.17;
T_7.6 ;
    %load/vec4 v00000173cdaa9660_0;
    %ix/getv 4, v00000173cdaa8d00_0;
    %shiftl 4;
    %store/vec4 v00000173cdaa8120_0, 0, 32;
    %jmp T_7.17;
T_7.7 ;
    %load/vec4 v00000173cdaa9660_0;
    %load/vec4 v00000173cdaa9b60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000173cdaa8120_0, 0, 32;
    %jmp T_7.17;
T_7.8 ;
    %load/vec4 v00000173cdaa9660_0;
    %ix/getv 4, v00000173cdaa8d00_0;
    %shiftr 4;
    %store/vec4 v00000173cdaa8120_0, 0, 32;
    %jmp T_7.17;
T_7.9 ;
    %load/vec4 v00000173cdaa9660_0;
    %load/vec4 v00000173cdaa9b60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000173cdaa8120_0, 0, 32;
    %jmp T_7.17;
T_7.10 ;
    %load/vec4 v00000173cdaa9660_0;
    %ix/getv 4, v00000173cdaa8d00_0;
    %shiftr/s 4;
    %store/vec4 v00000173cdaa8120_0, 0, 32;
    %jmp T_7.17;
T_7.11 ;
    %load/vec4 v00000173cdaa9660_0;
    %load/vec4 v00000173cdaa9b60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000173cdaa8120_0, 0, 32;
    %jmp T_7.17;
T_7.12 ;
    %load/vec4 v00000173cdaa9b60_0;
    %load/vec4 v00000173cdaa9660_0;
    %and;
    %store/vec4 v00000173cdaa8120_0, 0, 32;
    %jmp T_7.17;
T_7.13 ;
    %load/vec4 v00000173cdaa9b60_0;
    %load/vec4 v00000173cdaa9660_0;
    %or;
    %store/vec4 v00000173cdaa8120_0, 0, 32;
    %jmp T_7.17;
T_7.14 ;
    %load/vec4 v00000173cdaa9b60_0;
    %load/vec4 v00000173cdaa9660_0;
    %or;
    %inv;
    %store/vec4 v00000173cdaa8120_0, 0, 32;
    %jmp T_7.17;
T_7.15 ;
    %load/vec4 v00000173cdaa9b60_0;
    %load/vec4 v00000173cdaa9660_0;
    %xor;
    %store/vec4 v00000173cdaa8120_0, 0, 32;
    %jmp T_7.17;
T_7.17 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000173cd62cb80;
T_8 ;
    %wait E_00000173cd66b8e0;
    %load/vec4 v00000173cd666aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000173cd6668c0_0;
    %load/vec4 v00000173cd666780_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173cd6666e0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000173cd634d70;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173cdaae3c0_0, 0, 1;
T_9.0 ;
    %delay 5000, 0;
    %load/vec4 v00000173cdaae3c0_0;
    %inv;
    %store/vec4 v00000173cdaae3c0_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_00000173cd634d70;
T_10 ;
    %vpi_call/w 4 31 "$display", "Starting CPU test with file-based memory..." {0 0 0};
    %vpi_call/w 4 32 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 4 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000173cd634d70 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173cdaae3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000173cdaae460_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000173cdaaedc0_0, 0, 32;
    %fork TD_tb_cpu.wait_cycles, S_00000173cd61d740;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000173cdaae460_0, 0, 1;
    %pushi/vec4 25, 0, 32;
    %store/vec4 v00000173cdaaedc0_0, 0, 32;
    %fork TD_tb_cpu.wait_cycles, S_00000173cd61d740;
    %join;
    %load/vec4 v00000173cdaad4c0_0;
    %parti/s 32, 256, 10;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 4 42 "$error", "Error: li $t0 = 10 failed: got %0d", &PV<v00000173cdaad4c0_0, 256, 32> {0 0 0};
T_10.1 ;
    %load/vec4 v00000173cdaad4c0_0;
    %parti/s 32, 288, 10;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 4 43 "$error", "Error: li $t1 = 20 failed: got %0d", &PV<v00000173cdaad4c0_0, 288, 32> {0 0 0};
T_10.3 ;
    %load/vec4 v00000173cdaad4c0_0;
    %parti/s 32, 512, 11;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 4 44 "$error", "Error: li $s0 = 3 failed: got %0d", &PV<v00000173cdaad4c0_0, 512, 32> {0 0 0};
T_10.5 ;
    %load/vec4 v00000173cdaad4c0_0;
    %parti/s 32, 128, 9;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 4 45 "$error", "Error: li $a0 = 3 failed: got %0d", &PV<v00000173cdaad4c0_0, 128, 32> {0 0 0};
T_10.7 ;
    %load/vec4 v00000173cdaad4c0_0;
    %parti/s 32, 160, 9;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %jmp T_10.9;
T_10.8 ;
    %vpi_call/w 4 46 "$error", "Error: li $a1 = -1 failed: got %0d", &PV<v00000173cdaad4c0_0, 160, 32> {0 0 0};
T_10.9 ;
    %load/vec4 v00000173cdaad4c0_0;
    %parti/s 32, 320, 10;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 4 49 "$error", "Error: addi $t2 = 10+20 failed: got %0d", &PV<v00000173cdaad4c0_0, 320, 32> {0 0 0};
T_10.11 ;
    %load/vec4 v00000173cdaad4c0_0;
    %parti/s 32, 352, 10;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 4 50 "$error", "Error: addi $t3 = 20-4 failed: got %0d", &PV<v00000173cdaad4c0_0, 352, 32> {0 0 0};
T_10.13 ;
    %load/vec4 v00000173cdaad4c0_0;
    %parti/s 32, 384, 10;
    %cmpi/e 4294967286, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %jmp T_10.15;
T_10.14 ;
    %load/vec4 v00000173cdaad4c0_0;
    %parti/s 32, 384, 10;
    %vpi_call/w 4 51 "$error", "Error: addi (subi) $t4 = 10-20 failed: got %0d", S<0,vec4,s32> {1 0 0};
T_10.15 ;
    %load/vec4 v00000173cdaad4c0_0;
    %parti/s 32, 640, 11;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_10.16, 4;
    %jmp T_10.17;
T_10.16 ;
    %vpi_call/w 4 54 "$error", "Error: add $s4 = 10+20 failed: got %0d", &PV<v00000173cdaad4c0_0, 640, 32> {0 0 0};
T_10.17 ;
    %load/vec4 v00000173cdaad4c0_0;
    %parti/s 32, 672, 11;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_10.18, 4;
    %jmp T_10.19;
T_10.18 ;
    %vpi_call/w 4 55 "$error", "Error: addu $s5 = 10+20 failed: got %0d", &PV<v00000173cdaad4c0_0, 672, 32> {0 0 0};
T_10.19 ;
    %load/vec4 v00000173cdaad4c0_0;
    %parti/s 32, 704, 11;
    %cmpi/e 4294967286, 0, 32;
    %jmp/0xz  T_10.20, 4;
    %jmp T_10.21;
T_10.20 ;
    %load/vec4 v00000173cdaad4c0_0;
    %parti/s 32, 704, 11;
    %vpi_call/w 4 56 "$error", "Error: sub $s6 = 10-20 failed: got %0d", S<0,vec4,s32> {1 0 0};
T_10.21 ;
    %load/vec4 v00000173cdaad4c0_0;
    %parti/s 32, 736, 11;
    %cmpi/e 4294967286, 0, 32;
    %jmp/0xz  T_10.22, 4;
    %jmp T_10.23;
T_10.22 ;
    %vpi_call/w 4 57 "$error", "Error: subu $s7 = 10-20 failed: got %0d", &PV<v00000173cdaad4c0_0, 736, 32> {0 0 0};
T_10.23 ;
    %load/vec4 v00000173cdaad4c0_0;
    %parti/s 32, 448, 10;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.24, 4;
    %jmp T_10.25;
T_10.24 ;
    %vpi_call/w 4 60 "$error", "Error: slt (10<0) failed: got %0d", &PV<v00000173cdaad4c0_0, 448, 32> {0 0 0};
T_10.25 ;
    %load/vec4 v00000173cdaad4c0_0;
    %parti/s 32, 480, 10;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.26, 4;
    %jmp T_10.27;
T_10.26 ;
    %vpi_call/w 4 61 "$error", "Error: sltu (10<0) failed: got %0d", &PV<v00000173cdaad4c0_0, 480, 32> {0 0 0};
T_10.27 ;
    %load/vec4 v00000173cdaad4c0_0;
    %parti/s 32, 832, 11;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.28, 4;
    %jmp T_10.29;
T_10.28 ;
    %vpi_call/w 4 62 "$error", "Error: slt (10<20) failed: got %0d", &PV<v00000173cdaad4c0_0, 832, 32> {0 0 0};
T_10.29 ;
    %load/vec4 v00000173cdaad4c0_0;
    %parti/s 32, 864, 11;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.30, 4;
    %jmp T_10.31;
T_10.30 ;
    %vpi_call/w 4 63 "$error", "Error: sltu (3<0xFFFFFFFF) failed: got %0d", &PV<v00000173cdaad4c0_0, 864, 32> {0 0 0};
T_10.31 ;
    %load/vec4 v00000173cdaad4c0_0;
    %parti/s 32, 544, 11;
    %cmpi/e 80, 0, 32;
    %jmp/0xz  T_10.32, 4;
    %jmp T_10.33;
T_10.32 ;
    %vpi_call/w 4 66 "$error", "Error: sll $s1 = 10<<3 failed: got %0d", &PV<v00000173cdaad4c0_0, 544, 32> {0 0 0};
T_10.33 ;
    %load/vec4 v00000173cdaad4c0_0;
    %parti/s 32, 576, 11;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.34, 4;
    %jmp T_10.35;
T_10.34 ;
    %vpi_call/w 4 67 "$error", "Error: srl $s2 = 3>>1 failed: got %0d", &PV<v00000173cdaad4c0_0, 576, 32> {0 0 0};
T_10.35 ;
    %load/vec4 v00000173cdaad4c0_0;
    %parti/s 32, 608, 11;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.36, 4;
    %jmp T_10.37;
T_10.36 ;
    %vpi_call/w 4 68 "$error", "Error: sra $s3 = 3>>>1 failed: got %0d", &PV<v00000173cdaad4c0_0, 608, 32> {0 0 0};
T_10.37 ;
    %load/vec4 v00000173cdaad4c0_0;
    %parti/s 32, 64, 8;
    %cmpi/e 80, 0, 32;
    %jmp/0xz  T_10.38, 4;
    %jmp T_10.39;
T_10.38 ;
    %vpi_call/w 4 69 "$error", "Error: sllv $v0 = 10<<3 failed: got %0d", &PV<v00000173cdaad4c0_0, 64, 32> {0 0 0};
T_10.39 ;
    %vpi_call/w 4 70 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "./src/reg32.sv";
    "tb/arith_tb.sv";
    "./src/single_cycle_cpu.sv";
    "./src/mem.sv";
    "./src/alu.sv";
    "./src/adder.sv";
    "./src/comparator.sv";
    "./src/cu.sv";
