$comment
	File created using the following command:
		vcd file datapath.msim.vcd -direction
$end
$date
	Mon Nov 28 11:16:28 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module sdiv_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # start $end
$var reg 8 $ word1 [7:0] $end
$var reg 4 % word2 [3:0] $end
$var wire 1 & quotient [3] $end
$var wire 1 ' quotient [2] $end
$var wire 1 ( quotient [1] $end
$var wire 1 ) quotient [0] $end
$var wire 1 * ready $end
$var wire 1 + remainder [3] $end
$var wire 1 , remainder [2] $end
$var wire 1 - remainder [1] $end
$var wire 1 . remainder [0] $end
$var wire 1 / sampler $end
$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var tri1 1 3 devclrn $end
$var tri1 1 4 devpor $end
$var tri1 1 5 devoe $end
$var wire 1 6 u1|dividend~4_combout $end
$var wire 1 7 u1|Add0~2_combout $end
$var wire 1 8 u2|count[0]~0_combout $end
$var wire 1 9 word1[0]~input_o $end
$var wire 1 : word1[1]~input_o $end
$var wire 1 ; word1[2]~input_o $end
$var wire 1 < word1[3]~input_o $end
$var wire 1 = word2[0]~input_o $end
$var wire 1 > quotient[0]~output_o $end
$var wire 1 ? quotient[1]~output_o $end
$var wire 1 @ quotient[2]~output_o $end
$var wire 1 A quotient[3]~output_o $end
$var wire 1 B remainder[0]~output_o $end
$var wire 1 C remainder[1]~output_o $end
$var wire 1 D remainder[2]~output_o $end
$var wire 1 E remainder[3]~output_o $end
$var wire 1 F ready~output_o $end
$var wire 1 G clk~input_o $end
$var wire 1 H clk~inputclkctrl_outclk $end
$var wire 1 I word2[3]~input_o $end
$var wire 1 J reset~input_o $end
$var wire 1 K reset~inputclkctrl_outclk $end
$var wire 1 L start~input_o $end
$var wire 1 M u2|count[1]~1_combout $end
$var wire 1 N u2|state~0_combout $end
$var wire 1 O u2|state~q $end
$var wire 1 P u2|load~combout $end
$var wire 1 Q word2[2]~input_o $end
$var wire 1 R word2[1]~input_o $end
$var wire 1 S u1|Add0~1_combout $end
$var wire 1 T u1|dividend~6_combout $end
$var wire 1 U u1|dividend~7_combout $end
$var wire 1 V u1|dividend~8_combout $end
$var wire 1 W u1|dividend~9_combout $end
$var wire 1 X u1|Add0~4_cout $end
$var wire 1 Y u1|Add0~6 $end
$var wire 1 Z u1|Add0~8 $end
$var wire 1 [ u1|Add0~10 $end
$var wire 1 \ u1|Add0~11_combout $end
$var wire 1 ] u1|Add0~7_combout $end
$var wire 1 ^ u1|lt~3_combout $end
$var wire 1 _ u2|shift~combout $end
$var wire 1 ` u1|dividend[7]~3_combout $end
$var wire 1 a word1[7]~input_o $end
$var wire 1 b u1|Add0~0_combout $end
$var wire 1 c u1|Add0~9_combout $end
$var wire 1 d u1|dividend[6]~2_combout $end
$var wire 1 e word1[6]~input_o $end
$var wire 1 f u1|Add0~12 $end
$var wire 1 g u1|Add0~13_combout $end
$var wire 1 h u1|lt~0_combout $end
$var wire 1 i u1|Add0~5_combout $end
$var wire 1 j u1|lt~1_combout $end
$var wire 1 k u1|lt~2_combout $end
$var wire 1 l u1|dividend~5_combout $end
$var wire 1 m u1|sign~0_combout $end
$var wire 1 n u1|sign~1_combout $end
$var wire 1 o u1|sign~q $end
$var wire 1 p u1|quotient[1]~0_combout $end
$var wire 1 q u1|quotient[2]~1_combout $end
$var wire 1 r u1|Add2~0_combout $end
$var wire 1 s u1|quotient[3]~2_combout $end
$var wire 1 t u1|dividend[4]~0_combout $end
$var wire 1 u word1[4]~input_o $end
$var wire 1 v u1|dividend[5]~1_combout $end
$var wire 1 w word1[5]~input_o $end
$var wire 1 x u2|ready~combout $end
$var wire 1 y u1|divisor [3] $end
$var wire 1 z u1|divisor [2] $end
$var wire 1 { u1|divisor [1] $end
$var wire 1 | u1|divisor [0] $end
$var wire 1 } u2|count [1] $end
$var wire 1 ~ u2|count [0] $end
$var wire 1 !! u1|dividend [7] $end
$var wire 1 "! u1|dividend [6] $end
$var wire 1 #! u1|dividend [5] $end
$var wire 1 $! u1|dividend [4] $end
$var wire 1 %! u1|dividend [3] $end
$var wire 1 &! u1|dividend [2] $end
$var wire 1 '! u1|dividend [1] $end
$var wire 1 (! u1|dividend [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
b0 $
b0 %
0)
0(
0'
0&
0*
0.
0-
0,
0+
x/
00
11
x2
13
14
15
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
1J
1K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
1X
0Y
1Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
1f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
1x
0|
0{
0z
0y
0~
0}
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
$end
#19929
0"
b1000 %
b1010 %
b1011 %
0J
1=
1R
1I
0K
0/
0x
1m
1F
1*
#20000
1!
1G
1H
1/
#21462
b10000 $
1u
0/
#24017
1#
1L
1/
1U
1P
1N
1M
18
1n
#40000
0!
0G
0H
0/
#60000
1!
1G
1H
1/
1o
1{
1y
1O
1}
1~
1|
1$!
1b
0X
1x
1l
0P
08
1]
1B
1.
1[
1c
1Y
1i
1v
1j
1^
0F
0*
0f
1\
1d
0]
1t
1k
1g
1`
0v
1h
0l
1_
1v
0t
0d
0`
#68474
b11 %
b1 %
b0 %
0=
0R
0I
0/
0m
#68985
b0 $
0u
1/
#70007
0#
0L
0/
#80000
0!
0G
0H
1/
#100000
1!
1G
1H
0/
0~
1#!
0$!
0M
18
1d
0[
0c
0v
0Z
1]
1C
0B
1-
0.
1f
0\
1[
1c
0g
0f
1\
0h
1g
1l
0_
1h
1v
1t
1`
0l
1_
0v
0t
0`
#120000
0!
0G
0H
1/
#140000
1!
1G
1H
0/
0}
1~
0#!
1"!
08
0d
0c
1`
1f
0\
0C
1D
0-
1,
0g
0h
1l
0_
1v
1t
0`
#160000
0!
0G
0H
1/
#180000
1!
1G
1H
0/
0~
1#!
1$!
1(!
0"!
0N
1c
1Z
0]
1r
1T
0f
1\
1C
1B
1>
0D
1-
1.
1)
0,
1q
1p
1d
0[
0c
0v
1g
1`
1@
1?
1'
1(
1s
1f
0\
0j
0d
1h
1A
1&
0g
0`
1_
0l
0h
1v
0t
1d
1l
0_
0v
1t
0d
#200000
0!
0G
0H
1/
#220000
1!
1G
1H
0/
1'!
0O
0#!
1V
0x
0l
0U
16
1[
1c
0C
0-
0p
1l
0f
1\
1j
1d
1F
0?
1*
0(
1g
1`
1h
#240000
0!
0G
0H
1/
#260000
1!
1G
1H
0/
#280000
0!
0G
0H
1/
#300000
1!
1G
1H
0/
#320000
0!
0G
0H
1/
#340000
1!
1G
1H
0/
#360000
0!
0G
0H
1/
#380000
1!
1G
1H
0/
#400000
0!
0G
0H
1/
#420000
1!
1G
1H
0/
#440000
0!
0G
0H
1/
#460000
1!
1G
1H
0/
#480000
0!
0G
0H
1/
#500000
1!
1G
1H
0/
#520000
0!
0G
0H
1/
#540000
1!
1G
1H
0/
#560000
0!
0G
0H
1/
#580000
1!
1G
1H
0/
#600000
0!
0G
0H
1/
#620000
1!
1G
1H
0/
#640000
0!
0G
0H
1/
#660000
1!
1G
1H
0/
#680000
0!
0G
0H
1/
#700000
1!
1G
1H
0/
#720000
0!
0G
0H
1/
#740000
1!
1G
1H
0/
#760000
0!
0G
0H
1/
#780000
1!
1G
1H
0/
#800000
0!
0G
0H
1/
#820000
1!
1G
1H
0/
#840000
0!
0G
0H
1/
#860000
1!
1G
1H
0/
#880000
0!
0G
0H
1/
#900000
1!
1G
1H
0/
#920000
0!
0G
0H
1/
#940000
1!
1G
1H
0/
#960000
0!
0G
0H
1/
#980000
1!
1G
1H
0/
#1000000
