// Seed: 332093599
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  assign id_7 = id_3;
  logic [7:0][1  -  1  -  1] id_9 = id_3;
  wire id_10, id_11, id_12, id_13;
endmodule
macromodule module_1 (
    input  wand id_0,
    output tri1 id_1,
    input  wor  id_2,
    input  tri0 id_3
);
  string id_5 = "";
  wire   id_6;
  uwire  id_7, id_8 = id_0;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6, id_6
  );
endmodule
