Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Tue Feb 11 15:47:06 2020
| Host             : DESKTOP-R5H3E9D running 64-bit major release  (build 9200)
| Command          : report_power -file camera_top_power_routed.rpt -pb camera_top_power_summary_routed.pb -rpx camera_top_power_routed.rpx
| Design           : camera_top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.237 |
| Dynamic (W)              | 0.140 |
| Device Static (W)        | 0.098 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 83.9  |
| Junction Temperature (C) | 26.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.001 |        6 |       --- |             --- |
| Slice Logic    |    <0.001 |      402 |       --- |             --- |
|   LUT as Logic |    <0.001 |      141 |     63400 |            0.22 |
|   Register     |    <0.001 |      180 |    126800 |            0.14 |
|   CARRY4       |    <0.001 |       27 |     15850 |            0.17 |
|   BUFG         |    <0.001 |        1 |        32 |            3.13 |
|   Others       |     0.000 |       30 |       --- |             --- |
| Signals        |    <0.001 |      448 |       --- |             --- |
| Block RAM      |     0.013 |      7.5 |       135 |            5.56 |
| MMCM           |     0.120 |        1 |         6 |           16.67 |
| DSPs           |    <0.001 |        2 |       240 |            0.83 |
| I/O            |     0.003 |       32 |       210 |           15.24 |
| Static Power   |     0.098 |          |           |                 |
| Total          |     0.237 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.031 |       0.015 |      0.016 |
| Vccaux    |       1.800 |     0.085 |       0.067 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-----------------------------+-----------------+
| Clock              | Domain                      | Constraint (ns) |
+--------------------+-----------------------------+-----------------+
| clk_out1_clk_wiz_0 | div/inst/clk_out1_clk_wiz_0 |            41.7 |
| clk_out2_clk_wiz_0 | div/inst/clk_out2_clk_wiz_0 |            40.0 |
| clkfbout_clk_wiz_0 | div/inst/clkfbout_clk_wiz_0 |            10.0 |
| div/inst/clk_in1   | clk_IBUF                    |            10.0 |
+--------------------+-----------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------+-----------+
| Name                                         | Power (W) |
+----------------------------------------------+-----------+
| camera_top                                   |     0.140 |
|   buffer                                     |     0.014 |
|     U0                                       |     0.014 |
|       inst_blk_mem_gen                       |     0.014 |
|         gnbram.gnativebmg.native_blk_mem_gen |     0.014 |
|           valid.cstr                         |     0.014 |
|             has_mux_b.B                      |     0.000 |
|             ramloop[0].ram.r                 |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[12].ram.r                |     0.004 |
|               prim_noinit.ram                |     0.004 |
|             ramloop[17].ram.r                |     0.002 |
|               prim_noinit.ram                |     0.002 |
|             ramloop[6].ram.r                 |     0.004 |
|               prim_noinit.ram                |     0.004 |
|   div                                        |     0.121 |
|     inst                                     |     0.121 |
|   get_pic                                    |    <0.001 |
|   init                                       |    <0.001 |
|     init                                     |    <0.001 |
|     sender                                   |    <0.001 |
|   vga                                        |    <0.001 |
|     control                                  |    <0.001 |
+----------------------------------------------+-----------+


