Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Mar 15 23:40:28 2017
| Host         : DESKTOP-QUJLBQI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file image_processor_wrapper_timing_summary_routed.rpt -rpx image_processor_wrapper_timing_summary_routed.rpx
| Design       : image_processor_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/datavalid_o_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.351    -1770.894                    334                13806        0.060        0.000                      0                13806        3.000        0.000                       0                  6413  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 8.333}      16.667          60.000          
  clk_out2_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -1.790      -13.389                     10                11690        0.060        0.000                      0                11690        7.083        0.000                       0                  6356  
  clk_out2_clk_wiz_0       30.153        0.000                      0                  380        0.227        0.000                      0                  380       19.500        0.000                       0                    53  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0       -7.351    -1757.505                    324                  324        0.380        0.000                      0                  324  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        8.284        0.000                      0                 1736        0.367        0.000                      0                 1736  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           10  Failing Endpoints,  Worst Slack       -1.790ns,  Total Violation      -13.389ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.790ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.516ns  (logic 9.264ns (52.888%)  route 8.252ns (47.112%))
  Logic Levels:           9  (DSP48E1=3 LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 15.275 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.751    -0.789    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     0.093 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.353     1.447    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[79]
    SLICE_X72Y102        LUT6 (Prop_lut6_I0_O)        0.124     1.571 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.571    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0_i_1_n_0
    SLICE_X72Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     1.783 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0/O
                         net (fo=2, routed)           1.035     2.818    image_processor_inst/edge_detector_inst/b[7]
    SLICE_X62Y101        LUT6 (Prop_lut6_I5_O)        0.299     3.117 r  image_processor_inst/edge_detector_inst/error0_i_1/O
                         net (fo=18, routed)          0.909     4.025    image_processor_inst/edge_detector_inst/error0_i_1_n_0
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     7.866 r  image_processor_inst/edge_detector_inst/error0/P[15]
                         net (fo=1, routed)           0.932     8.798    image_processor_inst/edge_detector_inst/error0_n_90
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_C[15]_PCOUT[47])
                                                      2.016    10.814 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.816    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.334 f  image_processor_inst/edge_detector_inst/error__0/P[3]
                         net (fo=1, routed)           0.918    13.253    image_processor_inst/edge_detector_inst/error__0_n_102
    SLICE_X57Y96         LUT4 (Prop_lut4_I1_O)        0.124    13.377 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_1/O
                         net (fo=1, routed)           0.989    14.366    image_processor_inst/edge_detector_inst/colour_INST_0_i_1_n_0
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.490 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.278    14.768    image_processor_inst/vga_controller_inst/colour
    SLICE_X65Y96         LUT2 (Prop_lut2_I0_O)        0.124    14.892 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.836    16.728    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X3Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.629    15.275    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    15.755    
                         clock uncertainty           -0.081    15.675    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.938    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -16.728    
  -------------------------------------------------------------------
                         slack                                 -1.790    

Slack (VIOLATED) :        -1.713ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.434ns  (logic 9.264ns (53.138%)  route 8.170ns (46.862%))
  Logic Levels:           9  (DSP48E1=3 LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.269 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.751    -0.789    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     0.093 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.353     1.447    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[79]
    SLICE_X72Y102        LUT6 (Prop_lut6_I0_O)        0.124     1.571 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.571    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0_i_1_n_0
    SLICE_X72Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     1.783 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0/O
                         net (fo=2, routed)           1.035     2.818    image_processor_inst/edge_detector_inst/b[7]
    SLICE_X62Y101        LUT6 (Prop_lut6_I5_O)        0.299     3.117 r  image_processor_inst/edge_detector_inst/error0_i_1/O
                         net (fo=18, routed)          0.909     4.025    image_processor_inst/edge_detector_inst/error0_i_1_n_0
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     7.866 r  image_processor_inst/edge_detector_inst/error0/P[15]
                         net (fo=1, routed)           0.932     8.798    image_processor_inst/edge_detector_inst/error0_n_90
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_C[15]_PCOUT[47])
                                                      2.016    10.814 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.816    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.334 f  image_processor_inst/edge_detector_inst/error__0/P[3]
                         net (fo=1, routed)           0.918    13.253    image_processor_inst/edge_detector_inst/error__0_n_102
    SLICE_X57Y96         LUT4 (Prop_lut4_I1_O)        0.124    13.377 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_1/O
                         net (fo=1, routed)           0.989    14.366    image_processor_inst/edge_detector_inst/colour_INST_0_i_1_n_0
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.490 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.278    14.768    image_processor_inst/vga_controller_inst/colour
    SLICE_X65Y96         LUT2 (Prop_lut2_I0_O)        0.124    14.892 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.754    16.645    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X3Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.623    15.269    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    15.749    
                         clock uncertainty           -0.081    15.669    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.932    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                         -16.645    
  -------------------------------------------------------------------
                         slack                                 -1.713    

Slack (VIOLATED) :        -1.642ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.360ns  (logic 9.264ns (53.364%)  route 8.096ns (46.636%))
  Logic Levels:           9  (DSP48E1=3 LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 15.267 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.751    -0.789    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     0.093 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.353     1.447    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[79]
    SLICE_X72Y102        LUT6 (Prop_lut6_I0_O)        0.124     1.571 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.571    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0_i_1_n_0
    SLICE_X72Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     1.783 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0/O
                         net (fo=2, routed)           1.035     2.818    image_processor_inst/edge_detector_inst/b[7]
    SLICE_X62Y101        LUT6 (Prop_lut6_I5_O)        0.299     3.117 r  image_processor_inst/edge_detector_inst/error0_i_1/O
                         net (fo=18, routed)          0.909     4.025    image_processor_inst/edge_detector_inst/error0_i_1_n_0
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     7.866 r  image_processor_inst/edge_detector_inst/error0/P[15]
                         net (fo=1, routed)           0.932     8.798    image_processor_inst/edge_detector_inst/error0_n_90
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_C[15]_PCOUT[47])
                                                      2.016    10.814 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.816    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.334 f  image_processor_inst/edge_detector_inst/error__0/P[3]
                         net (fo=1, routed)           0.918    13.253    image_processor_inst/edge_detector_inst/error__0_n_102
    SLICE_X57Y96         LUT4 (Prop_lut4_I1_O)        0.124    13.377 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_1/O
                         net (fo=1, routed)           0.989    14.366    image_processor_inst/edge_detector_inst/colour_INST_0_i_1_n_0
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.490 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.278    14.768    image_processor_inst/vga_controller_inst/colour
    SLICE_X65Y96         LUT2 (Prop_lut2_I0_O)        0.124    14.892 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.680    16.571    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.621    15.267    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKA
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    15.747    
                         clock uncertainty           -0.081    15.667    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.930    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -16.571    
  -------------------------------------------------------------------
                         slack                                 -1.642    

Slack (VIOLATED) :        -1.509ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.241ns  (logic 9.264ns (53.733%)  route 7.977ns (46.267%))
  Logic Levels:           9  (DSP48E1=3 LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 15.280 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.751    -0.789    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     0.093 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.353     1.447    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[79]
    SLICE_X72Y102        LUT6 (Prop_lut6_I0_O)        0.124     1.571 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.571    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0_i_1_n_0
    SLICE_X72Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     1.783 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0/O
                         net (fo=2, routed)           1.035     2.818    image_processor_inst/edge_detector_inst/b[7]
    SLICE_X62Y101        LUT6 (Prop_lut6_I5_O)        0.299     3.117 r  image_processor_inst/edge_detector_inst/error0_i_1/O
                         net (fo=18, routed)          0.909     4.025    image_processor_inst/edge_detector_inst/error0_i_1_n_0
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     7.866 r  image_processor_inst/edge_detector_inst/error0/P[15]
                         net (fo=1, routed)           0.932     8.798    image_processor_inst/edge_detector_inst/error0_n_90
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_C[15]_PCOUT[47])
                                                      2.016    10.814 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.816    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.334 f  image_processor_inst/edge_detector_inst/error__0/P[3]
                         net (fo=1, routed)           0.918    13.253    image_processor_inst/edge_detector_inst/error__0_n_102
    SLICE_X57Y96         LUT4 (Prop_lut4_I1_O)        0.124    13.377 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_1/O
                         net (fo=1, routed)           0.989    14.366    image_processor_inst/edge_detector_inst/colour_INST_0_i_1_n_0
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.490 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.278    14.768    image_processor_inst/vga_controller_inst/colour
    SLICE_X65Y96         LUT2 (Prop_lut2_I0_O)        0.124    14.892 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.561    16.452    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X3Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.634    15.280    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    15.760    
                         clock uncertainty           -0.081    15.680    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.943    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.943    
                         arrival time                         -16.452    
  -------------------------------------------------------------------
                         slack                                 -1.509    

Slack (VIOLATED) :        -1.486ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.199ns  (logic 9.264ns (53.864%)  route 7.935ns (46.136%))
  Logic Levels:           9  (DSP48E1=3 LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 15.261 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.751    -0.789    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     0.093 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.353     1.447    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[79]
    SLICE_X72Y102        LUT6 (Prop_lut6_I0_O)        0.124     1.571 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.571    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0_i_1_n_0
    SLICE_X72Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     1.783 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0/O
                         net (fo=2, routed)           1.035     2.818    image_processor_inst/edge_detector_inst/b[7]
    SLICE_X62Y101        LUT6 (Prop_lut6_I5_O)        0.299     3.117 r  image_processor_inst/edge_detector_inst/error0_i_1/O
                         net (fo=18, routed)          0.909     4.025    image_processor_inst/edge_detector_inst/error0_i_1_n_0
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     7.866 r  image_processor_inst/edge_detector_inst/error0/P[15]
                         net (fo=1, routed)           0.932     8.798    image_processor_inst/edge_detector_inst/error0_n_90
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_C[15]_PCOUT[47])
                                                      2.016    10.814 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.816    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.334 f  image_processor_inst/edge_detector_inst/error__0/P[3]
                         net (fo=1, routed)           0.918    13.253    image_processor_inst/edge_detector_inst/error__0_n_102
    SLICE_X57Y96         LUT4 (Prop_lut4_I1_O)        0.124    13.377 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_1/O
                         net (fo=1, routed)           0.989    14.366    image_processor_inst/edge_detector_inst/colour_INST_0_i_1_n_0
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.490 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.278    14.768    image_processor_inst/vga_controller_inst/colour
    SLICE_X65Y96         LUT2 (Prop_lut2_I0_O)        0.124    14.892 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.519    16.410    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X2Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.615    15.261    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKA
    RAMB36_X2Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    15.741    
                         clock uncertainty           -0.081    15.661    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.924    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -16.410    
  -------------------------------------------------------------------
                         slack                                 -1.486    

Slack (VIOLATED) :        -1.458ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.184ns  (logic 9.264ns (53.910%)  route 7.920ns (46.090%))
  Logic Levels:           9  (DSP48E1=3 LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 15.275 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.751    -0.789    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     0.093 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.353     1.447    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[79]
    SLICE_X72Y102        LUT6 (Prop_lut6_I0_O)        0.124     1.571 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.571    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0_i_1_n_0
    SLICE_X72Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     1.783 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0/O
                         net (fo=2, routed)           1.035     2.818    image_processor_inst/edge_detector_inst/b[7]
    SLICE_X62Y101        LUT6 (Prop_lut6_I5_O)        0.299     3.117 r  image_processor_inst/edge_detector_inst/error0_i_1/O
                         net (fo=18, routed)          0.909     4.025    image_processor_inst/edge_detector_inst/error0_i_1_n_0
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     7.866 r  image_processor_inst/edge_detector_inst/error0/P[15]
                         net (fo=1, routed)           0.932     8.798    image_processor_inst/edge_detector_inst/error0_n_90
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_C[15]_PCOUT[47])
                                                      2.016    10.814 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.816    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.334 f  image_processor_inst/edge_detector_inst/error__0/P[3]
                         net (fo=1, routed)           0.918    13.253    image_processor_inst/edge_detector_inst/error__0_n_102
    SLICE_X57Y96         LUT4 (Prop_lut4_I1_O)        0.124    13.377 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_1/O
                         net (fo=1, routed)           0.989    14.366    image_processor_inst/edge_detector_inst/colour_INST_0_i_1_n_0
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.490 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.278    14.768    image_processor_inst/vga_controller_inst/colour
    SLICE_X65Y96         LUT2 (Prop_lut2_I0_O)        0.124    14.892 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.504    16.396    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X3Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.629    15.275    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKA
    RAMB36_X3Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    15.755    
                         clock uncertainty           -0.081    15.675    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.938    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.938    
                         arrival time                         -16.396    
  -------------------------------------------------------------------
                         slack                                 -1.458    

Slack (VIOLATED) :        -1.278ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.997ns  (logic 9.264ns (54.505%)  route 7.733ns (45.495%))
  Logic Levels:           9  (DSP48E1=3 LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 15.267 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.751    -0.789    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     0.093 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.353     1.447    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[79]
    SLICE_X72Y102        LUT6 (Prop_lut6_I0_O)        0.124     1.571 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.571    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0_i_1_n_0
    SLICE_X72Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     1.783 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0/O
                         net (fo=2, routed)           1.035     2.818    image_processor_inst/edge_detector_inst/b[7]
    SLICE_X62Y101        LUT6 (Prop_lut6_I5_O)        0.299     3.117 r  image_processor_inst/edge_detector_inst/error0_i_1/O
                         net (fo=18, routed)          0.909     4.025    image_processor_inst/edge_detector_inst/error0_i_1_n_0
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     7.866 r  image_processor_inst/edge_detector_inst/error0/P[15]
                         net (fo=1, routed)           0.932     8.798    image_processor_inst/edge_detector_inst/error0_n_90
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_C[15]_PCOUT[47])
                                                      2.016    10.814 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.816    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.334 f  image_processor_inst/edge_detector_inst/error__0/P[3]
                         net (fo=1, routed)           0.918    13.253    image_processor_inst/edge_detector_inst/error__0_n_102
    SLICE_X57Y96         LUT4 (Prop_lut4_I1_O)        0.124    13.377 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_1/O
                         net (fo=1, routed)           0.989    14.366    image_processor_inst/edge_detector_inst/colour_INST_0_i_1_n_0
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.490 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.278    14.768    image_processor_inst/vga_controller_inst/colour
    SLICE_X65Y96         LUT2 (Prop_lut2_I0_O)        0.124    14.892 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.316    16.208    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X2Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.621    15.267    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/CLKA
    RAMB36_X2Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    15.747    
                         clock uncertainty           -0.081    15.667    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.930    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.930    
                         arrival time                         -16.208    
  -------------------------------------------------------------------
                         slack                                 -1.278    

Slack (VIOLATED) :        -1.109ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.752ns  (logic 9.264ns (55.301%)  route 7.488ns (44.699%))
  Logic Levels:           9  (DSP48E1=3 LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 15.192 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.751    -0.789    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     0.093 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.353     1.447    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[79]
    SLICE_X72Y102        LUT6 (Prop_lut6_I0_O)        0.124     1.571 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.571    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0_i_1_n_0
    SLICE_X72Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     1.783 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0/O
                         net (fo=2, routed)           1.035     2.818    image_processor_inst/edge_detector_inst/b[7]
    SLICE_X62Y101        LUT6 (Prop_lut6_I5_O)        0.299     3.117 r  image_processor_inst/edge_detector_inst/error0_i_1/O
                         net (fo=18, routed)          0.909     4.025    image_processor_inst/edge_detector_inst/error0_i_1_n_0
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     7.866 r  image_processor_inst/edge_detector_inst/error0/P[15]
                         net (fo=1, routed)           0.932     8.798    image_processor_inst/edge_detector_inst/error0_n_90
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_C[15]_PCOUT[47])
                                                      2.016    10.814 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.816    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.334 f  image_processor_inst/edge_detector_inst/error__0/P[3]
                         net (fo=1, routed)           0.918    13.253    image_processor_inst/edge_detector_inst/error__0_n_102
    SLICE_X57Y96         LUT4 (Prop_lut4_I1_O)        0.124    13.377 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_1/O
                         net (fo=1, routed)           0.989    14.366    image_processor_inst/edge_detector_inst/colour_INST_0_i_1_n_0
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.490 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.278    14.768    image_processor_inst/vga_controller_inst/colour
    SLICE_X65Y96         LUT2 (Prop_lut2_I0_O)        0.124    14.892 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          1.072    15.963    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.546    15.192    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y17         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    15.672    
                         clock uncertainty           -0.081    15.592    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.855    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.855    
                         arrival time                         -15.963    
  -------------------------------------------------------------------
                         slack                                 -1.109    

Slack (VIOLATED) :        -0.811ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.457ns  (logic 9.264ns (56.293%)  route 7.193ns (43.707%))
  Logic Levels:           9  (DSP48E1=3 LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 15.194 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.751    -0.789    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     0.093 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.353     1.447    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[79]
    SLICE_X72Y102        LUT6 (Prop_lut6_I0_O)        0.124     1.571 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.571    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0_i_1_n_0
    SLICE_X72Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     1.783 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0/O
                         net (fo=2, routed)           1.035     2.818    image_processor_inst/edge_detector_inst/b[7]
    SLICE_X62Y101        LUT6 (Prop_lut6_I5_O)        0.299     3.117 r  image_processor_inst/edge_detector_inst/error0_i_1/O
                         net (fo=18, routed)          0.909     4.025    image_processor_inst/edge_detector_inst/error0_i_1_n_0
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     7.866 r  image_processor_inst/edge_detector_inst/error0/P[15]
                         net (fo=1, routed)           0.932     8.798    image_processor_inst/edge_detector_inst/error0_n_90
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_C[15]_PCOUT[47])
                                                      2.016    10.814 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.816    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.334 f  image_processor_inst/edge_detector_inst/error__0/P[3]
                         net (fo=1, routed)           0.918    13.253    image_processor_inst/edge_detector_inst/error__0_n_102
    SLICE_X57Y96         LUT4 (Prop_lut4_I1_O)        0.124    13.377 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_1/O
                         net (fo=1, routed)           0.989    14.366    image_processor_inst/edge_detector_inst/colour_INST_0_i_1_n_0
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.490 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.278    14.768    image_processor_inst/vga_controller_inst/colour
    SLICE_X65Y96         LUT2 (Prop_lut2_I0_O)        0.124    14.892 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          0.777    15.668    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y18         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.548    15.194    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y18         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.480    15.674    
                         clock uncertainty           -0.081    15.594    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.857    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -15.668    
  -------------------------------------------------------------------
                         slack                                 -0.811    

Slack (VIOLATED) :        -0.592ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.238ns  (logic 9.264ns (57.050%)  route 6.974ns (42.950%))
  Logic Levels:           9  (DSP48E1=3 LUT2=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 15.195 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.789ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.751    -0.789    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y20         RAMB36E1                                     r  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     0.093 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.353     1.447    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DIN[79]
    SLICE_X72Y102        LUT6 (Prop_lut6_I0_O)        0.124     1.571 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.571    image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0_i_1_n_0
    SLICE_X72Y102        MUXF7 (Prop_muxf7_I0_O)      0.212     1.783 f  image_processor_inst/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DOUT[7]_INST_0/O
                         net (fo=2, routed)           1.035     2.818    image_processor_inst/edge_detector_inst/b[7]
    SLICE_X62Y101        LUT6 (Prop_lut6_I5_O)        0.299     3.117 r  image_processor_inst/edge_detector_inst/error0_i_1/O
                         net (fo=18, routed)          0.909     4.025    image_processor_inst/edge_detector_inst/error0_i_1_n_0
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_A[8]_P[15])
                                                      3.841     7.866 r  image_processor_inst/edge_detector_inst/error0/P[15]
                         net (fo=1, routed)           0.932     8.798    image_processor_inst/edge_detector_inst/error0_n_90
    DSP48_X1Y37          DSP48E1 (Prop_dsp48e1_C[15]_PCOUT[47])
                                                      2.016    10.814 r  image_processor_inst/edge_detector_inst/error/PCOUT[47]
                         net (fo=1, routed)           0.002    10.816    image_processor_inst/edge_detector_inst/error_n_106
    DSP48_X1Y38          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    12.334 f  image_processor_inst/edge_detector_inst/error__0/P[3]
                         net (fo=1, routed)           0.918    13.253    image_processor_inst/edge_detector_inst/error__0_n_102
    SLICE_X57Y96         LUT4 (Prop_lut4_I1_O)        0.124    13.377 f  image_processor_inst/edge_detector_inst/colour_INST_0_i_1/O
                         net (fo=1, routed)           0.989    14.366    image_processor_inst/edge_detector_inst/colour_INST_0_i_1_n_0
    SLICE_X65Y96         LUT6 (Prop_lut6_I0_O)        0.124    14.490 r  image_processor_inst/edge_detector_inst/colour_INST_0/O
                         net (fo=2, routed)           0.278    14.768    image_processor_inst/vga_controller_inst/colour
    SLICE_X65Y96         LUT2 (Prop_lut2_I0_O)        0.124    14.892 r  image_processor_inst/vga_controller_inst/video_mem_i_20/O
                         net (fo=10, routed)          0.558    15.450    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X1Y19         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.549    15.195    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKA
    RAMB36_X1Y19         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.480    15.675    
                         clock uncertainty           -0.081    15.595    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.858    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.858    
                         arrival time                         -15.450    
  -------------------------------------------------------------------
                         slack                                 -0.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU9347/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU9350/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.925%)  route 0.241ns (63.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.554    -0.610    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X59Y117        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU9347/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y117        FDCE (Prop_fdce_C_Q)         0.141    -0.469 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU9347/Q
                         net (fo=1, routed)           0.241    -0.228    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N33109
    SLICE_X50Y117        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU9350/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.821    -0.852    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X50Y117        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU9350/C
                         clock pessimism              0.504    -0.348    
    SLICE_X50Y117        FDCE (Hold_fdce_C_D)         0.060    -0.288    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU9350
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out_reg[8][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out_reg[7][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.209ns (50.516%)  route 0.205ns (49.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.560    -0.604    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/Clk
    SLICE_X50Y83         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out_reg[8][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out_reg[8][10]/Q
                         net (fo=1, routed)           0.205    -0.236    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out_reg[8]__0[10]
    SLICE_X53Y82         LUT3 (Prop_lut3_I1_O)        0.045    -0.191 r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out[7][10]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out[7][10]_i_1_n_0
    SLICE_X53Y82         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out_reg[7][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.826    -0.847    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/Clk
    SLICE_X53Y82         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out_reg[7][10]/C
                         clock pessimism              0.504    -0.343    
    SLICE_X53Y82         FDRE (Hold_fdre_C_D)         0.092    -0.251    image_processor_inst/jpeg_inst/jpeg_dezigzag_p/sr_out_reg[7][10]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6119/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6248/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.252ns (58.285%)  route 0.180ns (41.715%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.565    -0.599    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X53Y97         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6119/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6119/Q
                         net (fo=1, routed)           0.180    -0.278    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N1956
    SLICE_X51Y97         LUT4 (Prop_lut4_I2_O)        0.045    -0.233 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6243/O
                         net (fo=1, routed)           0.000    -0.233    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N26721
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.167 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6231_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.167    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N26640
    SLICE_X51Y97         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6248/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.836    -0.837    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X51Y97         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6248/C
                         clock pessimism              0.504    -0.333    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105    -0.228    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6248
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6059/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6178/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.256ns (58.938%)  route 0.178ns (41.062%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X53Y95         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6059/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6059/Q
                         net (fo=1, routed)           0.178    -0.281    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N1946
    SLICE_X51Y95         LUT4 (Prop_lut4_I2_O)        0.045    -0.236 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6173/O
                         net (fo=1, routed)           0.000    -0.236    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N26650
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.166 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6175_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.166    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N26630
    SLICE_X51Y95         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6178/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X51Y95         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6178/C
                         clock pessimism              0.504    -0.334    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105    -0.229    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6178
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6083/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6206/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.256ns (58.938%)  route 0.178ns (41.062%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X53Y96         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6083/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6083/Q
                         net (fo=1, routed)           0.178    -0.281    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N1950
    SLICE_X51Y96         LUT4 (Prop_lut4_I2_O)        0.045    -0.236 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6201/O
                         net (fo=1, routed)           0.000    -0.236    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N26679
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.166 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6203_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.166    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N26634
    SLICE_X51Y96         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6206/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X51Y96         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6206/C
                         clock pessimism              0.504    -0.334    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105    -0.229    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6206
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6107/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6234/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.256ns (58.938%)  route 0.178ns (41.062%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.565    -0.599    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X53Y97         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6107/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6107/Q
                         net (fo=1, routed)           0.178    -0.280    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N1954
    SLICE_X51Y97         LUT4 (Prop_lut4_I2_O)        0.045    -0.235 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6229/O
                         net (fo=1, routed)           0.000    -0.235    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N26707
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.165 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6231_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.165    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N26638
    SLICE_X51Y97         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6234/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.836    -0.837    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X51Y97         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6234/C
                         clock pessimism              0.504    -0.333    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105    -0.228    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6234
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6131/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6262/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.256ns (58.938%)  route 0.178ns (41.062%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.565    -0.599    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X53Y98         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6131/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6131/Q
                         net (fo=1, routed)           0.178    -0.280    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N1958
    SLICE_X51Y98         LUT4 (Prop_lut4_I2_O)        0.045    -0.235 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6257/O
                         net (fo=1, routed)           0.000    -0.235    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N26735
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.165 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6259_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.165    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N26642
    SLICE_X51Y98         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6262/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.836    -0.837    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X51Y98         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6262/C
                         clock pessimism              0.504    -0.333    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.105    -0.228    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6262
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU814/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU1648/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.226ns (53.752%)  route 0.194ns (46.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.571    -0.593    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X36Y99         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU814/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE (Prop_fdce_C_Q)         0.128    -0.465 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU814/Q
                         net (fo=1, routed)           0.194    -0.271    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N349
    SLICE_X36Y100        LUT3 (Prop_lut3_I0_O)        0.098    -0.173 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU1647/O
                         net (fo=1, routed)           0.000    -0.173    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N8816
    SLICE_X36Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU1648/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.836    -0.837    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X36Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU1648/C
                         clock pessimism              0.509    -0.328    
    SLICE_X36Y100        FDCE (Hold_fdce_C_D)         0.092    -0.236    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU1648
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4048/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4886/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.571%)  route 0.231ns (55.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.567    -0.597    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X43Y91         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4048/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.456 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4048/Q
                         net (fo=1, routed)           0.231    -0.225    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N1202
    SLICE_X55Y91         LUT3 (Prop_lut3_I0_O)        0.045    -0.180 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4885/O
                         net (fo=1, routed)           0.000    -0.180    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N21962
    SLICE_X55Y91         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4886/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.833    -0.840    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X55Y91         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4886/C
                         clock pessimism              0.504    -0.336    
    SLICE_X55Y91         FDCE (Hold_fdce_C_D)         0.091    -0.245    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4886
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU953/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU1109/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.265ns (59.203%)  route 0.183ns (40.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.566    -0.598    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X33Y101        FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU953/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU953/Q
                         net (fo=2, routed)           0.183    -0.275    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N600
    SLICE_X33Y99         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.151 r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU1100_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.151    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N7167
    SLICE_X33Y99         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU1109/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.843    -0.830    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X33Y99         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU1109/C
                         clock pessimism              0.509    -0.321    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.105    -0.216    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU1109
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB18_X0Y38     image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/B7108/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X3Y16     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X2Y13     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X2Y14     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y18     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X3Y15     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X1Y19     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X3Y13     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X3Y14     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         16.667      13.775     RAMB36_X2Y16     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y66     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU45/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y66     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU45/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y66     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU48/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X38Y66     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU48/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y67     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU71/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y67     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU71/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y67     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU74/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y67     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU74/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y71     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU111/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X34Y71     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU111/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X30Y68     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU100/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X30Y68     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU100/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X30Y68     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU100/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X30Y68     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU100/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X30Y68     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU103/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X30Y68     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU103/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X30Y68     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU103/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X30Y68     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU103/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X30Y71     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU106/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         8.333       7.083      SLICE_X30Y71     image_processor_inst/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU106/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.153ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.409ns  (logic 4.546ns (48.314%)  route 4.863ns (51.686%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 38.613 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.613    -0.927    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X56Y79         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/Q
                         net (fo=13, routed)          0.917     0.509    image_processor_inst/vga_controller_inst/row[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[2]_P[15])
                                                      3.656     4.165 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[15]
                         net (fo=1, routed)           0.654     4.819    image_processor_inst/vga_controller_inst/mem_addrb0_n_90
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.124     4.943 f  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          1.449     6.391    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[1]
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.124     6.515 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[12]_INST_0/O
                         net (fo=1, routed)           0.579     7.094    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[12]
    SLICE_X64Y77         LUT4 (Prop_lut4_I1_O)        0.124     7.218 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r_i_2/O
                         net (fo=4, routed)           1.264     8.482    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.634    38.613    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.559    39.173    
                         clock uncertainty           -0.094    39.079    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.636    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.636    
                         arrival time                          -8.482    
  -------------------------------------------------------------------
                         slack                                 30.153    

Slack (MET) :             30.212ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.345ns  (logic 4.546ns (48.645%)  route 4.799ns (51.355%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.613    -0.927    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X56Y79         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/Q
                         net (fo=13, routed)          0.917     0.509    image_processor_inst/vga_controller_inst/row[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[2]_P[15])
                                                      3.656     4.165 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[15]
                         net (fo=1, routed)           0.654     4.819    image_processor_inst/vga_controller_inst/mem_addrb0_n_90
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.124     4.943 f  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          1.449     6.391    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[1]
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.124     6.515 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[12]_INST_0/O
                         net (fo=1, routed)           0.579     7.094    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[12]
    SLICE_X64Y77         LUT4 (Prop_lut4_I1_O)        0.124     7.218 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r_i_2/O
                         net (fo=4, routed)           1.200     8.419    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.629    38.608    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.559    39.168    
                         clock uncertainty           -0.094    39.074    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.631    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.631    
                         arrival time                          -8.419    
  -------------------------------------------------------------------
                         slack                                 30.212    

Slack (MET) :             30.292ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.089ns  (logic 4.546ns (50.017%)  route 4.543ns (49.983%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.510 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.613    -0.927    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X56Y79         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/Q
                         net (fo=13, routed)          0.917     0.509    image_processor_inst/vga_controller_inst/row[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[2]_P[17])
                                                      3.656     4.165 r  image_processor_inst/vga_controller_inst/mem_addrb0/P[17]
                         net (fo=1, routed)           0.652     4.817    image_processor_inst/vga_controller_inst/mem_addrb0_n_88
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.124     4.941 r  image_processor_inst/vga_controller_inst/video_mem_i_22/O
                         net (fo=20, routed)          1.236     6.176    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[3]
    SLICE_X59Y83         LUT5 (Prop_lut5_I2_O)        0.124     6.300 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[11]_INST_0/O
                         net (fo=1, routed)           0.535     6.835    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[11]
    SLICE_X61Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.959 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.203     8.162    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y21         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.531    38.510    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y21         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.480    38.991    
                         clock uncertainty           -0.094    38.897    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.454    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.454    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                 30.292    

Slack (MET) :             30.370ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.181ns  (logic 4.546ns (49.516%)  route 4.635ns (50.484%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.613    -0.927    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X56Y79         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/Q
                         net (fo=13, routed)          0.917     0.509    image_processor_inst/vga_controller_inst/row[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[2]_P[17])
                                                      3.656     4.165 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[17]
                         net (fo=1, routed)           0.652     4.817    image_processor_inst/vga_controller_inst/mem_addrb0_n_88
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.124     4.941 f  image_processor_inst/vga_controller_inst/video_mem_i_22/O
                         net (fo=20, routed)          1.500     6.441    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[3]
    SLICE_X65Y79         LUT5 (Prop_lut5_I3_O)        0.124     6.565 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.580     7.145    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X69Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.269 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           0.985     8.254    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.623    38.602    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.559    39.162    
                         clock uncertainty           -0.094    39.068    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.625    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.625    
                         arrival time                          -8.254    
  -------------------------------------------------------------------
                         slack                                 30.370    

Slack (MET) :             30.379ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 4.546ns (49.530%)  route 4.632ns (50.470%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 38.608 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.613    -0.927    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X56Y79         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/Q
                         net (fo=13, routed)          0.917     0.509    image_processor_inst/vga_controller_inst/row[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[2]_P[17])
                                                      3.656     4.165 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[17]
                         net (fo=1, routed)           0.652     4.817    image_processor_inst/vga_controller_inst/mem_addrb0_n_88
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.124     4.941 f  image_processor_inst/vga_controller_inst/video_mem_i_22/O
                         net (fo=20, routed)          1.500     6.441    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[3]
    SLICE_X65Y79         LUT5 (Prop_lut5_I3_O)        0.124     6.565 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.580     7.145    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X69Y79         LUT4 (Prop_lut4_I1_O)        0.124     7.269 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           0.983     8.252    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.629    38.608    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.559    39.168    
                         clock uncertainty           -0.094    39.074    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.631    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.631    
                         arrival time                          -8.252    
  -------------------------------------------------------------------
                         slack                                 30.379    

Slack (MET) :             30.402ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.979ns  (logic 4.546ns (50.627%)  route 4.433ns (49.373%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 38.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.613    -0.927    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X56Y79         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/Q
                         net (fo=13, routed)          0.917     0.509    image_processor_inst/vga_controller_inst/row[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[2]_P[17])
                                                      3.656     4.165 r  image_processor_inst/vga_controller_inst/mem_addrb0/P[17]
                         net (fo=1, routed)           0.652     4.817    image_processor_inst/vga_controller_inst/mem_addrb0_n_88
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.124     4.941 r  image_processor_inst/vga_controller_inst/video_mem_i_22/O
                         net (fo=20, routed)          1.236     6.176    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[3]
    SLICE_X59Y83         LUT5 (Prop_lut5_I2_O)        0.124     6.300 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[11]_INST_0/O
                         net (fo=1, routed)           0.535     6.835    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[11]
    SLICE_X61Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.959 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.093     8.053    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y20         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.532    38.511    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y20         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.480    38.992    
                         clock uncertainty           -0.094    38.898    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.455    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.455    
                         arrival time                          -8.053    
  -------------------------------------------------------------------
                         slack                                 30.402    

Slack (MET) :             30.408ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.067ns  (logic 4.546ns (50.139%)  route 4.521ns (49.861%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 38.525 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.613    -0.927    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X56Y79         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/Q
                         net (fo=13, routed)          0.917     0.509    image_processor_inst/vga_controller_inst/row[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[2]_P[15])
                                                      3.656     4.165 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[15]
                         net (fo=1, routed)           0.654     4.819    image_processor_inst/vga_controller_inst/mem_addrb0_n_90
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.124     4.943 f  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          1.244     6.187    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[1]
    SLICE_X61Y77         LUT5 (Prop_lut5_I0_O)        0.124     6.311 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[5]_INST_0/O
                         net (fo=1, routed)           0.639     6.950    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[5]
    SLICE_X61Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.074 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r_i_2/O
                         net (fo=4, routed)           1.066     8.140    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.546    38.525    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.559    39.085    
                         clock uncertainty           -0.094    38.991    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.548    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.548    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                 30.408    

Slack (MET) :             30.418ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.137ns  (logic 4.546ns (49.756%)  route 4.591ns (50.244%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 38.605 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.613    -0.927    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X56Y79         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/Q
                         net (fo=13, routed)          0.917     0.509    image_processor_inst/vga_controller_inst/row[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[2]_P[15])
                                                      3.656     4.165 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[15]
                         net (fo=1, routed)           0.654     4.819    image_processor_inst/vga_controller_inst/mem_addrb0_n_90
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.124     4.943 f  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          1.244     6.187    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[1]
    SLICE_X61Y77         LUT5 (Prop_lut5_I0_O)        0.124     6.311 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[5]_INST_0/O
                         net (fo=1, routed)           0.639     6.950    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[5]
    SLICE_X61Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.074 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r_i_2/O
                         net (fo=4, routed)           1.136     8.210    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.626    38.605    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.559    39.165    
                         clock uncertainty           -0.094    39.071    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.628    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.628    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                 30.418    

Slack (MET) :             30.427ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.049ns  (logic 4.546ns (50.237%)  route 4.503ns (49.763%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 38.527 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.613    -0.927    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X56Y79         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/Q
                         net (fo=13, routed)          0.917     0.509    image_processor_inst/vga_controller_inst/row[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[2]_P[17])
                                                      3.656     4.165 r  image_processor_inst/vga_controller_inst/mem_addrb0/P[17]
                         net (fo=1, routed)           0.652     4.817    image_processor_inst/vga_controller_inst/mem_addrb0_n_88
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.124     4.941 r  image_processor_inst/vga_controller_inst/video_mem_i_22/O
                         net (fo=20, routed)          1.236     6.176    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[3]
    SLICE_X59Y83         LUT5 (Prop_lut5_I2_O)        0.124     6.300 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[11]_INST_0/O
                         net (fo=1, routed)           0.535     6.835    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[11]
    SLICE_X61Y83         LUT4 (Prop_lut4_I3_O)        0.124     6.959 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.163     8.122    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y19         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.548    38.527    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y19         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.559    39.087    
                         clock uncertainty           -0.094    38.993    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.550    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.550    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 30.427    

Slack (MET) :             30.447ns  (required time - arrival time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 4.546ns (49.943%)  route 4.556ns (50.057%))
  Logic Levels:           4  (DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 38.600 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.613    -0.927    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X56Y79         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.409 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[2]/Q
                         net (fo=13, routed)          0.917     0.509    image_processor_inst/vga_controller_inst/row[2]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_B[2]_P[15])
                                                      3.656     4.165 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[15]
                         net (fo=1, routed)           0.654     4.819    image_processor_inst/vga_controller_inst/mem_addrb0_n_90
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.124     4.943 f  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          1.244     6.187    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[1]
    SLICE_X61Y77         LUT5 (Prop_lut5_I0_O)        0.124     6.311 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[5]_INST_0/O
                         net (fo=1, routed)           0.639     6.950    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[5]
    SLICE_X61Y76         LUT4 (Prop_lut4_I0_O)        0.124     7.074 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r_i_2/O
                         net (fo=4, routed)           1.102     8.176    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.621    38.600    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.559    39.160    
                         clock uncertainty           -0.094    39.066    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.623    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                 30.447    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.118%)  route 0.139ns (39.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.553    -0.611    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X56Y76         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/Q
                         net (fo=14, routed)          0.139    -0.309    image_processor_inst/vga_controller_inst/vgadriver_inst/column[5]
    SLICE_X56Y76         LUT6 (Prop_lut6_I5_O)        0.045    -0.264 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    image_processor_inst/vga_controller_inst/vgadriver_inst/plusOp[5]
    SLICE_X56Y76         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.820    -0.853    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X56Y76         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/C
                         clock pessimism              0.242    -0.611    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.121    -0.490    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.914%)  route 0.187ns (50.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.552    -0.612    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X55Y76         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[7]/Q
                         net (fo=10, routed)          0.187    -0.285    image_processor_inst/vga_controller_inst/vgadriver_inst/column[7]
    SLICE_X54Y76         LUT6 (Prop_lut6_I4_O)        0.045    -0.240 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.240    image_processor_inst/vga_controller_inst/vgadriver_inst/plusOp[9]
    SLICE_X54Y76         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.819    -0.854    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X54Y76         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[9]/C
                         clock pessimism              0.255    -0.599    
    SLICE_X54Y76         FDRE (Hold_fdre_C_D)         0.120    -0.479    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[9]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.726%)  route 0.193ns (51.274%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.552    -0.612    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X55Y76         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[0]/Q
                         net (fo=12, routed)          0.193    -0.279    image_processor_inst/vga_controller_inst/vgadriver_inst/column[0]
    SLICE_X55Y76         LUT2 (Prop_lut2_I0_O)        0.042    -0.237 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    image_processor_inst/vga_controller_inst/vgadriver_inst/plusOp[1]
    SLICE_X55Y76         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.819    -0.854    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X55Y76         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[1]/C
                         clock pessimism              0.242    -0.612    
    SLICE_X55Y76         FDRE (Hold_fdre_C_D)         0.107    -0.505    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[1]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.890%)  route 0.186ns (47.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.553    -0.611    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X56Y76         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[4]/Q
                         net (fo=9, routed)           0.186    -0.261    image_processor_inst/vga_controller_inst/vgadriver_inst/column[4]
    SLICE_X56Y76         LUT5 (Prop_lut5_I4_O)        0.045    -0.216 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    image_processor_inst/vga_controller_inst/vgadriver_inst/plusOp[4]
    SLICE_X56Y76         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.820    -0.853    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X56Y76         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[4]/C
                         clock pessimism              0.242    -0.611    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.121    -0.490    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[4]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.186ns (45.160%)  route 0.226ns (54.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.554    -0.610    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X55Y77         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.469 f  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[9]/Q
                         net (fo=15, routed)          0.226    -0.243    image_processor_inst/vga_controller_inst/vgadriver_inst/row[9]
    SLICE_X57Y77         LUT6 (Prop_lut6_I5_O)        0.045    -0.198 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical[8]
    SLICE_X57Y77         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.822    -0.851    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X57Y77         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[8]/C
                         clock pessimism              0.275    -0.576    
    SLICE_X57Y77         FDRE (Hold_fdre_C_D)         0.092    -0.484    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[8]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.553    -0.611    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X56Y76         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[2]/Q
                         net (fo=11, routed)          0.211    -0.237    image_processor_inst/vga_controller_inst/vgadriver_inst/column[2]
    SLICE_X56Y76         LUT4 (Prop_lut4_I0_O)        0.043    -0.194 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    image_processor_inst/vga_controller_inst/vgadriver_inst/plusOp[3]
    SLICE_X56Y76         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.820    -0.853    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X56Y76         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[3]/C
                         clock pessimism              0.242    -0.611    
    SLICE_X56Y76         FDRE (Hold_fdre_C_D)         0.131    -0.480    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[3]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.132%)  route 0.193ns (50.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.552    -0.612    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X55Y76         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.471 f  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[0]/Q
                         net (fo=12, routed)          0.193    -0.279    image_processor_inst/vga_controller_inst/vgadriver_inst/column[0]
    SLICE_X55Y76         LUT1 (Prop_lut1_I0_O)        0.045    -0.234 r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    image_processor_inst/vga_controller_inst/vgadriver_inst/plusOp[0]
    SLICE_X55Y76         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.819    -0.854    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X55Y76         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[0]/C
                         clock pessimism              0.242    -0.612    
    SLICE_X55Y76         FDRE (Hold_fdre_C_D)         0.091    -0.521    image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[0]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.208ns (49.590%)  route 0.211ns (50.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.554    -0.610    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X54Y77         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[0]/Q
                         net (fo=11, routed)          0.211    -0.235    image_processor_inst/vga_controller_inst/vgadriver_inst/row[0]
    SLICE_X54Y77         LUT5 (Prop_lut5_I1_O)        0.044    -0.191 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical[1]
    SLICE_X54Y77         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.821    -0.852    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X54Y77         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[1]/C
                         clock pessimism              0.242    -0.610    
    SLICE_X54Y77         FDRE (Hold_fdre_C_D)         0.131    -0.479    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.923%)  route 0.210ns (50.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.554    -0.610    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X54Y77         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[6]/Q
                         net (fo=12, routed)          0.210    -0.237    image_processor_inst/vga_controller_inst/vgadriver_inst/row[6]
    SLICE_X54Y77         LUT6 (Prop_lut6_I1_O)        0.045    -0.192 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical[7]
    SLICE_X54Y77         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.821    -0.852    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X54Y77         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[7]/C
                         clock pessimism              0.242    -0.610    
    SLICE_X54Y77         FDRE (Hold_fdre_C_D)         0.121    -0.489    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[7]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.209ns (49.923%)  route 0.210ns (50.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.554    -0.610    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X54Y77         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y77         FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[6]/Q
                         net (fo=12, routed)          0.210    -0.237    image_processor_inst/vga_controller_inst/vgadriver_inst/row[6]
    SLICE_X54Y77         LUT5 (Prop_lut5_I3_O)        0.045    -0.192 r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical[6]
    SLICE_X54Y77         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.821    -0.852    image_processor_inst/vga_controller_inst/vgadriver_inst/clk
    SLICE_X54Y77         FDRE                                         r  image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[6]/C
                         clock pessimism              0.242    -0.610    
    SLICE_X54Y77         FDRE (Hold_fdre_C_D)         0.120    -0.490    image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[6]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y16     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y13     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y14     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y18     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y15     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y19     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y13     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y14     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y16     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y17     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y81     image_processor_inst/vga_controller_inst/vgadriver_inst/V_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y76     image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y76     image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y76     image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y76     image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y77     image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y77     image_processor_inst/vga_controller_inst/vgadriver_inst/vertical_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y79     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y79     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X58Y79     image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y82     image_processor_inst/vga_controller_inst/vgadriver_inst/H_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y81     image_processor_inst/vga_controller_inst/vgadriver_inst/V_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y76     image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y76     image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y76     image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y76     image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y76     image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y76     image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y76     image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y76     image_processor_inst/vga_controller_inst/vgadriver_inst/horizontal_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :          324  Failing Endpoints,  Worst Slack       -7.351ns,  Total Violation    -1757.505ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.351ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        9.962ns  (logic 4.855ns (48.734%)  route 5.107ns (51.266%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 118.613 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 115.740 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.613   115.740    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X58Y77         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.518   116.258 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.573   116.831    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X56Y78         LUT3 (Prop_lut3_I2_O)        0.124   116.955 r  image_processor_inst/jpeg_inst/width_o[14]_INST_0/O
                         net (fo=12, routed)          0.589   117.544    image_processor_inst/vga_controller_inst/width[14]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841   121.385 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[15]
                         net (fo=1, routed)           0.654   122.039    image_processor_inst/vga_controller_inst/mem_addrb0_n_90
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.124   122.163 f  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          1.449   123.611    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[1]
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.124   123.735 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[12]_INST_0/O
                         net (fo=1, routed)           0.579   124.314    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[12]
    SLICE_X64Y77         LUT4 (Prop_lut4_I1_O)        0.124   124.438 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r_i_2/O
                         net (fo=4, routed)           1.264   125.702    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.634   118.613    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   119.008    
                         clock uncertainty           -0.214   118.794    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.351    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.351    
                         arrival time                        -125.702    
  -------------------------------------------------------------------
                         slack                                 -7.351    

Slack (VIOLATED) :        -7.292ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        9.898ns  (logic 4.855ns (49.048%)  route 5.043ns (50.952%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 118.608 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 115.740 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.613   115.740    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X58Y77         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.518   116.258 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.573   116.831    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X56Y78         LUT3 (Prop_lut3_I2_O)        0.124   116.955 r  image_processor_inst/jpeg_inst/width_o[14]_INST_0/O
                         net (fo=12, routed)          0.589   117.544    image_processor_inst/vga_controller_inst/width[14]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841   121.385 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[15]
                         net (fo=1, routed)           0.654   122.039    image_processor_inst/vga_controller_inst/mem_addrb0_n_90
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.124   122.163 f  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          1.449   123.611    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[1]
    SLICE_X64Y78         LUT5 (Prop_lut5_I0_O)        0.124   123.735 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[12]_INST_0/O
                         net (fo=1, routed)           0.579   124.314    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[12]
    SLICE_X64Y77         LUT4 (Prop_lut4_I1_O)        0.124   124.438 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r_i_2/O
                         net (fo=4, routed)           1.200   125.638    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.629   118.608    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   119.003    
                         clock uncertainty           -0.214   118.789    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.346    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.346    
                         arrival time                        -125.638    
  -------------------------------------------------------------------
                         slack                                 -7.292    

Slack (VIOLATED) :        -7.134ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        9.734ns  (logic 4.855ns (49.877%)  route 4.879ns (50.123%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 118.602 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 115.740 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.613   115.740    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X58Y77         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.518   116.258 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.573   116.831    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X56Y78         LUT3 (Prop_lut3_I2_O)        0.124   116.955 r  image_processor_inst/jpeg_inst/width_o[14]_INST_0/O
                         net (fo=12, routed)          0.589   117.544    image_processor_inst/vga_controller_inst/width[14]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[14]_P[17])
                                                      3.841   121.385 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[17]
                         net (fo=1, routed)           0.652   122.037    image_processor_inst/vga_controller_inst/mem_addrb0_n_88
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.124   122.161 f  image_processor_inst/vga_controller_inst/video_mem_i_22/O
                         net (fo=20, routed)          1.500   123.661    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[3]
    SLICE_X65Y79         LUT5 (Prop_lut5_I3_O)        0.124   123.785 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.580   124.365    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X69Y79         LUT4 (Prop_lut4_I1_O)        0.124   124.489 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           0.985   125.474    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.623   118.602    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   118.997    
                         clock uncertainty           -0.214   118.783    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.340    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.340    
                         arrival time                        -125.474    
  -------------------------------------------------------------------
                         slack                                 -7.134    

Slack (VIOLATED) :        -7.133ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        9.642ns  (logic 4.855ns (50.352%)  route 4.787ns (49.648%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 118.510 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 115.740 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.613   115.740    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X58Y77         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.518   116.258 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.573   116.831    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X56Y78         LUT3 (Prop_lut3_I2_O)        0.124   116.955 r  image_processor_inst/jpeg_inst/width_o[14]_INST_0/O
                         net (fo=12, routed)          0.589   117.544    image_processor_inst/vga_controller_inst/width[14]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[14]_P[17])
                                                      3.841   121.385 r  image_processor_inst/vga_controller_inst/mem_addrb0/P[17]
                         net (fo=1, routed)           0.652   122.037    image_processor_inst/vga_controller_inst/mem_addrb0_n_88
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.124   122.161 r  image_processor_inst/vga_controller_inst/video_mem_i_22/O
                         net (fo=20, routed)          1.236   123.396    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[3]
    SLICE_X59Y83         LUT5 (Prop_lut5_I2_O)        0.124   123.520 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[11]_INST_0/O
                         net (fo=1, routed)           0.535   124.055    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[11]
    SLICE_X61Y83         LUT4 (Prop_lut4_I3_O)        0.124   124.179 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.203   125.382    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y21         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.531   118.510    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y21         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   118.906    
                         clock uncertainty           -0.214   118.692    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.249    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.249    
                         arrival time                        -125.382    
  -------------------------------------------------------------------
                         slack                                 -7.133    

Slack (VIOLATED) :        -7.125ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        9.731ns  (logic 4.855ns (49.890%)  route 4.876ns (50.110%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 118.608 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 115.740 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.613   115.740    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X58Y77         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.518   116.258 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.573   116.831    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X56Y78         LUT3 (Prop_lut3_I2_O)        0.124   116.955 r  image_processor_inst/jpeg_inst/width_o[14]_INST_0/O
                         net (fo=12, routed)          0.589   117.544    image_processor_inst/vga_controller_inst/width[14]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[14]_P[17])
                                                      3.841   121.385 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[17]
                         net (fo=1, routed)           0.652   122.037    image_processor_inst/vga_controller_inst/mem_addrb0_n_88
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.124   122.161 f  image_processor_inst/vga_controller_inst/video_mem_i_22/O
                         net (fo=20, routed)          1.500   123.661    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[3]
    SLICE_X65Y79         LUT5 (Prop_lut5_I3_O)        0.124   123.785 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[0]_INST_0/O
                         net (fo=1, routed)           0.580   124.365    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[0]
    SLICE_X69Y79         LUT4 (Prop_lut4_I1_O)        0.124   124.489 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r_i_2/O
                         net (fo=4, routed)           0.983   125.471    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB
    RAMB36_X3Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.629   118.608    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CLKB
    RAMB36_X3Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   119.003    
                         clock uncertainty           -0.214   118.789    
    RAMB36_X3Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.346    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.346    
                         arrival time                        -125.471    
  -------------------------------------------------------------------
                         slack                                 -7.125    

Slack (VIOLATED) :        -7.097ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        9.620ns  (logic 4.855ns (50.468%)  route 4.765ns (49.532%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 118.525 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 115.740 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.613   115.740    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X58Y77         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.518   116.258 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.573   116.831    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X56Y78         LUT3 (Prop_lut3_I2_O)        0.124   116.955 r  image_processor_inst/jpeg_inst/width_o[14]_INST_0/O
                         net (fo=12, routed)          0.589   117.544    image_processor_inst/vga_controller_inst/width[14]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841   121.385 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[15]
                         net (fo=1, routed)           0.654   122.039    image_processor_inst/vga_controller_inst/mem_addrb0_n_90
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.124   122.163 f  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          1.244   123.407    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[1]
    SLICE_X61Y77         LUT5 (Prop_lut5_I0_O)        0.124   123.531 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[5]_INST_0/O
                         net (fo=1, routed)           0.639   124.170    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[5]
    SLICE_X61Y76         LUT4 (Prop_lut4_I0_O)        0.124   124.294 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r_i_2/O
                         net (fo=4, routed)           1.066   125.360    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.546   118.525    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y12         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   118.920    
                         clock uncertainty           -0.214   118.706    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.263    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.263    
                         arrival time                        -125.360    
  -------------------------------------------------------------------
                         slack                                 -7.097    

Slack (VIOLATED) :        -7.086ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        9.690ns  (logic 4.855ns (50.105%)  route 4.835ns (49.895%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 118.605 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 115.740 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.613   115.740    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X58Y77         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.518   116.258 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.573   116.831    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X56Y78         LUT3 (Prop_lut3_I2_O)        0.124   116.955 r  image_processor_inst/jpeg_inst/width_o[14]_INST_0/O
                         net (fo=12, routed)          0.589   117.544    image_processor_inst/vga_controller_inst/width[14]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841   121.385 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[15]
                         net (fo=1, routed)           0.654   122.039    image_processor_inst/vga_controller_inst/mem_addrb0_n_90
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.124   122.163 f  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          1.244   123.407    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[1]
    SLICE_X61Y77         LUT5 (Prop_lut5_I0_O)        0.124   123.531 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[5]_INST_0/O
                         net (fo=1, routed)           0.639   124.170    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[5]
    SLICE_X61Y76         LUT4 (Prop_lut4_I0_O)        0.124   124.294 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r_i_2/O
                         net (fo=4, routed)           1.136   125.430    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.626   118.605    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y13         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   119.000    
                         clock uncertainty           -0.214   118.786    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.343    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.343    
                         arrival time                        -125.430    
  -------------------------------------------------------------------
                         slack                                 -7.086    

Slack (VIOLATED) :        -7.077ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        9.602ns  (logic 4.855ns (50.561%)  route 4.747ns (49.439%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 118.527 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 115.740 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.613   115.740    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X58Y77         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.518   116.258 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.573   116.831    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X56Y78         LUT3 (Prop_lut3_I2_O)        0.124   116.955 r  image_processor_inst/jpeg_inst/width_o[14]_INST_0/O
                         net (fo=12, routed)          0.589   117.544    image_processor_inst/vga_controller_inst/width[14]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[14]_P[17])
                                                      3.841   121.385 r  image_processor_inst/vga_controller_inst/mem_addrb0/P[17]
                         net (fo=1, routed)           0.652   122.037    image_processor_inst/vga_controller_inst/mem_addrb0_n_88
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.124   122.161 r  image_processor_inst/vga_controller_inst/video_mem_i_22/O
                         net (fo=20, routed)          1.236   123.396    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[3]
    SLICE_X59Y83         LUT5 (Prop_lut5_I2_O)        0.124   123.520 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[11]_INST_0/O
                         net (fo=1, routed)           0.535   124.055    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[11]
    SLICE_X61Y83         LUT4 (Prop_lut4_I3_O)        0.124   124.179 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.163   125.342    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y19         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.548   118.527    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y19         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   118.922    
                         clock uncertainty           -0.214   118.708    
    RAMB36_X1Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.265    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.265    
                         arrival time                        -125.342    
  -------------------------------------------------------------------
                         slack                                 -7.077    

Slack (VIOLATED) :        -7.057ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        9.655ns  (logic 4.855ns (50.283%)  route 4.800ns (49.717%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 118.600 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 115.740 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.613   115.740    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X58Y77         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.518   116.258 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.573   116.831    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X56Y78         LUT3 (Prop_lut3_I2_O)        0.124   116.955 r  image_processor_inst/jpeg_inst/width_o[14]_INST_0/O
                         net (fo=12, routed)          0.589   117.544    image_processor_inst/vga_controller_inst/width[14]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[14]_P[15])
                                                      3.841   121.385 f  image_processor_inst/vga_controller_inst/mem_addrb0/P[15]
                         net (fo=1, routed)           0.654   122.039    image_processor_inst/vga_controller_inst/mem_addrb0_n_90
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.124   122.163 f  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          1.244   123.407    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[1]
    SLICE_X61Y77         LUT5 (Prop_lut5_I0_O)        0.124   123.531 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[5]_INST_0/O
                         net (fo=1, routed)           0.639   124.170    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[5]
    SLICE_X61Y76         LUT4 (Prop_lut4_I0_O)        0.124   124.294 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r_i_2/O
                         net (fo=4, routed)           1.102   125.395    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENB
    RAMB36_X2Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.621   118.600    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y14         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.395   118.995    
                         clock uncertainty           -0.214   118.781    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.338    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                        118.338    
                         arrival time                        -125.395    
  -------------------------------------------------------------------
                         slack                                 -7.057    

Slack (VIOLATED) :        -7.023ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_clk_wiz_0 rise@120.000ns - clk_out1_clk_wiz_0 rise@116.667ns)
  Data Path Delay:        9.532ns  (logic 4.855ns (50.931%)  route 4.677ns (49.069%))
  Logic Levels:           5  (DSP48E1=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 118.511 - 120.000 ) 
    Source Clock Delay      (SCD):    -0.927ns = ( 115.740 - 116.667 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    116.667   116.667 r  
    E3                                                0.000   116.667 r  clk (IN)
                         net (fo=0)                   0.000   116.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   118.148 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   119.382    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070   112.311 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719   114.031    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   114.127 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.613   115.740    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/Clk
    SLICE_X58Y77         FDRE                                         r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.518   116.258 r  image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p/context_o_reg[1]/Q
                         net (fo=32, routed)          0.573   116.831    image_processor_inst/jpeg_inst/jpeg_YCbCr2RGB_p_n_2
    SLICE_X56Y78         LUT3 (Prop_lut3_I2_O)        0.124   116.955 r  image_processor_inst/jpeg_inst/width_o[14]_INST_0/O
                         net (fo=12, routed)          0.589   117.544    image_processor_inst/vga_controller_inst/width[14]
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_A[14]_P[17])
                                                      3.841   121.385 r  image_processor_inst/vga_controller_inst/mem_addrb0/P[17]
                         net (fo=1, routed)           0.652   122.037    image_processor_inst/vga_controller_inst/mem_addrb0_n_88
    SLICE_X59Y79         LUT3 (Prop_lut3_I2_O)        0.124   122.161 r  image_processor_inst/vga_controller_inst/video_mem_i_22/O
                         net (fo=20, routed)          1.236   123.396    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ADDR[3]
    SLICE_X59Y83         LUT5 (Prop_lut5_I2_O)        0.124   123.520 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT[11]_INST_0/O
                         net (fo=1, routed)           0.535   124.055    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array[11]
    SLICE_X61Y83         LUT4 (Prop_lut4_I3_O)        0.124   124.179 r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r_i_2/O
                         net (fo=4, routed)           1.093   125.272    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENB
    RAMB36_X1Y20         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    120.000   120.000 r  
    E3                                                0.000   120.000 r  clk (IN)
                         net (fo=0)                   0.000   120.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   121.411 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   122.573    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324   115.249 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639   116.888    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   116.979 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          1.532   118.511    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y20         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.395   118.907    
                         clock uncertainty           -0.214   118.693    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   118.250    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                        118.250    
                         arrival time                        -125.272    
  -------------------------------------------------------------------
                         slack                                 -7.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/width_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.432ns (41.755%)  route 0.603ns (58.245%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.553    -0.611    image_processor_inst/jpeg_inst/Clk
    SLICE_X58Y75         FDRE                                         r  image_processor_inst/jpeg_inst/width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  image_processor_inst/jpeg_inst/width_reg[5]/Q
                         net (fo=1, routed)           0.082    -0.365    image_processor_inst/jpeg_inst/width[5]
    SLICE_X59Y75         LUT3 (Prop_lut3_I1_O)        0.045    -0.320 r  image_processor_inst/jpeg_inst/width_o[5]_INST_0/O
                         net (fo=15, routed)          0.221    -0.099    image_processor_inst/vga_controller_inst/width[5]
    SLICE_X59Y77         LUT4 (Prop_lut4_I3_O)        0.045    -0.054 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    -0.054    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_22_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.040 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.040    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_3_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.079 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_1/CO[3]
                         net (fo=21, routed)          0.300     0.378    image_processor_inst/vga_controller_inst/in_range0
    SLICE_X58Y79         LUT3 (Prop_lut3_I0_O)        0.045     0.423 r  image_processor_inst/vga_controller_inst/video_mem_i_21/O
                         net (fo=20, routed)          0.000     0.423    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/SEL[4]
    SLICE_X58Y79         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.826    -0.847    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X58Y79         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.214    -0.077    
    SLICE_X58Y79         FDRE (Hold_fdre_C_D)         0.120     0.043    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/width_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.039ns  (logic 0.432ns (41.595%)  route 0.607ns (58.405%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.553    -0.611    image_processor_inst/jpeg_inst/Clk
    SLICE_X58Y75         FDRE                                         r  image_processor_inst/jpeg_inst/width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  image_processor_inst/jpeg_inst/width_reg[5]/Q
                         net (fo=1, routed)           0.082    -0.365    image_processor_inst/jpeg_inst/width[5]
    SLICE_X59Y75         LUT3 (Prop_lut3_I1_O)        0.045    -0.320 r  image_processor_inst/jpeg_inst/width_o[5]_INST_0/O
                         net (fo=15, routed)          0.221    -0.099    image_processor_inst/vga_controller_inst/width[5]
    SLICE_X59Y77         LUT4 (Prop_lut4_I3_O)        0.045    -0.054 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    -0.054    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_22_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.040 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.040    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_3_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.079 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_1/CO[3]
                         net (fo=21, routed)          0.304     0.382    image_processor_inst/vga_controller_inst/in_range0
    SLICE_X58Y79         LUT3 (Prop_lut3_I0_O)        0.045     0.427 r  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          0.000     0.427    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/SEL[0]
    SLICE_X58Y79         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.826    -0.847    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X58Y79         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.214    -0.077    
    SLICE_X58Y79         FDRE (Hold_fdre_C_D)         0.121     0.044    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/width_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.432ns (40.206%)  route 0.642ns (59.794%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.553    -0.611    image_processor_inst/jpeg_inst/Clk
    SLICE_X58Y75         FDRE                                         r  image_processor_inst/jpeg_inst/width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  image_processor_inst/jpeg_inst/width_reg[5]/Q
                         net (fo=1, routed)           0.082    -0.365    image_processor_inst/jpeg_inst/width[5]
    SLICE_X59Y75         LUT3 (Prop_lut3_I1_O)        0.045    -0.320 r  image_processor_inst/jpeg_inst/width_o[5]_INST_0/O
                         net (fo=15, routed)          0.221    -0.099    image_processor_inst/vga_controller_inst/width[5]
    SLICE_X59Y77         LUT4 (Prop_lut4_I3_O)        0.045    -0.054 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    -0.054    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_22_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.040 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.040    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_3_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.079 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_1/CO[3]
                         net (fo=21, routed)          0.339     0.418    image_processor_inst/vga_controller_inst/in_range0
    SLICE_X59Y79         LUT3 (Prop_lut3_I0_O)        0.045     0.463 r  image_processor_inst/vga_controller_inst/video_mem_i_24/O
                         net (fo=36, routed)          0.000     0.463    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/SEL[1]
    SLICE_X59Y79         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.826    -0.847    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X59Y79         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.214    -0.077    
    SLICE_X59Y79         FDRE (Hold_fdre_C_D)         0.092     0.015    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.104ns  (logic 0.413ns (37.401%)  route 0.691ns (62.599%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.558    -0.606    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y78         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  image_processor_inst/jpeg_inst/height_reg[11]/Q
                         net (fo=1, routed)           0.082    -0.360    image_processor_inst/jpeg_inst/height[11]
    SLICE_X63Y78         LUT3 (Prop_lut3_I1_O)        0.045    -0.315 r  image_processor_inst/jpeg_inst/height_o[11]_INST_0/O
                         net (fo=4, routed)           0.158    -0.158    image_processor_inst/vga_controller_inst/height[11]
    SLICE_X62Y79         LUT2 (Prop_lut2_I1_O)        0.048    -0.110 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    -0.110    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_15_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.001 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=21, routed)          0.452     0.453    image_processor_inst/vga_controller_inst/in_range04_in
    SLICE_X59Y79         LUT3 (Prop_lut3_I1_O)        0.045     0.498 r  image_processor_inst/vga_controller_inst/video_mem_i_22/O
                         net (fo=20, routed)          0.000     0.498    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/SEL[3]
    SLICE_X59Y79         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.826    -0.847    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X59Y79         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.214    -0.077    
    SLICE_X59Y79         FDRE (Hold_fdre_C_D)         0.092     0.015    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.498    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.413ns (35.876%)  route 0.738ns (64.124%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.558    -0.606    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y78         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  image_processor_inst/jpeg_inst/height_reg[11]/Q
                         net (fo=1, routed)           0.082    -0.360    image_processor_inst/jpeg_inst/height[11]
    SLICE_X63Y78         LUT3 (Prop_lut3_I1_O)        0.045    -0.315 r  image_processor_inst/jpeg_inst/height_o[11]_INST_0/O
                         net (fo=4, routed)           0.158    -0.158    image_processor_inst/vga_controller_inst/height[11]
    SLICE_X62Y79         LUT2 (Prop_lut2_I1_O)        0.048    -0.110 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    -0.110    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_15_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.001 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=21, routed)          0.498     0.500    image_processor_inst/vga_controller_inst/in_range04_in
    SLICE_X58Y79         LUT3 (Prop_lut3_I1_O)        0.045     0.545 r  image_processor_inst/vga_controller_inst/video_mem_i_23/O
                         net (fo=20, routed)          0.000     0.545    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/SEL[2]
    SLICE_X58Y79         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.826    -0.847    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/CLK
    SLICE_X58Y79         FDRE                                         r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.557    -0.291    
                         clock uncertainty            0.214    -0.077    
    SLICE_X58Y79         FDRE (Hold_fdre_C_D)         0.121     0.044    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.545    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.413ns (28.580%)  route 1.032ns (71.420%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.558    -0.606    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y78         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  image_processor_inst/jpeg_inst/height_reg[11]/Q
                         net (fo=1, routed)           0.082    -0.360    image_processor_inst/jpeg_inst/height[11]
    SLICE_X63Y78         LUT3 (Prop_lut3_I1_O)        0.045    -0.315 r  image_processor_inst/jpeg_inst/height_o[11]_INST_0/O
                         net (fo=4, routed)           0.158    -0.158    image_processor_inst/vga_controller_inst/height[11]
    SLICE_X62Y79         LUT2 (Prop_lut2_I1_O)        0.048    -0.110 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    -0.110    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_15_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.001 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=21, routed)          0.451     0.452    image_processor_inst/vga_controller_inst/in_range04_in
    SLICE_X65Y77         LUT3 (Prop_lut3_I1_O)        0.045     0.497 r  image_processor_inst/vga_controller_inst/video_mem_i_27/O
                         net (fo=19, routed)          0.341     0.839    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ADDRB[12]
    RAMB36_X1Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.866    -0.807    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.214    -0.036    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.147    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/width_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.432ns (29.138%)  route 1.051ns (70.862%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT4=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.553    -0.611    image_processor_inst/jpeg_inst/Clk
    SLICE_X58Y75         FDRE                                         r  image_processor_inst/jpeg_inst/width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  image_processor_inst/jpeg_inst/width_reg[5]/Q
                         net (fo=1, routed)           0.082    -0.365    image_processor_inst/jpeg_inst/width[5]
    SLICE_X59Y75         LUT3 (Prop_lut3_I1_O)        0.045    -0.320 r  image_processor_inst/jpeg_inst/width_o[5]_INST_0/O
                         net (fo=15, routed)          0.221    -0.099    image_processor_inst/vga_controller_inst/width[5]
    SLICE_X59Y77         LUT4 (Prop_lut4_I3_O)        0.045    -0.054 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    -0.054    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_22_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.040 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.040    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_3_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.079 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_1/CO[3]
                         net (fo=21, routed)          0.304     0.382    image_processor_inst/vga_controller_inst/in_range0
    SLICE_X58Y79         LUT3 (Prop_lut3_I0_O)        0.045     0.427 r  image_processor_inst/vga_controller_inst/video_mem_i_25/O
                         net (fo=38, routed)          0.444     0.871    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ADDRB[14]
    RAMB36_X1Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.866    -0.807    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.214    -0.036    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.147    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/width_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.432ns (28.873%)  route 1.064ns (71.127%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT4=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.553    -0.611    image_processor_inst/jpeg_inst/Clk
    SLICE_X58Y75         FDRE                                         r  image_processor_inst/jpeg_inst/width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  image_processor_inst/jpeg_inst/width_reg[5]/Q
                         net (fo=1, routed)           0.082    -0.365    image_processor_inst/jpeg_inst/width[5]
    SLICE_X59Y75         LUT3 (Prop_lut3_I1_O)        0.045    -0.320 r  image_processor_inst/jpeg_inst/width_o[5]_INST_0/O
                         net (fo=15, routed)          0.221    -0.099    image_processor_inst/vga_controller_inst/width[5]
    SLICE_X59Y77         LUT4 (Prop_lut4_I3_O)        0.045    -0.054 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    -0.054    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_22_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.040 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.040    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_3_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.079 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_1/CO[3]
                         net (fo=21, routed)          0.300     0.379    image_processor_inst/vga_controller_inst/in_range0
    SLICE_X60Y78         LUT3 (Prop_lut3_I0_O)        0.045     0.424 r  image_processor_inst/vga_controller_inst/video_mem_i_26/O
                         net (fo=19, routed)          0.461     0.885    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRB[13]
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.872    -0.801    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y16         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.244    
                         clock uncertainty            0.214    -0.030    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.153    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/width_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.498ns  (logic 0.432ns (28.846%)  route 1.066ns (71.154%))
  Logic Levels:           5  (CARRY4=2 LUT3=2 LUT4=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.553    -0.611    image_processor_inst/jpeg_inst/Clk
    SLICE_X58Y75         FDRE                                         r  image_processor_inst/jpeg_inst/width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.447 r  image_processor_inst/jpeg_inst/width_reg[5]/Q
                         net (fo=1, routed)           0.082    -0.365    image_processor_inst/jpeg_inst/width[5]
    SLICE_X59Y75         LUT3 (Prop_lut3_I1_O)        0.045    -0.320 r  image_processor_inst/jpeg_inst/width_o[5]_INST_0/O
                         net (fo=15, routed)          0.221    -0.099    image_processor_inst/vga_controller_inst/width[5]
    SLICE_X59Y77         LUT4 (Prop_lut4_I3_O)        0.045    -0.054 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    -0.054    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_22_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     0.040 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     0.040    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_3_n_0
    SLICE_X59Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.079 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_1/CO[3]
                         net (fo=21, routed)          0.300     0.379    image_processor_inst/vga_controller_inst/in_range0
    SLICE_X60Y78         LUT3 (Prop_lut3_I0_O)        0.045     0.424 r  image_processor_inst/vga_controller_inst/video_mem_i_26/O
                         net (fo=19, routed)          0.462     0.886    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ADDRB[13]
    RAMB36_X1Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.866    -0.807    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/CLKB
    RAMB36_X1Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.557    -0.250    
                         clock uncertainty            0.214    -0.036    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.147    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.886    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.743ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/height_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.413ns (27.093%)  route 1.111ns (72.907%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=2)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.558    -0.606    image_processor_inst/jpeg_inst/Clk
    SLICE_X62Y78         FDRE                                         r  image_processor_inst/jpeg_inst/height_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  image_processor_inst/jpeg_inst/height_reg[11]/Q
                         net (fo=1, routed)           0.082    -0.360    image_processor_inst/jpeg_inst/height[11]
    SLICE_X63Y78         LUT3 (Prop_lut3_I1_O)        0.045    -0.315 r  image_processor_inst/jpeg_inst/height_o[11]_INST_0/O
                         net (fo=4, routed)           0.158    -0.158    image_processor_inst/vga_controller_inst/height[11]
    SLICE_X62Y79         LUT2 (Prop_lut2_I1_O)        0.048    -0.110 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_15/O
                         net (fo=1, routed)           0.000    -0.110    image_processor_inst/vga_controller_inst/R[3]_INST_0_i_15_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.001 r  image_processor_inst/vga_controller_inst/R[3]_INST_0_i_2/CO[3]
                         net (fo=21, routed)          0.451     0.452    image_processor_inst/vga_controller_inst/in_range04_in
    SLICE_X65Y77         LUT3 (Prop_lut3_I1_O)        0.045     0.497 r  image_processor_inst/vga_controller_inst/video_mem_i_27/O
                         net (fo=19, routed)          0.421     0.918    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ADDRB[12]
    RAMB36_X2Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=51, routed)          0.894    -0.779    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/CLKB
    RAMB36_X2Y15         RAMB36E1                                     r  image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.557    -0.222    
                         clock uncertainty            0.214    -0.008    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.175    image_processor_inst/vga_controller_inst/video_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.175    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.743    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.284ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4694/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 0.518ns (6.600%)  route 7.330ns (93.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 15.151 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.647    -0.893    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X14Y99         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDPE (Prop_fdpe_C_Q)         0.518    -0.375 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/Q
                         net (fo=956, routed)         7.330     6.956    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269
    SLICE_X54Y97         FDPE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4694/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.505    15.151    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X54Y97         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4694/C
                         clock pessimism              0.487    15.639    
                         clock uncertainty           -0.081    15.558    
    SLICE_X54Y97         FDPE (Recov_fdpe_C_PRE)     -0.319    15.239    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4694
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  8.284    

Slack (MET) :             8.284ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4994/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 0.518ns (6.600%)  route 7.330ns (93.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 15.151 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.647    -0.893    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X14Y99         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDPE (Prop_fdpe_C_Q)         0.518    -0.375 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/Q
                         net (fo=956, routed)         7.330     6.956    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269
    SLICE_X54Y97         FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4994/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.505    15.151    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X54Y97         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4994/C
                         clock pessimism              0.487    15.639    
                         clock uncertainty           -0.081    15.558    
    SLICE_X54Y97         FDCE (Recov_fdce_C_CLR)     -0.319    15.239    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU4994
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  8.284    

Slack (MET) :             8.284ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU5006/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 0.518ns (6.600%)  route 7.330ns (93.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 15.151 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.647    -0.893    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X14Y99         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDPE (Prop_fdpe_C_Q)         0.518    -0.375 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/Q
                         net (fo=956, routed)         7.330     6.956    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269
    SLICE_X54Y97         FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU5006/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.505    15.151    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X54Y97         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU5006/C
                         clock pessimism              0.487    15.639    
                         clock uncertainty           -0.081    15.558    
    SLICE_X54Y97         FDCE (Recov_fdce_C_CLR)     -0.319    15.239    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU5006
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  8.284    

Slack (MET) :             8.284ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU5832/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 0.518ns (6.600%)  route 7.330ns (93.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 15.151 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.647    -0.893    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X14Y99         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDPE (Prop_fdpe_C_Q)         0.518    -0.375 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/Q
                         net (fo=956, routed)         7.330     6.956    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269
    SLICE_X54Y97         FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU5832/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.505    15.151    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X54Y97         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU5832/C
                         clock pessimism              0.487    15.639    
                         clock uncertainty           -0.081    15.558    
    SLICE_X54Y97         FDCE (Recov_fdce_C_CLR)     -0.319    15.239    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU5832
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  8.284    

Slack (MET) :             8.284ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU5844/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 0.518ns (6.600%)  route 7.330ns (93.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 15.151 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.647    -0.893    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X14Y99         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDPE (Prop_fdpe_C_Q)         0.518    -0.375 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/Q
                         net (fo=956, routed)         7.330     6.956    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269
    SLICE_X54Y97         FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU5844/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.505    15.151    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X54Y97         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU5844/C
                         clock pessimism              0.487    15.639    
                         clock uncertainty           -0.081    15.558    
    SLICE_X54Y97         FDCE (Recov_fdce_C_CLR)     -0.319    15.239    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU5844
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -6.956    
  -------------------------------------------------------------------
                         slack                                  8.284    

Slack (MET) :             8.976ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6874/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 0.518ns (7.281%)  route 6.596ns (92.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 15.151 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.647    -0.893    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X14Y99         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDPE (Prop_fdpe_C_Q)         0.518    -0.375 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/Q
                         net (fo=956, routed)         6.596     6.222    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269
    SLICE_X58Y87         FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6874/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.505    15.151    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X58Y87         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6874/C
                         clock pessimism              0.487    15.639    
                         clock uncertainty           -0.081    15.558    
    SLICE_X58Y87         FDCE (Recov_fdce_C_CLR)     -0.361    15.197    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6874
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  8.976    

Slack (MET) :             8.976ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6876/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 0.518ns (7.281%)  route 6.596ns (92.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 15.151 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.647    -0.893    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X14Y99         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDPE (Prop_fdpe_C_Q)         0.518    -0.375 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/Q
                         net (fo=956, routed)         6.596     6.222    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269
    SLICE_X58Y87         FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6876/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.505    15.151    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X58Y87         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6876/C
                         clock pessimism              0.487    15.639    
                         clock uncertainty           -0.081    15.558    
    SLICE_X58Y87         FDCE (Recov_fdce_C_CLR)     -0.361    15.197    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6876
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  8.976    

Slack (MET) :             9.018ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6866/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 0.518ns (7.281%)  route 6.596ns (92.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 15.151 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.647    -0.893    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X14Y99         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDPE (Prop_fdpe_C_Q)         0.518    -0.375 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/Q
                         net (fo=956, routed)         6.596     6.222    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269
    SLICE_X58Y87         FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6866/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.505    15.151    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X58Y87         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6866/C
                         clock pessimism              0.487    15.639    
                         clock uncertainty           -0.081    15.558    
    SLICE_X58Y87         FDCE (Recov_fdce_C_CLR)     -0.319    15.239    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6866
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  9.018    

Slack (MET) :             9.018ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6868/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 0.518ns (7.281%)  route 6.596ns (92.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 15.151 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.647    -0.893    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X14Y99         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDPE (Prop_fdpe_C_Q)         0.518    -0.375 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/Q
                         net (fo=956, routed)         6.596     6.222    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269
    SLICE_X58Y87         FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6868/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.505    15.151    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X58Y87         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6868/C
                         clock pessimism              0.487    15.639    
                         clock uncertainty           -0.081    15.558    
    SLICE_X58Y87         FDCE (Recov_fdce_C_CLR)     -0.319    15.239    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6868
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  9.018    

Slack (MET) :             9.018ns  (required time - arrival time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6870/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_clk_wiz_0 rise@16.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 0.518ns (7.281%)  route 6.596ns (92.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 15.151 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.647    -0.893    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X14Y99         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDPE (Prop_fdpe_C_Q)         0.518    -0.375 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6/Q
                         net (fo=956, routed)         6.596     6.222    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N269
    SLICE_X58Y87         FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6870/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.667    16.667 r  
    E3                                                0.000    16.667 r  clk (IN)
                         net (fo=0)                   0.000    16.667    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    18.078 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.240    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    11.916 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    13.555    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.646 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        1.505    15.151    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X58Y87         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6870/C
                         clock pessimism              0.487    15.639    
                         clock uncertainty           -0.081    15.558    
    SLICE_X58Y87         FDCE (Recov_fdce_C_CLR)     -0.319    15.239    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU6870
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  9.018    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16932/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.994%)  route 0.402ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.568    -0.596    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X66Y96         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.402    -0.031    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X62Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16932/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.833    -0.839    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X62Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16932/C
                         clock pessimism              0.509    -0.330    
    SLICE_X62Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.397    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16932
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16944/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.164ns (28.994%)  route 0.402ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.568    -0.596    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X66Y96         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.402    -0.031    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X62Y100        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16944/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.833    -0.839    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X62Y100        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16944/C
                         clock pessimism              0.509    -0.330    
    SLICE_X62Y100        FDCE (Remov_fdce_C_CLR)     -0.067    -0.397    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU16944
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_10/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.454%)  route 0.167ns (56.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.564    -0.600    image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/RD_CLK
    SLICE_X67Y64         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y64         FDPE (Prop_fdpe_C_Q)         0.128    -0.472 f  image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0/Q
                         net (fo=73, routed)          0.167    -0.306    image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int[0]
    SLICE_X67Y65         FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.834    -0.839    image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/RD_CLK
    SLICE_X67Y65         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_10/C
                         clock pessimism              0.253    -0.586    
    SLICE_X67Y65         FDCE (Remov_fdce_C_CLR)     -0.146    -0.732    image_processor_inst/jpeg_inst/jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/pntr_gc_10
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_8/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.463%)  route 0.181ns (58.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.560    -0.604    image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/WR_CLK
    SLICE_X52Y63         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDPE (Prop_fdpe_C_Q)         0.128    -0.476 f  image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb/Q
                         net (fo=81, routed)          0.181    -0.296    image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb
    SLICE_X52Y64         FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.829    -0.844    image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/WR_CLK
    SLICE_X52Y64         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_8/C
                         clock pessimism              0.255    -0.589    
    SLICE_X52Y64         FDCE (Remov_fdce_C_CLR)     -0.146    -0.735    image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_8
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_9/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.463%)  route 0.181ns (58.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.560    -0.604    image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/WR_CLK
    SLICE_X52Y63         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDPE (Prop_fdpe_C_Q)         0.128    -0.476 f  image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb/Q
                         net (fo=81, routed)          0.181    -0.296    image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb
    SLICE_X52Y64         FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.829    -0.844    image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/WR_CLK
    SLICE_X52Y64         FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_9/C
                         clock pessimism              0.255    -0.589    
    SLICE_X52Y64         FDCE (Remov_fdce_C_CLR)     -0.146    -0.735    image_processor_inst/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/clkmod/cx.rdx/PNTR_B_9
  -------------------------------------------------------------------
                         required time                          0.735    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU17022/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.164ns (26.509%)  route 0.455ns (73.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.568    -0.596    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X66Y96         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.455     0.022    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X64Y103        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU17022/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.834    -0.839    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X64Y103        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU17022/C
                         clock pessimism              0.509    -0.330    
    SLICE_X64Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU17022
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU17028/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.164ns (26.509%)  route 0.455ns (73.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.568    -0.596    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X66Y96         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.455     0.022    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X64Y103        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU17028/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.834    -0.839    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X64Y103        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU17028/C
                         clock pessimism              0.509    -0.330    
    SLICE_X64Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU17028
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU17040/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.164ns (26.509%)  route 0.455ns (73.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.568    -0.596    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X66Y96         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.455     0.022    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X64Y103        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU17040/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.834    -0.839    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X64Y103        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU17040/C
                         clock pessimism              0.509    -0.330    
    SLICE_X64Y103        FDCE (Remov_fdce_C_CLR)     -0.092    -0.422    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU17040
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU17288/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.164ns (26.442%)  route 0.456ns (73.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.568    -0.596    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X66Y96         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.456     0.024    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X65Y101        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU17288/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X65Y101        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU17288/C
                         clock pessimism              0.509    -0.329    
    SLICE_X65Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU17288
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU17290/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.164ns (26.442%)  route 0.456ns (73.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.568    -0.596    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X66Y96         FDPE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         FDPE (Prop_fdpe_C_Q)         0.164    -0.432 f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU7190/Q
                         net (fo=1013, routed)        0.456     0.024    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/N32577
    SLICE_X65Y101        FDCE                                         f  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU17290/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=6356, routed)        0.835    -0.838    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/CLK
    SLICE_X65Y101        FDCE                                         r  image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU17290/C
                         clock pessimism              0.509    -0.329    
    SLICE_X65Y101        FDCE (Remov_fdce_C_CLR)     -0.092    -0.421    image_processor_inst/jpeg_inst/jpeg_idct_p/jpeg_idct_core_12_p/BU17290
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.445    





