// tests/csr_simple_test.c
#include <stdint.h>

// UARTåœ°å€
#define UART_DATA   0x10000000
#define UART_STATUS 0x10000004

// æµ‹è¯•è®¡æ•°
unsigned int test_count = 0;
unsigned int pass_count = 0;

// UARTå‡½æ•°
void uart_putc(char c) {
    volatile unsigned int *status = (volatile unsigned int *)UART_STATUS;
    volatile unsigned int *data   = (volatile unsigned int *)UART_DATA;
    while (*status & 1); 
    *data = c;
}

void uart_puts(const char *str) {
    while (*str) {
        uart_putc(*str);
        str++;
    }
}

void uart_print_hex(unsigned int n) {
    uart_puts("0x");
    for (int i = 28; i >= 0; i -= 4) {
        unsigned int digit = (n >> i) & 0xF;
        if (digit < 10) uart_putc('0' + digit);
        else uart_putc('A' + digit - 10);
    }
}

void uart_print_decimal(unsigned int n) {
    if (n == 0) {
        uart_putc('0');
        return;
    }

    char buf[10];
    int i = 0;
    while (n > 0) {
        buf[i++] = (n % 10) + '0';
        n = n / 10;
    }
    while (--i >= 0) uart_putc(buf[i]);
}

// CSRè¯»å–å‡½æ•° - ä½¿ç”¨ç›´æ¥çš„asm
static inline unsigned int csr_read_mscratch(void) {
    unsigned int value;
    asm volatile ("csrr %0, mscratch" : "=r"(value));
    return value;
}

static inline unsigned int csr_read_mstatus(void) {
    unsigned int value;
    asm volatile ("csrr %0, mstatus" : "=r"(value));
    return value;
}

static inline unsigned int csr_read_misa(void) {
    unsigned int value;
    asm volatile ("csrr %0, misa" : "=r"(value));
    return value;
}

static inline unsigned int csr_read_mie(void) {
    unsigned int value;
    asm volatile ("csrr %0, mie" : "=r"(value));
    return value;
}

static inline unsigned int csr_read_mtvec(void) {
    unsigned int value;
    asm volatile ("csrr %0, mtvec" : "=r"(value));
    return value;
}

static inline unsigned int csr_read_mepc(void) {
    unsigned int value;
    asm volatile ("csrr %0, mepc" : "=r"(value));
    return value;
}

static inline unsigned int csr_read_mcause(void) {
    unsigned int value;
    asm volatile ("csrr %0, mcause" : "=r"(value));
    return value;
}

static inline unsigned int csr_read_mtval(void) {
    unsigned int value;
    asm volatile ("csrr %0, mtval" : "=r"(value));
    return value;
}

// CSRå†™å…¥å‡½æ•°
static inline void csr_write_mscratch(unsigned int value) {
    asm volatile ("csrw mscratch, %0" :: "r"(value));
}

static inline void csr_write_mstatus(unsigned int value) {
    asm volatile ("csrw mstatus, %0" :: "r"(value));
}

static inline void csr_write_mie(unsigned int value) {
    asm volatile ("csrw mie, %0" :: "r"(value));
}

static inline void csr_write_mtvec(unsigned int value) {
    asm volatile ("csrw mtvec, %0" :: "r"(value));
}

static inline void csr_write_mepc(unsigned int value) {
    asm volatile ("csrw mepc, %0" :: "r"(value));
}

static inline void csr_write_mcause(unsigned int value) {
    asm volatile ("csrw mcause, %0" :: "r"(value));
}

static inline void csr_write_mtval(unsigned int value) {
    asm volatile ("csrw mtval, %0" :: "r"(value));
}

// CSRè®¾ç½®ä½å‡½æ•°
static inline void csr_set_mstatus(unsigned int value) {
    asm volatile ("csrs mstatus, %0" :: "r"(value));
}

static inline void csr_set_mie(unsigned int value) {
    asm volatile ("csrs mie, %0" :: "r"(value));
}

// CSRæ¸…é™¤ä½å‡½æ•°
static inline void csr_clear_mstatus(unsigned int value) {
    asm volatile ("csrc mstatus, %0" :: "r"(value));
}

static inline void csr_clear_mie(unsigned int value) {
    asm volatile ("csrc mie, %0" :: "r"(value));
}

void report_test(const char *name, unsigned int result, unsigned int expected) {
    test_count++;
    
    uart_puts("Test ");
    uart_print_decimal(test_count);
    uart_puts(": ");
    uart_puts(name);
    uart_puts(" - ");
    
    if (result == expected) {
        uart_puts("PASS âœ“ (");
        uart_print_hex(result);
        uart_puts(")\n");
        pass_count++;
    } else {
        uart_puts("FAIL âœ— (got ");
        uart_print_hex(result);
        uart_puts(", expected ");
        uart_print_hex(expected);
        uart_puts(")\n");
    }
}

// 1. MSCRATCHåŸºç¡€æµ‹è¯•
void test_mscratch_basic(void) {
    uart_puts("\n=== MSCRATCH Basic Test ===\n");
    
    // ä¿å­˜åŸå§‹å€¼
    unsigned int original = csr_read_mscratch();
    
    // æµ‹è¯•å†™å…¥å’Œè¯»å–
    unsigned int test_val = 0x12345678;
    csr_write_mscratch(test_val);
    unsigned int read_val = csr_read_mscratch();
    report_test("CSRW Write/Read", read_val, test_val);
    
    // æ¢å¤åŸå§‹å€¼
    csr_write_mscratch(original);
}

// 2. MSTATUS MIEä½æµ‹è¯•
void test_mstatus_mie(void) {
    uart_puts("\n=== MSTATUS MIE Bit Test ===\n");
    
    // ä¿å­˜åŸå§‹å€¼
    unsigned int original = csr_read_mstatus();
    
    // è®¾ç½®MIEä½ (bit 3)
    csr_set_mstatus(0x8);
    unsigned int read_val = csr_read_mstatus();
    report_test("Set MIE Bit", read_val & 0x8, 0x8);
    
    // æ¸…é™¤MIEä½
    csr_clear_mstatus(0x8);
    read_val = csr_read_mstatus();
    report_test("Clear MIE Bit", read_val & 0x8, 0x0);
    
    // æ¢å¤åŸå§‹å€¼
    csr_write_mstatus(original);
}

// 3. MTVECå¯¹é½æµ‹è¯•
void test_mtvec_alignment(void) {
    uart_puts("\n=== MTVEC Alignment Test ===\n");
    
    // ä¿å­˜åŸå§‹å€¼
    unsigned int original = csr_read_mtvec();
    
    // æµ‹è¯•å¯¹é½åœ°å€
    unsigned int test_vec = 0x123;
    csr_write_mtvec(test_vec);
    unsigned int read_val = csr_read_mtvec();
    report_test("MTVEC Write (auto-align)", read_val, test_vec & 0xFFFFFFFC);
    
    // æ¢å¤åŸå§‹å€¼
    csr_write_mtvec(original);
}

// 4. MIEå¯„å­˜å™¨æµ‹è¯•
void test_mie_register(void) {
    uart_puts("\n=== MIE Register Test ===\n");
    
    // ä¿å­˜åŸå§‹å€¼
    unsigned int original = csr_read_mie();
    
    // æµ‹è¯•è®¾ç½®ä½
    csr_set_mie(0x88);  // MTIE (bit 7) + MSIE (bit 3)
    unsigned int read_val = csr_read_mie();
    report_test("Set MIE bits", read_val & 0x88, 0x88);
    
    // æµ‹è¯•æ¸…é™¤ä½
    csr_clear_mie(0xFFFFFFFF);
    read_val = csr_read_mie();
    report_test("Clear all MIE bits", read_val, 0x0);
    
    // æ¢å¤åŸå§‹å€¼
    csr_write_mie(original);
}

// 5. å¼‚å¸¸å¯„å­˜å™¨æµ‹è¯•
void test_exception_registers(void) {
    uart_puts("\n=== Exception Register Test ===\n");
    
    // æµ‹è¯•MEPC
    unsigned int test_pc = 0x1000;
    csr_write_mepc(test_pc);
    unsigned int read_mepc = csr_read_mepc();
    report_test("MEPC Write/Read", read_mepc, test_pc & 0xFFFFFFFC);
    
    // æµ‹è¯•MCAUSE
    unsigned int test_cause = 0xB;  // ECALL
    csr_write_mcause(test_cause);
    unsigned int read_mcause = csr_read_mcause();
    report_test("MCAUSE Write/Read", read_mcause, test_cause);
    
    // æµ‹è¯•MTVAL
    unsigned int test_tval = 0xDEADBEEF;
    csr_write_mtval(test_tval);
    unsigned int read_mtval = csr_read_mtval();
    report_test("MTVAL Write/Read", read_mtval, test_tval);
}

// 6. CSRåŸå­æ“ä½œæµ‹è¯•
void test_csr_atomic_ops(void) {
    uart_puts("\n=== CSR Atomic Operation Test ===\n");
    
    // ä¿å­˜åŸå§‹å€¼
    unsigned int original = csr_read_mscratch();
    
    // CSRRWæµ‹è¯• (åŸå­äº¤æ¢)
    unsigned int swap_result;
    asm volatile ("csrrw %0, mscratch, %1" : "=r"(swap_result) : "r"(0xA5A5A5A5));
    unsigned int current_val = csr_read_mscratch();
    report_test("CSRRW Atomic Swap", current_val, 0xA5A5A5A5);
    
    // CSRRSæµ‹è¯• (åŸå­è®¾ç½®ä½)
    unsigned int set_result;
    asm volatile ("csrrs %0, mscratch, %1" : "=r"(set_result) : "r"(0x0000FFFF));
    current_val = csr_read_mscratch();
    report_test("CSRRS Set Bits", current_val, 0xA5A5FFFF);
    
    // CSRRCæµ‹è¯• (åŸå­æ¸…é™¤ä½)
    unsigned int clear_result;
    asm volatile ("csrrc %0, mscratch, %1" : "=r"(clear_result) : "r"(0xFFFF0000));
    current_val = csr_read_mscratch();
    report_test("CSRRC Clear Bits", current_val, 0x0000FFFF);
    
    // æ¢å¤åŸå§‹å€¼
    csr_write_mscratch(original);
}

// 7. ç³»ç»ŸæŒ‡ä»¤æµ‹è¯•
void test_system_instructions(void) {
    uart_puts("\n=== System Instruction Test ===\n");
    
    // ä¿å­˜å½“å‰MEPC
    unsigned int saved_mepc = csr_read_mepc();
    
    // è®¾ç½®å¼‚å¸¸è¿”å›åœ°å€
    unsigned int return_addr;
    asm volatile("1: la %0, 1b" : "=r"(return_addr));
    csr_write_mepc(return_addr + 4);
    
    uart_puts("Testing ECALL... ");
    // æ‰§è¡ŒECALL - è¿™ä¼šè§¦å‘å¼‚å¸¸ï¼Œå¼‚å¸¸å¤„ç†ç¨‹åºä¼šè·³è¿‡å®ƒ
    asm volatile("ecall");
    uart_puts("ECALL executed âœ“\n");
    test_count++; pass_count++;
    
    uart_puts("Testing EBREAK... ");
    // è®¾ç½®å¼‚å¸¸è¿”å›åœ°å€
    asm volatile("2: la %0, 2b" : "=r"(return_addr));
    csr_write_mepc(return_addr + 4);
    // æ‰§è¡ŒEBREAK
    asm volatile("ebreak");
    uart_puts("EBREAK executed âœ“\n");
    test_count++; pass_count++;
    
    // æ¢å¤å¯„å­˜å™¨
    csr_write_mepc(saved_mepc);
}

// 8. CSRç«‹å³æ•°æŒ‡ä»¤æµ‹è¯• - ä¿®æ­£ï¼šä½¿ç”¨5ä½ç«‹å³æ•°ï¼ˆ0-31ï¼‰
void test_csr_immediate(void) {
    uart_puts("\n=== CSR Immediate Instruction Test ===\n");
    
    // ä¿å­˜åŸå§‹å€¼
    unsigned int original = csr_read_mscratch();
    
    // é¦–å…ˆè®¾ç½®ä¸€ä¸ªå·²çŸ¥å€¼
    csr_write_mscratch(0x0);
    
    // CSRRWIæµ‹è¯• (åŸå­äº¤æ¢ç«‹å³æ•°) - ç«‹å³æ•°å¿…é¡»åœ¨0-31èŒƒå›´å†…
    unsigned int swap_imm_result;
    asm volatile ("csrrwi %0, mscratch, 5" : "=r"(swap_imm_result));  // ä½¿ç”¨5ï¼ˆäºŒè¿›åˆ¶101ï¼‰
    unsigned int current_val = csr_read_mscratch();
    report_test("CSRRWI Write Immediate 5", current_val, 0x5);
    
    // CSRRSIæµ‹è¯• (åŸå­è®¾ç½®ä½ç«‹å³æ•°)
    unsigned int set_imm_result;
    asm volatile ("csrrsi %0, mscratch, 3" : "=r"(set_imm_result));  // è®¾ç½®ä½0å’Œä½1
    current_val = csr_read_mscratch();
    report_test("CSRRSI Set Immediate 3", current_val, 0x7);  // 5 | 3 = 7 (111)
    
    // CSRRCIæµ‹è¯• (åŸå­æ¸…é™¤ä½ç«‹å³æ•°)
    unsigned int clear_imm_result;
    asm volatile ("csrrci %0, mscratch, 2" : "=r"(clear_imm_result));  // æ¸…é™¤ä½1
    current_val = csr_read_mscratch();
    report_test("CSRRCI Clear Immediate 2", current_val, 0x5);  // 7 & ~2 = 5 (101)
    
    // æ¢å¤åŸå§‹å€¼
    csr_write_mscratch(original);
}

// 9. CSRæ··åˆæµ‹è¯• - æµ‹è¯•æ‰€æœ‰ç±»å‹çš„CSRæ“ä½œ
void test_csr_mixed_operations(void) {
    uart_puts("\n=== CSR Mixed Operations Test ===\n");
    
    unsigned int original = csr_read_mscratch();
    unsigned int temp;
    
    // æµ‹è¯•åºåˆ—: CSRRW -> CSRRS -> CSRRC -> CSRRWI -> CSRRSI -> CSRRCI
    csr_write_mscratch(0x0);
    
    // CSRRW: å†™å…¥æ–°å€¼
    asm volatile ("csrrw %0, mscratch, %1" : "=r"(temp) : "r"(0x0000AAAA));
    report_test("CSRRW write 0xAAAA", csr_read_mscratch(), 0x0000AAAA);
    
    // CSRRS: è®¾ç½®æŸäº›ä½
    asm volatile ("csrrs %0, mscratch, %1" : "=r"(temp) : "r"(0x00005555));
    report_test("CSRRS set bits 0x5555", csr_read_mscratch(), 0x0000FFFF);
    
    // CSRRC: æ¸…é™¤æŸäº›ä½
    asm volatile ("csrrc %0, mscratch, %1" : "=r"(temp) : "r"(0x0000F0F0));
    report_test("CSRRC clear bits 0xF0F0", csr_read_mscratch(), 0x00000F0F);
    
    // CSRRWI: ç«‹å³æ•°å†™å…¥
    asm volatile ("csrrwi %0, mscratch, 10" : "=r"(temp));  // 10 = 0b1010
    report_test("CSRRWI write imm 10", csr_read_mscratch(), 0xA);
    
    // CSRRSI: ç«‹å³æ•°è®¾ç½®ä½
    asm volatile ("csrrsi %0, mscratch, 5" : "=r"(temp));  // 5 = 0b0101
    report_test("CSRRSI set imm 5", csr_read_mscratch(), 0xF);  // 0xA | 0x5 = 0xF
    
    // CSRRCI: ç«‹å³æ•°æ¸…é™¤ä½
    asm volatile ("csrrci %0, mscratch, 9" : "=r"(temp));  // 9 = 0b1001
    report_test("CSRRCI clear imm 9", csr_read_mscratch(), 0x6);  // 0xF & ~0x9 = 0x6
    
    // æ¢å¤åŸå§‹å€¼
    csr_write_mscratch(original);
}

void test_summary(void) {
    uart_puts("\n=== CSR Test Summary ===\n");
    uart_puts("Total Tests: ");
    uart_print_decimal(test_count);
    uart_puts("\nPassed Tests: ");
    uart_print_decimal(pass_count);
    uart_puts("\nFailed Tests: ");
    uart_print_decimal(test_count - pass_count);
    uart_puts("\n\n");
    
    if (pass_count == test_count) {
        uart_puts("ğŸ‰ ALL CSR TESTS PASSED! ğŸ‰\n");
        uart_puts("CSR_TEST_PASS\n");
    } else {
        uart_puts("âŒ SOME TESTS FAILED âŒ\n");
        uart_puts("CSR_TEST_FAIL\n");
    }
}

// æœ€ç»ˆCSRçŠ¶æ€æ˜¾ç¤º
void show_final_csr_state(void) {
    uart_puts("\n=== Final CSR State ===\n");
    uart_puts("MSTATUS: "); uart_print_hex(csr_read_mstatus()); uart_puts("\n");
    uart_puts("MISA:    "); uart_print_hex(csr_read_misa()); uart_puts("\n");
    uart_puts("MIE:     "); uart_print_hex(csr_read_mie()); uart_puts("\n");
    uart_puts("MTVEC:   "); uart_print_hex(csr_read_mtvec()); uart_puts("\n");
    uart_puts("MSCRATCH:"); uart_print_hex(csr_read_mscratch()); uart_puts("\n");
    uart_puts("MEPC:    "); uart_print_hex(csr_read_mepc()); uart_puts("\n");
    uart_puts("MCAUSE:  "); uart_print_hex(csr_read_mcause()); uart_puts("\n");
    uart_puts("MTVAL:   "); uart_print_hex(csr_read_mtval()); uart_puts("\n");
}

// ä¸»æµ‹è¯•å‡½æ•°
void main() {
    uart_puts("\n");
    uart_puts("=================================\n");
    uart_puts("   BearCore-V CSR Simple Test   \n");
    uart_puts("=================================\n");
    
    // åˆå§‹åŒ–UARTï¼ˆå‘é€å›è½¦æ¢è¡Œï¼‰
    uart_puts("\nStarting CSR tests...\n\n");
    
    // è¿è¡Œæ‰€æœ‰æµ‹è¯•
    test_mscratch_basic();
    test_mstatus_mie();
    test_mtvec_alignment();
    test_mie_register();
    test_exception_registers();
    test_csr_atomic_ops();
    test_csr_immediate();
    test_csr_mixed_operations();
    test_system_instructions();
    
    // æ˜¾ç¤ºæµ‹è¯•æ€»ç»“
    test_summary();
    
    // æ˜¾ç¤ºæœ€ç»ˆçŠ¶æ€
    show_final_csr_state();
    
    uart_puts("\nCSR Test Complete. Halting.\n");
    
    // æ­»å¾ªç¯
    while(1) {
        asm volatile("nop");
    }
}