
*** Running vivado
    with args -log design_1_local_maxima_zybo_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_local_maxima_zybo_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_local_maxima_zybo_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/overcookedlobster/Documents/School/VLSI/Lainnya/local-maxima-zybo/Local_Maxima_Zybo.srcs/sources_1/imports/VLSI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/overcookedlobster/Documents/School/VLSI/in_hdmi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/overcookedlobster/Documents/School/VLSI/hdmi_out'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/overcookedlobster/Documents/School/VLSI/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_local_maxima_zybo_0_0
Command: synth_design -top design_1_local_maxima_zybo_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1754841
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1985.797 ; gain = 371.738 ; free physical = 6236 ; free virtual = 48353
Synthesis current peak Physical Memory [PSS] (MB): peak = 1204.254; parent = 1069.988; children = 134.266
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3010.352; parent = 1988.770; children = 1021.582
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_local_maxima_zybo_0_0' [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ip/design_1_local_maxima_zybo_0_0/synth/design_1_local_maxima_zybo_0_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/3d18/Local_Maxima_Basys3/Local_Maxima_Basys3.srcs/sources_1/new/top.sv:1]
INFO: [Synth 8-6157] synthesizing module 'process' [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/3d18/Local_Maxima_640_480/process.sv:1]
INFO: [Synth 8-6157] synthesizing module 'local_maxima' [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/3d18/Local_Maxima_640_480/local_maxima.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'local_maxima' (0#1) [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/3d18/Local_Maxima_640_480/local_maxima.sv:1]
WARNING: [Synth 8-689] width (44) of port connection 'data_0' does not match port width (18) of module 'local_maxima' [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/3d18/Local_Maxima_640_480/process.sv:149]
WARNING: [Synth 8-689] width (44) of port connection 'data_1' does not match port width (18) of module 'local_maxima' [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/3d18/Local_Maxima_640_480/process.sv:150]
WARNING: [Synth 8-689] width (44) of port connection 'data_2' does not match port width (18) of module 'local_maxima' [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/3d18/Local_Maxima_640_480/process.sv:151]
WARNING: [Synth 8-689] width (34) of port connection 'out_0' does not match port width (3) of module 'local_maxima' [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/3d18/Local_Maxima_640_480/process.sv:152]
WARNING: [Synth 8-689] width (34) of port connection 'out_1' does not match port width (3) of module 'local_maxima' [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/3d18/Local_Maxima_640_480/process.sv:153]
WARNING: [Synth 8-689] width (34) of port connection 'out_2' does not match port width (3) of module 'local_maxima' [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/3d18/Local_Maxima_640_480/process.sv:154]
WARNING: [Synth 8-689] width (44) of port connection 'data_0' does not match port width (18) of module 'local_maxima' [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/3d18/Local_Maxima_640_480/process.sv:160]
WARNING: [Synth 8-689] width (44) of port connection 'data_1' does not match port width (18) of module 'local_maxima' [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/3d18/Local_Maxima_640_480/process.sv:161]
WARNING: [Synth 8-689] width (44) of port connection 'data_2' does not match port width (18) of module 'local_maxima' [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/3d18/Local_Maxima_640_480/process.sv:162]
WARNING: [Synth 8-689] width (34) of port connection 'out_0' does not match port width (3) of module 'local_maxima' [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/3d18/Local_Maxima_640_480/process.sv:163]
WARNING: [Synth 8-689] width (34) of port connection 'out_1' does not match port width (3) of module 'local_maxima' [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/3d18/Local_Maxima_640_480/process.sv:164]
WARNING: [Synth 8-689] width (34) of port connection 'out_2' does not match port width (3) of module 'local_maxima' [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/3d18/Local_Maxima_640_480/process.sv:165]
INFO: [Synth 8-6155] done synthesizing module 'process' (0#1) [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/3d18/Local_Maxima_640_480/process.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/3d18/Local_Maxima_Basys3/Local_Maxima_Basys3.srcs/sources_1/new/top.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_local_maxima_zybo_0_0' (0#1) [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ip/design_1_local_maxima_zybo_0_0/synth/design_1_local_maxima_zybo_0_0.sv:53]
WARNING: [Synth 8-87] always_comb on 'read_address_reg' did not result in combinational logic [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/3d18/Local_Maxima_640_480/process.sv:130]
WARNING: [Synth 8-87] always_comb on 'write_address_reg' did not result in combinational logic [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/3d18/Local_Maxima_640_480/process.sv:138]
WARNING: [Synth 8-7129] Port data_2[2][5] in module local_maxima is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][4] in module local_maxima is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][3] in module local_maxima is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][2] in module local_maxima is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][1] in module local_maxima is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][0] in module local_maxima is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_2[2] in module local_maxima is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2208.734 ; gain = 594.676 ; free physical = 5577 ; free virtual = 47704
Synthesis current peak Physical Memory [PSS] (MB): peak = 1421.692; parent = 1287.438; children = 134.266
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3230.320; parent = 2208.738; children = 1021.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2220.609 ; gain = 606.551 ; free physical = 5525 ; free virtual = 47664
Synthesis current peak Physical Memory [PSS] (MB): peak = 1421.692; parent = 1287.438; children = 134.266
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3242.195; parent = 2220.613; children = 1021.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2220.609 ; gain = 606.551 ; free physical = 5522 ; free virtual = 47680
Synthesis current peak Physical Memory [PSS] (MB): peak = 1421.692; parent = 1287.438; children = 134.266
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3242.195; parent = 2220.613; children = 1021.582
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2220.609 ; gain = 0.000 ; free physical = 5335 ; free virtual = 47559
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2375.359 ; gain = 0.000 ; free physical = 5940 ; free virtual = 48219
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2375.359 ; gain = 0.000 ; free physical = 5946 ; free virtual = 48227
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2375.359 ; gain = 761.301 ; free physical = 5915 ; free virtual = 48215
Synthesis current peak Physical Memory [PSS] (MB): peak = 1421.692; parent = 1287.438; children = 134.266
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3364.930; parent = 2343.348; children = 1021.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2375.359 ; gain = 761.301 ; free physical = 5935 ; free virtual = 48236
Synthesis current peak Physical Memory [PSS] (MB): peak = 1421.692; parent = 1287.438; children = 134.327
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3364.930; parent = 2343.348; children = 1021.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 2375.359 ; gain = 761.301 ; free physical = 6048 ; free virtual = 48348
Synthesis current peak Physical Memory [PSS] (MB): peak = 1421.692; parent = 1287.438; children = 135.978
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3364.930; parent = 2343.348; children = 1021.582
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'read_address_reg' [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/3d18/Local_Maxima_640_480/process.sv:130]
WARNING: [Synth 8-327] inferring latch for variable 'write_address_reg' [/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.gen/sources_1/bd/design_1/ipshared/3d18/Local_Maxima_640_480/process.sv:138]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 2375.359 ; gain = 761.301 ; free physical = 6378 ; free virtual = 48685
Synthesis current peak Physical Memory [PSS] (MB): peak = 1421.692; parent = 1287.438; children = 138.021
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3364.930; parent = 2343.348; children = 1021.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 640   
+---Registers : 
	              480 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1920  
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input  480 Bit        Muxes := 5     
	   3 Input  480 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4494  
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port data_2[2][5] in module local_maxima__88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][4] in module local_maxima__88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][3] in module local_maxima__88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][2] in module local_maxima__88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][1] in module local_maxima__88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][0] in module local_maxima__88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_2[2] in module local_maxima__88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][5] in module local_maxima__87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][4] in module local_maxima__87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][3] in module local_maxima__87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][2] in module local_maxima__87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][1] in module local_maxima__87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][0] in module local_maxima__87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_2[2] in module local_maxima__87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][5] in module local_maxima__86 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][4] in module local_maxima__86 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][3] in module local_maxima__86 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][2] in module local_maxima__86 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][1] in module local_maxima__86 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][0] in module local_maxima__86 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_2[2] in module local_maxima__86 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][5] in module local_maxima__85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][4] in module local_maxima__85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][3] in module local_maxima__85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][2] in module local_maxima__85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][1] in module local_maxima__85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][0] in module local_maxima__85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_2[2] in module local_maxima__85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][5] in module local_maxima__84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][4] in module local_maxima__84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][3] in module local_maxima__84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][2] in module local_maxima__84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][1] in module local_maxima__84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][0] in module local_maxima__84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_2[2] in module local_maxima__84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][5] in module local_maxima__83 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][4] in module local_maxima__83 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][3] in module local_maxima__83 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][2] in module local_maxima__83 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][1] in module local_maxima__83 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][0] in module local_maxima__83 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_2[2] in module local_maxima__83 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][5] in module local_maxima__82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][4] in module local_maxima__82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][3] in module local_maxima__82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][2] in module local_maxima__82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][1] in module local_maxima__82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][0] in module local_maxima__82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_2[2] in module local_maxima__82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][5] in module local_maxima__81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][4] in module local_maxima__81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][3] in module local_maxima__81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][2] in module local_maxima__81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][1] in module local_maxima__81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][0] in module local_maxima__81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_2[2] in module local_maxima__81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][5] in module local_maxima__80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][4] in module local_maxima__80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][3] in module local_maxima__80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][2] in module local_maxima__80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][1] in module local_maxima__80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][0] in module local_maxima__80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_2[2] in module local_maxima__80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][5] in module local_maxima__79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][4] in module local_maxima__79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][3] in module local_maxima__79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][2] in module local_maxima__79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][1] in module local_maxima__79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][0] in module local_maxima__79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_2[2] in module local_maxima__79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][5] in module local_maxima__78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][4] in module local_maxima__78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][3] in module local_maxima__78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][2] in module local_maxima__78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][1] in module local_maxima__78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][0] in module local_maxima__78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_2[2] in module local_maxima__78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][5] in module local_maxima__77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][4] in module local_maxima__77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][3] in module local_maxima__77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][2] in module local_maxima__77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][1] in module local_maxima__77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][0] in module local_maxima__77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_2[2] in module local_maxima__77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][5] in module local_maxima__76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][4] in module local_maxima__76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][3] in module local_maxima__76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][2] in module local_maxima__76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][1] in module local_maxima__76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][0] in module local_maxima__76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_2[2] in module local_maxima__76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][5] in module local_maxima__75 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_2[2][4] in module local_maxima__75 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_481/\counter_reg[9] )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:32 ; elapsed = 00:06:15 . Memory (MB): peak = 2375.359 ; gain = 761.301 ; free physical = 7782 ; free virtual = 49986
Synthesis current peak Physical Memory [PSS] (MB): peak = 9841.174; parent = 1287.438; children = 8708.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16643.492; parent = 2347.266; children = 14300.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:38 ; elapsed = 00:06:21 . Memory (MB): peak = 2375.359 ; gain = 761.301 ; free physical = 7616 ; free virtual = 49875
Synthesis current peak Physical Memory [PSS] (MB): peak = 9841.174; parent = 1346.024; children = 8708.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16643.492; parent = 2347.266; children = 14300.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:39 ; elapsed = 00:06:22 . Memory (MB): peak = 2375.359 ; gain = 761.301 ; free physical = 7611 ; free virtual = 49871
Synthesis current peak Physical Memory [PSS] (MB): peak = 9841.174; parent = 1348.446; children = 8708.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16643.492; parent = 2347.266; children = 14300.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:42 ; elapsed = 00:06:32 . Memory (MB): peak = 2375.359 ; gain = 761.301 ; free physical = 7069 ; free virtual = 49330
Synthesis current peak Physical Memory [PSS] (MB): peak = 9841.174; parent = 1348.446; children = 8708.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16651.496; parent = 2351.355; children = 14300.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:48 ; elapsed = 00:06:38 . Memory (MB): peak = 2375.359 ; gain = 761.301 ; free physical = 7066 ; free virtual = 49344
Synthesis current peak Physical Memory [PSS] (MB): peak = 9841.174; parent = 1348.446; children = 8708.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16651.496; parent = 2351.355; children = 14300.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:48 ; elapsed = 00:06:38 . Memory (MB): peak = 2375.359 ; gain = 761.301 ; free physical = 7065 ; free virtual = 49343
Synthesis current peak Physical Memory [PSS] (MB): peak = 9841.174; parent = 1348.446; children = 8708.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16651.496; parent = 2351.355; children = 14300.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:49 ; elapsed = 00:06:39 . Memory (MB): peak = 2375.359 ; gain = 761.301 ; free physical = 7059 ; free virtual = 49337
Synthesis current peak Physical Memory [PSS] (MB): peak = 9841.174; parent = 1348.446; children = 8708.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16651.496; parent = 2351.355; children = 14300.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:49 ; elapsed = 00:06:39 . Memory (MB): peak = 2375.359 ; gain = 761.301 ; free physical = 7059 ; free virtual = 49337
Synthesis current peak Physical Memory [PSS] (MB): peak = 9841.174; parent = 1348.446; children = 8708.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16651.496; parent = 2351.355; children = 14300.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:50 ; elapsed = 00:06:40 . Memory (MB): peak = 2375.359 ; gain = 761.301 ; free physical = 7058 ; free virtual = 49334
Synthesis current peak Physical Memory [PSS] (MB): peak = 9841.174; parent = 1348.446; children = 8708.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16651.496; parent = 2351.355; children = 14300.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:50 ; elapsed = 00:06:41 . Memory (MB): peak = 2375.359 ; gain = 761.301 ; free physical = 7058 ; free virtual = 49334
Synthesis current peak Physical Memory [PSS] (MB): peak = 9841.174; parent = 1348.446; children = 8708.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16651.496; parent = 2351.355; children = 14300.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |   666|
|3     |LUT3 |   645|
|4     |LUT4 |    68|
|5     |LUT5 |  7042|
|6     |LUT6 | 17358|
|7     |FDRE | 12662|
|8     |FDSE |  1281|
|9     |LD   |    18|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:50 ; elapsed = 00:06:41 . Memory (MB): peak = 2375.359 ; gain = 761.301 ; free physical = 7058 ; free virtual = 49334
Synthesis current peak Physical Memory [PSS] (MB): peak = 9841.174; parent = 1348.446; children = 8708.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16651.496; parent = 2351.355; children = 14300.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 402 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:45 ; elapsed = 00:06:41 . Memory (MB): peak = 2375.359 ; gain = 606.551 ; free physical = 12117 ; free virtual = 54405
Synthesis Optimization Complete : Time (s): cpu = 00:03:53 ; elapsed = 00:06:46 . Memory (MB): peak = 2375.359 ; gain = 761.301 ; free physical = 12121 ; free virtual = 54399
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2375.359 ; gain = 0.000 ; free physical = 12115 ; free virtual = 54394
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_local_maxima_zybo_0_0' is not ideal for floorplanning, since the cellview 'process' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2391.367 ; gain = 0.000 ; free physical = 12056 ; free virtual = 54332
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  LD => LDCE: 18 instances

Synth Design complete, checksum: 78141ebb
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 117 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:00 ; elapsed = 00:06:54 . Memory (MB): peak = 2391.367 ; gain = 1106.902 ; free physical = 12291 ; free virtual = 54567
INFO: [Common 17-1381] The checkpoint '/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.runs/design_1_local_maxima_zybo_0_0_synth_1/design_1_local_maxima_zybo_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_local_maxima_zybo_0_0, cache-ID = 085f76e18b79a10d
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/overcookedlobster/Documents/School/VLSI/Local_Maxima_Pynq/Local_Maxima_Pynq.runs/design_1_local_maxima_zybo_0_0_synth_1/design_1_local_maxima_zybo_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_local_maxima_zybo_0_0_utilization_synth.rpt -pb design_1_local_maxima_zybo_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 29 20:36:41 2023...
