read -sv run_verilog_mid/adder_32b_11_93_be946dc79406d7ea52890a5760346cc4.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_11_93_be946dc79406d7ea52890a5760346cc4_yosys.v
