# Microsemi Physical design constraints file

# Version: v11.7 11.7.0.119

# Design Name: TDR 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S150 , Package: 1152 FC , Speed grade: STD 

# Date generated: Thu Mar 03 12:18:18 2016 


#
# Local clock constraints
#


#
# Region constraints
#


#
# Core cell constraints
#

