#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2830.in[1] (.names)                                                                                                              0.479     2.105
new_n2830.out[0] (.names)                                                                                                             0.261     2.366
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.700
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.961
new_n2873_1.in[0] (.names)                                                                                                            0.337     3.298
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.559
new_n2911.in[0] (.names)                                                                                                              0.466     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2986.in[0] (.names)                                                                                                              0.621     5.646
new_n2986.out[0] (.names)                                                                                                             0.261     5.907
new_n3017.in[3] (.names)                                                                                                              0.479     6.386
new_n3017.out[0] (.names)                                                                                                             0.261     6.647
new_n3062.in[0] (.names)                                                                                                              0.472     7.119
new_n3062.out[0] (.names)                                                                                                             0.261     7.380
new_n3084_1.in[0] (.names)                                                                                                            0.479     7.859
new_n3084_1.out[0] (.names)                                                                                                           0.235     8.094
new_n3094_1.in[3] (.names)                                                                                                            0.332     8.427
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.688
new_n3128_1.in[2] (.names)                                                                                                            0.476     9.163
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.424
new_n3157.in[1] (.names)                                                                                                              0.568     9.992
new_n3157.out[0] (.names)                                                                                                             0.235    10.227
new_n3156.in[3] (.names)                                                                                                              0.588    10.815
new_n3156.out[0] (.names)                                                                                                             0.261    11.076
new_n3155.in[5] (.names)                                                                                                              0.475    11.551
new_n3155.out[0] (.names)                                                                                                             0.261    11.812
new_n3187.in[1] (.names)                                                                                                              0.100    11.912
new_n3187.out[0] (.names)                                                                                                             0.261    12.173
new_n3199_1.in[0] (.names)                                                                                                            0.290    12.463
new_n3199_1.out[0] (.names)                                                                                                           0.235    12.698
new_n3219_1.in[1] (.names)                                                                                                            0.473    13.172
new_n3219_1.out[0] (.names)                                                                                                           0.261    13.433
new_n3210.in[2] (.names)                                                                                                              0.746    14.178
new_n3210.out[0] (.names)                                                                                                             0.261    14.439
n433.in[3] (.names)                                                                                                                   0.100    14.539
n433.out[0] (.names)                                                                                                                  0.235    14.774
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].D[0] (.latch)                                                                      0.000    14.774
data arrival time                                                                                                                              14.774

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[94].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.774
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.798


#Path 2
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2830.in[1] (.names)                                                                                                              0.479     2.105
new_n2830.out[0] (.names)                                                                                                             0.261     2.366
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.700
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.961
new_n2873_1.in[0] (.names)                                                                                                            0.337     3.298
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.559
new_n2911.in[0] (.names)                                                                                                              0.466     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2986.in[0] (.names)                                                                                                              0.621     5.646
new_n2986.out[0] (.names)                                                                                                             0.261     5.907
new_n3017.in[3] (.names)                                                                                                              0.479     6.386
new_n3017.out[0] (.names)                                                                                                             0.261     6.647
new_n3062.in[0] (.names)                                                                                                              0.472     7.119
new_n3062.out[0] (.names)                                                                                                             0.261     7.380
new_n3084_1.in[0] (.names)                                                                                                            0.479     7.859
new_n3084_1.out[0] (.names)                                                                                                           0.235     8.094
new_n3094_1.in[3] (.names)                                                                                                            0.332     8.427
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.688
new_n3128_1.in[2] (.names)                                                                                                            0.476     9.163
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.424
new_n3157.in[1] (.names)                                                                                                              0.568     9.992
new_n3157.out[0] (.names)                                                                                                             0.235    10.227
new_n3156.in[3] (.names)                                                                                                              0.588    10.815
new_n3156.out[0] (.names)                                                                                                             0.261    11.076
new_n3155.in[5] (.names)                                                                                                              0.475    11.551
new_n3155.out[0] (.names)                                                                                                             0.261    11.812
new_n3187.in[1] (.names)                                                                                                              0.100    11.912
new_n3187.out[0] (.names)                                                                                                             0.261    12.173
new_n3199_1.in[0] (.names)                                                                                                            0.290    12.463
new_n3199_1.out[0] (.names)                                                                                                           0.235    12.698
new_n3219_1.in[1] (.names)                                                                                                            0.473    13.172
new_n3219_1.out[0] (.names)                                                                                                           0.261    13.433
new_n3221.in[1] (.names)                                                                                                              0.458    13.891
new_n3221.out[0] (.names)                                                                                                             0.261    14.152
n438.in[4] (.names)                                                                                                                   0.100    14.252
n438.out[0] (.names)                                                                                                                  0.261    14.513
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].D[0] (.latch)                                                                      0.000    14.513
data arrival time                                                                                                                              14.513

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[95].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.513
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.536


#Path 3
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2830.in[1] (.names)                                                                                                              0.479     2.105
new_n2830.out[0] (.names)                                                                                                             0.261     2.366
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.700
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.961
new_n2873_1.in[0] (.names)                                                                                                            0.337     3.298
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.559
new_n2911.in[0] (.names)                                                                                                              0.466     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2986.in[0] (.names)                                                                                                              0.621     5.646
new_n2986.out[0] (.names)                                                                                                             0.261     5.907
new_n3017.in[3] (.names)                                                                                                              0.479     6.386
new_n3017.out[0] (.names)                                                                                                             0.261     6.647
new_n3062.in[0] (.names)                                                                                                              0.472     7.119
new_n3062.out[0] (.names)                                                                                                             0.261     7.380
new_n3084_1.in[0] (.names)                                                                                                            0.479     7.859
new_n3084_1.out[0] (.names)                                                                                                           0.235     8.094
new_n3094_1.in[3] (.names)                                                                                                            0.332     8.427
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.688
new_n3128_1.in[2] (.names)                                                                                                            0.476     9.163
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.424
new_n3157.in[1] (.names)                                                                                                              0.568     9.992
new_n3157.out[0] (.names)                                                                                                             0.235    10.227
new_n3156.in[3] (.names)                                                                                                              0.588    10.815
new_n3156.out[0] (.names)                                                                                                             0.261    11.076
new_n3155.in[5] (.names)                                                                                                              0.475    11.551
new_n3155.out[0] (.names)                                                                                                             0.261    11.812
new_n3153_1.in[1] (.names)                                                                                                            0.332    12.144
new_n3153_1.out[0] (.names)                                                                                                           0.235    12.379
new_n3194_1.in[3] (.names)                                                                                                            0.337    12.716
new_n3194_1.out[0] (.names)                                                                                                           0.261    12.977
new_n3198_1.in[2] (.names)                                                                                                            0.100    13.077
new_n3198_1.out[0] (.names)                                                                                                           0.235    13.312
new_n3197.in[2] (.names)                                                                                                              0.100    13.412
new_n3197.out[0] (.names)                                                                                                             0.261    13.673
n428.in[3] (.names)                                                                                                                   0.100    13.773
n428.out[0] (.names)                                                                                                                  0.235    14.008
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].D[0] (.latch)                                                                      0.000    14.008
data arrival time                                                                                                                              14.008

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[93].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -14.008
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -14.032


#Path 4
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2830.in[1] (.names)                                                                                                              0.479     2.105
new_n2830.out[0] (.names)                                                                                                             0.261     2.366
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.700
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.961
new_n2873_1.in[0] (.names)                                                                                                            0.337     3.298
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.559
new_n2911.in[0] (.names)                                                                                                              0.466     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2986.in[0] (.names)                                                                                                              0.621     5.646
new_n2986.out[0] (.names)                                                                                                             0.261     5.907
new_n3017.in[3] (.names)                                                                                                              0.479     6.386
new_n3017.out[0] (.names)                                                                                                             0.261     6.647
new_n3062.in[0] (.names)                                                                                                              0.472     7.119
new_n3062.out[0] (.names)                                                                                                             0.261     7.380
new_n3084_1.in[0] (.names)                                                                                                            0.479     7.859
new_n3084_1.out[0] (.names)                                                                                                           0.235     8.094
new_n3094_1.in[3] (.names)                                                                                                            0.332     8.427
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.688
new_n3128_1.in[2] (.names)                                                                                                            0.476     9.163
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.424
new_n3157.in[1] (.names)                                                                                                              0.568     9.992
new_n3157.out[0] (.names)                                                                                                             0.235    10.227
new_n3156.in[3] (.names)                                                                                                              0.588    10.815
new_n3156.out[0] (.names)                                                                                                             0.261    11.076
new_n3155.in[5] (.names)                                                                                                              0.475    11.551
new_n3155.out[0] (.names)                                                                                                             0.261    11.812
new_n3153_1.in[1] (.names)                                                                                                            0.332    12.144
new_n3153_1.out[0] (.names)                                                                                                           0.235    12.379
new_n3194_1.in[3] (.names)                                                                                                            0.337    12.716
new_n3194_1.out[0] (.names)                                                                                                           0.261    12.977
new_n3184_1.in[1] (.names)                                                                                                            0.100    13.077
new_n3184_1.out[0] (.names)                                                                                                           0.235    13.312
n423.in[4] (.names)                                                                                                                   0.100    13.412
n423.out[0] (.names)                                                                                                                  0.261    13.673
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].D[0] (.latch)                                                                      0.000    13.673
data arrival time                                                                                                                              13.673

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[92].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.673
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.697


#Path 5
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2830.in[1] (.names)                                                                                                              0.479     2.105
new_n2830.out[0] (.names)                                                                                                             0.261     2.366
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.700
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.961
new_n2873_1.in[0] (.names)                                                                                                            0.337     3.298
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.559
new_n2911.in[0] (.names)                                                                                                              0.466     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2986.in[0] (.names)                                                                                                              0.621     5.646
new_n2986.out[0] (.names)                                                                                                             0.261     5.907
new_n3017.in[3] (.names)                                                                                                              0.479     6.386
new_n3017.out[0] (.names)                                                                                                             0.261     6.647
new_n3062.in[0] (.names)                                                                                                              0.472     7.119
new_n3062.out[0] (.names)                                                                                                             0.261     7.380
new_n3084_1.in[0] (.names)                                                                                                            0.479     7.859
new_n3084_1.out[0] (.names)                                                                                                           0.235     8.094
new_n3094_1.in[3] (.names)                                                                                                            0.332     8.427
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.688
new_n3128_1.in[2] (.names)                                                                                                            0.476     9.163
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.424
new_n3157.in[1] (.names)                                                                                                              0.568     9.992
new_n3157.out[0] (.names)                                                                                                             0.235    10.227
new_n3156.in[3] (.names)                                                                                                              0.588    10.815
new_n3156.out[0] (.names)                                                                                                             0.261    11.076
new_n3155.in[5] (.names)                                                                                                              0.475    11.551
new_n3155.out[0] (.names)                                                                                                             0.261    11.812
new_n3171.in[1] (.names)                                                                                                              0.332    12.144
new_n3171.out[0] (.names)                                                                                                             0.235    12.379
new_n3170.in[0] (.names)                                                                                                              0.100    12.479
new_n3170.out[0] (.names)                                                                                                             0.235    12.714
new_n3168_1.in[4] (.names)                                                                                                            0.331    13.046
new_n3168_1.out[0] (.names)                                                                                                           0.235    13.281
n418.in[2] (.names)                                                                                                                   0.100    13.381
n418.out[0] (.names)                                                                                                                  0.235    13.616
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].D[0] (.latch)                                                                      0.000    13.616
data arrival time                                                                                                                              13.616

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[91].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.616
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.639


#Path 6
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2830.in[1] (.names)                                                                                                              0.479     2.105
new_n2830.out[0] (.names)                                                                                                             0.261     2.366
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.700
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.961
new_n2873_1.in[0] (.names)                                                                                                            0.337     3.298
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.559
new_n2911.in[0] (.names)                                                                                                              0.466     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2986.in[0] (.names)                                                                                                              0.621     5.646
new_n2986.out[0] (.names)                                                                                                             0.261     5.907
new_n3017.in[3] (.names)                                                                                                              0.479     6.386
new_n3017.out[0] (.names)                                                                                                             0.261     6.647
new_n3062.in[0] (.names)                                                                                                              0.472     7.119
new_n3062.out[0] (.names)                                                                                                             0.261     7.380
new_n3084_1.in[0] (.names)                                                                                                            0.479     7.859
new_n3084_1.out[0] (.names)                                                                                                           0.235     8.094
new_n3094_1.in[3] (.names)                                                                                                            0.332     8.427
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.688
new_n3107.in[1] (.names)                                                                                                              0.476     9.163
new_n3107.out[0] (.names)                                                                                                             0.235     9.398
new_n3103_1.in[1] (.names)                                                                                                            0.330     9.729
new_n3103_1.out[0] (.names)                                                                                                           0.235     9.964
new_n3111.in[0] (.names)                                                                                                              0.331    10.295
new_n3111.out[0] (.names)                                                                                                             0.235    10.530
new_n3133_1.in[4] (.names)                                                                                                            0.480    11.010
new_n3133_1.out[0] (.names)                                                                                                           0.235    11.245
new_n3148_1.in[1] (.names)                                                                                                            0.473    11.719
new_n3148_1.out[0] (.names)                                                                                                           0.235    11.954
new_n3131.in[4] (.names)                                                                                                              0.480    12.434
new_n3131.out[0] (.names)                                                                                                             0.235    12.669
n408.in[3] (.names)                                                                                                                   0.600    13.269
n408.out[0] (.names)                                                                                                                  0.235    13.504
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].D[0] (.latch)                                                                      0.000    13.504
data arrival time                                                                                                                              13.504

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[89].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.504
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.528


#Path 7
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2830.in[1] (.names)                                                                                                              0.479     2.105
new_n2830.out[0] (.names)                                                                                                             0.261     2.366
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.700
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.961
new_n2873_1.in[0] (.names)                                                                                                            0.337     3.298
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.559
new_n2911.in[0] (.names)                                                                                                              0.466     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2986.in[0] (.names)                                                                                                              0.621     5.646
new_n2986.out[0] (.names)                                                                                                             0.261     5.907
new_n3017.in[3] (.names)                                                                                                              0.479     6.386
new_n3017.out[0] (.names)                                                                                                             0.261     6.647
new_n3062.in[0] (.names)                                                                                                              0.472     7.119
new_n3062.out[0] (.names)                                                                                                             0.261     7.380
new_n3084_1.in[0] (.names)                                                                                                            0.479     7.859
new_n3084_1.out[0] (.names)                                                                                                           0.235     8.094
new_n3094_1.in[3] (.names)                                                                                                            0.332     8.427
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.688
new_n3128_1.in[2] (.names)                                                                                                            0.476     9.163
new_n3128_1.out[0] (.names)                                                                                                           0.261     9.424
new_n3157.in[1] (.names)                                                                                                              0.568     9.992
new_n3157.out[0] (.names)                                                                                                             0.235    10.227
new_n3156.in[3] (.names)                                                                                                              0.588    10.815
new_n3156.out[0] (.names)                                                                                                             0.261    11.076
new_n3155.in[5] (.names)                                                                                                              0.475    11.551
new_n3155.out[0] (.names)                                                                                                             0.261    11.812
new_n3153_1.in[1] (.names)                                                                                                            0.332    12.144
new_n3153_1.out[0] (.names)                                                                                                           0.235    12.379
new_n3151.in[1] (.names)                                                                                                              0.100    12.479
new_n3151.out[0] (.names)                                                                                                             0.235    12.714
new_n3150.in[3] (.names)                                                                                                              0.100    12.814
new_n3150.out[0] (.names)                                                                                                             0.235    13.049
n413.in[2] (.names)                                                                                                                   0.100    13.149
n413.out[0] (.names)                                                                                                                  0.235    13.384
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].D[0] (.latch)                                                                      0.000    13.384
data arrival time                                                                                                                              13.384

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[90].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -13.384
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -13.408


#Path 8
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2830.in[1] (.names)                                                                                                              0.479     2.105
new_n2830.out[0] (.names)                                                                                                             0.261     2.366
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.700
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.961
new_n2873_1.in[0] (.names)                                                                                                            0.337     3.298
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.559
new_n2911.in[0] (.names)                                                                                                              0.466     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2986.in[0] (.names)                                                                                                              0.621     5.646
new_n2986.out[0] (.names)                                                                                                             0.261     5.907
new_n3017.in[3] (.names)                                                                                                              0.479     6.386
new_n3017.out[0] (.names)                                                                                                             0.261     6.647
new_n3062.in[0] (.names)                                                                                                              0.472     7.119
new_n3062.out[0] (.names)                                                                                                             0.261     7.380
new_n3084_1.in[0] (.names)                                                                                                            0.479     7.859
new_n3084_1.out[0] (.names)                                                                                                           0.235     8.094
new_n3094_1.in[3] (.names)                                                                                                            0.332     8.427
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.688
new_n3107.in[1] (.names)                                                                                                              0.476     9.163
new_n3107.out[0] (.names)                                                                                                             0.235     9.398
new_n3103_1.in[1] (.names)                                                                                                            0.330     9.729
new_n3103_1.out[0] (.names)                                                                                                           0.235     9.964
new_n3111.in[0] (.names)                                                                                                              0.331    10.295
new_n3111.out[0] (.names)                                                                                                             0.235    10.530
new_n3120.in[1] (.names)                                                                                                              0.480    11.010
new_n3120.out[0] (.names)                                                                                                             0.235    11.245
new_n3118_1.in[3] (.names)                                                                                                            0.470    11.715
new_n3118_1.out[0] (.names)                                                                                                           0.235    11.950
new_n3117.in[2] (.names)                                                                                                              0.100    12.050
new_n3117.out[0] (.names)                                                                                                             0.261    12.311
n403.in[3] (.names)                                                                                                                   0.100    12.411
n403.out[0] (.names)                                                                                                                  0.235    12.646
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].D[0] (.latch)                                                                      0.000    12.646
data arrival time                                                                                                                              12.646

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[88].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.646
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.670


#Path 9
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2830.in[1] (.names)                                                                                                              0.479     2.105
new_n2830.out[0] (.names)                                                                                                             0.261     2.366
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.700
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.961
new_n2873_1.in[0] (.names)                                                                                                            0.337     3.298
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.559
new_n2911.in[0] (.names)                                                                                                              0.466     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2986.in[0] (.names)                                                                                                              0.621     5.646
new_n2986.out[0] (.names)                                                                                                             0.261     5.907
new_n3017.in[3] (.names)                                                                                                              0.479     6.386
new_n3017.out[0] (.names)                                                                                                             0.261     6.647
new_n3062.in[0] (.names)                                                                                                              0.472     7.119
new_n3062.out[0] (.names)                                                                                                             0.261     7.380
new_n3084_1.in[0] (.names)                                                                                                            0.479     7.859
new_n3084_1.out[0] (.names)                                                                                                           0.235     8.094
new_n3094_1.in[3] (.names)                                                                                                            0.332     8.427
new_n3094_1.out[0] (.names)                                                                                                           0.261     8.688
new_n3107.in[1] (.names)                                                                                                              0.476     9.163
new_n3107.out[0] (.names)                                                                                                             0.235     9.398
new_n3103_1.in[1] (.names)                                                                                                            0.330     9.729
new_n3103_1.out[0] (.names)                                                                                                           0.235     9.964
new_n3111.in[0] (.names)                                                                                                              0.331    10.295
new_n3111.out[0] (.names)                                                                                                             0.235    10.530
new_n3101.in[1] (.names)                                                                                                              0.477    11.007
new_n3101.out[0] (.names)                                                                                                             0.235    11.242
new_n3099_1.in[2] (.names)                                                                                                            0.476    11.718
new_n3099_1.out[0] (.names)                                                                                                           0.235    11.953
n398.in[4] (.names)                                                                                                                   0.100    12.053
n398.out[0] (.names)                                                                                                                  0.261    12.314
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].D[0] (.latch)                                                                      0.000    12.314
data arrival time                                                                                                                              12.314

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[87].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.314
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.337


#Path 10
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2830.in[1] (.names)                                                                                                              0.479     2.105
new_n2830.out[0] (.names)                                                                                                             0.261     2.366
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.700
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.961
new_n2873_1.in[0] (.names)                                                                                                            0.337     3.298
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.559
new_n2911.in[0] (.names)                                                                                                              0.466     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2954_1.in[0] (.names)                                                                                                            0.478     5.503
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.738
new_n2973_1.in[4] (.names)                                                                                                            0.477     6.214
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.475
new_n2999_1.in[1] (.names)                                                                                                            0.475     6.950
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.211
new_n2998_1.in[0] (.names)                                                                                                            0.475     7.686
new_n2998_1.out[0] (.names)                                                                                                           0.235     7.921
new_n2997.in[1] (.names)                                                                                                              0.476     8.396
new_n2997.out[0] (.names)                                                                                                             0.235     8.631
new_n3027.in[0] (.names)                                                                                                              0.480     9.111
new_n3027.out[0] (.names)                                                                                                             0.261     9.372
new_n3039_1.in[1] (.names)                                                                                                            0.100     9.472
new_n3039_1.out[0] (.names)                                                                                                           0.235     9.707
new_n3067.in[0] (.names)                                                                                                              0.481    10.189
new_n3067.out[0] (.names)                                                                                                             0.261    10.450
new_n3070.in[2] (.names)                                                                                                              0.100    10.550
new_n3070.out[0] (.names)                                                                                                             0.235    10.785
new_n3069_1.in[1] (.names)                                                                                                            0.336    11.120
new_n3069_1.out[0] (.names)                                                                                                           0.235    11.355
n388.in[2] (.names)                                                                                                                   0.561    11.916
n388.out[0] (.names)                                                                                                                  0.235    12.151
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].D[0] (.latch)                                                                      0.000    12.151
data arrival time                                                                                                                              12.151

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[85].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -12.151
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -12.175


#Path 11
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2830.in[1] (.names)                                                                                                              0.479     2.105
new_n2830.out[0] (.names)                                                                                                             0.261     2.366
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.700
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.961
new_n2873_1.in[0] (.names)                                                                                                            0.337     3.298
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.559
new_n2911.in[0] (.names)                                                                                                              0.466     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2986.in[0] (.names)                                                                                                              0.621     5.646
new_n2986.out[0] (.names)                                                                                                             0.261     5.907
new_n3017.in[3] (.names)                                                                                                              0.479     6.386
new_n3017.out[0] (.names)                                                                                                             0.261     6.647
new_n3031.in[0] (.names)                                                                                                              0.472     7.119
new_n3031.out[0] (.names)                                                                                                             0.235     7.354
new_n3030.in[0] (.names)                                                                                                              0.332     7.687
new_n3030.out[0] (.names)                                                                                                             0.235     7.922
new_n3051.in[3] (.names)                                                                                                              0.327     8.249
new_n3051.out[0] (.names)                                                                                                             0.261     8.510
new_n3050.in[5] (.names)                                                                                                              0.337     8.847
new_n3050.out[0] (.names)                                                                                                             0.261     9.108
new_n3072.in[2] (.names)                                                                                                              0.478     9.585
new_n3072.out[0] (.names)                                                                                                             0.261     9.846
new_n3071.in[0] (.names)                                                                                                              0.471    10.318
new_n3071.out[0] (.names)                                                                                                             0.235    10.553
new_n3087.in[2] (.names)                                                                                                              0.477    11.030
new_n3087.out[0] (.names)                                                                                                             0.235    11.265
new_n3086.in[2] (.names)                                                                                                              0.100    11.365
new_n3086.out[0] (.names)                                                                                                             0.261    11.626
n393.in[3] (.names)                                                                                                                   0.100    11.726
n393.out[0] (.names)                                                                                                                  0.235    11.961
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].D[0] (.latch)                                                                      0.000    11.961
data arrival time                                                                                                                              11.961

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[86].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.961
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.984


#Path 12
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2830.in[1] (.names)                                                                                                              0.479     2.105
new_n2830.out[0] (.names)                                                                                                             0.261     2.366
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.700
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.961
new_n2873_1.in[0] (.names)                                                                                                            0.337     3.298
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.559
new_n2911.in[0] (.names)                                                                                                              0.466     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2954_1.in[0] (.names)                                                                                                            0.478     5.503
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.738
new_n2973_1.in[4] (.names)                                                                                                            0.477     6.214
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.475
new_n2999_1.in[1] (.names)                                                                                                            0.475     6.950
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.211
new_n2998_1.in[0] (.names)                                                                                                            0.475     7.686
new_n2998_1.out[0] (.names)                                                                                                           0.235     7.921
new_n2997.in[1] (.names)                                                                                                              0.476     8.396
new_n2997.out[0] (.names)                                                                                                             0.235     8.631
new_n3027.in[0] (.names)                                                                                                              0.480     9.111
new_n3027.out[0] (.names)                                                                                                             0.261     9.372
new_n3039_1.in[1] (.names)                                                                                                            0.100     9.472
new_n3039_1.out[0] (.names)                                                                                                           0.235     9.707
new_n3067.in[0] (.names)                                                                                                              0.481    10.189
new_n3067.out[0] (.names)                                                                                                             0.261    10.450
new_n3054_1.in[1] (.names)                                                                                                            0.618    11.068
new_n3054_1.out[0] (.names)                                                                                                           0.235    11.303
n383.in[2] (.names)                                                                                                                   0.100    11.403
n383.out[0] (.names)                                                                                                                  0.235    11.638
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].D[0] (.latch)                                                                      0.000    11.638
data arrival time                                                                                                                              11.638

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[84].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.638
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.661


#Path 13
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2830.in[1] (.names)                                                                                                              0.479     2.105
new_n2830.out[0] (.names)                                                                                                             0.261     2.366
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.700
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.961
new_n2873_1.in[0] (.names)                                                                                                            0.337     3.298
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.559
new_n2911.in[0] (.names)                                                                                                              0.466     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2954_1.in[0] (.names)                                                                                                            0.478     5.503
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.738
new_n2973_1.in[4] (.names)                                                                                                            0.477     6.214
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.475
new_n2999_1.in[1] (.names)                                                                                                            0.475     6.950
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.211
new_n2998_1.in[0] (.names)                                                                                                            0.475     7.686
new_n2998_1.out[0] (.names)                                                                                                           0.235     7.921
new_n2997.in[1] (.names)                                                                                                              0.476     8.396
new_n2997.out[0] (.names)                                                                                                             0.235     8.631
new_n3027.in[0] (.names)                                                                                                              0.480     9.111
new_n3027.out[0] (.names)                                                                                                             0.261     9.372
new_n3040.in[0] (.names)                                                                                                              0.478     9.850
new_n3040.out[0] (.names)                                                                                                             0.235    10.085
new_n3038_1.in[2] (.names)                                                                                                            0.329    10.415
new_n3038_1.out[0] (.names)                                                                                                           0.235    10.650
new_n3037.in[1] (.names)                                                                                                              0.100    10.750
new_n3037.out[0] (.names)                                                                                                             0.261    11.011
n378.in[2] (.names)                                                                                                                   0.100    11.111
n378.out[0] (.names)                                                                                                                  0.235    11.346
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].D[0] (.latch)                                                                      0.000    11.346
data arrival time                                                                                                                              11.346

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[83].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -11.346
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -11.369


#Path 14
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2830.in[1] (.names)                                                                                                              0.479     2.105
new_n2830.out[0] (.names)                                                                                                             0.261     2.366
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.700
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.961
new_n2873_1.in[0] (.names)                                                                                                            0.337     3.298
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.559
new_n2911.in[0] (.names)                                                                                                              0.466     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2954_1.in[0] (.names)                                                                                                            0.478     5.503
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.738
new_n2973_1.in[4] (.names)                                                                                                            0.477     6.214
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.475
new_n2999_1.in[1] (.names)                                                                                                            0.475     6.950
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.211
new_n2998_1.in[0] (.names)                                                                                                            0.475     7.686
new_n2998_1.out[0] (.names)                                                                                                           0.235     7.921
new_n2997.in[1] (.names)                                                                                                              0.476     8.396
new_n2997.out[0] (.names)                                                                                                             0.235     8.631
new_n3027.in[0] (.names)                                                                                                              0.480     9.111
new_n3027.out[0] (.names)                                                                                                             0.261     9.372
new_n3025.in[4] (.names)                                                                                                              0.478     9.850
new_n3025.out[0] (.names)                                                                                                             0.261    10.111
n373.in[3] (.names)                                                                                                                   0.100    10.211
n373.out[0] (.names)                                                                                                                  0.235    10.446
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].D[0] (.latch)                                                                      0.000    10.446
data arrival time                                                                                                                              10.446

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[82].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.446
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.470


#Path 15
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2830.in[1] (.names)                                                                                                              0.479     2.105
new_n2830.out[0] (.names)                                                                                                             0.261     2.366
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.700
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.961
new_n2873_1.in[0] (.names)                                                                                                            0.337     3.298
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.559
new_n2911.in[0] (.names)                                                                                                              0.466     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2954_1.in[0] (.names)                                                                                                            0.478     5.503
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.738
new_n2973_1.in[4] (.names)                                                                                                            0.477     6.214
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.475
new_n2999_1.in[1] (.names)                                                                                                            0.475     6.950
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.211
new_n2998_1.in[0] (.names)                                                                                                            0.475     7.686
new_n2998_1.out[0] (.names)                                                                                                           0.235     7.921
new_n2997.in[1] (.names)                                                                                                              0.476     8.396
new_n2997.out[0] (.names)                                                                                                             0.235     8.631
new_n2996.in[0] (.names)                                                                                                              0.100     8.731
new_n2996.out[0] (.names)                                                                                                             0.235     8.966
new_n3012.in[0] (.names)                                                                                                              0.337     9.303
new_n3012.out[0] (.names)                                                                                                             0.235     9.538
new_n3011.in[1] (.names)                                                                                                              0.100     9.638
new_n3011.out[0] (.names)                                                                                                             0.261     9.899
n368.in[2] (.names)                                                                                                                   0.100     9.999
n368.out[0] (.names)                                                                                                                  0.235    10.234
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].D[0] (.latch)                                                                      0.000    10.234
data arrival time                                                                                                                              10.234

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[81].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                             -10.234
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -10.258


#Path 16
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.626     1.553
new_n3950.out[0] (.names)                                                                0.235     1.788
new_n3952.in[0] (.names)                                                                 0.100     1.888
new_n3952.out[0] (.names)                                                                0.235     2.123
new_n3959_1.in[0] (.names)                                                               0.100     2.223
new_n3959_1.out[0] (.names)                                                              0.235     2.458
new_n3962.in[0] (.names)                                                                 0.100     2.558
new_n3962.out[0] (.names)                                                                0.235     2.793
new_n3965.in[0] (.names)                                                                 0.100     2.893
new_n3965.out[0] (.names)                                                                0.235     3.128
new_n3968_1.in[0] (.names)                                                               0.100     3.228
new_n3968_1.out[0] (.names)                                                              0.235     3.463
new_n3971.in[0] (.names)                                                                 0.485     3.948
new_n3971.out[0] (.names)                                                                0.235     4.183
new_n3974_1.in[0] (.names)                                                               0.100     4.283
new_n3974_1.out[0] (.names)                                                              0.235     4.518
new_n3977.in[0] (.names)                                                                 0.100     4.618
new_n3977.out[0] (.names)                                                                0.235     4.853
new_n3980.in[0] (.names)                                                                 0.756     5.608
new_n3980.out[0] (.names)                                                                0.235     5.843
new_n3983_1.in[0] (.names)                                                               0.100     5.943
new_n3983_1.out[0] (.names)                                                              0.235     6.178
new_n3986.in[0] (.names)                                                                 0.100     6.278
new_n3986.out[0] (.names)                                                                0.235     6.513
new_n3996.in[0] (.names)                                                                 0.100     6.613
new_n3996.out[0] (.names)                                                                0.261     6.874
new_n4004_1.in[2] (.names)                                                               0.100     6.974
new_n4004_1.out[0] (.names)                                                              0.261     7.235
new_n4010.in[0] (.names)                                                                 0.100     7.335
new_n4010.out[0] (.names)                                                                0.235     7.570
new_n4020.in[0] (.names)                                                                 0.100     7.670
new_n4020.out[0] (.names)                                                                0.261     7.931
new_n4019_1.in[0] (.names)                                                               0.623     8.555
new_n4019_1.out[0] (.names)                                                              0.235     8.790
new_n4018_1.in[3] (.names)                                                               0.332     9.122
new_n4018_1.out[0] (.names)                                                              0.235     9.357
n3393.in[2] (.names)                                                                     0.479     9.836
n3393.out[0] (.names)                                                                    0.235    10.071
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].D[0] (.latch)                         0.000    10.071
data arrival time                                                                                 10.071

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.071
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.095


#Path 17
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.337     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.732     2.568
new_n3316.out[0] (.names)                                                                0.235     2.803
new_n3319_1.in[0] (.names)                                                               0.100     2.903
new_n3319_1.out[0] (.names)                                                              0.235     3.138
new_n3322.in[0] (.names)                                                                 0.100     3.238
new_n3322.out[0] (.names)                                                                0.235     3.473
new_n3325.in[0] (.names)                                                                 0.100     3.573
new_n3325.out[0] (.names)                                                                0.235     3.808
new_n3328_1.in[0] (.names)                                                               0.100     3.908
new_n3328_1.out[0] (.names)                                                              0.235     4.143
new_n3331.in[0] (.names)                                                                 0.100     4.243
new_n3331.out[0] (.names)                                                                0.235     4.478
new_n3334_1.in[0] (.names)                                                               0.100     4.578
new_n3334_1.out[0] (.names)                                                              0.235     4.813
new_n3337.in[0] (.names)                                                                 0.855     5.669
new_n3337.out[0] (.names)                                                                0.235     5.904
new_n3340.in[0] (.names)                                                                 0.100     6.004
new_n3340.out[0] (.names)                                                                0.235     6.239
new_n3343_1.in[0] (.names)                                                               0.100     6.339
new_n3343_1.out[0] (.names)                                                              0.235     6.574
new_n3346.in[0] (.names)                                                                 0.100     6.674
new_n3346.out[0] (.names)                                                                0.235     6.909
new_n3349_1.in[0] (.names)                                                               0.100     7.009
new_n3349_1.out[0] (.names)                                                              0.235     7.244
new_n3359_1.in[0] (.names)                                                               0.100     7.344
new_n3359_1.out[0] (.names)                                                              0.261     7.605
new_n3367.in[2] (.names)                                                                 0.100     7.705
new_n3367.out[0] (.names)                                                                0.261     7.966
new_n3373_1.in[0] (.names)                                                               0.478     8.444
new_n3373_1.out[0] (.names)                                                              0.235     8.679
new_n3378_1.in[0] (.names)                                                               0.100     8.779
new_n3378_1.out[0] (.names)                                                              0.235     9.014
new_n3377.in[1] (.names)                                                                 0.100     9.114
new_n3377.out[0] (.names)                                                                0.235     9.349
n711.in[2] (.names)                                                                      0.431     9.780
n711.out[0] (.names)                                                                     0.235    10.015
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].D[0] (.latch)                         0.000    10.015
data arrival time                                                                                 10.015

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                -10.015
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -10.039


#Path 18
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2803_1.in[1] (.names)                                                                                                            0.473     2.099
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.360
new_n2802.in[0] (.names)                                                                                                              0.616     2.976
new_n2802.out[0] (.names)                                                                                                             0.235     3.211
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.311
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.546
new_n2846.in[1] (.names)                                                                                                              0.476     4.021
new_n2846.out[0] (.names)                                                                                                             0.235     4.256
new_n2868_1.in[4] (.names)                                                                                                            0.336     4.592
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.827
new_n2880.in[1] (.names)                                                                                                              0.337     5.164
new_n2880.out[0] (.names)                                                                                                             0.261     5.425
new_n2901.in[4] (.names)                                                                                                              0.479     5.904
new_n2901.out[0] (.names)                                                                                                             0.235     6.139
new_n2931.in[2] (.names)                                                                                                              0.338     6.477
new_n2931.out[0] (.names)                                                                                                             0.235     6.712
new_n2966.in[4] (.names)                                                                                                              0.336     7.048
new_n2966.out[0] (.names)                                                                                                             0.261     7.309
new_n2964_1.in[1] (.names)                                                                                                            0.472     7.781
new_n2964_1.out[0] (.names)                                                                                                           0.235     8.016
new_n2978_1.in[0] (.names)                                                                                                            0.470     8.486
new_n2978_1.out[0] (.names)                                                                                                           0.235     8.721
new_n2977.in[1] (.names)                                                                                                              0.100     8.821
new_n2977.out[0] (.names)                                                                                                             0.261     9.082
n358.in[2] (.names)                                                                                                                   0.615     9.697
n358.out[0] (.names)                                                                                                                  0.235     9.932
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].D[0] (.latch)                                                                      0.000     9.932
data arrival time                                                                                                                               9.932

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[79].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.932
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.955


#Path 19
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2830.in[1] (.names)                                                                                                              0.479     2.105
new_n2830.out[0] (.names)                                                                                                             0.261     2.366
new_n2843_1.in[5] (.names)                                                                                                            0.335     2.700
new_n2843_1.out[0] (.names)                                                                                                           0.261     2.961
new_n2873_1.in[0] (.names)                                                                                                            0.337     3.298
new_n2873_1.out[0] (.names)                                                                                                           0.261     3.559
new_n2911.in[0] (.names)                                                                                                              0.466     4.025
new_n2911.out[0] (.names)                                                                                                             0.261     4.286
new_n2939_1.in[3] (.names)                                                                                                            0.478     4.764
new_n2939_1.out[0] (.names)                                                                                                           0.261     5.025
new_n2954_1.in[0] (.names)                                                                                                            0.478     5.503
new_n2954_1.out[0] (.names)                                                                                                           0.235     5.738
new_n2973_1.in[4] (.names)                                                                                                            0.477     6.214
new_n2973_1.out[0] (.names)                                                                                                           0.261     6.475
new_n2999_1.in[1] (.names)                                                                                                            0.475     6.950
new_n2999_1.out[0] (.names)                                                                                                           0.261     7.211
new_n2998_1.in[0] (.names)                                                                                                            0.475     7.686
new_n2998_1.out[0] (.names)                                                                                                           0.235     7.921
new_n2997.in[1] (.names)                                                                                                              0.476     8.396
new_n2997.out[0] (.names)                                                                                                             0.235     8.631
new_n2996.in[0] (.names)                                                                                                              0.100     8.731
new_n2996.out[0] (.names)                                                                                                             0.235     8.966
new_n2995.in[4] (.names)                                                                                                              0.337     9.303
new_n2995.out[0] (.names)                                                                                                             0.261     9.564
n363.in[3] (.names)                                                                                                                   0.100     9.664
n363.out[0] (.names)                                                                                                                  0.235     9.899
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].D[0] (.latch)                                                                      0.000     9.899
data arrival time                                                                                                                               9.899

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[80].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.899
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.923


#Path 20
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.337     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.732     2.568
new_n3316.out[0] (.names)                                                                0.235     2.803
new_n3319_1.in[0] (.names)                                                               0.100     2.903
new_n3319_1.out[0] (.names)                                                              0.235     3.138
new_n3322.in[0] (.names)                                                                 0.100     3.238
new_n3322.out[0] (.names)                                                                0.235     3.473
new_n3325.in[0] (.names)                                                                 0.100     3.573
new_n3325.out[0] (.names)                                                                0.235     3.808
new_n3328_1.in[0] (.names)                                                               0.100     3.908
new_n3328_1.out[0] (.names)                                                              0.235     4.143
new_n3331.in[0] (.names)                                                                 0.100     4.243
new_n3331.out[0] (.names)                                                                0.235     4.478
new_n3334_1.in[0] (.names)                                                               0.100     4.578
new_n3334_1.out[0] (.names)                                                              0.235     4.813
new_n3337.in[0] (.names)                                                                 0.855     5.669
new_n3337.out[0] (.names)                                                                0.235     5.904
new_n3340.in[0] (.names)                                                                 0.100     6.004
new_n3340.out[0] (.names)                                                                0.235     6.239
new_n3343_1.in[0] (.names)                                                               0.100     6.339
new_n3343_1.out[0] (.names)                                                              0.235     6.574
new_n3346.in[0] (.names)                                                                 0.100     6.674
new_n3346.out[0] (.names)                                                                0.235     6.909
new_n3349_1.in[0] (.names)                                                               0.100     7.009
new_n3349_1.out[0] (.names)                                                              0.235     7.244
new_n3359_1.in[0] (.names)                                                               0.100     7.344
new_n3359_1.out[0] (.names)                                                              0.261     7.605
new_n3367.in[2] (.names)                                                                 0.100     7.705
new_n3367.out[0] (.names)                                                                0.261     7.966
new_n3373_1.in[0] (.names)                                                               0.478     8.444
new_n3373_1.out[0] (.names)                                                              0.235     8.679
new_n3381.in[0] (.names)                                                                 0.100     8.779
new_n3381.out[0] (.names)                                                                0.261     9.040
new_n3388_1.in[2] (.names)                                                               0.100     9.140
new_n3388_1.out[0] (.names)                                                              0.261     9.401
n726.in[1] (.names)                                                                      0.100     9.501
n726.out[0] (.names)                                                                     0.261     9.762
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].D[0] (.latch)                         0.000     9.762
data arrival time                                                                                  9.762

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.762
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.785


#Path 21
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.337     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.732     2.568
new_n3316.out[0] (.names)                                                                0.235     2.803
new_n3319_1.in[0] (.names)                                                               0.100     2.903
new_n3319_1.out[0] (.names)                                                              0.235     3.138
new_n3322.in[0] (.names)                                                                 0.100     3.238
new_n3322.out[0] (.names)                                                                0.235     3.473
new_n3325.in[0] (.names)                                                                 0.100     3.573
new_n3325.out[0] (.names)                                                                0.235     3.808
new_n3328_1.in[0] (.names)                                                               0.100     3.908
new_n3328_1.out[0] (.names)                                                              0.235     4.143
new_n3331.in[0] (.names)                                                                 0.100     4.243
new_n3331.out[0] (.names)                                                                0.235     4.478
new_n3334_1.in[0] (.names)                                                               0.100     4.578
new_n3334_1.out[0] (.names)                                                              0.235     4.813
new_n3337.in[0] (.names)                                                                 0.855     5.669
new_n3337.out[0] (.names)                                                                0.235     5.904
new_n3340.in[0] (.names)                                                                 0.100     6.004
new_n3340.out[0] (.names)                                                                0.235     6.239
new_n3343_1.in[0] (.names)                                                               0.100     6.339
new_n3343_1.out[0] (.names)                                                              0.235     6.574
new_n3346.in[0] (.names)                                                                 0.100     6.674
new_n3346.out[0] (.names)                                                                0.235     6.909
new_n3349_1.in[0] (.names)                                                               0.100     7.009
new_n3349_1.out[0] (.names)                                                              0.235     7.244
new_n3359_1.in[0] (.names)                                                               0.100     7.344
new_n3359_1.out[0] (.names)                                                              0.261     7.605
new_n3367.in[2] (.names)                                                                 0.100     7.705
new_n3367.out[0] (.names)                                                                0.261     7.966
new_n3373_1.in[0] (.names)                                                               0.478     8.444
new_n3373_1.out[0] (.names)                                                              0.235     8.679
new_n3381.in[0] (.names)                                                                 0.100     8.779
new_n3381.out[0] (.names)                                                                0.261     9.040
new_n3385.in[0] (.names)                                                                 0.100     9.140
new_n3385.out[0] (.names)                                                                0.261     9.401
n721.in[3] (.names)                                                                      0.100     9.501
n721.out[0] (.names)                                                                     0.261     9.762
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].D[0] (.latch)                         0.000     9.762
data arrival time                                                                                  9.762

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.762
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.785


#Path 22
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.337     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.732     2.568
new_n3316.out[0] (.names)                                                                0.235     2.803
new_n3319_1.in[0] (.names)                                                               0.100     2.903
new_n3319_1.out[0] (.names)                                                              0.235     3.138
new_n3322.in[0] (.names)                                                                 0.100     3.238
new_n3322.out[0] (.names)                                                                0.235     3.473
new_n3325.in[0] (.names)                                                                 0.100     3.573
new_n3325.out[0] (.names)                                                                0.235     3.808
new_n3328_1.in[0] (.names)                                                               0.100     3.908
new_n3328_1.out[0] (.names)                                                              0.235     4.143
new_n3331.in[0] (.names)                                                                 0.100     4.243
new_n3331.out[0] (.names)                                                                0.235     4.478
new_n3334_1.in[0] (.names)                                                               0.100     4.578
new_n3334_1.out[0] (.names)                                                              0.235     4.813
new_n3337.in[0] (.names)                                                                 0.855     5.669
new_n3337.out[0] (.names)                                                                0.235     5.904
new_n3340.in[0] (.names)                                                                 0.100     6.004
new_n3340.out[0] (.names)                                                                0.235     6.239
new_n3343_1.in[0] (.names)                                                               0.100     6.339
new_n3343_1.out[0] (.names)                                                              0.235     6.574
new_n3346.in[0] (.names)                                                                 0.100     6.674
new_n3346.out[0] (.names)                                                                0.235     6.909
new_n3349_1.in[0] (.names)                                                               0.100     7.009
new_n3349_1.out[0] (.names)                                                              0.235     7.244
new_n3359_1.in[0] (.names)                                                               0.100     7.344
new_n3359_1.out[0] (.names)                                                              0.261     7.605
new_n3367.in[2] (.names)                                                                 0.100     7.705
new_n3367.out[0] (.names)                                                                0.261     7.966
new_n3373_1.in[0] (.names)                                                               0.478     8.444
new_n3373_1.out[0] (.names)                                                              0.235     8.679
new_n3381.in[0] (.names)                                                                 0.100     8.779
new_n3381.out[0] (.names)                                                                0.261     9.040
new_n3380.in[0] (.names)                                                                 0.100     9.140
new_n3380.out[0] (.names)                                                                0.235     9.375
n716.in[4] (.names)                                                                      0.100     9.475
n716.out[0] (.names)                                                                     0.261     9.736
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].D[0] (.latch)                         0.000     9.736
data arrival time                                                                                  9.736

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.736
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.759


#Path 23
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.473     1.540
new_n4050.out[0] (.names)                                                                0.235     1.775
new_n4053_1.in[0] (.names)                                                               0.100     1.875
new_n4053_1.out[0] (.names)                                                              0.235     2.110
new_n4058_1.in[0] (.names)                                                               0.100     2.210
new_n4058_1.out[0] (.names)                                                              0.235     2.445
new_n4062.in[0] (.names)                                                                 0.100     2.545
new_n4062.out[0] (.names)                                                                0.235     2.780
new_n4065.in[0] (.names)                                                                 0.100     2.880
new_n4065.out[0] (.names)                                                                0.235     3.115
new_n4068_1.in[0] (.names)                                                               0.100     3.215
new_n4068_1.out[0] (.names)                                                              0.235     3.450
new_n4071.in[0] (.names)                                                                 0.100     3.550
new_n4071.out[0] (.names)                                                                0.235     3.785
new_n4074_1.in[0] (.names)                                                               0.100     3.885
new_n4074_1.out[0] (.names)                                                              0.235     4.120
new_n4077.in[0] (.names)                                                                 0.615     4.734
new_n4077.out[0] (.names)                                                                0.235     4.969
new_n4080.in[0] (.names)                                                                 0.100     5.069
new_n4080.out[0] (.names)                                                                0.235     5.304
new_n4083_1.in[0] (.names)                                                               0.100     5.404
new_n4083_1.out[0] (.names)                                                              0.235     5.639
new_n4086.in[0] (.names)                                                                 0.100     5.739
new_n4086.out[0] (.names)                                                                0.235     5.974
new_n4095.in[0] (.names)                                                                 0.100     6.074
new_n4095.out[0] (.names)                                                                0.261     6.335
new_n4103_1.in[2] (.names)                                                               0.100     6.435
new_n4103_1.out[0] (.names)                                                              0.261     6.696
new_n4109_1.in[0] (.names)                                                               0.591     7.287
new_n4109_1.out[0] (.names)                                                              0.235     7.522
new_n4119_1.in[0] (.names)                                                               0.100     7.622
new_n4119_1.out[0] (.names)                                                              0.261     7.883
new_n4127.in[2] (.names)                                                                 0.100     7.983
new_n4127.out[0] (.names)                                                                0.261     8.244
new_n4129_1.in[0] (.names)                                                               0.338     8.582
new_n4129_1.out[0] (.names)                                                              0.261     8.843
n3568.in[4] (.names)                                                                     0.618     9.461
n3568.out[0] (.names)                                                                    0.261     9.722
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].D[0] (.latch)                         0.000     9.722
data arrival time                                                                                  9.722

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[62].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.722
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.746


#Path 24
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.473     1.540
new_n4050.out[0] (.names)                                                                0.235     1.775
new_n4053_1.in[0] (.names)                                                               0.100     1.875
new_n4053_1.out[0] (.names)                                                              0.235     2.110
new_n4058_1.in[0] (.names)                                                               0.100     2.210
new_n4058_1.out[0] (.names)                                                              0.235     2.445
new_n4062.in[0] (.names)                                                                 0.100     2.545
new_n4062.out[0] (.names)                                                                0.235     2.780
new_n4065.in[0] (.names)                                                                 0.100     2.880
new_n4065.out[0] (.names)                                                                0.235     3.115
new_n4068_1.in[0] (.names)                                                               0.100     3.215
new_n4068_1.out[0] (.names)                                                              0.235     3.450
new_n4071.in[0] (.names)                                                                 0.100     3.550
new_n4071.out[0] (.names)                                                                0.235     3.785
new_n4074_1.in[0] (.names)                                                               0.100     3.885
new_n4074_1.out[0] (.names)                                                              0.235     4.120
new_n4077.in[0] (.names)                                                                 0.615     4.734
new_n4077.out[0] (.names)                                                                0.235     4.969
new_n4080.in[0] (.names)                                                                 0.100     5.069
new_n4080.out[0] (.names)                                                                0.235     5.304
new_n4083_1.in[0] (.names)                                                               0.100     5.404
new_n4083_1.out[0] (.names)                                                              0.235     5.639
new_n4086.in[0] (.names)                                                                 0.100     5.739
new_n4086.out[0] (.names)                                                                0.235     5.974
new_n4095.in[0] (.names)                                                                 0.100     6.074
new_n4095.out[0] (.names)                                                                0.261     6.335
new_n4103_1.in[2] (.names)                                                               0.100     6.435
new_n4103_1.out[0] (.names)                                                              0.261     6.696
new_n4109_1.in[0] (.names)                                                               0.591     7.287
new_n4109_1.out[0] (.names)                                                              0.235     7.522
new_n4112.in[0] (.names)                                                                 0.482     8.005
new_n4112.out[0] (.names)                                                                0.235     8.240
new_n4115.in[0] (.names)                                                                 0.575     8.814
new_n4115.out[0] (.names)                                                                0.235     9.049
new_n4114_1.in[1] (.names)                                                               0.100     9.149
new_n4114_1.out[0] (.names)                                                              0.235     9.384
n3548.in[2] (.names)                                                                     0.100     9.484
n3548.out[0] (.names)                                                                    0.235     9.719
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].D[0] (.latch)                         0.000     9.719
data arrival time                                                                                  9.719

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.719
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.743


#Path 25
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.626     1.553
new_n3950.out[0] (.names)                                                                0.235     1.788
new_n3952.in[0] (.names)                                                                 0.100     1.888
new_n3952.out[0] (.names)                                                                0.235     2.123
new_n3959_1.in[0] (.names)                                                               0.100     2.223
new_n3959_1.out[0] (.names)                                                              0.235     2.458
new_n3962.in[0] (.names)                                                                 0.100     2.558
new_n3962.out[0] (.names)                                                                0.235     2.793
new_n3965.in[0] (.names)                                                                 0.100     2.893
new_n3965.out[0] (.names)                                                                0.235     3.128
new_n3968_1.in[0] (.names)                                                               0.100     3.228
new_n3968_1.out[0] (.names)                                                              0.235     3.463
new_n3971.in[0] (.names)                                                                 0.485     3.948
new_n3971.out[0] (.names)                                                                0.235     4.183
new_n3974_1.in[0] (.names)                                                               0.100     4.283
new_n3974_1.out[0] (.names)                                                              0.235     4.518
new_n3977.in[0] (.names)                                                                 0.100     4.618
new_n3977.out[0] (.names)                                                                0.235     4.853
new_n3980.in[0] (.names)                                                                 0.756     5.608
new_n3980.out[0] (.names)                                                                0.235     5.843
new_n3983_1.in[0] (.names)                                                               0.100     5.943
new_n3983_1.out[0] (.names)                                                              0.235     6.178
new_n3986.in[0] (.names)                                                                 0.100     6.278
new_n3986.out[0] (.names)                                                                0.235     6.513
new_n3996.in[0] (.names)                                                                 0.100     6.613
new_n3996.out[0] (.names)                                                                0.261     6.874
new_n4004_1.in[2] (.names)                                                               0.100     6.974
new_n4004_1.out[0] (.names)                                                              0.261     7.235
new_n4010.in[0] (.names)                                                                 0.100     7.335
new_n4010.out[0] (.names)                                                                0.235     7.570
new_n4020.in[0] (.names)                                                                 0.100     7.670
new_n4020.out[0] (.names)                                                                0.261     7.931
new_n4028_1.in[2] (.names)                                                               0.477     8.408
new_n4028_1.out[0] (.names)                                                              0.261     8.669
new_n4031.in[0] (.names)                                                                 0.100     8.769
new_n4031.out[0] (.names)                                                                0.261     9.030
new_n4030.in[3] (.names)                                                                 0.100     9.130
new_n4030.out[0] (.names)                                                                0.235     9.365
n3408.in[2] (.names)                                                                     0.100     9.465
n3408.out[0] (.names)                                                                    0.235     9.700
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].D[0] (.latch)                         0.000     9.700
data arrival time                                                                                  9.700

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.700
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.724


#Path 26
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.626     1.553
new_n3950.out[0] (.names)                                                                0.235     1.788
new_n3952.in[0] (.names)                                                                 0.100     1.888
new_n3952.out[0] (.names)                                                                0.235     2.123
new_n3959_1.in[0] (.names)                                                               0.100     2.223
new_n3959_1.out[0] (.names)                                                              0.235     2.458
new_n3962.in[0] (.names)                                                                 0.100     2.558
new_n3962.out[0] (.names)                                                                0.235     2.793
new_n3965.in[0] (.names)                                                                 0.100     2.893
new_n3965.out[0] (.names)                                                                0.235     3.128
new_n3968_1.in[0] (.names)                                                               0.100     3.228
new_n3968_1.out[0] (.names)                                                              0.235     3.463
new_n3971.in[0] (.names)                                                                 0.485     3.948
new_n3971.out[0] (.names)                                                                0.235     4.183
new_n3974_1.in[0] (.names)                                                               0.100     4.283
new_n3974_1.out[0] (.names)                                                              0.235     4.518
new_n3977.in[0] (.names)                                                                 0.100     4.618
new_n3977.out[0] (.names)                                                                0.235     4.853
new_n3980.in[0] (.names)                                                                 0.756     5.608
new_n3980.out[0] (.names)                                                                0.235     5.843
new_n3983_1.in[0] (.names)                                                               0.100     5.943
new_n3983_1.out[0] (.names)                                                              0.235     6.178
new_n3986.in[0] (.names)                                                                 0.100     6.278
new_n3986.out[0] (.names)                                                                0.235     6.513
new_n3996.in[0] (.names)                                                                 0.100     6.613
new_n3996.out[0] (.names)                                                                0.261     6.874
new_n4004_1.in[2] (.names)                                                               0.100     6.974
new_n4004_1.out[0] (.names)                                                              0.261     7.235
new_n4010.in[0] (.names)                                                                 0.100     7.335
new_n4010.out[0] (.names)                                                                0.235     7.570
new_n4020.in[0] (.names)                                                                 0.100     7.670
new_n4020.out[0] (.names)                                                                0.261     7.931
new_n4028_1.in[2] (.names)                                                               0.477     8.408
new_n4028_1.out[0] (.names)                                                              0.261     8.669
new_n4034_1.in[0] (.names)                                                               0.100     8.769
new_n4034_1.out[0] (.names)                                                              0.235     9.004
new_n4033_1.in[2] (.names)                                                               0.100     9.104
new_n4033_1.out[0] (.names)                                                              0.261     9.365
n3413.in[3] (.names)                                                                     0.100     9.465
n3413.out[0] (.names)                                                                    0.235     9.700
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].D[0] (.latch)                         0.000     9.700
data arrival time                                                                                  9.700

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.700
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.724


#Path 27
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.647     0.813
new_n4175.out[0] (.names)                                                                0.261     1.074
new_n4181.in[0] (.names)                                                                 0.100     1.174
new_n4181.out[0] (.names)                                                                0.235     1.409
new_n4184_1.in[0] (.names)                                                               0.100     1.509
new_n4184_1.out[0] (.names)                                                              0.235     1.744
new_n4186.in[0] (.names)                                                                 0.100     1.844
new_n4186.out[0] (.names)                                                                0.235     2.079
new_n4192.in[0] (.names)                                                                 0.100     2.179
new_n4192.out[0] (.names)                                                                0.235     2.414
new_n4195.in[0] (.names)                                                                 0.627     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 0.753     6.374
new_n4221.out[0] (.names)                                                                0.235     6.609
new_n4224_1.in[0] (.names)                                                               0.100     6.709
new_n4224_1.out[0] (.names)                                                              0.235     6.944
new_n4230.in[0] (.names)                                                                 0.100     7.044
new_n4230.out[0] (.names)                                                                0.235     7.279
new_n4236.in[0] (.names)                                                                 0.100     7.379
new_n4236.out[0] (.names)                                                                0.235     7.614
new_n4245.in[0] (.names)                                                                 0.435     8.049
new_n4245.out[0] (.names)                                                                0.261     8.310
new_n4250.in[0] (.names)                                                                 0.100     8.410
new_n4250.out[0] (.names)                                                                0.261     8.671
new_n4249_1.in[3] (.names)                                                               0.100     8.771
new_n4249_1.out[0] (.names)                                                              0.261     9.032
n3878.in[2] (.names)                                                                     0.431     9.463
n3878.out[0] (.names)                                                                    0.235     9.698
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].D[0] (.latch)                         0.000     9.698
data arrival time                                                                                  9.698

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.698
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.721


#Path 28
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.473     1.540
new_n4050.out[0] (.names)                                                                0.235     1.775
new_n4053_1.in[0] (.names)                                                               0.100     1.875
new_n4053_1.out[0] (.names)                                                              0.235     2.110
new_n4058_1.in[0] (.names)                                                               0.100     2.210
new_n4058_1.out[0] (.names)                                                              0.235     2.445
new_n4062.in[0] (.names)                                                                 0.100     2.545
new_n4062.out[0] (.names)                                                                0.235     2.780
new_n4065.in[0] (.names)                                                                 0.100     2.880
new_n4065.out[0] (.names)                                                                0.235     3.115
new_n4068_1.in[0] (.names)                                                               0.100     3.215
new_n4068_1.out[0] (.names)                                                              0.235     3.450
new_n4071.in[0] (.names)                                                                 0.100     3.550
new_n4071.out[0] (.names)                                                                0.235     3.785
new_n4074_1.in[0] (.names)                                                               0.100     3.885
new_n4074_1.out[0] (.names)                                                              0.235     4.120
new_n4077.in[0] (.names)                                                                 0.615     4.734
new_n4077.out[0] (.names)                                                                0.235     4.969
new_n4080.in[0] (.names)                                                                 0.100     5.069
new_n4080.out[0] (.names)                                                                0.235     5.304
new_n4083_1.in[0] (.names)                                                               0.100     5.404
new_n4083_1.out[0] (.names)                                                              0.235     5.639
new_n4086.in[0] (.names)                                                                 0.100     5.739
new_n4086.out[0] (.names)                                                                0.235     5.974
new_n4095.in[0] (.names)                                                                 0.100     6.074
new_n4095.out[0] (.names)                                                                0.261     6.335
new_n4103_1.in[2] (.names)                                                               0.100     6.435
new_n4103_1.out[0] (.names)                                                              0.261     6.696
new_n4109_1.in[0] (.names)                                                               0.591     7.287
new_n4109_1.out[0] (.names)                                                              0.235     7.522
new_n4119_1.in[0] (.names)                                                               0.100     7.622
new_n4119_1.out[0] (.names)                                                              0.261     7.883
new_n4127.in[2] (.names)                                                                 0.100     7.983
new_n4127.out[0] (.names)                                                                0.261     8.244
new_n4132.in[0] (.names)                                                                 0.100     8.344
new_n4132.out[0] (.names)                                                                0.235     8.579
new_n4131.in[2] (.names)                                                                 0.100     8.679
new_n4131.out[0] (.names)                                                                0.261     8.940
n3573.in[3] (.names)                                                                     0.505     9.446
n3573.out[0] (.names)                                                                    0.235     9.681
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].D[0] (.latch)                         0.000     9.681
data arrival time                                                                                  9.681

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[63].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.681
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.704


#Path 29
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.337     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.732     2.568
new_n3316.out[0] (.names)                                                                0.235     2.803
new_n3319_1.in[0] (.names)                                                               0.100     2.903
new_n3319_1.out[0] (.names)                                                              0.235     3.138
new_n3322.in[0] (.names)                                                                 0.100     3.238
new_n3322.out[0] (.names)                                                                0.235     3.473
new_n3325.in[0] (.names)                                                                 0.100     3.573
new_n3325.out[0] (.names)                                                                0.235     3.808
new_n3328_1.in[0] (.names)                                                               0.100     3.908
new_n3328_1.out[0] (.names)                                                              0.235     4.143
new_n3331.in[0] (.names)                                                                 0.100     4.243
new_n3331.out[0] (.names)                                                                0.235     4.478
new_n3334_1.in[0] (.names)                                                               0.100     4.578
new_n3334_1.out[0] (.names)                                                              0.235     4.813
new_n3337.in[0] (.names)                                                                 0.855     5.669
new_n3337.out[0] (.names)                                                                0.235     5.904
new_n3340.in[0] (.names)                                                                 0.100     6.004
new_n3340.out[0] (.names)                                                                0.235     6.239
new_n3343_1.in[0] (.names)                                                               0.100     6.339
new_n3343_1.out[0] (.names)                                                              0.235     6.574
new_n3346.in[0] (.names)                                                                 0.100     6.674
new_n3346.out[0] (.names)                                                                0.235     6.909
new_n3349_1.in[0] (.names)                                                               0.100     7.009
new_n3349_1.out[0] (.names)                                                              0.235     7.244
new_n3359_1.in[0] (.names)                                                               0.100     7.344
new_n3359_1.out[0] (.names)                                                              0.261     7.605
new_n3367.in[2] (.names)                                                                 0.100     7.705
new_n3367.out[0] (.names)                                                                0.261     7.966
new_n3373_1.in[0] (.names)                                                               0.478     8.444
new_n3373_1.out[0] (.names)                                                              0.235     8.679
new_n3375.in[0] (.names)                                                                 0.337     9.016
new_n3375.out[0] (.names)                                                                0.261     9.277
n706.in[4] (.names)                                                                      0.100     9.377
n706.out[0] (.names)                                                                     0.261     9.638
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].D[0] (.latch)                         0.000     9.638
data arrival time                                                                                  9.638

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[27].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.638
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.661


#Path 30
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2803_1.in[1] (.names)                                                                                                            0.473     2.099
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.360
new_n2802.in[0] (.names)                                                                                                              0.616     2.976
new_n2802.out[0] (.names)                                                                                                             0.235     3.211
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.311
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.546
new_n2846.in[1] (.names)                                                                                                              0.476     4.021
new_n2846.out[0] (.names)                                                                                                             0.235     4.256
new_n2868_1.in[4] (.names)                                                                                                            0.336     4.592
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.827
new_n2880.in[1] (.names)                                                                                                              0.337     5.164
new_n2880.out[0] (.names)                                                                                                             0.261     5.425
new_n2901.in[4] (.names)                                                                                                              0.479     5.904
new_n2901.out[0] (.names)                                                                                                             0.235     6.139
new_n2931.in[2] (.names)                                                                                                              0.338     6.477
new_n2931.out[0] (.names)                                                                                                             0.235     6.712
new_n2966.in[4] (.names)                                                                                                              0.336     7.048
new_n2966.out[0] (.names)                                                                                                             0.261     7.309
new_n2964_1.in[1] (.names)                                                                                                            0.472     7.781
new_n2964_1.out[0] (.names)                                                                                                           0.235     8.016
new_n2963_1.in[0] (.names)                                                                                                            0.619     8.635
new_n2963_1.out[0] (.names)                                                                                                           0.235     8.870
n353.in[4] (.names)                                                                                                                   0.473     9.344
n353.out[0] (.names)                                                                                                                  0.261     9.605
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].D[0] (.latch)                                                                      0.000     9.605
data arrival time                                                                                                                               9.605

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[78].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.605
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.628


#Path 31
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.337     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.732     2.568
new_n3316.out[0] (.names)                                                                0.235     2.803
new_n3319_1.in[0] (.names)                                                               0.100     2.903
new_n3319_1.out[0] (.names)                                                              0.235     3.138
new_n3322.in[0] (.names)                                                                 0.100     3.238
new_n3322.out[0] (.names)                                                                0.235     3.473
new_n3325.in[0] (.names)                                                                 0.100     3.573
new_n3325.out[0] (.names)                                                                0.235     3.808
new_n3328_1.in[0] (.names)                                                               0.100     3.908
new_n3328_1.out[0] (.names)                                                              0.235     4.143
new_n3331.in[0] (.names)                                                                 0.100     4.243
new_n3331.out[0] (.names)                                                                0.235     4.478
new_n3334_1.in[0] (.names)                                                               0.100     4.578
new_n3334_1.out[0] (.names)                                                              0.235     4.813
new_n3337.in[0] (.names)                                                                 0.855     5.669
new_n3337.out[0] (.names)                                                                0.235     5.904
new_n3340.in[0] (.names)                                                                 0.100     6.004
new_n3340.out[0] (.names)                                                                0.235     6.239
new_n3343_1.in[0] (.names)                                                               0.100     6.339
new_n3343_1.out[0] (.names)                                                              0.235     6.574
new_n3346.in[0] (.names)                                                                 0.100     6.674
new_n3346.out[0] (.names)                                                                0.235     6.909
new_n3349_1.in[0] (.names)                                                               0.100     7.009
new_n3349_1.out[0] (.names)                                                              0.235     7.244
new_n3359_1.in[0] (.names)                                                               0.100     7.344
new_n3359_1.out[0] (.names)                                                              0.261     7.605
new_n3367.in[2] (.names)                                                                 0.100     7.705
new_n3367.out[0] (.names)                                                                0.261     7.966
new_n3373_1.in[0] (.names)                                                               0.478     8.444
new_n3373_1.out[0] (.names)                                                              0.235     8.679
new_n3372.in[1] (.names)                                                                 0.290     8.969
new_n3372.out[0] (.names)                                                                0.235     9.204
n701.in[2] (.names)                                                                      0.100     9.304
n701.out[0] (.names)                                                                     0.235     9.539
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].D[0] (.latch)                         0.000     9.539
data arrival time                                                                                  9.539

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[26].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.539
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.563


#Path 32
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.337     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.732     2.568
new_n3316.out[0] (.names)                                                                0.235     2.803
new_n3319_1.in[0] (.names)                                                               0.100     2.903
new_n3319_1.out[0] (.names)                                                              0.235     3.138
new_n3322.in[0] (.names)                                                                 0.100     3.238
new_n3322.out[0] (.names)                                                                0.235     3.473
new_n3325.in[0] (.names)                                                                 0.100     3.573
new_n3325.out[0] (.names)                                                                0.235     3.808
new_n3328_1.in[0] (.names)                                                               0.100     3.908
new_n3328_1.out[0] (.names)                                                              0.235     4.143
new_n3331.in[0] (.names)                                                                 0.100     4.243
new_n3331.out[0] (.names)                                                                0.235     4.478
new_n3334_1.in[0] (.names)                                                               0.100     4.578
new_n3334_1.out[0] (.names)                                                              0.235     4.813
new_n3337.in[0] (.names)                                                                 0.855     5.669
new_n3337.out[0] (.names)                                                                0.235     5.904
new_n3340.in[0] (.names)                                                                 0.100     6.004
new_n3340.out[0] (.names)                                                                0.235     6.239
new_n3343_1.in[0] (.names)                                                               0.100     6.339
new_n3343_1.out[0] (.names)                                                              0.235     6.574
new_n3346.in[0] (.names)                                                                 0.100     6.674
new_n3346.out[0] (.names)                                                                0.235     6.909
new_n3349_1.in[0] (.names)                                                               0.100     7.009
new_n3349_1.out[0] (.names)                                                              0.235     7.244
new_n3359_1.in[0] (.names)                                                               0.100     7.344
new_n3359_1.out[0] (.names)                                                              0.261     7.605
new_n3367.in[2] (.names)                                                                 0.100     7.705
new_n3367.out[0] (.names)                                                                0.261     7.966
new_n3370.in[0] (.names)                                                                 0.617     8.583
new_n3370.out[0] (.names)                                                                0.261     8.844
new_n3369_1.in[3] (.names)                                                               0.100     8.944
new_n3369_1.out[0] (.names)                                                              0.235     9.179
n696.in[2] (.names)                                                                      0.100     9.279
n696.out[0] (.names)                                                                     0.235     9.514
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].D[0] (.latch)                         0.000     9.514
data arrival time                                                                                  9.514

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[25].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.514
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.537


#Path 33
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.626     1.553
new_n3950.out[0] (.names)                                                                0.235     1.788
new_n3952.in[0] (.names)                                                                 0.100     1.888
new_n3952.out[0] (.names)                                                                0.235     2.123
new_n3959_1.in[0] (.names)                                                               0.100     2.223
new_n3959_1.out[0] (.names)                                                              0.235     2.458
new_n3962.in[0] (.names)                                                                 0.100     2.558
new_n3962.out[0] (.names)                                                                0.235     2.793
new_n3965.in[0] (.names)                                                                 0.100     2.893
new_n3965.out[0] (.names)                                                                0.235     3.128
new_n3968_1.in[0] (.names)                                                               0.100     3.228
new_n3968_1.out[0] (.names)                                                              0.235     3.463
new_n3971.in[0] (.names)                                                                 0.485     3.948
new_n3971.out[0] (.names)                                                                0.235     4.183
new_n3974_1.in[0] (.names)                                                               0.100     4.283
new_n3974_1.out[0] (.names)                                                              0.235     4.518
new_n3977.in[0] (.names)                                                                 0.100     4.618
new_n3977.out[0] (.names)                                                                0.235     4.853
new_n3980.in[0] (.names)                                                                 0.756     5.608
new_n3980.out[0] (.names)                                                                0.235     5.843
new_n3983_1.in[0] (.names)                                                               0.100     5.943
new_n3983_1.out[0] (.names)                                                              0.235     6.178
new_n3986.in[0] (.names)                                                                 0.100     6.278
new_n3986.out[0] (.names)                                                                0.235     6.513
new_n3996.in[0] (.names)                                                                 0.100     6.613
new_n3996.out[0] (.names)                                                                0.261     6.874
new_n4004_1.in[2] (.names)                                                               0.100     6.974
new_n4004_1.out[0] (.names)                                                              0.261     7.235
new_n4010.in[0] (.names)                                                                 0.100     7.335
new_n4010.out[0] (.names)                                                                0.235     7.570
new_n4020.in[0] (.names)                                                                 0.100     7.670
new_n4020.out[0] (.names)                                                                0.261     7.931
new_n4025.in[2] (.names)                                                                 0.623     8.555
new_n4025.out[0] (.names)                                                                0.235     8.790
new_n4024_1.in[1] (.names)                                                               0.100     8.890
new_n4024_1.out[0] (.names)                                                              0.235     9.125
n3398.in[2] (.names)                                                                     0.100     9.225
n3398.out[0] (.names)                                                                    0.235     9.460
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].D[0] (.latch)                         0.000     9.460
data arrival time                                                                                  9.460

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.460
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.483


#Path 34
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.647     0.813
new_n4175.out[0] (.names)                                                                0.261     1.074
new_n4181.in[0] (.names)                                                                 0.100     1.174
new_n4181.out[0] (.names)                                                                0.235     1.409
new_n4184_1.in[0] (.names)                                                               0.100     1.509
new_n4184_1.out[0] (.names)                                                              0.235     1.744
new_n4186.in[0] (.names)                                                                 0.100     1.844
new_n4186.out[0] (.names)                                                                0.235     2.079
new_n4192.in[0] (.names)                                                                 0.100     2.179
new_n4192.out[0] (.names)                                                                0.235     2.414
new_n4195.in[0] (.names)                                                                 0.627     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 0.753     6.374
new_n4221.out[0] (.names)                                                                0.235     6.609
new_n4224_1.in[0] (.names)                                                               0.100     6.709
new_n4224_1.out[0] (.names)                                                              0.235     6.944
new_n4230.in[0] (.names)                                                                 0.100     7.044
new_n4230.out[0] (.names)                                                                0.235     7.279
new_n4236.in[0] (.names)                                                                 0.100     7.379
new_n4236.out[0] (.names)                                                                0.235     7.614
new_n4245.in[0] (.names)                                                                 0.435     8.049
new_n4245.out[0] (.names)                                                                0.261     8.310
new_n4253_1.in[2] (.names)                                                               0.100     8.410
new_n4253_1.out[0] (.names)                                                              0.261     8.671
new_n4255.in[0] (.names)                                                                 0.100     8.771
new_n4255.out[0] (.names)                                                                0.261     9.032
n3888.in[4] (.names)                                                                     0.100     9.132
n3888.out[0] (.names)                                                                    0.261     9.393
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].D[0] (.latch)                         0.000     9.393
data arrival time                                                                                  9.393

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[62].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.393
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.416


#Path 35
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.647     0.813
new_n4175.out[0] (.names)                                                                0.261     1.074
new_n4181.in[0] (.names)                                                                 0.100     1.174
new_n4181.out[0] (.names)                                                                0.235     1.409
new_n4184_1.in[0] (.names)                                                               0.100     1.509
new_n4184_1.out[0] (.names)                                                              0.235     1.744
new_n4186.in[0] (.names)                                                                 0.100     1.844
new_n4186.out[0] (.names)                                                                0.235     2.079
new_n4192.in[0] (.names)                                                                 0.100     2.179
new_n4192.out[0] (.names)                                                                0.235     2.414
new_n4195.in[0] (.names)                                                                 0.627     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 0.753     6.374
new_n4221.out[0] (.names)                                                                0.235     6.609
new_n4224_1.in[0] (.names)                                                               0.100     6.709
new_n4224_1.out[0] (.names)                                                              0.235     6.944
new_n4230.in[0] (.names)                                                                 0.100     7.044
new_n4230.out[0] (.names)                                                                0.235     7.279
new_n4236.in[0] (.names)                                                                 0.100     7.379
new_n4236.out[0] (.names)                                                                0.235     7.614
new_n4245.in[0] (.names)                                                                 0.435     8.049
new_n4245.out[0] (.names)                                                                0.261     8.310
new_n4253_1.in[2] (.names)                                                               0.100     8.410
new_n4253_1.out[0] (.names)                                                              0.261     8.671
new_n4257.in[0] (.names)                                                                 0.100     8.771
new_n4257.out[0] (.names)                                                                0.235     9.006
n3893.in[1] (.names)                                                                     0.100     9.106
n3893.out[0] (.names)                                                                    0.261     9.367
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].D[0] (.latch)                         0.000     9.367
data arrival time                                                                                  9.367

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[63].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.367
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.390


#Path 36
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.626     1.553
new_n3950.out[0] (.names)                                                                0.235     1.788
new_n3952.in[0] (.names)                                                                 0.100     1.888
new_n3952.out[0] (.names)                                                                0.235     2.123
new_n3959_1.in[0] (.names)                                                               0.100     2.223
new_n3959_1.out[0] (.names)                                                              0.235     2.458
new_n3962.in[0] (.names)                                                                 0.100     2.558
new_n3962.out[0] (.names)                                                                0.235     2.793
new_n3965.in[0] (.names)                                                                 0.100     2.893
new_n3965.out[0] (.names)                                                                0.235     3.128
new_n3968_1.in[0] (.names)                                                               0.100     3.228
new_n3968_1.out[0] (.names)                                                              0.235     3.463
new_n3971.in[0] (.names)                                                                 0.485     3.948
new_n3971.out[0] (.names)                                                                0.235     4.183
new_n3974_1.in[0] (.names)                                                               0.100     4.283
new_n3974_1.out[0] (.names)                                                              0.235     4.518
new_n3977.in[0] (.names)                                                                 0.100     4.618
new_n3977.out[0] (.names)                                                                0.235     4.853
new_n3980.in[0] (.names)                                                                 0.756     5.608
new_n3980.out[0] (.names)                                                                0.235     5.843
new_n3983_1.in[0] (.names)                                                               0.100     5.943
new_n3983_1.out[0] (.names)                                                              0.235     6.178
new_n3986.in[0] (.names)                                                                 0.100     6.278
new_n3986.out[0] (.names)                                                                0.235     6.513
new_n3996.in[0] (.names)                                                                 0.100     6.613
new_n3996.out[0] (.names)                                                                0.261     6.874
new_n4004_1.in[2] (.names)                                                               0.100     6.974
new_n4004_1.out[0] (.names)                                                              0.261     7.235
new_n4010.in[0] (.names)                                                                 0.100     7.335
new_n4010.out[0] (.names)                                                                0.235     7.570
new_n4020.in[0] (.names)                                                                 0.100     7.670
new_n4020.out[0] (.names)                                                                0.261     7.931
new_n4028_1.in[2] (.names)                                                               0.477     8.408
new_n4028_1.out[0] (.names)                                                              0.261     8.669
new_n4027.in[2] (.names)                                                                 0.100     8.769
new_n4027.out[0] (.names)                                                                0.261     9.030
n3403.in[3] (.names)                                                                     0.100     9.130
n3403.out[0] (.names)                                                                    0.235     9.365
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].D[0] (.latch)                         0.000     9.365
data arrival time                                                                                  9.365

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.365
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.389


#Path 37
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.647     0.813
new_n4175.out[0] (.names)                                                                0.261     1.074
new_n4181.in[0] (.names)                                                                 0.100     1.174
new_n4181.out[0] (.names)                                                                0.235     1.409
new_n4184_1.in[0] (.names)                                                               0.100     1.509
new_n4184_1.out[0] (.names)                                                              0.235     1.744
new_n4186.in[0] (.names)                                                                 0.100     1.844
new_n4186.out[0] (.names)                                                                0.235     2.079
new_n4192.in[0] (.names)                                                                 0.100     2.179
new_n4192.out[0] (.names)                                                                0.235     2.414
new_n4195.in[0] (.names)                                                                 0.627     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 0.753     6.374
new_n4221.out[0] (.names)                                                                0.235     6.609
new_n4224_1.in[0] (.names)                                                               0.100     6.709
new_n4224_1.out[0] (.names)                                                              0.235     6.944
new_n4230.in[0] (.names)                                                                 0.100     7.044
new_n4230.out[0] (.names)                                                                0.235     7.279
new_n4236.in[0] (.names)                                                                 0.100     7.379
new_n4236.out[0] (.names)                                                                0.235     7.614
new_n4245.in[0] (.names)                                                                 0.435     8.049
new_n4245.out[0] (.names)                                                                0.261     8.310
new_n4253_1.in[2] (.names)                                                               0.100     8.410
new_n4253_1.out[0] (.names)                                                              0.261     8.671
new_n4252.in[1] (.names)                                                                 0.100     8.771
new_n4252.out[0] (.names)                                                                0.235     9.006
n3883.in[2] (.names)                                                                     0.100     9.106
n3883.out[0] (.names)                                                                    0.235     9.341
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].D[0] (.latch)                         0.000     9.341
data arrival time                                                                                  9.341

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.341
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.364


#Path 38
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.626     1.553
new_n3950.out[0] (.names)                                                                0.235     1.788
new_n3952.in[0] (.names)                                                                 0.100     1.888
new_n3952.out[0] (.names)                                                                0.235     2.123
new_n3959_1.in[0] (.names)                                                               0.100     2.223
new_n3959_1.out[0] (.names)                                                              0.235     2.458
new_n3962.in[0] (.names)                                                                 0.100     2.558
new_n3962.out[0] (.names)                                                                0.235     2.793
new_n3965.in[0] (.names)                                                                 0.100     2.893
new_n3965.out[0] (.names)                                                                0.235     3.128
new_n3968_1.in[0] (.names)                                                               0.100     3.228
new_n3968_1.out[0] (.names)                                                              0.235     3.463
new_n3971.in[0] (.names)                                                                 0.485     3.948
new_n3971.out[0] (.names)                                                                0.235     4.183
new_n3974_1.in[0] (.names)                                                               0.100     4.283
new_n3974_1.out[0] (.names)                                                              0.235     4.518
new_n3977.in[0] (.names)                                                                 0.100     4.618
new_n3977.out[0] (.names)                                                                0.235     4.853
new_n3980.in[0] (.names)                                                                 0.756     5.608
new_n3980.out[0] (.names)                                                                0.235     5.843
new_n3983_1.in[0] (.names)                                                               0.100     5.943
new_n3983_1.out[0] (.names)                                                              0.235     6.178
new_n3986.in[0] (.names)                                                                 0.100     6.278
new_n3986.out[0] (.names)                                                                0.235     6.513
new_n3996.in[0] (.names)                                                                 0.100     6.613
new_n3996.out[0] (.names)                                                                0.261     6.874
new_n4004_1.in[2] (.names)                                                               0.100     6.974
new_n4004_1.out[0] (.names)                                                              0.261     7.235
new_n4010.in[0] (.names)                                                                 0.100     7.335
new_n4010.out[0] (.names)                                                                0.235     7.570
new_n4013_1.in[0] (.names)                                                               0.100     7.670
new_n4013_1.out[0] (.names)                                                              0.235     7.905
new_n4016.in[0] (.names)                                                                 0.100     8.005
new_n4016.out[0] (.names)                                                                0.235     8.240
new_n4015.in[2] (.names)                                                                 0.485     8.725
new_n4015.out[0] (.names)                                                                0.261     8.986
n3388.in[3] (.names)                                                                     0.100     9.086
n3388.out[0] (.names)                                                                    0.235     9.321
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].D[0] (.latch)                         0.000     9.321
data arrival time                                                                                  9.321

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.321
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.344


#Path 39
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.473     1.540
new_n4050.out[0] (.names)                                                                0.235     1.775
new_n4053_1.in[0] (.names)                                                               0.100     1.875
new_n4053_1.out[0] (.names)                                                              0.235     2.110
new_n4058_1.in[0] (.names)                                                               0.100     2.210
new_n4058_1.out[0] (.names)                                                              0.235     2.445
new_n4062.in[0] (.names)                                                                 0.100     2.545
new_n4062.out[0] (.names)                                                                0.235     2.780
new_n4065.in[0] (.names)                                                                 0.100     2.880
new_n4065.out[0] (.names)                                                                0.235     3.115
new_n4068_1.in[0] (.names)                                                               0.100     3.215
new_n4068_1.out[0] (.names)                                                              0.235     3.450
new_n4071.in[0] (.names)                                                                 0.100     3.550
new_n4071.out[0] (.names)                                                                0.235     3.785
new_n4074_1.in[0] (.names)                                                               0.100     3.885
new_n4074_1.out[0] (.names)                                                              0.235     4.120
new_n4077.in[0] (.names)                                                                 0.615     4.734
new_n4077.out[0] (.names)                                                                0.235     4.969
new_n4080.in[0] (.names)                                                                 0.100     5.069
new_n4080.out[0] (.names)                                                                0.235     5.304
new_n4083_1.in[0] (.names)                                                               0.100     5.404
new_n4083_1.out[0] (.names)                                                              0.235     5.639
new_n4086.in[0] (.names)                                                                 0.100     5.739
new_n4086.out[0] (.names)                                                                0.235     5.974
new_n4095.in[0] (.names)                                                                 0.100     6.074
new_n4095.out[0] (.names)                                                                0.261     6.335
new_n4103_1.in[2] (.names)                                                               0.100     6.435
new_n4103_1.out[0] (.names)                                                              0.261     6.696
new_n4109_1.in[0] (.names)                                                               0.591     7.287
new_n4109_1.out[0] (.names)                                                              0.235     7.522
new_n4119_1.in[0] (.names)                                                               0.100     7.622
new_n4119_1.out[0] (.names)                                                              0.261     7.883
new_n4124_1.in[0] (.names)                                                               0.430     8.314
new_n4124_1.out[0] (.names)                                                              0.261     8.575
new_n4123_1.in[3] (.names)                                                               0.100     8.675
new_n4123_1.out[0] (.names)                                                              0.261     8.936
n3558.in[2] (.names)                                                                     0.100     9.036
n3558.out[0] (.names)                                                                    0.235     9.271
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].D[0] (.latch)                         0.000     9.271
data arrival time                                                                                  9.271

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[60].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.271
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.294


#Path 40
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.647     0.813
new_n4175.out[0] (.names)                                                                0.261     1.074
new_n4181.in[0] (.names)                                                                 0.100     1.174
new_n4181.out[0] (.names)                                                                0.235     1.409
new_n4184_1.in[0] (.names)                                                               0.100     1.509
new_n4184_1.out[0] (.names)                                                              0.235     1.744
new_n4186.in[0] (.names)                                                                 0.100     1.844
new_n4186.out[0] (.names)                                                                0.235     2.079
new_n4192.in[0] (.names)                                                                 0.100     2.179
new_n4192.out[0] (.names)                                                                0.235     2.414
new_n4195.in[0] (.names)                                                                 0.627     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 0.753     6.374
new_n4221.out[0] (.names)                                                                0.235     6.609
new_n4224_1.in[0] (.names)                                                               0.100     6.709
new_n4224_1.out[0] (.names)                                                              0.235     6.944
new_n4230.in[0] (.names)                                                                 0.100     7.044
new_n4230.out[0] (.names)                                                                0.235     7.279
new_n4236.in[0] (.names)                                                                 0.100     7.379
new_n4236.out[0] (.names)                                                                0.235     7.614
new_n4245.in[0] (.names)                                                                 0.435     8.049
new_n4245.out[0] (.names)                                                                0.261     8.310
new_n4244_1.in[0] (.names)                                                               0.330     8.640
new_n4244_1.out[0] (.names)                                                              0.235     8.875
n3873.in[4] (.names)                                                                     0.100     8.975
n3873.out[0] (.names)                                                                    0.261     9.236
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].D[0] (.latch)                         0.000     9.236
data arrival time                                                                                  9.236

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.236
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.260


#Path 41
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.473     1.540
new_n4050.out[0] (.names)                                                                0.235     1.775
new_n4053_1.in[0] (.names)                                                               0.100     1.875
new_n4053_1.out[0] (.names)                                                              0.235     2.110
new_n4058_1.in[0] (.names)                                                               0.100     2.210
new_n4058_1.out[0] (.names)                                                              0.235     2.445
new_n4062.in[0] (.names)                                                                 0.100     2.545
new_n4062.out[0] (.names)                                                                0.235     2.780
new_n4065.in[0] (.names)                                                                 0.100     2.880
new_n4065.out[0] (.names)                                                                0.235     3.115
new_n4068_1.in[0] (.names)                                                               0.100     3.215
new_n4068_1.out[0] (.names)                                                              0.235     3.450
new_n4071.in[0] (.names)                                                                 0.100     3.550
new_n4071.out[0] (.names)                                                                0.235     3.785
new_n4074_1.in[0] (.names)                                                               0.100     3.885
new_n4074_1.out[0] (.names)                                                              0.235     4.120
new_n4077.in[0] (.names)                                                                 0.615     4.734
new_n4077.out[0] (.names)                                                                0.235     4.969
new_n4080.in[0] (.names)                                                                 0.100     5.069
new_n4080.out[0] (.names)                                                                0.235     5.304
new_n4083_1.in[0] (.names)                                                               0.100     5.404
new_n4083_1.out[0] (.names)                                                              0.235     5.639
new_n4086.in[0] (.names)                                                                 0.100     5.739
new_n4086.out[0] (.names)                                                                0.235     5.974
new_n4095.in[0] (.names)                                                                 0.100     6.074
new_n4095.out[0] (.names)                                                                0.261     6.335
new_n4103_1.in[2] (.names)                                                               0.100     6.435
new_n4103_1.out[0] (.names)                                                              0.261     6.696
new_n4109_1.in[0] (.names)                                                               0.591     7.287
new_n4109_1.out[0] (.names)                                                              0.235     7.522
new_n4119_1.in[0] (.names)                                                               0.100     7.622
new_n4119_1.out[0] (.names)                                                              0.261     7.883
new_n4127.in[2] (.names)                                                                 0.100     7.983
new_n4127.out[0] (.names)                                                                0.261     8.244
new_n4126.in[1] (.names)                                                                 0.338     8.582
new_n4126.out[0] (.names)                                                                0.235     8.817
n3563.in[2] (.names)                                                                     0.100     8.917
n3563.out[0] (.names)                                                                    0.235     9.152
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].D[0] (.latch)                         0.000     9.152
data arrival time                                                                                  9.152

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[61].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.152
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.176


#Path 42
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.647     0.813
new_n4175.out[0] (.names)                                                                0.261     1.074
new_n4181.in[0] (.names)                                                                 0.100     1.174
new_n4181.out[0] (.names)                                                                0.235     1.409
new_n4184_1.in[0] (.names)                                                               0.100     1.509
new_n4184_1.out[0] (.names)                                                              0.235     1.744
new_n4186.in[0] (.names)                                                                 0.100     1.844
new_n4186.out[0] (.names)                                                                0.235     2.079
new_n4192.in[0] (.names)                                                                 0.100     2.179
new_n4192.out[0] (.names)                                                                0.235     2.414
new_n4195.in[0] (.names)                                                                 0.627     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 0.753     6.374
new_n4221.out[0] (.names)                                                                0.235     6.609
new_n4224_1.in[0] (.names)                                                               0.100     6.709
new_n4224_1.out[0] (.names)                                                              0.235     6.944
new_n4230.in[0] (.names)                                                                 0.100     7.044
new_n4230.out[0] (.names)                                                                0.235     7.279
new_n4236.in[0] (.names)                                                                 0.100     7.379
new_n4236.out[0] (.names)                                                                0.235     7.614
new_n4239_1.in[0] (.names)                                                               0.100     7.714
new_n4239_1.out[0] (.names)                                                              0.235     7.949
new_n4238_1.in[1] (.names)                                                               0.100     8.049
new_n4238_1.out[0] (.names)                                                              0.235     8.284
n3863.in[2] (.names)                                                                     0.627     8.911
n3863.out[0] (.names)                                                                    0.235     9.146
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].D[0] (.latch)                         0.000     9.146
data arrival time                                                                                  9.146

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.146
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.170


#Path 43
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.473     1.540
new_n4050.out[0] (.names)                                                                0.235     1.775
new_n4053_1.in[0] (.names)                                                               0.100     1.875
new_n4053_1.out[0] (.names)                                                              0.235     2.110
new_n4058_1.in[0] (.names)                                                               0.100     2.210
new_n4058_1.out[0] (.names)                                                              0.235     2.445
new_n4062.in[0] (.names)                                                                 0.100     2.545
new_n4062.out[0] (.names)                                                                0.235     2.780
new_n4065.in[0] (.names)                                                                 0.100     2.880
new_n4065.out[0] (.names)                                                                0.235     3.115
new_n4068_1.in[0] (.names)                                                               0.100     3.215
new_n4068_1.out[0] (.names)                                                              0.235     3.450
new_n4071.in[0] (.names)                                                                 0.100     3.550
new_n4071.out[0] (.names)                                                                0.235     3.785
new_n4074_1.in[0] (.names)                                                               0.100     3.885
new_n4074_1.out[0] (.names)                                                              0.235     4.120
new_n4077.in[0] (.names)                                                                 0.615     4.734
new_n4077.out[0] (.names)                                                                0.235     4.969
new_n4080.in[0] (.names)                                                                 0.100     5.069
new_n4080.out[0] (.names)                                                                0.235     5.304
new_n4083_1.in[0] (.names)                                                               0.100     5.404
new_n4083_1.out[0] (.names)                                                              0.235     5.639
new_n4086.in[0] (.names)                                                                 0.100     5.739
new_n4086.out[0] (.names)                                                                0.235     5.974
new_n4095.in[0] (.names)                                                                 0.100     6.074
new_n4095.out[0] (.names)                                                                0.261     6.335
new_n4103_1.in[2] (.names)                                                               0.100     6.435
new_n4103_1.out[0] (.names)                                                              0.261     6.696
new_n4109_1.in[0] (.names)                                                               0.591     7.287
new_n4109_1.out[0] (.names)                                                              0.235     7.522
new_n4112.in[0] (.names)                                                                 0.482     8.005
new_n4112.out[0] (.names)                                                                0.235     8.240
new_n4111.in[1] (.names)                                                                 0.336     8.575
new_n4111.out[0] (.names)                                                                0.235     8.810
n3543.in[2] (.names)                                                                     0.100     8.910
n3543.out[0] (.names)                                                                    0.235     9.145
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].D[0] (.latch)                         0.000     9.145
data arrival time                                                                                  9.145

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[57].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.145
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.169


#Path 44
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.337     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.732     2.568
new_n3316.out[0] (.names)                                                                0.235     2.803
new_n3319_1.in[0] (.names)                                                               0.100     2.903
new_n3319_1.out[0] (.names)                                                              0.235     3.138
new_n3322.in[0] (.names)                                                                 0.100     3.238
new_n3322.out[0] (.names)                                                                0.235     3.473
new_n3325.in[0] (.names)                                                                 0.100     3.573
new_n3325.out[0] (.names)                                                                0.235     3.808
new_n3328_1.in[0] (.names)                                                               0.100     3.908
new_n3328_1.out[0] (.names)                                                              0.235     4.143
new_n3331.in[0] (.names)                                                                 0.100     4.243
new_n3331.out[0] (.names)                                                                0.235     4.478
new_n3334_1.in[0] (.names)                                                               0.100     4.578
new_n3334_1.out[0] (.names)                                                              0.235     4.813
new_n3337.in[0] (.names)                                                                 0.855     5.669
new_n3337.out[0] (.names)                                                                0.235     5.904
new_n3340.in[0] (.names)                                                                 0.100     6.004
new_n3340.out[0] (.names)                                                                0.235     6.239
new_n3343_1.in[0] (.names)                                                               0.100     6.339
new_n3343_1.out[0] (.names)                                                              0.235     6.574
new_n3346.in[0] (.names)                                                                 0.100     6.674
new_n3346.out[0] (.names)                                                                0.235     6.909
new_n3349_1.in[0] (.names)                                                               0.100     7.009
new_n3349_1.out[0] (.names)                                                              0.235     7.244
new_n3352.in[0] (.names)                                                                 0.618     7.862
new_n3352.out[0] (.names)                                                                0.235     8.097
new_n3355.in[0] (.names)                                                                 0.100     8.197
new_n3355.out[0] (.names)                                                                0.235     8.432
new_n3354_1.in[1] (.names)                                                               0.100     8.532
new_n3354_1.out[0] (.names)                                                              0.235     8.767
n676.in[2] (.names)                                                                      0.100     8.867
n676.out[0] (.names)                                                                     0.235     9.102
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].D[0] (.latch)                         0.000     9.102
data arrival time                                                                                  9.102

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[21].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.102
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.125


#Path 45
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.337     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.732     2.568
new_n3316.out[0] (.names)                                                                0.235     2.803
new_n3319_1.in[0] (.names)                                                               0.100     2.903
new_n3319_1.out[0] (.names)                                                              0.235     3.138
new_n3322.in[0] (.names)                                                                 0.100     3.238
new_n3322.out[0] (.names)                                                                0.235     3.473
new_n3325.in[0] (.names)                                                                 0.100     3.573
new_n3325.out[0] (.names)                                                                0.235     3.808
new_n3328_1.in[0] (.names)                                                               0.100     3.908
new_n3328_1.out[0] (.names)                                                              0.235     4.143
new_n3331.in[0] (.names)                                                                 0.100     4.243
new_n3331.out[0] (.names)                                                                0.235     4.478
new_n3334_1.in[0] (.names)                                                               0.100     4.578
new_n3334_1.out[0] (.names)                                                              0.235     4.813
new_n3337.in[0] (.names)                                                                 0.855     5.669
new_n3337.out[0] (.names)                                                                0.235     5.904
new_n3340.in[0] (.names)                                                                 0.100     6.004
new_n3340.out[0] (.names)                                                                0.235     6.239
new_n3343_1.in[0] (.names)                                                               0.100     6.339
new_n3343_1.out[0] (.names)                                                              0.235     6.574
new_n3346.in[0] (.names)                                                                 0.100     6.674
new_n3346.out[0] (.names)                                                                0.235     6.909
new_n3349_1.in[0] (.names)                                                               0.100     7.009
new_n3349_1.out[0] (.names)                                                              0.235     7.244
new_n3359_1.in[0] (.names)                                                               0.100     7.344
new_n3359_1.out[0] (.names)                                                              0.261     7.605
new_n3367.in[2] (.names)                                                                 0.100     7.705
new_n3367.out[0] (.names)                                                                0.261     7.966
new_n3366.in[2] (.names)                                                                 0.479     8.445
new_n3366.out[0] (.names)                                                                0.261     8.706
n691.in[3] (.names)                                                                      0.100     8.806
n691.out[0] (.names)                                                                     0.235     9.041
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].D[0] (.latch)                         0.000     9.041
data arrival time                                                                                  9.041

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[24].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -9.041
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -9.065


#Path 46
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2803_1.in[1] (.names)                                                                                                            0.473     2.099
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.360
new_n2802.in[0] (.names)                                                                                                              0.616     2.976
new_n2802.out[0] (.names)                                                                                                             0.235     3.211
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.311
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.546
new_n2846.in[1] (.names)                                                                                                              0.476     4.021
new_n2846.out[0] (.names)                                                                                                             0.235     4.256
new_n2868_1.in[4] (.names)                                                                                                            0.336     4.592
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.827
new_n2880.in[1] (.names)                                                                                                              0.337     5.164
new_n2880.out[0] (.names)                                                                                                             0.261     5.425
new_n2901.in[4] (.names)                                                                                                              0.479     5.904
new_n2901.out[0] (.names)                                                                                                             0.235     6.139
new_n2931.in[2] (.names)                                                                                                              0.338     6.477
new_n2931.out[0] (.names)                                                                                                             0.235     6.712
new_n2959_1.in[2] (.names)                                                                                                            0.336     7.048
new_n2959_1.out[0] (.names)                                                                                                           0.235     7.283
new_n2948_1.in[1] (.names)                                                                                                            0.337     7.620
new_n2948_1.out[0] (.names)                                                                                                           0.235     7.855
new_n2947.in[4] (.names)                                                                                                              0.554     8.409
new_n2947.out[0] (.names)                                                                                                             0.261     8.670
n348.in[3] (.names)                                                                                                                   0.100     8.770
n348.out[0] (.names)                                                                                                                  0.235     9.005
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].D[0] (.latch)                                                                      0.000     9.005
data arrival time                                                                                                                               9.005

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[77].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -9.005
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -9.028


#Path 47
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.337     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.732     2.568
new_n3316.out[0] (.names)                                                                0.235     2.803
new_n3319_1.in[0] (.names)                                                               0.100     2.903
new_n3319_1.out[0] (.names)                                                              0.235     3.138
new_n3322.in[0] (.names)                                                                 0.100     3.238
new_n3322.out[0] (.names)                                                                0.235     3.473
new_n3325.in[0] (.names)                                                                 0.100     3.573
new_n3325.out[0] (.names)                                                                0.235     3.808
new_n3328_1.in[0] (.names)                                                               0.100     3.908
new_n3328_1.out[0] (.names)                                                              0.235     4.143
new_n3331.in[0] (.names)                                                                 0.100     4.243
new_n3331.out[0] (.names)                                                                0.235     4.478
new_n3334_1.in[0] (.names)                                                               0.100     4.578
new_n3334_1.out[0] (.names)                                                              0.235     4.813
new_n3337.in[0] (.names)                                                                 0.855     5.669
new_n3337.out[0] (.names)                                                                0.235     5.904
new_n3340.in[0] (.names)                                                                 0.100     6.004
new_n3340.out[0] (.names)                                                                0.235     6.239
new_n3343_1.in[0] (.names)                                                               0.100     6.339
new_n3343_1.out[0] (.names)                                                              0.235     6.574
new_n3346.in[0] (.names)                                                                 0.100     6.674
new_n3346.out[0] (.names)                                                                0.235     6.909
new_n3349_1.in[0] (.names)                                                               0.100     7.009
new_n3349_1.out[0] (.names)                                                              0.235     7.244
new_n3359_1.in[0] (.names)                                                               0.100     7.344
new_n3359_1.out[0] (.names)                                                              0.261     7.605
new_n3358_1.in[0] (.names)                                                               0.100     7.705
new_n3358_1.out[0] (.names)                                                              0.235     7.940
new_n3364_1.in[0] (.names)                                                               0.100     8.040
new_n3364_1.out[0] (.names)                                                              0.235     8.275
new_n3363_1.in[2] (.names)                                                               0.100     8.375
new_n3363_1.out[0] (.names)                                                              0.261     8.636
n686.in[3] (.names)                                                                      0.100     8.736
n686.out[0] (.names)                                                                     0.235     8.971
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].D[0] (.latch)                         0.000     8.971
data arrival time                                                                                  8.971

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[23].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.971
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.995


#Path 48
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.647     0.813
new_n4175.out[0] (.names)                                                                0.261     1.074
new_n4181.in[0] (.names)                                                                 0.100     1.174
new_n4181.out[0] (.names)                                                                0.235     1.409
new_n4184_1.in[0] (.names)                                                               0.100     1.509
new_n4184_1.out[0] (.names)                                                              0.235     1.744
new_n4186.in[0] (.names)                                                                 0.100     1.844
new_n4186.out[0] (.names)                                                                0.235     2.079
new_n4192.in[0] (.names)                                                                 0.100     2.179
new_n4192.out[0] (.names)                                                                0.235     2.414
new_n4195.in[0] (.names)                                                                 0.627     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 0.753     6.374
new_n4221.out[0] (.names)                                                                0.235     6.609
new_n4224_1.in[0] (.names)                                                               0.100     6.709
new_n4224_1.out[0] (.names)                                                              0.235     6.944
new_n4230.in[0] (.names)                                                                 0.100     7.044
new_n4230.out[0] (.names)                                                                0.235     7.279
new_n4236.in[0] (.names)                                                                 0.100     7.379
new_n4236.out[0] (.names)                                                                0.235     7.614
new_n4239_1.in[0] (.names)                                                               0.100     7.714
new_n4239_1.out[0] (.names)                                                              0.235     7.949
new_n4242.in[0] (.names)                                                                 0.100     8.049
new_n4242.out[0] (.names)                                                                0.235     8.284
new_n4241.in[1] (.names)                                                                 0.100     8.384
new_n4241.out[0] (.names)                                                                0.235     8.619
n3868.in[2] (.names)                                                                     0.100     8.719
n3868.out[0] (.names)                                                                    0.235     8.954
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].D[0] (.latch)                         0.000     8.954
data arrival time                                                                                  8.954

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[58].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.954
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.978


#Path 49
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.473     1.540
new_n4050.out[0] (.names)                                                                0.235     1.775
new_n4053_1.in[0] (.names)                                                               0.100     1.875
new_n4053_1.out[0] (.names)                                                              0.235     2.110
new_n4058_1.in[0] (.names)                                                               0.100     2.210
new_n4058_1.out[0] (.names)                                                              0.235     2.445
new_n4062.in[0] (.names)                                                                 0.100     2.545
new_n4062.out[0] (.names)                                                                0.235     2.780
new_n4065.in[0] (.names)                                                                 0.100     2.880
new_n4065.out[0] (.names)                                                                0.235     3.115
new_n4068_1.in[0] (.names)                                                               0.100     3.215
new_n4068_1.out[0] (.names)                                                              0.235     3.450
new_n4071.in[0] (.names)                                                                 0.100     3.550
new_n4071.out[0] (.names)                                                                0.235     3.785
new_n4074_1.in[0] (.names)                                                               0.100     3.885
new_n4074_1.out[0] (.names)                                                              0.235     4.120
new_n4077.in[0] (.names)                                                                 0.615     4.734
new_n4077.out[0] (.names)                                                                0.235     4.969
new_n4080.in[0] (.names)                                                                 0.100     5.069
new_n4080.out[0] (.names)                                                                0.235     5.304
new_n4083_1.in[0] (.names)                                                               0.100     5.404
new_n4083_1.out[0] (.names)                                                              0.235     5.639
new_n4086.in[0] (.names)                                                                 0.100     5.739
new_n4086.out[0] (.names)                                                                0.235     5.974
new_n4095.in[0] (.names)                                                                 0.100     6.074
new_n4095.out[0] (.names)                                                                0.261     6.335
new_n4103_1.in[2] (.names)                                                               0.100     6.435
new_n4103_1.out[0] (.names)                                                              0.261     6.696
new_n4109_1.in[0] (.names)                                                               0.591     7.287
new_n4109_1.out[0] (.names)                                                              0.235     7.522
new_n4119_1.in[0] (.names)                                                               0.100     7.622
new_n4119_1.out[0] (.names)                                                              0.261     7.883
new_n4118_1.in[0] (.names)                                                               0.100     7.983
new_n4118_1.out[0] (.names)                                                              0.235     8.218
new_n4117.in[3] (.names)                                                                 0.100     8.318
new_n4117.out[0] (.names)                                                                0.235     8.553
n3553.in[2] (.names)                                                                     0.100     8.653
n3553.out[0] (.names)                                                                    0.235     8.888
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].D[0] (.latch)                         0.000     8.888
data arrival time                                                                                  8.888

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[59].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.888
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.912


#Path 50
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.337     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.732     2.568
new_n3316.out[0] (.names)                                                                0.235     2.803
new_n3319_1.in[0] (.names)                                                               0.100     2.903
new_n3319_1.out[0] (.names)                                                              0.235     3.138
new_n3322.in[0] (.names)                                                                 0.100     3.238
new_n3322.out[0] (.names)                                                                0.235     3.473
new_n3325.in[0] (.names)                                                                 0.100     3.573
new_n3325.out[0] (.names)                                                                0.235     3.808
new_n3328_1.in[0] (.names)                                                               0.100     3.908
new_n3328_1.out[0] (.names)                                                              0.235     4.143
new_n3331.in[0] (.names)                                                                 0.100     4.243
new_n3331.out[0] (.names)                                                                0.235     4.478
new_n3334_1.in[0] (.names)                                                               0.100     4.578
new_n3334_1.out[0] (.names)                                                              0.235     4.813
new_n3337.in[0] (.names)                                                                 0.855     5.669
new_n3337.out[0] (.names)                                                                0.235     5.904
new_n3340.in[0] (.names)                                                                 0.100     6.004
new_n3340.out[0] (.names)                                                                0.235     6.239
new_n3343_1.in[0] (.names)                                                               0.100     6.339
new_n3343_1.out[0] (.names)                                                              0.235     6.574
new_n3346.in[0] (.names)                                                                 0.100     6.674
new_n3346.out[0] (.names)                                                                0.235     6.909
new_n3349_1.in[0] (.names)                                                               0.100     7.009
new_n3349_1.out[0] (.names)                                                              0.235     7.244
new_n3359_1.in[0] (.names)                                                               0.100     7.344
new_n3359_1.out[0] (.names)                                                              0.261     7.605
new_n3358_1.in[0] (.names)                                                               0.100     7.705
new_n3358_1.out[0] (.names)                                                              0.235     7.940
new_n3357.in[2] (.names)                                                                 0.335     8.275
new_n3357.out[0] (.names)                                                                0.261     8.536
n681.in[3] (.names)                                                                      0.100     8.636
n681.out[0] (.names)                                                                     0.235     8.871
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].D[0] (.latch)                         0.000     8.871
data arrival time                                                                                  8.871

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[22].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.871
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.894


#Path 51
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.337     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.732     2.568
new_n3316.out[0] (.names)                                                                0.235     2.803
new_n3319_1.in[0] (.names)                                                               0.100     2.903
new_n3319_1.out[0] (.names)                                                              0.235     3.138
new_n3322.in[0] (.names)                                                                 0.100     3.238
new_n3322.out[0] (.names)                                                                0.235     3.473
new_n3325.in[0] (.names)                                                                 0.100     3.573
new_n3325.out[0] (.names)                                                                0.235     3.808
new_n3328_1.in[0] (.names)                                                               0.100     3.908
new_n3328_1.out[0] (.names)                                                              0.235     4.143
new_n3331.in[0] (.names)                                                                 0.100     4.243
new_n3331.out[0] (.names)                                                                0.235     4.478
new_n3334_1.in[0] (.names)                                                               0.100     4.578
new_n3334_1.out[0] (.names)                                                              0.235     4.813
new_n3337.in[0] (.names)                                                                 0.855     5.669
new_n3337.out[0] (.names)                                                                0.235     5.904
new_n3340.in[0] (.names)                                                                 0.100     6.004
new_n3340.out[0] (.names)                                                                0.235     6.239
new_n3343_1.in[0] (.names)                                                               0.100     6.339
new_n3343_1.out[0] (.names)                                                              0.235     6.574
new_n3346.in[0] (.names)                                                                 0.100     6.674
new_n3346.out[0] (.names)                                                                0.235     6.909
new_n3349_1.in[0] (.names)                                                               0.100     7.009
new_n3349_1.out[0] (.names)                                                              0.235     7.244
new_n3352.in[0] (.names)                                                                 0.618     7.862
new_n3352.out[0] (.names)                                                                0.235     8.097
new_n3351.in[2] (.names)                                                                 0.100     8.197
new_n3351.out[0] (.names)                                                                0.261     8.458
n671.in[3] (.names)                                                                      0.100     8.558
n671.out[0] (.names)                                                                     0.235     8.793
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].D[0] (.latch)                         0.000     8.793
data arrival time                                                                                  8.793

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[20].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.793
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.816


#Path 52
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2803_1.in[1] (.names)                                                                                                            0.473     2.099
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.360
new_n2802.in[0] (.names)                                                                                                              0.616     2.976
new_n2802.out[0] (.names)                                                                                                             0.235     3.211
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.311
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.546
new_n2846.in[1] (.names)                                                                                                              0.476     4.021
new_n2846.out[0] (.names)                                                                                                             0.235     4.256
new_n2868_1.in[4] (.names)                                                                                                            0.336     4.592
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.827
new_n2880.in[1] (.names)                                                                                                              0.337     5.164
new_n2880.out[0] (.names)                                                                                                             0.261     5.425
new_n2901.in[4] (.names)                                                                                                              0.479     5.904
new_n2901.out[0] (.names)                                                                                                             0.235     6.139
new_n2906.in[1] (.names)                                                                                                              0.338     6.477
new_n2906.out[0] (.names)                                                                                                             0.235     6.712
new_n2945.in[1] (.names)                                                                                                              0.337     7.049
new_n2945.out[0] (.names)                                                                                                             0.261     7.310
new_n2934_1.in[1] (.names)                                                                                                            0.485     7.794
new_n2934_1.out[0] (.names)                                                                                                           0.235     8.029
n343.in[4] (.names)                                                                                                                   0.479     8.508
n343.out[0] (.names)                                                                                                                  0.261     8.769
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].D[0] (.latch)                                                                      0.000     8.769
data arrival time                                                                                                                               8.769

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[76].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.769
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.793


#Path 53
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.647     0.813
new_n4175.out[0] (.names)                                                                0.261     1.074
new_n4181.in[0] (.names)                                                                 0.100     1.174
new_n4181.out[0] (.names)                                                                0.235     1.409
new_n4184_1.in[0] (.names)                                                               0.100     1.509
new_n4184_1.out[0] (.names)                                                              0.235     1.744
new_n4186.in[0] (.names)                                                                 0.100     1.844
new_n4186.out[0] (.names)                                                                0.235     2.079
new_n4192.in[0] (.names)                                                                 0.100     2.179
new_n4192.out[0] (.names)                                                                0.235     2.414
new_n4195.in[0] (.names)                                                                 0.627     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 0.753     6.374
new_n4221.out[0] (.names)                                                                0.235     6.609
new_n4224_1.in[0] (.names)                                                               0.100     6.709
new_n4224_1.out[0] (.names)                                                              0.235     6.944
new_n4230.in[0] (.names)                                                                 0.100     7.044
new_n4230.out[0] (.names)                                                                0.235     7.279
new_n4236.in[0] (.names)                                                                 0.100     7.379
new_n4236.out[0] (.names)                                                                0.235     7.614
new_n4235.in[0] (.names)                                                                 0.100     7.714
new_n4235.out[0] (.names)                                                                0.235     7.949
n3858.in[4] (.names)                                                                     0.478     8.427
n3858.out[0] (.names)                                                                    0.261     8.688
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].D[0] (.latch)                         0.000     8.688
data arrival time                                                                                  8.688

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.688
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.712


#Path 54
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.626     1.553
new_n3950.out[0] (.names)                                                                0.235     1.788
new_n3952.in[0] (.names)                                                                 0.100     1.888
new_n3952.out[0] (.names)                                                                0.235     2.123
new_n3959_1.in[0] (.names)                                                               0.100     2.223
new_n3959_1.out[0] (.names)                                                              0.235     2.458
new_n3962.in[0] (.names)                                                                 0.100     2.558
new_n3962.out[0] (.names)                                                                0.235     2.793
new_n3965.in[0] (.names)                                                                 0.100     2.893
new_n3965.out[0] (.names)                                                                0.235     3.128
new_n3968_1.in[0] (.names)                                                               0.100     3.228
new_n3968_1.out[0] (.names)                                                              0.235     3.463
new_n3971.in[0] (.names)                                                                 0.485     3.948
new_n3971.out[0] (.names)                                                                0.235     4.183
new_n3974_1.in[0] (.names)                                                               0.100     4.283
new_n3974_1.out[0] (.names)                                                              0.235     4.518
new_n3977.in[0] (.names)                                                                 0.100     4.618
new_n3977.out[0] (.names)                                                                0.235     4.853
new_n3980.in[0] (.names)                                                                 0.756     5.608
new_n3980.out[0] (.names)                                                                0.235     5.843
new_n3983_1.in[0] (.names)                                                               0.100     5.943
new_n3983_1.out[0] (.names)                                                              0.235     6.178
new_n3986.in[0] (.names)                                                                 0.100     6.278
new_n3986.out[0] (.names)                                                                0.235     6.513
new_n3996.in[0] (.names)                                                                 0.100     6.613
new_n3996.out[0] (.names)                                                                0.261     6.874
new_n3995.in[0] (.names)                                                                 0.100     6.974
new_n3995.out[0] (.names)                                                                0.235     7.209
new_n4001.in[0] (.names)                                                                 0.336     7.545
new_n4001.out[0] (.names)                                                                0.235     7.780
new_n4000.in[1] (.names)                                                                 0.337     8.117
new_n4000.out[0] (.names)                                                                0.235     8.352
n3363.in[2] (.names)                                                                     0.100     8.452
n3363.out[0] (.names)                                                                    0.235     8.687
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].D[0] (.latch)                         0.000     8.687
data arrival time                                                                                  8.687

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.687
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.711


#Path 55
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.626     1.553
new_n3950.out[0] (.names)                                                                0.235     1.788
new_n3952.in[0] (.names)                                                                 0.100     1.888
new_n3952.out[0] (.names)                                                                0.235     2.123
new_n3959_1.in[0] (.names)                                                               0.100     2.223
new_n3959_1.out[0] (.names)                                                              0.235     2.458
new_n3962.in[0] (.names)                                                                 0.100     2.558
new_n3962.out[0] (.names)                                                                0.235     2.793
new_n3965.in[0] (.names)                                                                 0.100     2.893
new_n3965.out[0] (.names)                                                                0.235     3.128
new_n3968_1.in[0] (.names)                                                               0.100     3.228
new_n3968_1.out[0] (.names)                                                              0.235     3.463
new_n3971.in[0] (.names)                                                                 0.485     3.948
new_n3971.out[0] (.names)                                                                0.235     4.183
new_n3974_1.in[0] (.names)                                                               0.100     4.283
new_n3974_1.out[0] (.names)                                                              0.235     4.518
new_n3977.in[0] (.names)                                                                 0.100     4.618
new_n3977.out[0] (.names)                                                                0.235     4.853
new_n3980.in[0] (.names)                                                                 0.756     5.608
new_n3980.out[0] (.names)                                                                0.235     5.843
new_n3983_1.in[0] (.names)                                                               0.100     5.943
new_n3983_1.out[0] (.names)                                                              0.235     6.178
new_n3986.in[0] (.names)                                                                 0.100     6.278
new_n3986.out[0] (.names)                                                                0.235     6.513
new_n3996.in[0] (.names)                                                                 0.100     6.613
new_n3996.out[0] (.names)                                                                0.261     6.874
new_n4004_1.in[2] (.names)                                                               0.100     6.974
new_n4004_1.out[0] (.names)                                                              0.261     7.235
new_n4010.in[0] (.names)                                                                 0.100     7.335
new_n4010.out[0] (.names)                                                                0.235     7.570
new_n4013_1.in[0] (.names)                                                               0.100     7.670
new_n4013_1.out[0] (.names)                                                              0.235     7.905
new_n4012.in[1] (.names)                                                                 0.100     8.005
new_n4012.out[0] (.names)                                                                0.235     8.240
n3383.in[0] (.names)                                                                     0.100     8.340
n3383.out[0] (.names)                                                                    0.261     8.601
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].D[0] (.latch)                         0.000     8.601
data arrival time                                                                                  8.601

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.601
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.625


#Path 56
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.473     1.540
new_n4050.out[0] (.names)                                                                0.235     1.775
new_n4053_1.in[0] (.names)                                                               0.100     1.875
new_n4053_1.out[0] (.names)                                                              0.235     2.110
new_n4058_1.in[0] (.names)                                                               0.100     2.210
new_n4058_1.out[0] (.names)                                                              0.235     2.445
new_n4062.in[0] (.names)                                                                 0.100     2.545
new_n4062.out[0] (.names)                                                                0.235     2.780
new_n4065.in[0] (.names)                                                                 0.100     2.880
new_n4065.out[0] (.names)                                                                0.235     3.115
new_n4068_1.in[0] (.names)                                                               0.100     3.215
new_n4068_1.out[0] (.names)                                                              0.235     3.450
new_n4071.in[0] (.names)                                                                 0.100     3.550
new_n4071.out[0] (.names)                                                                0.235     3.785
new_n4074_1.in[0] (.names)                                                               0.100     3.885
new_n4074_1.out[0] (.names)                                                              0.235     4.120
new_n4077.in[0] (.names)                                                                 0.615     4.734
new_n4077.out[0] (.names)                                                                0.235     4.969
new_n4080.in[0] (.names)                                                                 0.100     5.069
new_n4080.out[0] (.names)                                                                0.235     5.304
new_n4083_1.in[0] (.names)                                                               0.100     5.404
new_n4083_1.out[0] (.names)                                                              0.235     5.639
new_n4086.in[0] (.names)                                                                 0.100     5.739
new_n4086.out[0] (.names)                                                                0.235     5.974
new_n4095.in[0] (.names)                                                                 0.100     6.074
new_n4095.out[0] (.names)                                                                0.261     6.335
new_n4103_1.in[2] (.names)                                                               0.100     6.435
new_n4103_1.out[0] (.names)                                                              0.261     6.696
new_n4109_1.in[0] (.names)                                                               0.591     7.287
new_n4109_1.out[0] (.names)                                                              0.235     7.522
new_n4108_1.in[0] (.names)                                                               0.482     8.005
new_n4108_1.out[0] (.names)                                                              0.235     8.240
n3538.in[4] (.names)                                                                     0.100     8.340
n3538.out[0] (.names)                                                                    0.261     8.601
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].D[0] (.latch)                         0.000     8.601
data arrival time                                                                                  8.601

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[56].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.601
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.624


#Path 57
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.473     1.540
new_n4050.out[0] (.names)                                                                0.235     1.775
new_n4053_1.in[0] (.names)                                                               0.100     1.875
new_n4053_1.out[0] (.names)                                                              0.235     2.110
new_n4058_1.in[0] (.names)                                                               0.100     2.210
new_n4058_1.out[0] (.names)                                                              0.235     2.445
new_n4062.in[0] (.names)                                                                 0.100     2.545
new_n4062.out[0] (.names)                                                                0.235     2.780
new_n4065.in[0] (.names)                                                                 0.100     2.880
new_n4065.out[0] (.names)                                                                0.235     3.115
new_n4068_1.in[0] (.names)                                                               0.100     3.215
new_n4068_1.out[0] (.names)                                                              0.235     3.450
new_n4071.in[0] (.names)                                                                 0.100     3.550
new_n4071.out[0] (.names)                                                                0.235     3.785
new_n4074_1.in[0] (.names)                                                               0.100     3.885
new_n4074_1.out[0] (.names)                                                              0.235     4.120
new_n4077.in[0] (.names)                                                                 0.615     4.734
new_n4077.out[0] (.names)                                                                0.235     4.969
new_n4080.in[0] (.names)                                                                 0.100     5.069
new_n4080.out[0] (.names)                                                                0.235     5.304
new_n4083_1.in[0] (.names)                                                               0.100     5.404
new_n4083_1.out[0] (.names)                                                              0.235     5.639
new_n4086.in[0] (.names)                                                                 0.100     5.739
new_n4086.out[0] (.names)                                                                0.235     5.974
new_n4095.in[0] (.names)                                                                 0.100     6.074
new_n4095.out[0] (.names)                                                                0.261     6.335
new_n4103_1.in[2] (.names)                                                               0.100     6.435
new_n4103_1.out[0] (.names)                                                              0.261     6.696
new_n4106.in[0] (.names)                                                                 0.591     7.287
new_n4106.out[0] (.names)                                                                0.235     7.522
new_n4105.in[2] (.names)                                                                 0.477     7.999
new_n4105.out[0] (.names)                                                                0.261     8.260
n3533.in[3] (.names)                                                                     0.100     8.360
n3533.out[0] (.names)                                                                    0.235     8.595
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].D[0] (.latch)                         0.000     8.595
data arrival time                                                                                  8.595

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.595
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.619


#Path 58
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.647     0.813
new_n4175.out[0] (.names)                                                                0.261     1.074
new_n4181.in[0] (.names)                                                                 0.100     1.174
new_n4181.out[0] (.names)                                                                0.235     1.409
new_n4184_1.in[0] (.names)                                                               0.100     1.509
new_n4184_1.out[0] (.names)                                                              0.235     1.744
new_n4186.in[0] (.names)                                                                 0.100     1.844
new_n4186.out[0] (.names)                                                                0.235     2.079
new_n4192.in[0] (.names)                                                                 0.100     2.179
new_n4192.out[0] (.names)                                                                0.235     2.414
new_n4195.in[0] (.names)                                                                 0.627     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 0.753     6.374
new_n4221.out[0] (.names)                                                                0.235     6.609
new_n4224_1.in[0] (.names)                                                               0.100     6.709
new_n4224_1.out[0] (.names)                                                              0.235     6.944
new_n4230.in[0] (.names)                                                                 0.100     7.044
new_n4230.out[0] (.names)                                                                0.235     7.279
new_n4233_1.in[0] (.names)                                                               0.100     7.379
new_n4233_1.out[0] (.names)                                                              0.235     7.614
new_n4232.in[1] (.names)                                                                 0.338     7.952
new_n4232.out[0] (.names)                                                                0.235     8.187
n3853.in[2] (.names)                                                                     0.100     8.287
n3853.out[0] (.names)                                                                    0.235     8.522
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].D[0] (.latch)                         0.000     8.522
data arrival time                                                                                  8.522

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[55].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.522
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.546


#Path 59
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.626     1.553
new_n3950.out[0] (.names)                                                                0.235     1.788
new_n3952.in[0] (.names)                                                                 0.100     1.888
new_n3952.out[0] (.names)                                                                0.235     2.123
new_n3959_1.in[0] (.names)                                                               0.100     2.223
new_n3959_1.out[0] (.names)                                                              0.235     2.458
new_n3962.in[0] (.names)                                                                 0.100     2.558
new_n3962.out[0] (.names)                                                                0.235     2.793
new_n3965.in[0] (.names)                                                                 0.100     2.893
new_n3965.out[0] (.names)                                                                0.235     3.128
new_n3968_1.in[0] (.names)                                                               0.100     3.228
new_n3968_1.out[0] (.names)                                                              0.235     3.463
new_n3971.in[0] (.names)                                                                 0.485     3.948
new_n3971.out[0] (.names)                                                                0.235     4.183
new_n3974_1.in[0] (.names)                                                               0.100     4.283
new_n3974_1.out[0] (.names)                                                              0.235     4.518
new_n3977.in[0] (.names)                                                                 0.100     4.618
new_n3977.out[0] (.names)                                                                0.235     4.853
new_n3980.in[0] (.names)                                                                 0.756     5.608
new_n3980.out[0] (.names)                                                                0.235     5.843
new_n3983_1.in[0] (.names)                                                               0.100     5.943
new_n3983_1.out[0] (.names)                                                              0.235     6.178
new_n3986.in[0] (.names)                                                                 0.100     6.278
new_n3986.out[0] (.names)                                                                0.235     6.513
new_n3996.in[0] (.names)                                                                 0.100     6.613
new_n3996.out[0] (.names)                                                                0.261     6.874
new_n4004_1.in[2] (.names)                                                               0.100     6.974
new_n4004_1.out[0] (.names)                                                              0.261     7.235
new_n4010.in[0] (.names)                                                                 0.100     7.335
new_n4010.out[0] (.names)                                                                0.235     7.570
new_n4009_1.in[2] (.names)                                                               0.337     7.907
new_n4009_1.out[0] (.names)                                                              0.261     8.168
n3378.in[3] (.names)                                                                     0.100     8.268
n3378.out[0] (.names)                                                                    0.235     8.503
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].D[0] (.latch)                         0.000     8.503
data arrival time                                                                                  8.503

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.503
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.527


#Path 60
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.626     1.553
new_n3950.out[0] (.names)                                                                0.235     1.788
new_n3952.in[0] (.names)                                                                 0.100     1.888
new_n3952.out[0] (.names)                                                                0.235     2.123
new_n3959_1.in[0] (.names)                                                               0.100     2.223
new_n3959_1.out[0] (.names)                                                              0.235     2.458
new_n3962.in[0] (.names)                                                                 0.100     2.558
new_n3962.out[0] (.names)                                                                0.235     2.793
new_n3965.in[0] (.names)                                                                 0.100     2.893
new_n3965.out[0] (.names)                                                                0.235     3.128
new_n3968_1.in[0] (.names)                                                               0.100     3.228
new_n3968_1.out[0] (.names)                                                              0.235     3.463
new_n3971.in[0] (.names)                                                                 0.485     3.948
new_n3971.out[0] (.names)                                                                0.235     4.183
new_n3974_1.in[0] (.names)                                                               0.100     4.283
new_n3974_1.out[0] (.names)                                                              0.235     4.518
new_n3977.in[0] (.names)                                                                 0.100     4.618
new_n3977.out[0] (.names)                                                                0.235     4.853
new_n3980.in[0] (.names)                                                                 0.756     5.608
new_n3980.out[0] (.names)                                                                0.235     5.843
new_n3983_1.in[0] (.names)                                                               0.100     5.943
new_n3983_1.out[0] (.names)                                                              0.235     6.178
new_n3986.in[0] (.names)                                                                 0.100     6.278
new_n3986.out[0] (.names)                                                                0.235     6.513
new_n3996.in[0] (.names)                                                                 0.100     6.613
new_n3996.out[0] (.names)                                                                0.261     6.874
new_n4004_1.in[2] (.names)                                                               0.100     6.974
new_n4004_1.out[0] (.names)                                                              0.261     7.235
new_n4007.in[0] (.names)                                                                 0.100     7.335
new_n4007.out[0] (.names)                                                                0.235     7.570
new_n4006.in[2] (.names)                                                                 0.332     7.903
new_n4006.out[0] (.names)                                                                0.261     8.164
n3373.in[3] (.names)                                                                     0.100     8.264
n3373.out[0] (.names)                                                                    0.235     8.499
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].D[0] (.latch)                         0.000     8.499
data arrival time                                                                                  8.499

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.499
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.522


#Path 61
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.337     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.732     2.568
new_n3316.out[0] (.names)                                                                0.235     2.803
new_n3319_1.in[0] (.names)                                                               0.100     2.903
new_n3319_1.out[0] (.names)                                                              0.235     3.138
new_n3322.in[0] (.names)                                                                 0.100     3.238
new_n3322.out[0] (.names)                                                                0.235     3.473
new_n3325.in[0] (.names)                                                                 0.100     3.573
new_n3325.out[0] (.names)                                                                0.235     3.808
new_n3328_1.in[0] (.names)                                                               0.100     3.908
new_n3328_1.out[0] (.names)                                                              0.235     4.143
new_n3331.in[0] (.names)                                                                 0.100     4.243
new_n3331.out[0] (.names)                                                                0.235     4.478
new_n3334_1.in[0] (.names)                                                               0.100     4.578
new_n3334_1.out[0] (.names)                                                              0.235     4.813
new_n3337.in[0] (.names)                                                                 0.855     5.669
new_n3337.out[0] (.names)                                                                0.235     5.904
new_n3340.in[0] (.names)                                                                 0.100     6.004
new_n3340.out[0] (.names)                                                                0.235     6.239
new_n3343_1.in[0] (.names)                                                               0.100     6.339
new_n3343_1.out[0] (.names)                                                              0.235     6.574
new_n3346.in[0] (.names)                                                                 0.100     6.674
new_n3346.out[0] (.names)                                                                0.235     6.909
new_n3349_1.in[0] (.names)                                                               0.100     7.009
new_n3349_1.out[0] (.names)                                                              0.235     7.244
new_n3348_1.in[1] (.names)                                                               0.618     7.862
new_n3348_1.out[0] (.names)                                                              0.235     8.097
n666.in[2] (.names)                                                                      0.100     8.197
n666.out[0] (.names)                                                                     0.235     8.432
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].D[0] (.latch)                         0.000     8.432
data arrival time                                                                                  8.432

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[19].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.432
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.455


#Path 62
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2803_1.in[1] (.names)                                                                                                            0.473     2.099
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.360
new_n2802.in[0] (.names)                                                                                                              0.616     2.976
new_n2802.out[0] (.names)                                                                                                             0.235     3.211
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.311
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.546
new_n2846.in[1] (.names)                                                                                                              0.476     4.021
new_n2846.out[0] (.names)                                                                                                             0.235     4.256
new_n2868_1.in[4] (.names)                                                                                                            0.336     4.592
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.827
new_n2880.in[1] (.names)                                                                                                              0.337     5.164
new_n2880.out[0] (.names)                                                                                                             0.261     5.425
new_n2901.in[4] (.names)                                                                                                              0.479     5.904
new_n2901.out[0] (.names)                                                                                                             0.235     6.139
new_n2906.in[1] (.names)                                                                                                              0.338     6.477
new_n2906.out[0] (.names)                                                                                                             0.235     6.712
new_n2919_1.in[0] (.names)                                                                                                            0.337     7.049
new_n2919_1.out[0] (.names)                                                                                                           0.235     7.284
new_n2918_1.in[1] (.names)                                                                                                            0.477     7.761
new_n2918_1.out[0] (.names)                                                                                                           0.261     8.022
n338.in[2] (.names)                                                                                                                   0.100     8.122
n338.out[0] (.names)                                                                                                                  0.235     8.357
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].D[0] (.latch)                                                                      0.000     8.357
data arrival time                                                                                                                               8.357

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[75].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.357
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.380


#Path 63
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.647     0.813
new_n4175.out[0] (.names)                                                                0.261     1.074
new_n4181.in[0] (.names)                                                                 0.100     1.174
new_n4181.out[0] (.names)                                                                0.235     1.409
new_n4184_1.in[0] (.names)                                                               0.100     1.509
new_n4184_1.out[0] (.names)                                                              0.235     1.744
new_n4186.in[0] (.names)                                                                 0.100     1.844
new_n4186.out[0] (.names)                                                                0.235     2.079
new_n4192.in[0] (.names)                                                                 0.100     2.179
new_n4192.out[0] (.names)                                                                0.235     2.414
new_n4195.in[0] (.names)                                                                 0.627     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 0.753     6.374
new_n4221.out[0] (.names)                                                                0.235     6.609
new_n4224_1.in[0] (.names)                                                               0.100     6.709
new_n4224_1.out[0] (.names)                                                              0.235     6.944
new_n4227.in[0] (.names)                                                                 0.100     7.044
new_n4227.out[0] (.names)                                                                0.235     7.279
new_n4226.in[2] (.names)                                                                 0.481     7.761
new_n4226.out[0] (.names)                                                                0.261     8.022
n3843.in[3] (.names)                                                                     0.100     8.122
n3843.out[0] (.names)                                                                    0.235     8.357
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].D[0] (.latch)                         0.000     8.357
data arrival time                                                                                  8.357

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.357
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.380


#Path 64
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.647     0.813
new_n4175.out[0] (.names)                                                                0.261     1.074
new_n4181.in[0] (.names)                                                                 0.100     1.174
new_n4181.out[0] (.names)                                                                0.235     1.409
new_n4184_1.in[0] (.names)                                                               0.100     1.509
new_n4184_1.out[0] (.names)                                                              0.235     1.744
new_n4186.in[0] (.names)                                                                 0.100     1.844
new_n4186.out[0] (.names)                                                                0.235     2.079
new_n4192.in[0] (.names)                                                                 0.100     2.179
new_n4192.out[0] (.names)                                                                0.235     2.414
new_n4195.in[0] (.names)                                                                 0.627     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 0.753     6.374
new_n4221.out[0] (.names)                                                                0.235     6.609
new_n4224_1.in[0] (.names)                                                               0.100     6.709
new_n4224_1.out[0] (.names)                                                              0.235     6.944
new_n4230.in[0] (.names)                                                                 0.100     7.044
new_n4230.out[0] (.names)                                                                0.235     7.279
new_n4229_1.in[0] (.names)                                                               0.472     7.752
new_n4229_1.out[0] (.names)                                                              0.235     7.987
n3848.in[4] (.names)                                                                     0.100     8.087
n3848.out[0] (.names)                                                                    0.261     8.348
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].D[0] (.latch)                         0.000     8.348
data arrival time                                                                                  8.348

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.348
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.371


#Path 65
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.626     1.553
new_n3950.out[0] (.names)                                                                0.235     1.788
new_n3952.in[0] (.names)                                                                 0.100     1.888
new_n3952.out[0] (.names)                                                                0.235     2.123
new_n3959_1.in[0] (.names)                                                               0.100     2.223
new_n3959_1.out[0] (.names)                                                              0.235     2.458
new_n3962.in[0] (.names)                                                                 0.100     2.558
new_n3962.out[0] (.names)                                                                0.235     2.793
new_n3965.in[0] (.names)                                                                 0.100     2.893
new_n3965.out[0] (.names)                                                                0.235     3.128
new_n3968_1.in[0] (.names)                                                               0.100     3.228
new_n3968_1.out[0] (.names)                                                              0.235     3.463
new_n3971.in[0] (.names)                                                                 0.485     3.948
new_n3971.out[0] (.names)                                                                0.235     4.183
new_n3974_1.in[0] (.names)                                                               0.100     4.283
new_n3974_1.out[0] (.names)                                                              0.235     4.518
new_n3977.in[0] (.names)                                                                 0.100     4.618
new_n3977.out[0] (.names)                                                                0.235     4.853
new_n3980.in[0] (.names)                                                                 0.756     5.608
new_n3980.out[0] (.names)                                                                0.235     5.843
new_n3983_1.in[0] (.names)                                                               0.100     5.943
new_n3983_1.out[0] (.names)                                                              0.235     6.178
new_n3986.in[0] (.names)                                                                 0.100     6.278
new_n3986.out[0] (.names)                                                                0.235     6.513
new_n3996.in[0] (.names)                                                                 0.100     6.613
new_n3996.out[0] (.names)                                                                0.261     6.874
new_n4004_1.in[2] (.names)                                                               0.100     6.974
new_n4004_1.out[0] (.names)                                                              0.261     7.235
new_n4003_1.in[2] (.names)                                                               0.473     7.709
new_n4003_1.out[0] (.names)                                                              0.261     7.970
n3368.in[3] (.names)                                                                     0.100     8.070
n3368.out[0] (.names)                                                                    0.235     8.305
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].D[0] (.latch)                         0.000     8.305
data arrival time                                                                                  8.305

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.305
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.328


#Path 66
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2803_1.in[1] (.names)                                                                                                            0.473     2.099
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.360
new_n2802.in[0] (.names)                                                                                                              0.616     2.976
new_n2802.out[0] (.names)                                                                                                             0.235     3.211
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.311
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.546
new_n2846.in[1] (.names)                                                                                                              0.476     4.021
new_n2846.out[0] (.names)                                                                                                             0.235     4.256
new_n2868_1.in[4] (.names)                                                                                                            0.336     4.592
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.827
new_n2880.in[1] (.names)                                                                                                              0.337     5.164
new_n2880.out[0] (.names)                                                                                                             0.261     5.425
new_n2901.in[4] (.names)                                                                                                              0.479     5.904
new_n2901.out[0] (.names)                                                                                                             0.235     6.139
new_n2891.in[1] (.names)                                                                                                              0.621     6.760
new_n2891.out[0] (.names)                                                                                                             0.235     6.995
new_n2889_1.in[4] (.names)                                                                                                            0.629     7.624
new_n2889_1.out[0] (.names)                                                                                                           0.261     7.885
n328.in[3] (.names)                                                                                                                   0.100     7.985
n328.out[0] (.names)                                                                                                                  0.235     8.220
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].D[0] (.latch)                                                                      0.000     8.220
data arrival time                                                                                                                               8.220

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[73].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -8.220
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -8.244


#Path 67
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.473     1.540
new_n4050.out[0] (.names)                                                                0.235     1.775
new_n4053_1.in[0] (.names)                                                               0.100     1.875
new_n4053_1.out[0] (.names)                                                              0.235     2.110
new_n4058_1.in[0] (.names)                                                               0.100     2.210
new_n4058_1.out[0] (.names)                                                              0.235     2.445
new_n4062.in[0] (.names)                                                                 0.100     2.545
new_n4062.out[0] (.names)                                                                0.235     2.780
new_n4065.in[0] (.names)                                                                 0.100     2.880
new_n4065.out[0] (.names)                                                                0.235     3.115
new_n4068_1.in[0] (.names)                                                               0.100     3.215
new_n4068_1.out[0] (.names)                                                              0.235     3.450
new_n4071.in[0] (.names)                                                                 0.100     3.550
new_n4071.out[0] (.names)                                                                0.235     3.785
new_n4074_1.in[0] (.names)                                                               0.100     3.885
new_n4074_1.out[0] (.names)                                                              0.235     4.120
new_n4077.in[0] (.names)                                                                 0.615     4.734
new_n4077.out[0] (.names)                                                                0.235     4.969
new_n4080.in[0] (.names)                                                                 0.100     5.069
new_n4080.out[0] (.names)                                                                0.235     5.304
new_n4083_1.in[0] (.names)                                                               0.100     5.404
new_n4083_1.out[0] (.names)                                                              0.235     5.639
new_n4086.in[0] (.names)                                                                 0.100     5.739
new_n4086.out[0] (.names)                                                                0.235     5.974
new_n4095.in[0] (.names)                                                                 0.100     6.074
new_n4095.out[0] (.names)                                                                0.261     6.335
new_n4094_1.in[0] (.names)                                                               0.100     6.435
new_n4094_1.out[0] (.names)                                                              0.235     6.670
new_n4100.in[0] (.names)                                                                 0.335     7.005
new_n4100.out[0] (.names)                                                                0.235     7.240
new_n4099_1.in[2] (.names)                                                               0.100     7.340
new_n4099_1.out[0] (.names)                                                              0.261     7.601
n3523.in[3] (.names)                                                                     0.338     7.939
n3523.out[0] (.names)                                                                    0.235     8.174
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].D[0] (.latch)                         0.000     8.174
data arrival time                                                                                  8.174

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[53].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.174
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.198


#Path 68
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.626     1.553
new_n3950.out[0] (.names)                                                                0.235     1.788
new_n3952.in[0] (.names)                                                                 0.100     1.888
new_n3952.out[0] (.names)                                                                0.235     2.123
new_n3959_1.in[0] (.names)                                                               0.100     2.223
new_n3959_1.out[0] (.names)                                                              0.235     2.458
new_n3962.in[0] (.names)                                                                 0.100     2.558
new_n3962.out[0] (.names)                                                                0.235     2.793
new_n3965.in[0] (.names)                                                                 0.100     2.893
new_n3965.out[0] (.names)                                                                0.235     3.128
new_n3968_1.in[0] (.names)                                                               0.100     3.228
new_n3968_1.out[0] (.names)                                                              0.235     3.463
new_n3971.in[0] (.names)                                                                 0.485     3.948
new_n3971.out[0] (.names)                                                                0.235     4.183
new_n3974_1.in[0] (.names)                                                               0.100     4.283
new_n3974_1.out[0] (.names)                                                              0.235     4.518
new_n3977.in[0] (.names)                                                                 0.100     4.618
new_n3977.out[0] (.names)                                                                0.235     4.853
new_n3980.in[0] (.names)                                                                 0.756     5.608
new_n3980.out[0] (.names)                                                                0.235     5.843
new_n3983_1.in[0] (.names)                                                               0.100     5.943
new_n3983_1.out[0] (.names)                                                              0.235     6.178
new_n3986.in[0] (.names)                                                                 0.100     6.278
new_n3986.out[0] (.names)                                                                0.235     6.513
new_n3989_1.in[0] (.names)                                                               0.338     6.851
new_n3989_1.out[0] (.names)                                                              0.235     7.086
new_n3992.in[0] (.names)                                                                 0.100     7.186
new_n3992.out[0] (.names)                                                                0.235     7.421
new_n3991.in[2] (.names)                                                                 0.100     7.521
new_n3991.out[0] (.names)                                                                0.261     7.782
n3353.in[3] (.names)                                                                     0.100     7.882
n3353.out[0] (.names)                                                                    0.235     8.117
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].D[0] (.latch)                         0.000     8.117
data arrival time                                                                                  8.117

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.117
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.141


#Path 69
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.626     1.553
new_n3950.out[0] (.names)                                                                0.235     1.788
new_n3952.in[0] (.names)                                                                 0.100     1.888
new_n3952.out[0] (.names)                                                                0.235     2.123
new_n3959_1.in[0] (.names)                                                               0.100     2.223
new_n3959_1.out[0] (.names)                                                              0.235     2.458
new_n3962.in[0] (.names)                                                                 0.100     2.558
new_n3962.out[0] (.names)                                                                0.235     2.793
new_n3965.in[0] (.names)                                                                 0.100     2.893
new_n3965.out[0] (.names)                                                                0.235     3.128
new_n3968_1.in[0] (.names)                                                               0.100     3.228
new_n3968_1.out[0] (.names)                                                              0.235     3.463
new_n3971.in[0] (.names)                                                                 0.485     3.948
new_n3971.out[0] (.names)                                                                0.235     4.183
new_n3974_1.in[0] (.names)                                                               0.100     4.283
new_n3974_1.out[0] (.names)                                                              0.235     4.518
new_n3977.in[0] (.names)                                                                 0.100     4.618
new_n3977.out[0] (.names)                                                                0.235     4.853
new_n3980.in[0] (.names)                                                                 0.756     5.608
new_n3980.out[0] (.names)                                                                0.235     5.843
new_n3983_1.in[0] (.names)                                                               0.100     5.943
new_n3983_1.out[0] (.names)                                                              0.235     6.178
new_n3986.in[0] (.names)                                                                 0.100     6.278
new_n3986.out[0] (.names)                                                                0.235     6.513
new_n3996.in[0] (.names)                                                                 0.100     6.613
new_n3996.out[0] (.names)                                                                0.261     6.874
new_n3995.in[0] (.names)                                                                 0.100     6.974
new_n3995.out[0] (.names)                                                                0.235     7.209
new_n3994_1.in[1] (.names)                                                               0.336     7.545
new_n3994_1.out[0] (.names)                                                              0.235     7.780
n3358.in[2] (.names)                                                                     0.100     7.880
n3358.out[0] (.names)                                                                    0.235     8.115
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].D[0] (.latch)                         0.000     8.115
data arrival time                                                                                  8.115

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.115
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.139


#Path 70
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.647     0.813
new_n4175.out[0] (.names)                                                                0.261     1.074
new_n4181.in[0] (.names)                                                                 0.100     1.174
new_n4181.out[0] (.names)                                                                0.235     1.409
new_n4184_1.in[0] (.names)                                                               0.100     1.509
new_n4184_1.out[0] (.names)                                                              0.235     1.744
new_n4186.in[0] (.names)                                                                 0.100     1.844
new_n4186.out[0] (.names)                                                                0.235     2.079
new_n4192.in[0] (.names)                                                                 0.100     2.179
new_n4192.out[0] (.names)                                                                0.235     2.414
new_n4195.in[0] (.names)                                                                 0.627     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 0.753     6.374
new_n4221.out[0] (.names)                                                                0.235     6.609
new_n4224_1.in[0] (.names)                                                               0.100     6.709
new_n4224_1.out[0] (.names)                                                              0.235     6.944
new_n4223_1.in[2] (.names)                                                               0.481     7.426
new_n4223_1.out[0] (.names)                                                              0.261     7.687
n3838.in[3] (.names)                                                                     0.100     7.787
n3838.out[0] (.names)                                                                    0.235     8.022
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].D[0] (.latch)                         0.000     8.022
data arrival time                                                                                  8.022

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -8.022
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -8.045


#Path 71
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.337     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.732     2.568
new_n3316.out[0] (.names)                                                                0.235     2.803
new_n3319_1.in[0] (.names)                                                               0.100     2.903
new_n3319_1.out[0] (.names)                                                              0.235     3.138
new_n3322.in[0] (.names)                                                                 0.100     3.238
new_n3322.out[0] (.names)                                                                0.235     3.473
new_n3325.in[0] (.names)                                                                 0.100     3.573
new_n3325.out[0] (.names)                                                                0.235     3.808
new_n3328_1.in[0] (.names)                                                               0.100     3.908
new_n3328_1.out[0] (.names)                                                              0.235     4.143
new_n3331.in[0] (.names)                                                                 0.100     4.243
new_n3331.out[0] (.names)                                                                0.235     4.478
new_n3334_1.in[0] (.names)                                                               0.100     4.578
new_n3334_1.out[0] (.names)                                                              0.235     4.813
new_n3337.in[0] (.names)                                                                 0.855     5.669
new_n3337.out[0] (.names)                                                                0.235     5.904
new_n3340.in[0] (.names)                                                                 0.100     6.004
new_n3340.out[0] (.names)                                                                0.235     6.239
new_n3343_1.in[0] (.names)                                                               0.100     6.339
new_n3343_1.out[0] (.names)                                                              0.235     6.574
new_n3346.in[0] (.names)                                                                 0.100     6.674
new_n3346.out[0] (.names)                                                                0.235     6.909
new_n3345.in[1] (.names)                                                                 0.100     7.009
new_n3345.out[0] (.names)                                                                0.235     7.244
n661.in[2] (.names)                                                                      0.480     7.724
n661.out[0] (.names)                                                                     0.235     7.959
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].D[0] (.latch)                         0.000     7.959
data arrival time                                                                                  7.959

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.959
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.983


#Path 72
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2803_1.in[1] (.names)                                                                                                            0.473     2.099
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.360
new_n2802.in[0] (.names)                                                                                                              0.616     2.976
new_n2802.out[0] (.names)                                                                                                             0.235     3.211
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.311
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.546
new_n2846.in[1] (.names)                                                                                                              0.476     4.021
new_n2846.out[0] (.names)                                                                                                             0.235     4.256
new_n2868_1.in[4] (.names)                                                                                                            0.336     4.592
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.827
new_n2880.in[1] (.names)                                                                                                              0.337     5.164
new_n2880.out[0] (.names)                                                                                                             0.261     5.425
new_n2901.in[4] (.names)                                                                                                              0.479     5.904
new_n2901.out[0] (.names)                                                                                                             0.235     6.139
new_n2906.in[1] (.names)                                                                                                              0.338     6.477
new_n2906.out[0] (.names)                                                                                                             0.235     6.712
new_n2905.in[0] (.names)                                                                                                              0.337     7.049
new_n2905.out[0] (.names)                                                                                                             0.235     7.284
n333.in[4] (.names)                                                                                                                   0.335     7.618
n333.out[0] (.names)                                                                                                                  0.261     7.879
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].D[0] (.latch)                                                                      0.000     7.879
data arrival time                                                                                                                               7.879

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[74].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.879
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.903


#Path 73
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.626     1.553
new_n3950.out[0] (.names)                                                                0.235     1.788
new_n3952.in[0] (.names)                                                                 0.100     1.888
new_n3952.out[0] (.names)                                                                0.235     2.123
new_n3959_1.in[0] (.names)                                                               0.100     2.223
new_n3959_1.out[0] (.names)                                                              0.235     2.458
new_n3962.in[0] (.names)                                                                 0.100     2.558
new_n3962.out[0] (.names)                                                                0.235     2.793
new_n3965.in[0] (.names)                                                                 0.100     2.893
new_n3965.out[0] (.names)                                                                0.235     3.128
new_n3968_1.in[0] (.names)                                                               0.100     3.228
new_n3968_1.out[0] (.names)                                                              0.235     3.463
new_n3971.in[0] (.names)                                                                 0.485     3.948
new_n3971.out[0] (.names)                                                                0.235     4.183
new_n3974_1.in[0] (.names)                                                               0.100     4.283
new_n3974_1.out[0] (.names)                                                              0.235     4.518
new_n3977.in[0] (.names)                                                                 0.100     4.618
new_n3977.out[0] (.names)                                                                0.235     4.853
new_n3980.in[0] (.names)                                                                 0.756     5.608
new_n3980.out[0] (.names)                                                                0.235     5.843
new_n3983_1.in[0] (.names)                                                               0.100     5.943
new_n3983_1.out[0] (.names)                                                              0.235     6.178
new_n3986.in[0] (.names)                                                                 0.100     6.278
new_n3986.out[0] (.names)                                                                0.235     6.513
new_n3985.in[1] (.names)                                                                 0.338     6.851
new_n3985.out[0] (.names)                                                                0.235     7.086
n3343.in[2] (.names)                                                                     0.473     7.560
n3343.out[0] (.names)                                                                    0.235     7.795
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].D[0] (.latch)                         0.000     7.795
data arrival time                                                                                  7.795

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.795
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.818


#Path 74
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.626     1.553
new_n3950.out[0] (.names)                                                                0.235     1.788
new_n3952.in[0] (.names)                                                                 0.100     1.888
new_n3952.out[0] (.names)                                                                0.235     2.123
new_n3959_1.in[0] (.names)                                                               0.100     2.223
new_n3959_1.out[0] (.names)                                                              0.235     2.458
new_n3962.in[0] (.names)                                                                 0.100     2.558
new_n3962.out[0] (.names)                                                                0.235     2.793
new_n3965.in[0] (.names)                                                                 0.100     2.893
new_n3965.out[0] (.names)                                                                0.235     3.128
new_n3968_1.in[0] (.names)                                                               0.100     3.228
new_n3968_1.out[0] (.names)                                                              0.235     3.463
new_n3971.in[0] (.names)                                                                 0.485     3.948
new_n3971.out[0] (.names)                                                                0.235     4.183
new_n3974_1.in[0] (.names)                                                               0.100     4.283
new_n3974_1.out[0] (.names)                                                              0.235     4.518
new_n3977.in[0] (.names)                                                                 0.100     4.618
new_n3977.out[0] (.names)                                                                0.235     4.853
new_n3980.in[0] (.names)                                                                 0.756     5.608
new_n3980.out[0] (.names)                                                                0.235     5.843
new_n3983_1.in[0] (.names)                                                               0.100     5.943
new_n3983_1.out[0] (.names)                                                              0.235     6.178
new_n3986.in[0] (.names)                                                                 0.100     6.278
new_n3986.out[0] (.names)                                                                0.235     6.513
new_n3989_1.in[0] (.names)                                                               0.338     6.851
new_n3989_1.out[0] (.names)                                                              0.235     7.086
new_n3988_1.in[2] (.names)                                                               0.100     7.186
new_n3988_1.out[0] (.names)                                                              0.261     7.447
n3348.in[3] (.names)                                                                     0.100     7.547
n3348.out[0] (.names)                                                                    0.235     7.782
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].D[0] (.latch)                         0.000     7.782
data arrival time                                                                                  7.782

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.782
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.806


#Path 75
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.647     0.813
new_n4175.out[0] (.names)                                                                0.261     1.074
new_n4181.in[0] (.names)                                                                 0.100     1.174
new_n4181.out[0] (.names)                                                                0.235     1.409
new_n4184_1.in[0] (.names)                                                               0.100     1.509
new_n4184_1.out[0] (.names)                                                              0.235     1.744
new_n4186.in[0] (.names)                                                                 0.100     1.844
new_n4186.out[0] (.names)                                                                0.235     2.079
new_n4192.in[0] (.names)                                                                 0.100     2.179
new_n4192.out[0] (.names)                                                                0.235     2.414
new_n4195.in[0] (.names)                                                                 0.627     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4221.in[0] (.names)                                                                 0.753     6.374
new_n4221.out[0] (.names)                                                                0.235     6.609
new_n4220.in[1] (.names)                                                                 0.100     6.709
new_n4220.out[0] (.names)                                                                0.235     6.944
n3833.in[2] (.names)                                                                     0.482     7.427
n3833.out[0] (.names)                                                                    0.235     7.662
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].D[0] (.latch)                         0.000     7.662
data arrival time                                                                                  7.662

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.662
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.685


#Path 76
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.337     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.732     2.568
new_n3316.out[0] (.names)                                                                0.235     2.803
new_n3319_1.in[0] (.names)                                                               0.100     2.903
new_n3319_1.out[0] (.names)                                                              0.235     3.138
new_n3322.in[0] (.names)                                                                 0.100     3.238
new_n3322.out[0] (.names)                                                                0.235     3.473
new_n3325.in[0] (.names)                                                                 0.100     3.573
new_n3325.out[0] (.names)                                                                0.235     3.808
new_n3328_1.in[0] (.names)                                                               0.100     3.908
new_n3328_1.out[0] (.names)                                                              0.235     4.143
new_n3331.in[0] (.names)                                                                 0.100     4.243
new_n3331.out[0] (.names)                                                                0.235     4.478
new_n3334_1.in[0] (.names)                                                               0.100     4.578
new_n3334_1.out[0] (.names)                                                              0.235     4.813
new_n3337.in[0] (.names)                                                                 0.855     5.669
new_n3337.out[0] (.names)                                                                0.235     5.904
new_n3340.in[0] (.names)                                                                 0.100     6.004
new_n3340.out[0] (.names)                                                                0.235     6.239
new_n3343_1.in[0] (.names)                                                               0.100     6.339
new_n3343_1.out[0] (.names)                                                              0.235     6.574
new_n3342.in[2] (.names)                                                                 0.480     7.054
new_n3342.out[0] (.names)                                                                0.261     7.315
n656.in[3] (.names)                                                                      0.100     7.415
n656.out[0] (.names)                                                                     0.235     7.650
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].D[0] (.latch)                         0.000     7.650
data arrival time                                                                                  7.650

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[17].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.650
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.674


#Path 77
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.473     1.540
new_n4050.out[0] (.names)                                                                0.235     1.775
new_n4053_1.in[0] (.names)                                                               0.100     1.875
new_n4053_1.out[0] (.names)                                                              0.235     2.110
new_n4058_1.in[0] (.names)                                                               0.100     2.210
new_n4058_1.out[0] (.names)                                                              0.235     2.445
new_n4062.in[0] (.names)                                                                 0.100     2.545
new_n4062.out[0] (.names)                                                                0.235     2.780
new_n4065.in[0] (.names)                                                                 0.100     2.880
new_n4065.out[0] (.names)                                                                0.235     3.115
new_n4068_1.in[0] (.names)                                                               0.100     3.215
new_n4068_1.out[0] (.names)                                                              0.235     3.450
new_n4071.in[0] (.names)                                                                 0.100     3.550
new_n4071.out[0] (.names)                                                                0.235     3.785
new_n4074_1.in[0] (.names)                                                               0.100     3.885
new_n4074_1.out[0] (.names)                                                              0.235     4.120
new_n4077.in[0] (.names)                                                                 0.615     4.734
new_n4077.out[0] (.names)                                                                0.235     4.969
new_n4080.in[0] (.names)                                                                 0.100     5.069
new_n4080.out[0] (.names)                                                                0.235     5.304
new_n4083_1.in[0] (.names)                                                               0.100     5.404
new_n4083_1.out[0] (.names)                                                              0.235     5.639
new_n4086.in[0] (.names)                                                                 0.100     5.739
new_n4086.out[0] (.names)                                                                0.235     5.974
new_n4095.in[0] (.names)                                                                 0.100     6.074
new_n4095.out[0] (.names)                                                                0.261     6.335
new_n4094_1.in[0] (.names)                                                               0.100     6.435
new_n4094_1.out[0] (.names)                                                              0.235     6.670
new_n4093_1.in[2] (.names)                                                               0.335     7.005
new_n4093_1.out[0] (.names)                                                              0.261     7.266
n3518.in[3] (.names)                                                                     0.100     7.366
n3518.out[0] (.names)                                                                    0.235     7.601
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].D[0] (.latch)                         0.000     7.601
data arrival time                                                                                  7.601

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[52].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.601
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.625


#Path 78
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2803_1.in[1] (.names)                                                                                                            0.473     2.099
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.360
new_n2802.in[0] (.names)                                                                                                              0.616     2.976
new_n2802.out[0] (.names)                                                                                                             0.235     3.211
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.311
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.546
new_n2846.in[1] (.names)                                                                                                              0.476     4.021
new_n2846.out[0] (.names)                                                                                                             0.235     4.256
new_n2868_1.in[4] (.names)                                                                                                            0.336     4.592
new_n2868_1.out[0] (.names)                                                                                                           0.235     4.827
new_n2880.in[1] (.names)                                                                                                              0.337     5.164
new_n2880.out[0] (.names)                                                                                                             0.261     5.425
new_n2879_1.in[3] (.names)                                                                                                            0.479     5.904
new_n2879_1.out[0] (.names)                                                                                                           0.235     6.139
new_n2878_1.in[4] (.names)                                                                                                            0.330     6.469
new_n2878_1.out[0] (.names)                                                                                                           0.261     6.730
n323.in[3] (.names)                                                                                                                   0.478     7.208
n323.out[0] (.names)                                                                                                                  0.235     7.443
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].D[0] (.latch)                                                                      0.000     7.443
data arrival time                                                                                                                               7.443

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[72].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.443
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.467


#Path 79
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.473     1.540
new_n4050.out[0] (.names)                                                                0.235     1.775
new_n4053_1.in[0] (.names)                                                               0.100     1.875
new_n4053_1.out[0] (.names)                                                              0.235     2.110
new_n4058_1.in[0] (.names)                                                               0.100     2.210
new_n4058_1.out[0] (.names)                                                              0.235     2.445
new_n4062.in[0] (.names)                                                                 0.100     2.545
new_n4062.out[0] (.names)                                                                0.235     2.780
new_n4065.in[0] (.names)                                                                 0.100     2.880
new_n4065.out[0] (.names)                                                                0.235     3.115
new_n4068_1.in[0] (.names)                                                               0.100     3.215
new_n4068_1.out[0] (.names)                                                              0.235     3.450
new_n4071.in[0] (.names)                                                                 0.100     3.550
new_n4071.out[0] (.names)                                                                0.235     3.785
new_n4074_1.in[0] (.names)                                                               0.100     3.885
new_n4074_1.out[0] (.names)                                                              0.235     4.120
new_n4077.in[0] (.names)                                                                 0.615     4.734
new_n4077.out[0] (.names)                                                                0.235     4.969
new_n4080.in[0] (.names)                                                                 0.100     5.069
new_n4080.out[0] (.names)                                                                0.235     5.304
new_n4083_1.in[0] (.names)                                                               0.100     5.404
new_n4083_1.out[0] (.names)                                                              0.235     5.639
new_n4086.in[0] (.names)                                                                 0.100     5.739
new_n4086.out[0] (.names)                                                                0.235     5.974
new_n4095.in[0] (.names)                                                                 0.100     6.074
new_n4095.out[0] (.names)                                                                0.261     6.335
new_n4103_1.in[2] (.names)                                                               0.100     6.435
new_n4103_1.out[0] (.names)                                                              0.261     6.696
new_n4102.in[0] (.names)                                                                 0.100     6.796
new_n4102.out[0] (.names)                                                                0.235     7.031
n3528.in[4] (.names)                                                                     0.100     7.131
n3528.out[0] (.names)                                                                    0.261     7.392
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].D[0] (.latch)                         0.000     7.392
data arrival time                                                                                  7.392

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[54].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.392
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.416


#Path 80
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.473     1.540
new_n4050.out[0] (.names)                                                                0.235     1.775
new_n4053_1.in[0] (.names)                                                               0.100     1.875
new_n4053_1.out[0] (.names)                                                              0.235     2.110
new_n4058_1.in[0] (.names)                                                               0.100     2.210
new_n4058_1.out[0] (.names)                                                              0.235     2.445
new_n4062.in[0] (.names)                                                                 0.100     2.545
new_n4062.out[0] (.names)                                                                0.235     2.780
new_n4065.in[0] (.names)                                                                 0.100     2.880
new_n4065.out[0] (.names)                                                                0.235     3.115
new_n4068_1.in[0] (.names)                                                               0.100     3.215
new_n4068_1.out[0] (.names)                                                              0.235     3.450
new_n4071.in[0] (.names)                                                                 0.100     3.550
new_n4071.out[0] (.names)                                                                0.235     3.785
new_n4074_1.in[0] (.names)                                                               0.100     3.885
new_n4074_1.out[0] (.names)                                                              0.235     4.120
new_n4077.in[0] (.names)                                                                 0.615     4.734
new_n4077.out[0] (.names)                                                                0.235     4.969
new_n4080.in[0] (.names)                                                                 0.100     5.069
new_n4080.out[0] (.names)                                                                0.235     5.304
new_n4083_1.in[0] (.names)                                                               0.100     5.404
new_n4083_1.out[0] (.names)                                                              0.235     5.639
new_n4086.in[0] (.names)                                                                 0.100     5.739
new_n4086.out[0] (.names)                                                                0.235     5.974
new_n4091.in[0] (.names)                                                                 0.482     6.457
new_n4091.out[0] (.names)                                                                0.235     6.692
new_n4090.in[2] (.names)                                                                 0.100     6.792
new_n4090.out[0] (.names)                                                                0.261     7.053
n3513.in[3] (.names)                                                                     0.100     7.153
n3513.out[0] (.names)                                                                    0.235     7.388
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].D[0] (.latch)                         0.000     7.388
data arrival time                                                                                  7.388

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[51].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.388
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.411


#Path 81
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.473     1.540
new_n4050.out[0] (.names)                                                                0.235     1.775
new_n4053_1.in[0] (.names)                                                               0.100     1.875
new_n4053_1.out[0] (.names)                                                              0.235     2.110
new_n4058_1.in[0] (.names)                                                               0.100     2.210
new_n4058_1.out[0] (.names)                                                              0.235     2.445
new_n4062.in[0] (.names)                                                                 0.100     2.545
new_n4062.out[0] (.names)                                                                0.235     2.780
new_n4065.in[0] (.names)                                                                 0.100     2.880
new_n4065.out[0] (.names)                                                                0.235     3.115
new_n4068_1.in[0] (.names)                                                               0.100     3.215
new_n4068_1.out[0] (.names)                                                              0.235     3.450
new_n4071.in[0] (.names)                                                                 0.100     3.550
new_n4071.out[0] (.names)                                                                0.235     3.785
new_n4074_1.in[0] (.names)                                                               0.100     3.885
new_n4074_1.out[0] (.names)                                                              0.235     4.120
new_n4077.in[0] (.names)                                                                 0.615     4.734
new_n4077.out[0] (.names)                                                                0.235     4.969
new_n4080.in[0] (.names)                                                                 0.100     5.069
new_n4080.out[0] (.names)                                                                0.235     5.304
new_n4083_1.in[0] (.names)                                                               0.100     5.404
new_n4083_1.out[0] (.names)                                                              0.235     5.639
new_n4086.in[0] (.names)                                                                 0.100     5.739
new_n4086.out[0] (.names)                                                                0.235     5.974
new_n4085.in[2] (.names)                                                                 0.483     6.458
new_n4085.out[0] (.names)                                                                0.261     6.719
n3503.in[3] (.names)                                                                     0.337     7.056
n3503.out[0] (.names)                                                                    0.235     7.291
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].D[0] (.latch)                         0.000     7.291
data arrival time                                                                                  7.291

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.291
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.314


#Path 82
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.626     1.553
new_n3950.out[0] (.names)                                                                0.235     1.788
new_n3952.in[0] (.names)                                                                 0.100     1.888
new_n3952.out[0] (.names)                                                                0.235     2.123
new_n3959_1.in[0] (.names)                                                               0.100     2.223
new_n3959_1.out[0] (.names)                                                              0.235     2.458
new_n3962.in[0] (.names)                                                                 0.100     2.558
new_n3962.out[0] (.names)                                                                0.235     2.793
new_n3965.in[0] (.names)                                                                 0.100     2.893
new_n3965.out[0] (.names)                                                                0.235     3.128
new_n3968_1.in[0] (.names)                                                               0.100     3.228
new_n3968_1.out[0] (.names)                                                              0.235     3.463
new_n3971.in[0] (.names)                                                                 0.485     3.948
new_n3971.out[0] (.names)                                                                0.235     4.183
new_n3974_1.in[0] (.names)                                                               0.100     4.283
new_n3974_1.out[0] (.names)                                                              0.235     4.518
new_n3977.in[0] (.names)                                                                 0.100     4.618
new_n3977.out[0] (.names)                                                                0.235     4.853
new_n3980.in[0] (.names)                                                                 0.756     5.608
new_n3980.out[0] (.names)                                                                0.235     5.843
new_n3983_1.in[0] (.names)                                                               0.100     5.943
new_n3983_1.out[0] (.names)                                                              0.235     6.178
new_n3982.in[2] (.names)                                                                 0.479     6.657
new_n3982.out[0] (.names)                                                                0.261     6.918
n3338.in[3] (.names)                                                                     0.100     7.018
n3338.out[0] (.names)                                                                    0.235     7.253
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].D[0] (.latch)                         0.000     7.253
data arrival time                                                                                  7.253

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.253
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.277


#Path 83
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.337     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.732     2.568
new_n3316.out[0] (.names)                                                                0.235     2.803
new_n3319_1.in[0] (.names)                                                               0.100     2.903
new_n3319_1.out[0] (.names)                                                              0.235     3.138
new_n3322.in[0] (.names)                                                                 0.100     3.238
new_n3322.out[0] (.names)                                                                0.235     3.473
new_n3325.in[0] (.names)                                                                 0.100     3.573
new_n3325.out[0] (.names)                                                                0.235     3.808
new_n3328_1.in[0] (.names)                                                               0.100     3.908
new_n3328_1.out[0] (.names)                                                              0.235     4.143
new_n3331.in[0] (.names)                                                                 0.100     4.243
new_n3331.out[0] (.names)                                                                0.235     4.478
new_n3334_1.in[0] (.names)                                                               0.100     4.578
new_n3334_1.out[0] (.names)                                                              0.235     4.813
new_n3337.in[0] (.names)                                                                 0.855     5.669
new_n3337.out[0] (.names)                                                                0.235     5.904
new_n3336.in[2] (.names)                                                                 0.334     6.238
new_n3336.out[0] (.names)                                                                0.261     6.499
n646.in[3] (.names)                                                                      0.482     6.981
n646.out[0] (.names)                                                                     0.235     7.216
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].D[0] (.latch)                         0.000     7.216
data arrival time                                                                                  7.216

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[15].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.216
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.239


#Path 84
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.337     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.732     2.568
new_n3316.out[0] (.names)                                                                0.235     2.803
new_n3319_1.in[0] (.names)                                                               0.100     2.903
new_n3319_1.out[0] (.names)                                                              0.235     3.138
new_n3322.in[0] (.names)                                                                 0.100     3.238
new_n3322.out[0] (.names)                                                                0.235     3.473
new_n3325.in[0] (.names)                                                                 0.100     3.573
new_n3325.out[0] (.names)                                                                0.235     3.808
new_n3328_1.in[0] (.names)                                                               0.100     3.908
new_n3328_1.out[0] (.names)                                                              0.235     4.143
new_n3331.in[0] (.names)                                                                 0.100     4.243
new_n3331.out[0] (.names)                                                                0.235     4.478
new_n3334_1.in[0] (.names)                                                               0.100     4.578
new_n3334_1.out[0] (.names)                                                              0.235     4.813
new_n3337.in[0] (.names)                                                                 0.855     5.669
new_n3337.out[0] (.names)                                                                0.235     5.904
new_n3340.in[0] (.names)                                                                 0.100     6.004
new_n3340.out[0] (.names)                                                                0.235     6.239
new_n3339_1.in[1] (.names)                                                               0.100     6.339
new_n3339_1.out[0] (.names)                                                              0.235     6.574
n651.in[2] (.names)                                                                      0.332     6.906
n651.out[0] (.names)                                                                     0.235     7.141
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].D[0] (.latch)                         0.000     7.141
data arrival time                                                                                  7.141

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[16].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.141
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.165


#Path 85
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.473     1.540
new_n4050.out[0] (.names)                                                                0.235     1.775
new_n4053_1.in[0] (.names)                                                               0.100     1.875
new_n4053_1.out[0] (.names)                                                              0.235     2.110
new_n4058_1.in[0] (.names)                                                               0.100     2.210
new_n4058_1.out[0] (.names)                                                              0.235     2.445
new_n4062.in[0] (.names)                                                                 0.100     2.545
new_n4062.out[0] (.names)                                                                0.235     2.780
new_n4065.in[0] (.names)                                                                 0.100     2.880
new_n4065.out[0] (.names)                                                                0.235     3.115
new_n4068_1.in[0] (.names)                                                               0.100     3.215
new_n4068_1.out[0] (.names)                                                              0.235     3.450
new_n4071.in[0] (.names)                                                                 0.100     3.550
new_n4071.out[0] (.names)                                                                0.235     3.785
new_n4074_1.in[0] (.names)                                                               0.100     3.885
new_n4074_1.out[0] (.names)                                                              0.235     4.120
new_n4077.in[0] (.names)                                                                 0.615     4.734
new_n4077.out[0] (.names)                                                                0.235     4.969
new_n4080.in[0] (.names)                                                                 0.100     5.069
new_n4080.out[0] (.names)                                                                0.235     5.304
new_n4083_1.in[0] (.names)                                                               0.100     5.404
new_n4083_1.out[0] (.names)                                                              0.235     5.639
new_n4086.in[0] (.names)                                                                 0.100     5.739
new_n4086.out[0] (.names)                                                                0.235     5.974
new_n4088_1.in[0] (.names)                                                               0.482     6.457
new_n4088_1.out[0] (.names)                                                              0.261     6.718
n3508.in[4] (.names)                                                                     0.100     6.818
n3508.out[0] (.names)                                                                    0.261     7.079
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].D[0] (.latch)                         0.000     7.079
data arrival time                                                                                  7.079

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -7.079
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -7.102


#Path 86
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2803_1.in[1] (.names)                                                                                                            0.473     2.099
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.360
new_n2802.in[0] (.names)                                                                                                              0.616     2.976
new_n2802.out[0] (.names)                                                                                                             0.235     3.211
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.311
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.546
new_n2833_1.in[4] (.names)                                                                                                            0.475     4.020
new_n2833_1.out[0] (.names)                                                                                                           0.261     4.281
new_n2861.in[2] (.names)                                                                                                              0.335     4.616
new_n2861.out[0] (.names)                                                                                                             0.261     4.877
new_n2865.in[0] (.names)                                                                                                              0.100     4.977
new_n2865.out[0] (.names)                                                                                                             0.235     5.212
new_n2864_1.in[0] (.names)                                                                                                            0.479     5.691
new_n2864_1.out[0] (.names)                                                                                                           0.235     5.926
new_n2863_1.in[4] (.names)                                                                                                            0.477     6.403
new_n2863_1.out[0] (.names)                                                                                                           0.235     6.638
n318.in[2] (.names)                                                                                                                   0.100     6.738
n318.out[0] (.names)                                                                                                                  0.235     6.973
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].D[0] (.latch)                                                                      0.000     6.973
data arrival time                                                                                                                               6.973

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[71].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.973
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.996


#Path 87
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.647     0.813
new_n4175.out[0] (.names)                                                                0.261     1.074
new_n4181.in[0] (.names)                                                                 0.100     1.174
new_n4181.out[0] (.names)                                                                0.235     1.409
new_n4184_1.in[0] (.names)                                                               0.100     1.509
new_n4184_1.out[0] (.names)                                                              0.235     1.744
new_n4186.in[0] (.names)                                                                 0.100     1.844
new_n4186.out[0] (.names)                                                                0.235     2.079
new_n4192.in[0] (.names)                                                                 0.100     2.179
new_n4192.out[0] (.names)                                                                0.235     2.414
new_n4195.in[0] (.names)                                                                 0.627     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4215.in[2] (.names)                                                                 0.756     6.377
new_n4215.out[0] (.names)                                                                0.261     6.638
n3823.in[3] (.names)                                                                     0.100     6.738
n3823.out[0] (.names)                                                                    0.235     6.973
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].D[0] (.latch)                         0.000     6.973
data arrival time                                                                                  6.973

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[49].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.973
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.996


#Path 88
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.626     1.553
new_n3950.out[0] (.names)                                                                0.235     1.788
new_n3952.in[0] (.names)                                                                 0.100     1.888
new_n3952.out[0] (.names)                                                                0.235     2.123
new_n3959_1.in[0] (.names)                                                               0.100     2.223
new_n3959_1.out[0] (.names)                                                              0.235     2.458
new_n3962.in[0] (.names)                                                                 0.100     2.558
new_n3962.out[0] (.names)                                                                0.235     2.793
new_n3965.in[0] (.names)                                                                 0.100     2.893
new_n3965.out[0] (.names)                                                                0.235     3.128
new_n3968_1.in[0] (.names)                                                               0.100     3.228
new_n3968_1.out[0] (.names)                                                              0.235     3.463
new_n3971.in[0] (.names)                                                                 0.485     3.948
new_n3971.out[0] (.names)                                                                0.235     4.183
new_n3974_1.in[0] (.names)                                                               0.100     4.283
new_n3974_1.out[0] (.names)                                                              0.235     4.518
new_n3977.in[0] (.names)                                                                 0.100     4.618
new_n3977.out[0] (.names)                                                                0.235     4.853
new_n3980.in[0] (.names)                                                                 0.756     5.608
new_n3980.out[0] (.names)                                                                0.235     5.843
new_n3979_1.in[2] (.names)                                                               0.473     6.317
new_n3979_1.out[0] (.names)                                                              0.261     6.578
n3333.in[3] (.names)                                                                     0.100     6.678
n3333.out[0] (.names)                                                                    0.235     6.913
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].D[0] (.latch)                         0.000     6.913
data arrival time                                                                                  6.913

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[45].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.913
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.936


#Path 89
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.473     1.540
new_n4050.out[0] (.names)                                                                0.235     1.775
new_n4053_1.in[0] (.names)                                                               0.100     1.875
new_n4053_1.out[0] (.names)                                                              0.235     2.110
new_n4058_1.in[0] (.names)                                                               0.100     2.210
new_n4058_1.out[0] (.names)                                                              0.235     2.445
new_n4062.in[0] (.names)                                                                 0.100     2.545
new_n4062.out[0] (.names)                                                                0.235     2.780
new_n4065.in[0] (.names)                                                                 0.100     2.880
new_n4065.out[0] (.names)                                                                0.235     3.115
new_n4068_1.in[0] (.names)                                                               0.100     3.215
new_n4068_1.out[0] (.names)                                                              0.235     3.450
new_n4071.in[0] (.names)                                                                 0.100     3.550
new_n4071.out[0] (.names)                                                                0.235     3.785
new_n4074_1.in[0] (.names)                                                               0.100     3.885
new_n4074_1.out[0] (.names)                                                              0.235     4.120
new_n4077.in[0] (.names)                                                                 0.615     4.734
new_n4077.out[0] (.names)                                                                0.235     4.969
new_n4080.in[0] (.names)                                                                 0.100     5.069
new_n4080.out[0] (.names)                                                                0.235     5.304
new_n4083_1.in[0] (.names)                                                               0.100     5.404
new_n4083_1.out[0] (.names)                                                              0.235     5.639
new_n4082.in[1] (.names)                                                                 0.472     6.112
new_n4082.out[0] (.names)                                                                0.235     6.347
n3498.in[2] (.names)                                                                     0.100     6.447
n3498.out[0] (.names)                                                                    0.235     6.682
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].D[0] (.latch)                         0.000     6.682
data arrival time                                                                                  6.682

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.682
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.705


#Path 90
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.647     0.813
new_n4175.out[0] (.names)                                                                0.261     1.074
new_n4181.in[0] (.names)                                                                 0.100     1.174
new_n4181.out[0] (.names)                                                                0.235     1.409
new_n4184_1.in[0] (.names)                                                               0.100     1.509
new_n4184_1.out[0] (.names)                                                              0.235     1.744
new_n4186.in[0] (.names)                                                                 0.100     1.844
new_n4186.out[0] (.names)                                                                0.235     2.079
new_n4192.in[0] (.names)                                                                 0.100     2.179
new_n4192.out[0] (.names)                                                                0.235     2.414
new_n4195.in[0] (.names)                                                                 0.627     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4212.in[1] (.names)                                                                 0.100     5.386
new_n4212.out[0] (.names)                                                                0.235     5.621
n3818.in[2] (.names)                                                                     0.622     6.243
n3818.out[0] (.names)                                                                    0.235     6.478
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].D[0] (.latch)                         0.000     6.478
data arrival time                                                                                  6.478

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[48].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.478
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.502


#Path 91
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[69].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2803_1.in[1] (.names)                                                                                                            0.473     2.099
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.360
new_n2802.in[0] (.names)                                                                                                              0.616     2.976
new_n2802.out[0] (.names)                                                                                                             0.235     3.211
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.311
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.546
new_n2837.in[1] (.names)                                                                                                              0.476     4.021
new_n2837.out[0] (.names)                                                                                                             0.235     4.256
new_n2836.in[0] (.names)                                                                                                              0.473     4.730
new_n2836.out[0] (.names)                                                                                                             0.261     4.991
new_n2835.in[4] (.names)                                                                                                              0.471     5.462
new_n2835.out[0] (.names)                                                                                                             0.235     5.697
n308.in[2] (.names)                                                                                                                   0.475     6.172
n308.out[0] (.names)                                                                                                                  0.235     6.407
$auto$hard_block.cc:122:cell_hard_block$2679.B[69].D[0] (.latch)                                                                      0.000     6.407
data arrival time                                                                                                                               6.407

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[69].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.407
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.430


#Path 92
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[70].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2803_1.in[1] (.names)                                                                                                            0.473     2.099
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.360
new_n2802.in[0] (.names)                                                                                                              0.616     2.976
new_n2802.out[0] (.names)                                                                                                             0.235     3.211
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.311
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.546
new_n2837.in[1] (.names)                                                                                                              0.476     4.021
new_n2837.out[0] (.names)                                                                                                             0.235     4.256
new_n2836.in[0] (.names)                                                                                                              0.473     4.730
new_n2836.out[0] (.names)                                                                                                             0.261     4.991
new_n2850.in[0] (.names)                                                                                                              0.471     5.462
new_n2850.out[0] (.names)                                                                                                             0.235     5.697
new_n2849_1.in[1] (.names)                                                                                                            0.100     5.797
new_n2849_1.out[0] (.names)                                                                                                           0.261     6.058
n313.in[2] (.names)                                                                                                                   0.100     6.158
n313.out[0] (.names)                                                                                                                  0.235     6.393
$auto$hard_block.cc:122:cell_hard_block$2679.B[70].D[0] (.latch)                                                                      0.000     6.393
data arrival time                                                                                                                               6.393

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[70].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.393
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.417


#Path 93
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.473     1.540
new_n4050.out[0] (.names)                                                                0.235     1.775
new_n4053_1.in[0] (.names)                                                               0.100     1.875
new_n4053_1.out[0] (.names)                                                              0.235     2.110
new_n4058_1.in[0] (.names)                                                               0.100     2.210
new_n4058_1.out[0] (.names)                                                              0.235     2.445
new_n4062.in[0] (.names)                                                                 0.100     2.545
new_n4062.out[0] (.names)                                                                0.235     2.780
new_n4065.in[0] (.names)                                                                 0.100     2.880
new_n4065.out[0] (.names)                                                                0.235     3.115
new_n4068_1.in[0] (.names)                                                               0.100     3.215
new_n4068_1.out[0] (.names)                                                              0.235     3.450
new_n4071.in[0] (.names)                                                                 0.100     3.550
new_n4071.out[0] (.names)                                                                0.235     3.785
new_n4074_1.in[0] (.names)                                                               0.100     3.885
new_n4074_1.out[0] (.names)                                                              0.235     4.120
new_n4077.in[0] (.names)                                                                 0.615     4.734
new_n4077.out[0] (.names)                                                                0.235     4.969
new_n4080.in[0] (.names)                                                                 0.100     5.069
new_n4080.out[0] (.names)                                                                0.235     5.304
new_n4079_1.in[2] (.names)                                                               0.478     5.782
new_n4079_1.out[0] (.names)                                                              0.261     6.043
n3493.in[3] (.names)                                                                     0.100     6.143
n3493.out[0] (.names)                                                                    0.235     6.378
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].D[0] (.latch)                         0.000     6.378
data arrival time                                                                                  6.378

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.378
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.402


#Path 94
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.647     0.813
new_n4175.out[0] (.names)                                                                0.261     1.074
new_n4181.in[0] (.names)                                                                 0.100     1.174
new_n4181.out[0] (.names)                                                                0.235     1.409
new_n4184_1.in[0] (.names)                                                               0.100     1.509
new_n4184_1.out[0] (.names)                                                              0.235     1.744
new_n4186.in[0] (.names)                                                                 0.100     1.844
new_n4186.out[0] (.names)                                                                0.235     2.079
new_n4192.in[0] (.names)                                                                 0.100     2.179
new_n4192.out[0] (.names)                                                                0.235     2.414
new_n4195.in[0] (.names)                                                                 0.627     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4213_1.in[0] (.names)                                                               0.100     5.051
new_n4213_1.out[0] (.names)                                                              0.235     5.286
new_n4216.in[0] (.names)                                                                 0.100     5.386
new_n4216.out[0] (.names)                                                                0.235     5.621
new_n4218_1.in[0] (.names)                                                               0.100     5.721
new_n4218_1.out[0] (.names)                                                              0.261     5.982
n3828.in[4] (.names)                                                                     0.100     6.082
n3828.out[0] (.names)                                                                    0.261     6.343
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].D[0] (.latch)                         0.000     6.343
data arrival time                                                                                  6.343

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[50].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.343
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.366


#Path 95
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[65].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3945.in[0] (.names)                                                                 0.500     0.667
new_n3945.out[0] (.names)                                                                0.261     0.928
new_n3950.in[0] (.names)                                                                 0.626     1.553
new_n3950.out[0] (.names)                                                                0.235     1.788
new_n3952.in[0] (.names)                                                                 0.100     1.888
new_n3952.out[0] (.names)                                                                0.235     2.123
new_n3959_1.in[0] (.names)                                                               0.100     2.223
new_n3959_1.out[0] (.names)                                                              0.235     2.458
new_n3962.in[0] (.names)                                                                 0.100     2.558
new_n3962.out[0] (.names)                                                                0.235     2.793
new_n3965.in[0] (.names)                                                                 0.100     2.893
new_n3965.out[0] (.names)                                                                0.235     3.128
new_n3968_1.in[0] (.names)                                                               0.100     3.228
new_n3968_1.out[0] (.names)                                                              0.235     3.463
new_n3971.in[0] (.names)                                                                 0.485     3.948
new_n3971.out[0] (.names)                                                                0.235     4.183
new_n3974_1.in[0] (.names)                                                               0.100     4.283
new_n3974_1.out[0] (.names)                                                              0.235     4.518
new_n3977.in[0] (.names)                                                                 0.100     4.618
new_n3977.out[0] (.names)                                                                0.235     4.853
new_n3976.in[1] (.names)                                                                 0.481     5.334
new_n3976.out[0] (.names)                                                                0.235     5.569
n3328.in[2] (.names)                                                                     0.456     6.025
n3328.out[0] (.names)                                                                    0.235     6.260
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].D[0] (.latch)                         0.000     6.260
data arrival time                                                                                  6.260

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[44].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.260
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.283


#Path 96
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[68].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].clk[0] (.latch)                       0.042     0.042
$techmap$auto$hard_block.cc:122:cell_hard_block$3312.$auto$alumacc.cc:485:replace_alu$4982.B[0].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n2771.in[1] (.names)                                                                                                              0.651     0.818
new_n2771.out[0] (.names)                                                                                                             0.235     1.053
new_n2804_1.in[0] (.names)                                                                                                            0.338     1.391
new_n2804_1.out[0] (.names)                                                                                                           0.235     1.626
new_n2803_1.in[1] (.names)                                                                                                            0.473     2.099
new_n2803_1.out[0] (.names)                                                                                                           0.261     2.360
new_n2802.in[0] (.names)                                                                                                              0.616     2.976
new_n2802.out[0] (.names)                                                                                                             0.235     3.211
new_n2818_1.in[2] (.names)                                                                                                            0.100     3.311
new_n2818_1.out[0] (.names)                                                                                                           0.235     3.546
new_n2809_1.in[4] (.names)                                                                                                            0.475     4.020
new_n2809_1.out[0] (.names)                                                                                                           0.261     4.281
new_n2822.in[0] (.names)                                                                                                              0.482     4.764
new_n2822.out[0] (.names)                                                                                                             0.235     4.999
new_n2821.in[1] (.names)                                                                                                              0.100     5.099
new_n2821.out[0] (.names)                                                                                                             0.261     5.360
n303.in[2] (.names)                                                                                                                   0.477     5.836
n303.out[0] (.names)                                                                                                                  0.235     6.071
$auto$hard_block.cc:122:cell_hard_block$2679.B[68].D[0] (.latch)                                                                      0.000     6.071
data arrival time                                                                                                                               6.071

clock clk_i (rise edge)                                                                                                               0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk_i.inpad[0] (.input)                                                                                                               0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[68].clk[0] (.latch)                                                                    0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.071
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.095


#Path 97
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.473     1.540
new_n4050.out[0] (.names)                                                                0.235     1.775
new_n4053_1.in[0] (.names)                                                               0.100     1.875
new_n4053_1.out[0] (.names)                                                              0.235     2.110
new_n4058_1.in[0] (.names)                                                               0.100     2.210
new_n4058_1.out[0] (.names)                                                              0.235     2.445
new_n4062.in[0] (.names)                                                                 0.100     2.545
new_n4062.out[0] (.names)                                                                0.235     2.780
new_n4065.in[0] (.names)                                                                 0.100     2.880
new_n4065.out[0] (.names)                                                                0.235     3.115
new_n4068_1.in[0] (.names)                                                               0.100     3.215
new_n4068_1.out[0] (.names)                                                              0.235     3.450
new_n4071.in[0] (.names)                                                                 0.100     3.550
new_n4071.out[0] (.names)                                                                0.235     3.785
new_n4074_1.in[0] (.names)                                                               0.100     3.885
new_n4074_1.out[0] (.names)                                                              0.235     4.120
new_n4077.in[0] (.names)                                                                 0.615     4.734
new_n4077.out[0] (.names)                                                                0.235     4.969
new_n4076.in[2] (.names)                                                                 0.480     5.450
new_n4076.out[0] (.names)                                                                0.261     5.711
n3488.in[3] (.names)                                                                     0.100     5.811
n3488.out[0] (.names)                                                                    0.235     6.046
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].D[0] (.latch)                         0.000     6.046
data arrival time                                                                                  6.046

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[46].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.046
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.069


#Path 98
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2934.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4175.in[2] (.names)                                                                 0.647     0.813
new_n4175.out[0] (.names)                                                                0.261     1.074
new_n4181.in[0] (.names)                                                                 0.100     1.174
new_n4181.out[0] (.names)                                                                0.235     1.409
new_n4184_1.in[0] (.names)                                                               0.100     1.509
new_n4184_1.out[0] (.names)                                                              0.235     1.744
new_n4186.in[0] (.names)                                                                 0.100     1.844
new_n4186.out[0] (.names)                                                                0.235     2.079
new_n4192.in[0] (.names)                                                                 0.100     2.179
new_n4192.out[0] (.names)                                                                0.235     2.414
new_n4195.in[0] (.names)                                                                 0.627     3.041
new_n4195.out[0] (.names)                                                                0.235     3.276
new_n4198_1.in[0] (.names)                                                               0.100     3.376
new_n4198_1.out[0] (.names)                                                              0.235     3.611
new_n4201.in[0] (.names)                                                                 0.100     3.711
new_n4201.out[0] (.names)                                                                0.235     3.946
new_n4204_1.in[0] (.names)                                                               0.100     4.046
new_n4204_1.out[0] (.names)                                                              0.235     4.281
new_n4207.in[0] (.names)                                                                 0.100     4.381
new_n4207.out[0] (.names)                                                                0.235     4.616
new_n4210.in[0] (.names)                                                                 0.100     4.716
new_n4210.out[0] (.names)                                                                0.235     4.951
new_n4209_1.in[1] (.names)                                                               0.100     5.051
new_n4209_1.out[0] (.names)                                                              0.235     5.286
n3813.in[2] (.names)                                                                     0.481     5.767
n3813.out[0] (.names)                                                                    0.235     6.002
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].D[0] (.latch)                         0.000     6.002
data arrival time                                                                                  6.002

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[47].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -6.002
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.026


#Path 99
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2679.B[32].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n3301.in[4] (.names)                                                                 0.502     0.669
new_n3301.out[0] (.names)                                                                0.261     0.930
new_n3304_1.in[0] (.names)                                                               0.100     1.030
new_n3304_1.out[0] (.names)                                                              0.235     1.265
new_n3310.in[0] (.names)                                                                 0.337     1.602
new_n3310.out[0] (.names)                                                                0.235     1.837
new_n3316.in[0] (.names)                                                                 0.732     2.568
new_n3316.out[0] (.names)                                                                0.235     2.803
new_n3319_1.in[0] (.names)                                                               0.100     2.903
new_n3319_1.out[0] (.names)                                                              0.235     3.138
new_n3322.in[0] (.names)                                                                 0.100     3.238
new_n3322.out[0] (.names)                                                                0.235     3.473
new_n3325.in[0] (.names)                                                                 0.100     3.573
new_n3325.out[0] (.names)                                                                0.235     3.808
new_n3328_1.in[0] (.names)                                                               0.100     3.908
new_n3328_1.out[0] (.names)                                                              0.235     4.143
new_n3331.in[0] (.names)                                                                 0.100     4.243
new_n3331.out[0] (.names)                                                                0.235     4.478
new_n3334_1.in[0] (.names)                                                               0.100     4.578
new_n3334_1.out[0] (.names)                                                              0.235     4.813
new_n3333_1.in[2] (.names)                                                               0.571     5.385
new_n3333_1.out[0] (.names)                                                              0.261     5.646
n641.in[3] (.names)                                                                      0.100     5.746
n641.out[0] (.names)                                                                     0.235     5.981
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].D[0] (.latch)                         0.000     5.981
data arrival time                                                                                  5.981

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2679.B[14].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -5.981
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -6.004


#Path 100
Startpoint: $auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch clocked by clk_i)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$2934.B[45].D[0] (.latch clocked by clk_i)
Path Type : setup

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].clk[0] (.latch)                       0.042     0.042
$auto$hard_block.cc:122:cell_hard_block$2931.B[34].Q[0] (.latch) [clock-to-output]       0.124     0.166
new_n4044_1.in[2] (.names)                                                               0.639     0.805
new_n4044_1.out[0] (.names)                                                              0.261     1.066
new_n4050.in[0] (.names)                                                                 0.473     1.540
new_n4050.out[0] (.names)                                                                0.235     1.775
new_n4053_1.in[0] (.names)                                                               0.100     1.875
new_n4053_1.out[0] (.names)                                                              0.235     2.110
new_n4058_1.in[0] (.names)                                                               0.100     2.210
new_n4058_1.out[0] (.names)                                                              0.235     2.445
new_n4062.in[0] (.names)                                                                 0.100     2.545
new_n4062.out[0] (.names)                                                                0.235     2.780
new_n4065.in[0] (.names)                                                                 0.100     2.880
new_n4065.out[0] (.names)                                                                0.235     3.115
new_n4068_1.in[0] (.names)                                                               0.100     3.215
new_n4068_1.out[0] (.names)                                                              0.235     3.450
new_n4071.in[0] (.names)                                                                 0.100     3.550
new_n4071.out[0] (.names)                                                                0.235     3.785
new_n4074_1.in[0] (.names)                                                               0.100     3.885
new_n4074_1.out[0] (.names)                                                              0.235     4.120
new_n4073_1.in[1] (.names)                                                               0.615     4.734
new_n4073_1.out[0] (.names)                                                              0.235     4.969
n3483.in[2] (.names)                                                                     0.610     5.580
n3483.out[0] (.names)                                                                    0.235     5.815
$auto$hard_block.cc:122:cell_hard_block$2934.B[45].D[0] (.latch)                         0.000     5.815
data arrival time                                                                                  5.815

clock clk_i (rise edge)                                                                  0.000     0.000
clock source latency                                                                     0.000     0.000
clk_i.inpad[0] (.input)                                                                  0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$2934.B[45].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                        0.000     0.042
cell setup time                                                                         -0.066    -0.024
data required time                                                                                -0.024
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.024
data arrival time                                                                                 -5.815
--------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                  -5.838


#End of timing report
