15:34:13 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\fpga_proj\ps\sd_rw\vitis\temp_xsdb_launch_script.tcl
15:34:13 INFO  : Registering command handlers for Vitis TCF services
15:34:15 INFO  : XSCT server has started successfully.
15:34:15 INFO  : Successfully done setting XSCT server connection channel  
15:34:15 INFO  : plnx-install-location is set to ''
15:34:15 INFO  : Successfully done query RDI_DATADIR 
15:34:15 INFO  : Successfully done setting workspace for the tool. 
15:34:15 INFO  : Platform repository initialization has completed.
15:35:35 INFO  : Result from executing command 'getProjects': sd_rw
15:35:35 INFO  : Result from executing command 'getPlatforms': 
15:35:48 INFO  : Successfully done sdx_reload_mss "E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
15:43:27 INFO  : Successfully done sdx_reload_mss "E:/fpga_proj/ps/sd_rw/vitis/sd_rw/zynq_fsbl/zynq_fsbl_bsp/system.mss"
15:47:16 INFO  : Hardware specification for platform project 'sd_rw' is updated.
15:51:33 INFO  : Successfully done sdx_reload_mss "E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
15:52:15 INFO  : (SwPlatform)  Successfully done add_library 
15:52:18 INFO  : (SwPlatform) Successfully done update_mss 
15:52:19 INFO  : Successfully done sdx_reload_mss "E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
15:53:32 INFO  : (SwPlaform) Successfully done setParamInSpec 
15:54:15 INFO  : (SwPlaform) Successfully done setParamInSpec 
15:54:24 INFO  : (SwPlatform) Successfully done update_mss 
15:54:25 INFO  : Successfully done sdx_reload_mss "E:/fpga_proj/ps/sd_rw/vitis/sd_rw/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
20:30:45 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\fpga_proj\ps\sd_rw\vitis\temp_xsdb_launch_script.tcl
20:30:47 INFO  : XSCT server has started successfully.
20:30:47 INFO  : Successfully done setting XSCT server connection channel  
20:30:47 INFO  : plnx-install-location is set to ''
20:30:47 INFO  : Successfully done setting workspace for the tool. 
20:30:50 INFO  : Platform repository initialization has completed.
20:30:50 INFO  : Registering command handlers for Vitis TCF services
20:30:51 INFO  : Successfully done query RDI_DATADIR 
20:32:56 INFO  : Result from executing command 'getProjects': sd_rw
20:32:56 INFO  : Result from executing command 'getPlatforms': sd_rw|E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/sd_rw.xpfm
20:32:56 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
20:32:56 INFO  : Updating application flags with new BSP settings...
20:32:56 INFO  : Successfully updated application flags for project test1.
20:33:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:39 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:33:39 INFO  : 'jtag frequency' command is executed.
20:33:39 INFO  : Context for 'APU' is selected.
20:33:39 INFO  : System reset is completed.
20:33:42 INFO  : 'after 3000' command is executed.
20:33:43 INFO  : Context for 'APU' is selected.
20:33:43 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/hw/design_1_wrapper.xsa'.
20:33:43 INFO  : 'configparams force-mem-access 1' command is executed.
20:33:43 INFO  : Context for 'APU' is selected.
20:33:43 INFO  : Sourcing of 'E:/fpga_proj/ps/sd_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
20:33:43 INFO  : 'ps7_init' command is executed.
20:33:43 INFO  : 'ps7_post_config' command is executed.
20:33:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:43 INFO  : The application 'E:/fpga_proj/ps/sd_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:33:43 INFO  : 'configparams force-mem-access 0' command is executed.
20:33:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/sd_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/sd_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:33:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:33:43 INFO  : 'con' command is executed.
20:33:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:33:43 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\sd_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
20:39:36 INFO  : Disconnected from the channel tcfchan#2.
18:46:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\fpga_proj\ps\sd_rw\vitis\temp_xsdb_launch_script.tcl
18:46:25 INFO  : XSCT server has started successfully.
18:46:25 INFO  : Successfully done setting XSCT server connection channel  
18:46:25 INFO  : plnx-install-location is set to ''
18:46:25 INFO  : Successfully done setting workspace for the tool. 
18:46:28 INFO  : Platform repository initialization has completed.
18:46:28 INFO  : Successfully done query RDI_DATADIR 
18:46:29 INFO  : Registering command handlers for Vitis TCF services
19:41:29 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
20:57:40 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
20:58:25 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
20:59:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:59:06 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
20:59:06 INFO  : 'jtag frequency' command is executed.
20:59:06 INFO  : Context for 'APU' is selected.
20:59:07 INFO  : System reset is completed.
20:59:10 INFO  : 'after 3000' command is executed.
20:59:10 INFO  : Context for 'APU' is selected.
20:59:10 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/hw/design_1_wrapper.xsa'.
20:59:10 INFO  : 'configparams force-mem-access 1' command is executed.
20:59:10 INFO  : Context for 'APU' is selected.
20:59:10 INFO  : Sourcing of 'E:/fpga_proj/ps/sd_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
20:59:10 INFO  : 'ps7_init' command is executed.
20:59:10 INFO  : 'ps7_post_config' command is executed.
20:59:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:10 INFO  : The application 'E:/fpga_proj/ps/sd_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:59:10 INFO  : 'configparams force-mem-access 0' command is executed.
20:59:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/sd_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/sd_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

20:59:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:59:11 INFO  : 'con' command is executed.
20:59:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:59:11 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\sd_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:01:04 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:01:20 INFO  : Disconnected from the channel tcfchan#1.
21:01:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:21 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:01:21 INFO  : 'jtag frequency' command is executed.
21:01:21 INFO  : Context for 'APU' is selected.
21:01:21 INFO  : System reset is completed.
21:01:24 INFO  : 'after 3000' command is executed.
21:01:24 INFO  : Context for 'APU' is selected.
21:01:26 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/hw/design_1_wrapper.xsa'.
21:01:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:26 INFO  : Context for 'APU' is selected.
21:01:26 INFO  : Sourcing of 'E:/fpga_proj/ps/sd_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:01:26 INFO  : 'ps7_init' command is executed.
21:01:26 INFO  : 'ps7_post_config' command is executed.
21:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:27 INFO  : The application 'E:/fpga_proj/ps/sd_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/sd_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/sd_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:27 INFO  : 'con' command is executed.
21:01:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:01:27 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\sd_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:02:29 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:02:35 INFO  : Disconnected from the channel tcfchan#2.
21:02:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:37 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:02:37 INFO  : 'jtag frequency' command is executed.
21:02:37 INFO  : Context for 'APU' is selected.
21:02:37 INFO  : System reset is completed.
21:02:40 INFO  : 'after 3000' command is executed.
21:02:40 INFO  : Context for 'APU' is selected.
21:02:42 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/hw/design_1_wrapper.xsa'.
21:02:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:02:42 INFO  : Context for 'APU' is selected.
21:02:42 INFO  : Sourcing of 'E:/fpga_proj/ps/sd_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:02:42 INFO  : 'ps7_init' command is executed.
21:02:42 INFO  : 'ps7_post_config' command is executed.
21:02:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:43 INFO  : The application 'E:/fpga_proj/ps/sd_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:02:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:02:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/sd_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/sd_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:02:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:02:43 INFO  : 'con' command is executed.
21:02:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:02:43 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\sd_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:04:28 INFO  : Disconnected from the channel tcfchan#3.
21:04:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:30 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:04:30 INFO  : 'jtag frequency' command is executed.
21:04:30 INFO  : Context for 'APU' is selected.
21:04:30 INFO  : System reset is completed.
21:04:33 INFO  : 'after 3000' command is executed.
21:04:33 INFO  : Context for 'APU' is selected.
21:04:35 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/hw/design_1_wrapper.xsa'.
21:04:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:35 INFO  : Context for 'APU' is selected.
21:04:35 INFO  : Sourcing of 'E:/fpga_proj/ps/sd_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:04:35 INFO  : 'ps7_init' command is executed.
21:04:35 INFO  : 'ps7_post_config' command is executed.
21:04:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:36 INFO  : The application 'E:/fpga_proj/ps/sd_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/sd_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/sd_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:36 INFO  : 'con' command is executed.
21:04:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:04:36 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\sd_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:07:02 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:07:09 INFO  : Disconnected from the channel tcfchan#4.
21:07:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:10 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:07:10 INFO  : 'jtag frequency' command is executed.
21:07:10 INFO  : Context for 'APU' is selected.
21:07:11 INFO  : System reset is completed.
21:07:14 INFO  : 'after 3000' command is executed.
21:07:14 INFO  : Context for 'APU' is selected.
21:07:15 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/hw/design_1_wrapper.xsa'.
21:07:15 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:15 INFO  : Context for 'APU' is selected.
21:07:15 INFO  : Sourcing of 'E:/fpga_proj/ps/sd_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:07:16 INFO  : 'ps7_init' command is executed.
21:07:16 INFO  : 'ps7_post_config' command is executed.
21:07:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:16 INFO  : The application 'E:/fpga_proj/ps/sd_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:16 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/sd_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/sd_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:16 INFO  : 'con' command is executed.
21:07:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:07:16 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\sd_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:08:10 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:08:15 INFO  : Disconnected from the channel tcfchan#5.
21:08:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:16 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:08:16 INFO  : 'jtag frequency' command is executed.
21:08:16 INFO  : Context for 'APU' is selected.
21:08:16 INFO  : System reset is completed.
21:08:19 INFO  : 'after 3000' command is executed.
21:08:19 INFO  : Context for 'APU' is selected.
21:08:21 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/hw/design_1_wrapper.xsa'.
21:08:21 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:21 INFO  : Context for 'APU' is selected.
21:08:21 INFO  : Sourcing of 'E:/fpga_proj/ps/sd_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:08:21 INFO  : 'ps7_init' command is executed.
21:08:21 INFO  : 'ps7_post_config' command is executed.
21:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:22 INFO  : The application 'E:/fpga_proj/ps/sd_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/sd_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/sd_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:22 INFO  : 'con' command is executed.
21:08:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:08:22 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\sd_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:08:46 INFO  : Disconnected from the channel tcfchan#6.
21:08:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:47 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:08:47 INFO  : 'jtag frequency' command is executed.
21:08:47 INFO  : Context for 'APU' is selected.
21:08:47 INFO  : System reset is completed.
21:08:50 INFO  : 'after 3000' command is executed.
21:08:50 INFO  : Context for 'APU' is selected.
21:08:52 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/hw/design_1_wrapper.xsa'.
21:08:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:08:52 INFO  : Context for 'APU' is selected.
21:08:52 INFO  : Sourcing of 'E:/fpga_proj/ps/sd_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:08:53 INFO  : 'ps7_init' command is executed.
21:08:53 INFO  : 'ps7_post_config' command is executed.
21:08:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:53 INFO  : The application 'E:/fpga_proj/ps/sd_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:08:53 INFO  : 'configparams force-mem-access 0' command is executed.
21:08:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/sd_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/sd_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:08:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:08:53 INFO  : 'con' command is executed.
21:08:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:08:53 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\sd_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:09:51 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:10:03 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:10:10 INFO  : Disconnected from the channel tcfchan#7.
21:10:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:11 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:10:11 INFO  : 'jtag frequency' command is executed.
21:10:11 INFO  : Context for 'APU' is selected.
21:10:11 INFO  : System reset is completed.
21:10:14 INFO  : 'after 3000' command is executed.
21:10:14 INFO  : Context for 'APU' is selected.
21:10:16 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/hw/design_1_wrapper.xsa'.
21:10:16 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:16 INFO  : Context for 'APU' is selected.
21:10:17 INFO  : Sourcing of 'E:/fpga_proj/ps/sd_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:10:17 INFO  : 'ps7_init' command is executed.
21:10:17 INFO  : 'ps7_post_config' command is executed.
21:10:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:17 INFO  : The application 'E:/fpga_proj/ps/sd_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:17 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/sd_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/sd_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:17 INFO  : 'con' command is executed.
21:10:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:10:17 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\sd_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:10:31 INFO  : Disconnected from the channel tcfchan#8.
21:10:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:31 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:10:31 INFO  : 'jtag frequency' command is executed.
21:10:31 INFO  : Context for 'APU' is selected.
21:10:31 INFO  : System reset is completed.
21:10:34 INFO  : 'after 3000' command is executed.
21:10:34 INFO  : Context for 'APU' is selected.
21:10:36 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/hw/design_1_wrapper.xsa'.
21:10:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:36 INFO  : Context for 'APU' is selected.
21:10:36 INFO  : Sourcing of 'E:/fpga_proj/ps/sd_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:10:36 INFO  : 'ps7_init' command is executed.
21:10:36 INFO  : 'ps7_post_config' command is executed.
21:10:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:37 INFO  : The application 'E:/fpga_proj/ps/sd_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:37 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/sd_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/sd_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:37 INFO  : 'con' command is executed.
21:10:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:10:37 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\sd_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:11:34 INFO  : Disconnected from the channel tcfchan#9.
21:11:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:35 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:11:35 INFO  : 'jtag frequency' command is executed.
21:11:35 INFO  : Context for 'APU' is selected.
21:11:35 INFO  : System reset is completed.
21:11:38 INFO  : 'after 3000' command is executed.
21:11:38 INFO  : Context for 'APU' is selected.
21:11:40 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/hw/design_1_wrapper.xsa'.
21:11:40 INFO  : 'configparams force-mem-access 1' command is executed.
21:11:40 INFO  : Context for 'APU' is selected.
21:11:40 INFO  : Sourcing of 'E:/fpga_proj/ps/sd_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:11:40 INFO  : 'ps7_init' command is executed.
21:11:40 INFO  : 'ps7_post_config' command is executed.
21:11:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:41 INFO  : The application 'E:/fpga_proj/ps/sd_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:11:41 INFO  : 'configparams force-mem-access 0' command is executed.
21:11:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/sd_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/sd_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:11:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:11:41 INFO  : 'con' command is executed.
21:11:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:11:41 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\sd_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:12:22 INFO  : Checking for BSP changes to sync application flags for project 'test1'...
21:12:28 INFO  : Disconnected from the channel tcfchan#10.
21:12:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:29 INFO  : Jtag cable 'Digilent Zed 210248553016' is selected.
21:12:29 INFO  : 'jtag frequency' command is executed.
21:12:29 INFO  : Context for 'APU' is selected.
21:12:29 INFO  : System reset is completed.
21:12:32 INFO  : 'after 3000' command is executed.
21:12:32 INFO  : Context for 'APU' is selected.
21:12:34 INFO  : Hardware design and registers information is loaded from 'E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/hw/design_1_wrapper.xsa'.
21:12:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:12:34 INFO  : Context for 'APU' is selected.
21:12:34 INFO  : Sourcing of 'E:/fpga_proj/ps/sd_rw/vitis/test1/_ide/psinit/ps7_init.tcl' is done.
21:12:35 INFO  : 'ps7_init' command is executed.
21:12:35 INFO  : 'ps7_post_config' command is executed.
21:12:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:35 INFO  : The application 'E:/fpga_proj/ps/sd_rw/vitis/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:12:35 INFO  : 'configparams force-mem-access 0' command is executed.
21:12:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/fpga_proj/ps/sd_rw/vitis/sd_rw/export/sd_rw/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source E:/fpga_proj/ps/sd_rw/vitis/test1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow E:/fpga_proj/ps/sd_rw/vitis/test1/Debug/test1.elf
configparams force-mem-access 0
----------------End of Script----------------

21:12:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:12:35 INFO  : 'con' command is executed.
21:12:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:12:35 INFO  : Launch script is exported to file 'E:\fpga_proj\ps\sd_rw\vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_test1_system_standalone.tcl'
21:13:51 INFO  : Disconnected from the channel tcfchan#11.
