Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu May 13 23:04:25 2021
| Host         : DESKTOP-88NAESS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file digital_game_timing_summary_routed.rpt -pb digital_game_timing_summary_routed.pb -rpx digital_game_timing_summary_routed.rpx -warn_on_violation
| Design       : digital_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.215        0.000                      0                   28        0.310        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.215        0.000                      0                   28        0.310        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mux/s4d7s/COUNTCOMPARE/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.790ns  (logic 2.282ns (47.644%)  route 2.508ns (52.356%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.624     5.145    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y28         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/Q
                         net (fo=2, routed)           1.014     6.615    display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.739 f  display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_4/O
                         net (fo=1, routed)           0.821     7.560    display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_4_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.684 f  display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_3/O
                         net (fo=29, routed)          0.664     8.348    display_mux/s4d7s/COUNTCOMPARE/load
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.472 r  display_mux/s4d7s/COUNTCOMPARE/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.472    display_mux/s4d7s/COUNTCOMPARE/counter[0]_i_5_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.022 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.031    display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.145    display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.259    display_mux/s4d7s/COUNTCOMPARE/counter_reg[8]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.373 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.487 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.487    display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.601 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.601    display_mux/s4d7s/COUNTCOMPARE/counter_reg[20]_i_1_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.935 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.935    display_mux/s4d7s/COUNTCOMPARE/counter_reg[24]_i_1_n_6
    SLICE_X65Y30         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y30         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[25]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y30         FDCE (Setup_fdce_C_D)        0.062    15.150    display_mux/s4d7s/COUNTCOMPARE/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.935    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mux/s4d7s/COUNTCOMPARE/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.679ns  (logic 2.171ns (46.402%)  route 2.508ns (53.598%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.624     5.145    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y28         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/Q
                         net (fo=2, routed)           1.014     6.615    display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.739 f  display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_4/O
                         net (fo=1, routed)           0.821     7.560    display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_4_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.684 f  display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_3/O
                         net (fo=29, routed)          0.664     8.348    display_mux/s4d7s/COUNTCOMPARE/load
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.472 r  display_mux/s4d7s/COUNTCOMPARE/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.472    display_mux/s4d7s/COUNTCOMPARE/counter[0]_i_5_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.022 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.031    display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.145    display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.259    display_mux/s4d7s/COUNTCOMPARE/counter_reg[8]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.373 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.487 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.487    display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.601 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.601    display_mux/s4d7s/COUNTCOMPARE/counter_reg[20]_i_1_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.824 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.824    display_mux/s4d7s/COUNTCOMPARE/counter_reg[24]_i_1_n_7
    SLICE_X65Y30         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y30         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[24]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y30         FDCE (Setup_fdce_C_D)        0.062    15.150    display_mux/s4d7s/COUNTCOMPARE/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mux/s4d7s/COUNTCOMPARE/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 2.168ns (46.368%)  route 2.508ns (53.632%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.624     5.145    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y28         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/Q
                         net (fo=2, routed)           1.014     6.615    display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.739 f  display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_4/O
                         net (fo=1, routed)           0.821     7.560    display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_4_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.684 f  display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_3/O
                         net (fo=29, routed)          0.664     8.348    display_mux/s4d7s/COUNTCOMPARE/load
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.472 r  display_mux/s4d7s/COUNTCOMPARE/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.472    display_mux/s4d7s/COUNTCOMPARE/counter[0]_i_5_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.022 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.031    display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.145    display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.259    display_mux/s4d7s/COUNTCOMPARE/counter_reg[8]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.373 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.487 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.487    display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.821 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.821    display_mux/s4d7s/COUNTCOMPARE/counter_reg[20]_i_1_n_6
    SLICE_X65Y29         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y29         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y29         FDCE (Setup_fdce_C_D)        0.062    15.150    display_mux/s4d7s/COUNTCOMPARE/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.350ns  (required time - arrival time)
  Source:                 display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mux/s4d7s/COUNTCOMPARE/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 2.147ns (46.126%)  route 2.508ns (53.874%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.624     5.145    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y28         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/Q
                         net (fo=2, routed)           1.014     6.615    display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.739 f  display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_4/O
                         net (fo=1, routed)           0.821     7.560    display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_4_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.684 f  display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_3/O
                         net (fo=29, routed)          0.664     8.348    display_mux/s4d7s/COUNTCOMPARE/load
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.472 r  display_mux/s4d7s/COUNTCOMPARE/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.472    display_mux/s4d7s/COUNTCOMPARE/counter[0]_i_5_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.022 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.031    display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.145    display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.259    display_mux/s4d7s/COUNTCOMPARE/counter_reg[8]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.373 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.487 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.487    display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.800 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.800    display_mux/s4d7s/COUNTCOMPARE/counter_reg[20]_i_1_n_4
    SLICE_X65Y29         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y29         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y29         FDCE (Setup_fdce_C_D)        0.062    15.150    display_mux/s4d7s/COUNTCOMPARE/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  5.350    

Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mux/s4d7s/COUNTCOMPARE/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 2.073ns (45.256%)  route 2.508ns (54.744%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.624     5.145    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y28         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/Q
                         net (fo=2, routed)           1.014     6.615    display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.739 f  display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_4/O
                         net (fo=1, routed)           0.821     7.560    display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_4_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.684 f  display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_3/O
                         net (fo=29, routed)          0.664     8.348    display_mux/s4d7s/COUNTCOMPARE/load
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.472 r  display_mux/s4d7s/COUNTCOMPARE/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.472    display_mux/s4d7s/COUNTCOMPARE/counter[0]_i_5_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.022 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.031    display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.145    display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.259    display_mux/s4d7s/COUNTCOMPARE/counter_reg[8]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.373 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.487 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.487    display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.726 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.726    display_mux/s4d7s/COUNTCOMPARE/counter_reg[20]_i_1_n_5
    SLICE_X65Y29         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y29         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[22]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y29         FDCE (Setup_fdce_C_D)        0.062    15.150    display_mux/s4d7s/COUNTCOMPARE/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.726    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.440ns  (required time - arrival time)
  Source:                 display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mux/s4d7s/COUNTCOMPARE/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 2.057ns (45.064%)  route 2.508ns (54.936%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.624     5.145    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y28         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/Q
                         net (fo=2, routed)           1.014     6.615    display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.739 f  display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_4/O
                         net (fo=1, routed)           0.821     7.560    display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_4_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.684 f  display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_3/O
                         net (fo=29, routed)          0.664     8.348    display_mux/s4d7s/COUNTCOMPARE/load
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.472 r  display_mux/s4d7s/COUNTCOMPARE/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.472    display_mux/s4d7s/COUNTCOMPARE/counter[0]_i_5_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.022 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.031    display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.145    display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.259    display_mux/s4d7s/COUNTCOMPARE/counter_reg[8]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.373 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.487 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.487    display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]_i_1_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.710 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.710    display_mux/s4d7s/COUNTCOMPARE/counter_reg[20]_i_1_n_7
    SLICE_X65Y29         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.508    14.849    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y29         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[20]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X65Y29         FDCE (Setup_fdce_C_D)        0.062    15.150    display_mux/s4d7s/COUNTCOMPARE/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  5.440    

Slack (MET) :             5.465ns  (required time - arrival time)
  Source:                 display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mux/s4d7s/COUNTCOMPARE/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.562ns  (logic 2.054ns (45.028%)  route 2.508ns (54.972%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.624     5.145    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y28         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/Q
                         net (fo=2, routed)           1.014     6.615    display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.739 f  display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_4/O
                         net (fo=1, routed)           0.821     7.560    display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_4_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.684 f  display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_3/O
                         net (fo=29, routed)          0.664     8.348    display_mux/s4d7s/COUNTCOMPARE/load
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.472 r  display_mux/s4d7s/COUNTCOMPARE/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.472    display_mux/s4d7s/COUNTCOMPARE/counter[0]_i_5_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.022 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.031    display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.145    display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.259    display_mux/s4d7s/COUNTCOMPARE/counter_reg[8]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.373 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.707 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.707    display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]_i_1_n_6
    SLICE_X65Y28         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.507    14.848    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y28         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[17]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X65Y28         FDCE (Setup_fdce_C_D)        0.062    15.172    display_mux/s4d7s/COUNTCOMPARE/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  5.465    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mux/s4d7s/COUNTCOMPARE/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 2.033ns (44.773%)  route 2.508ns (55.227%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.624     5.145    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y28         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/Q
                         net (fo=2, routed)           1.014     6.615    display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.739 f  display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_4/O
                         net (fo=1, routed)           0.821     7.560    display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_4_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.684 f  display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_3/O
                         net (fo=29, routed)          0.664     8.348    display_mux/s4d7s/COUNTCOMPARE/load
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.472 r  display_mux/s4d7s/COUNTCOMPARE/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.472    display_mux/s4d7s/COUNTCOMPARE/counter[0]_i_5_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.022 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.031    display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.145    display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.259    display_mux/s4d7s/COUNTCOMPARE/counter_reg[8]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.373 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.686 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.686    display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]_i_1_n_4
    SLICE_X65Y28         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.507    14.848    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y28         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[19]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X65Y28         FDCE (Setup_fdce_C_D)        0.062    15.172    display_mux/s4d7s/COUNTCOMPARE/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -9.686    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.554ns  (required time - arrival time)
  Source:                 display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mux/s4d7s/COUNTCOMPARE/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 1.940ns (43.619%)  route 2.508ns (56.381%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.624     5.145    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y28         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/Q
                         net (fo=2, routed)           1.014     6.615    display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.739 f  display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_4/O
                         net (fo=1, routed)           0.821     7.560    display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_4_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.684 f  display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_3/O
                         net (fo=29, routed)          0.664     8.348    display_mux/s4d7s/COUNTCOMPARE/load
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.472 r  display_mux/s4d7s/COUNTCOMPARE/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.472    display_mux/s4d7s/COUNTCOMPARE/counter[0]_i_5_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.022 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.031    display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.145    display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.259    display_mux/s4d7s/COUNTCOMPARE/counter_reg[8]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.593 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.593    display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]_i_1_n_6
    SLICE_X65Y27         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.505    14.846    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y27         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[13]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X65Y27         FDCE (Setup_fdce_C_D)        0.062    15.147    display_mux/s4d7s/COUNTCOMPARE/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                  5.554    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mux/s4d7s/COUNTCOMPARE/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.467ns  (logic 1.959ns (43.858%)  route 2.508ns (56.142%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.624     5.145    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y28         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/Q
                         net (fo=2, routed)           1.014     6.615    display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]
    SLICE_X64Y26         LUT6 (Prop_lut6_I4_O)        0.124     6.739 f  display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_4/O
                         net (fo=1, routed)           0.821     7.560    display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_4_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I0_O)        0.124     7.684 f  display_mux/s4d7s/COUNTCOMPARE/selDispTrans[1]_i_3/O
                         net (fo=29, routed)          0.664     8.348    display_mux/s4d7s/COUNTCOMPARE/load
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     8.472 r  display_mux/s4d7s/COUNTCOMPARE/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.472    display_mux/s4d7s/COUNTCOMPARE/counter[0]_i_5_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.022 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.031    display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]_i_1_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.145 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.145    display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]_i_1_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.259 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.259    display_mux/s4d7s/COUNTCOMPARE/counter_reg[8]_i_1_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.373 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.373    display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]_i_1_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.612 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.612    display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]_i_1_n_5
    SLICE_X65Y28         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.507    14.848    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y28         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[18]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X65Y28         FDCE (Setup_fdce_C_D)        0.062    15.172    display_mux/s4d7s/COUNTCOMPARE/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -9.612    
  -------------------------------------------------------------------
                         slack                                  5.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 display_mux/s4d7s/selDispTrans_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mux/s4d7s/selDispTrans_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.392%)  route 0.232ns (52.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.583     1.466    display_mux/s4d7s/clock
    SLICE_X64Y26         FDCE                                         r  display_mux/s4d7s/selDispTrans_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  display_mux/s4d7s/selDispTrans_reg[0]/Q
                         net (fo=6, routed)           0.232     1.862    display_mux/s4d7s/selDispTrans[0]
    SLICE_X64Y26         LUT3 (Prop_lut3_I0_O)        0.045     1.907 r  display_mux/s4d7s/selDispTrans[1]_i_1/O
                         net (fo=1, routed)           0.000     1.907    display_mux/s4d7s/selDispTrans[1]_i_1_n_0
    SLICE_X64Y26         FDCE                                         r  display_mux/s4d7s/selDispTrans_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     1.978    display_mux/s4d7s/clock
    SLICE_X64Y26         FDCE                                         r  display_mux/s4d7s/selDispTrans_reg[1]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDCE (Hold_fdce_C_D)         0.131     1.597    display_mux/s4d7s/selDispTrans_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 display_mux/s4d7s/COUNTCOMPARE/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mux/s4d7s/COUNTCOMPARE/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.468    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y28         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[19]/Q
                         net (fo=2, routed)           0.169     1.778    display_mux/s4d7s/COUNTCOMPARE/counter_reg[19]
    SLICE_X65Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.823 r  display_mux/s4d7s/COUNTCOMPARE/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.823    display_mux/s4d7s/COUNTCOMPARE/counter[16]_i_2_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.886 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]_i_1_n_4
    SLICE_X65Y28         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.854     1.981    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y28         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[19]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y28         FDCE (Hold_fdce_C_D)         0.105     1.573    display_mux/s4d7s/COUNTCOMPARE/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 display_mux/s4d7s/COUNTCOMPARE/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mux/s4d7s/COUNTCOMPARE/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.586     1.469    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y29         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[23]/Q
                         net (fo=2, routed)           0.169     1.779    display_mux/s4d7s/COUNTCOMPARE/counter_reg[23]
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.824 r  display_mux/s4d7s/COUNTCOMPARE/counter[20]_i_2/O
                         net (fo=1, routed)           0.000     1.824    display_mux/s4d7s/COUNTCOMPARE/counter[20]_i_2_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.887 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    display_mux/s4d7s/COUNTCOMPARE/counter_reg[20]_i_1_n_4
    SLICE_X65Y29         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.855     1.982    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y29         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[23]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X65Y29         FDCE (Hold_fdce_C_D)         0.105     1.574    display_mux/s4d7s/COUNTCOMPARE/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 display_mux/s4d7s/COUNTCOMPARE/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mux/s4d7s/COUNTCOMPARE/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.583     1.466    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y26         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[11]/Q
                         net (fo=2, routed)           0.170     1.777    display_mux/s4d7s/COUNTCOMPARE/counter_reg[11]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.045     1.822 r  display_mux/s4d7s/COUNTCOMPARE/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.822    display_mux/s4d7s/COUNTCOMPARE/counter[8]_i_2_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.885 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    display_mux/s4d7s/COUNTCOMPARE/counter_reg[8]_i_1_n_4
    SLICE_X65Y26         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     1.978    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y26         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y26         FDCE (Hold_fdce_C_D)         0.105     1.571    display_mux/s4d7s/COUNTCOMPARE/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 display_mux/s4d7s/COUNTCOMPARE/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mux/s4d7s/COUNTCOMPARE/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.468    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y27         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[15]/Q
                         net (fo=2, routed)           0.170     1.779    display_mux/s4d7s/COUNTCOMPARE/counter_reg[15]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.824 r  display_mux/s4d7s/COUNTCOMPARE/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.824    display_mux/s4d7s/COUNTCOMPARE/counter[12]_i_2_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.887 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]_i_1_n_4
    SLICE_X65Y27         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.853     1.980    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y27         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[15]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDCE (Hold_fdce_C_D)         0.105     1.573    display_mux/s4d7s/COUNTCOMPARE/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 display_mux/s4d7s/COUNTCOMPARE/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mux/s4d7s/COUNTCOMPARE/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.582     1.465    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y24         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[3]/Q
                         net (fo=2, routed)           0.170     1.776    display_mux/s4d7s/COUNTCOMPARE/counter_reg[3]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.821 r  display_mux/s4d7s/COUNTCOMPARE/counter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.821    display_mux/s4d7s/COUNTCOMPARE/counter[0]_i_3_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.884 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]_i_1_n_4
    SLICE_X65Y24         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.850     1.977    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y24         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDCE (Hold_fdce_C_D)         0.105     1.570    display_mux/s4d7s/COUNTCOMPARE/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 display_mux/s4d7s/COUNTCOMPARE/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mux/s4d7s/COUNTCOMPARE/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.582     1.465    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y25         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[7]/Q
                         net (fo=2, routed)           0.170     1.776    display_mux/s4d7s/COUNTCOMPARE/counter_reg[7]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.821 r  display_mux/s4d7s/COUNTCOMPARE/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.821    display_mux/s4d7s/COUNTCOMPARE/counter[4]_i_2_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.884 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]_i_1_n_4
    SLICE_X65Y25         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.850     1.977    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y25         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[7]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y25         FDCE (Hold_fdce_C_D)         0.105     1.570    display_mux/s4d7s/COUNTCOMPARE/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.582     1.465    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y24         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]/Q
                         net (fo=3, routed)           0.167     1.773    display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  display_mux/s4d7s/COUNTCOMPARE/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     1.818    display_mux/s4d7s/COUNTCOMPARE/counter[0]_i_6_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.888 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.888    display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]_i_1_n_7
    SLICE_X65Y24         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.850     1.977    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y24         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDCE (Hold_fdce_C_D)         0.105     1.570    display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.468    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y27         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]/Q
                         net (fo=2, routed)           0.167     1.776    display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.045     1.821 r  display_mux/s4d7s/COUNTCOMPARE/counter[12]_i_5/O
                         net (fo=1, routed)           0.000     1.821    display_mux/s4d7s/COUNTCOMPARE/counter[12]_i_5_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.891 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.891    display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]_i_1_n_7
    SLICE_X65Y27         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.853     1.980    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y27         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDCE (Hold_fdce_C_D)         0.105     1.573    display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.582     1.465    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y25         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]/Q
                         net (fo=2, routed)           0.167     1.773    display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.818 r  display_mux/s4d7s/COUNTCOMPARE/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     1.818    display_mux/s4d7s/COUNTCOMPARE/counter[4]_i_5_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.888 r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.888    display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]_i_1_n_7
    SLICE_X65Y25         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.850     1.977    display_mux/s4d7s/COUNTCOMPARE/clock
    SLICE_X65Y25         FDCE                                         r  display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y25         FDCE (Hold_fdce_C_D)         0.105     1.570    display_mux/s4d7s/COUNTCOMPARE/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   display_mux/s4d7s/COUNTCOMPARE/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   display_mux/s4d7s/COUNTCOMPARE/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   display_mux/s4d7s/COUNTCOMPARE/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   display_mux/s4d7s/COUNTCOMPARE/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   display_mux/s4d7s/COUNTCOMPARE/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y28   display_mux/s4d7s/COUNTCOMPARE/counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   display_mux/s4d7s/COUNTCOMPARE/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   display_mux/s4d7s/COUNTCOMPARE/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   display_mux/s4d7s/COUNTCOMPARE/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   display_mux/s4d7s/COUNTCOMPARE/counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   display_mux/s4d7s/COUNTCOMPARE/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   display_mux/s4d7s/COUNTCOMPARE/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y28   display_mux/s4d7s/COUNTCOMPARE/counter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   display_mux/s4d7s/COUNTCOMPARE/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   display_mux/s4d7s/COUNTCOMPARE/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   display_mux/s4d7s/COUNTCOMPARE/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   display_mux/s4d7s/COUNTCOMPARE/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   display_mux/s4d7s/COUNTCOMPARE/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   display_mux/s4d7s/COUNTCOMPARE/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   display_mux/s4d7s/COUNTCOMPARE/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   display_mux/s4d7s/COUNTCOMPARE/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   display_mux/s4d7s/COUNTCOMPARE/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   display_mux/s4d7s/COUNTCOMPARE/counter_reg[3]/C



