--- linux-5.4.124/include/dt-bindings/clock/ast2600-clock.h	2021-09-30 10:10:30.562365807 +0800
+++ linux-5.4.124-new/include/dt-bindings/clock/ast2600-clock.h	2021-10-05 16:16:55.840446856 +0800
@@ -51,15 +51,14 @@
 #define ASPEED_CLK_GATE_SDCLK		35
 #define ASPEED_CLK_GATE_EMMCCLK		36
 
-#define ASPEED_CLK_GATE_I3C0CLK		37
-#define ASPEED_CLK_GATE_I3C1CLK		38
-#define ASPEED_CLK_GATE_I3C2CLK		39
-#define ASPEED_CLK_GATE_I3C3CLK		40
-#define ASPEED_CLK_GATE_I3C4CLK		41
-#define ASPEED_CLK_GATE_I3C5CLK		42
-#define ASPEED_CLK_GATE_I3C6CLK		43
-#define ASPEED_CLK_GATE_I3C7CLK		44
-
+#define ASPEED_CLK_GATE_I3CDMACLK	37
+#define ASPEED_CLK_GATE_I3C0CLK		38
+#define ASPEED_CLK_GATE_I3C1CLK		39
+#define ASPEED_CLK_GATE_I3C2CLK		40
+#define ASPEED_CLK_GATE_I3C3CLK		41
+#define ASPEED_CLK_GATE_I3C4CLK		42
+#define ASPEED_CLK_GATE_I3C5CLK		43
+#define ASPEED_CLK_GATE_I3C6CLK		44
 #define ASPEED_CLK_GATE_FSICLK		45
 
 #define ASPEED_CLK_HPLL			46
@@ -76,22 +75,56 @@
 #define ASPEED_CLK_LHCLK		57
 #define ASPEED_CLK_UART			58
 #define ASPEED_CLK_UARTX		59
-#define ASPEED_CLK_SDIO			60
-#define ASPEED_CLK_EMMC			61
-#define ASPEED_CLK_ECLK			62
-#define ASPEED_CLK_ECLK_MUX		63
-#define ASPEED_CLK_MAC12		64
-#define ASPEED_CLK_MAC34		65
-#define ASPEED_CLK_USBPHY_40M		66
+#define ASPEED_CLK_HUARTX		60
+
+#define ASPEED_CLK_UXCLK		61
+#define ASPEED_CLK_HUXCLK		62
+
+#define ASPEED_CLK_I3C			63
+
+#define ASPEED_CLK_SDIO			64
+#define ASPEED_CLK_EMMC			65
+
+#define ASPEED_CLK_ECLK			66
+#define ASPEED_CLK_ECLK_MUX		67
+#define ASPEED_CLK_MAC12		68
+#define ASPEED_CLK_MAC34		69
+
+#define ASPEED_CLK_USBPHY_40M		70
+#define ASPEED_CLK_MAC1RCLK		71
+#define ASPEED_CLK_MAC2RCLK		72
+#define ASPEED_CLK_MAC3RCLK		73
+#define ASPEED_CLK_MAC4RCLK		74
+
 
-/* Only list resets here that are not part of a gate */
+#define ASPEED_RESET_FSI		59
+#define ASPEED_RESET_RESERVED58	58
+#define ASPEED_RESET_ESPI		57	//For AST2600A1
+#define ASPEED_RESET_SD			56
 #define ASPEED_RESET_ADC		55
 #define ASPEED_RESET_JTAG_MASTER2	54
-#define ASPEED_RESET_I3C_DMA		39
+#define ASPEED_RESET_MAC4		53
+#define ASPEED_RESET_MAC3		52
+#define ASPEED_RESET_RESERVE51	51
+#define ASPEED_RESET_RESERVE50	50
+#define ASPEED_RESET_RESERVE49	49
+#define ASPEED_RESET_RESERVE48	48
+#define ASPEED_RESET_I3C7		47
+#define ASPEED_RESET_I3C6		46
+#define ASPEED_RESET_I3C5		45
+#define ASPEED_RESET_I3C4		44
+#define ASPEED_RESET_I3C3		43
+#define ASPEED_RESET_I3C2		42
+#define ASPEED_RESET_I3C1		41
+#define ASPEED_RESET_I3C0		40
+#define ASPEED_RESET_I3C		39
+#define ASPEED_RESET_RESERVED38	38
 #define ASPEED_RESET_PWM		37
 #define ASPEED_RESET_PECI		36
 #define ASPEED_RESET_MII		35
 #define ASPEED_RESET_I2C		34
+#define ASPEED_RESET_RESERVED33	33
+#define ASPEED_RESET_LPC_ESPI	32
 #define ASPEED_RESET_H2X		31
 #define ASPEED_RESET_GP_MCU		30
 #define ASPEED_RESET_DP_MCU		29
@@ -102,11 +135,26 @@
 #define ASPEED_RESET_DEV_MCTP		24
 #define ASPEED_RESET_RC_MCTP		23
 #define ASPEED_RESET_JTAG_MASTER	22
-#define ASPEED_RESET_PCIE_DEV_O		21
-#define ASPEED_RESET_PCIE_DEV_OEN	20
-#define ASPEED_RESET_PCIE_RC_O		19
-#define ASPEED_RESET_PCIE_RC_OEN	18
+#define ASPEED_RESET_PCIE_DEV_OE	21
+#define ASPEED_RESET_PCIE_DEV_O		20
+#define ASPEED_RESET_PCIE_RC_OE		19
+#define ASPEED_RESET_PCIE_RC_O		18
+#define ASPEED_RESET_RESERVED17	17
+#define ASPEED_RESET_EMMC		16
+#define ASPEED_RESET_UHCI		15
+#define ASPEED_RESET_EHCI_P1	14
+#define ASPEED_RESET_CRT		13	//for controller register
+#define ASPEED_RESET_MAC2		12
+#define ASPEED_RESET_MAC1		11
+#define ASPEED_RESET_RESERVED10	10
+#define ASPEED_RESET_RVAS		9
+#define ASPEED_RESET_PCI_VGA	8
+#define ASPEED_RESET_2D			7
+#define ASPEED_RESET_VIDEO		6
 #define ASPEED_RESET_PCI_DP		5
+#define ASPEED_RESET_HACE		4
+#define ASPEED_RESET_EHCI_P2	3
+#define ASPEED_RESET_RESERVED2	2
 #define ASPEED_RESET_AHB		1
 #define ASPEED_RESET_SDRAM		0
 
