{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 12:48:21 2019 " "Info: Processing started: Fri May 17 12:48:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcsrc\[2\] " "Warning: Node \"control:ctrl\|pcsrc\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcsrc\[0\] " "Warning: Node \"control:ctrl\|pcsrc\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcsrc\[1\] " "Warning: Node \"control:ctrl\|pcsrc\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alulogic\[1\] " "Warning: Node \"control:ctrl\|alulogic\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcwrite " "Warning: Node \"control:ctrl\|pcwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcwritecond " "Warning: Node \"control:ctrl\|pcwritecond\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alulogic\[0\] " "Warning: Node \"control:ctrl\|alulogic\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|aluoutwrite " "Warning: Node \"control:ctrl\|aluoutwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrcb\[2\] " "Warning: Node \"control:ctrl\|alusrcb\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|aluop\[1\] " "Warning: Node \"control:ctrl\|aluop\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|aluop\[0\] " "Warning: Node \"control:ctrl\|aluop\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|aluop\[2\] " "Warning: Node \"control:ctrl\|aluop\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|mdrwrite " "Warning: Node \"control:ctrl\|mdrwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|irwrite " "Warning: Node \"control:ctrl\|irwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|epcwrite " "Warning: Node \"control:ctrl\|epcwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrca\[1\] " "Warning: Node \"control:ctrl\|alusrca\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrca\[0\] " "Warning: Node \"control:ctrl\|alusrca\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[5\] " "Warning: Node \"control:ctrl\|nextState\[5\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[4\] " "Warning: Node \"control:ctrl\|nextState\[4\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[3\] " "Warning: Node \"control:ctrl\|nextState\[3\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[2\] " "Warning: Node \"control:ctrl\|nextState\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[1\] " "Warning: Node \"control:ctrl\|nextState\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[0\] " "Warning: Node \"control:ctrl\|nextState\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrcb\[0\] " "Warning: Node \"control:ctrl\|alusrcb\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrcb\[1\] " "Warning: Node \"control:ctrl\|alusrcb\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|memrw " "Warning: Node \"control:ctrl\|memrw\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|inccontrol " "Warning: Node \"control:ctrl\|inccontrol\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|iord\[2\] " "Warning: Node \"control:ctrl\|iord\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|iord\[0\] " "Warning: Node \"control:ctrl\|iord\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|iord\[1\] " "Warning: Node \"control:ctrl\|iord\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dsrcontrol\[1\] " "Warning: Node \"control:ctrl\|dsrcontrol\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|regwrite " "Warning: Node \"control:ctrl\|regwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dlrcontrol\[1\] " "Warning: Node \"control:ctrl\|dlrcontrol\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|muxhigh " "Warning: Node \"control:ctrl\|muxhigh\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|highwrite " "Warning: Node \"control:ctrl\|highwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|memtoreg\[0\] " "Warning: Node \"control:ctrl\|memtoreg\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|memtoreg\[1\] " "Warning: Node \"control:ctrl\|memtoreg\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|memtoreg\[2\] " "Warning: Node \"control:ctrl\|memtoreg\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|regdest\[0\] " "Warning: Node \"control:ctrl\|regdest\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|regdest\[1\] " "Warning: Node \"control:ctrl\|regdest\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dsrcontrol\[0\] " "Warning: Node \"control:ctrl\|dsrcontrol\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|mloadab " "Warning: Node \"control:ctrl\|mloadab\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dloadab " "Warning: Node \"control:ctrl\|dloadab\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|shiftcontrol\[0\] " "Warning: Node \"control:ctrl\|shiftcontrol\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|shiftcontrol\[2\] " "Warning: Node \"control:ctrl\|shiftcontrol\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|shiftcontrol\[1\] " "Warning: Node \"control:ctrl\|shiftcontrol\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|shamtcontrol " "Warning: Node \"control:ctrl\|shamtcontrol\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dlrcontrol\[0\] " "Warning: Node \"control:ctrl\|dlrcontrol\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "40 " "Warning: Found 40 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "control:ctrl\|Equal1~0 " "Info: Detected gated clock \"control:ctrl\|Equal1~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 691 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~3 " "Info: Detected gated clock \"control:ctrl\|Mux5~3\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr26~0 " "Info: Detected gated clock \"control:ctrl\|WideOr26~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 537 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr26~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Equal1~1 " "Info: Detected gated clock \"control:ctrl\|Equal1~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 691 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Equal1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~4 " "Info: Detected gated clock \"control:ctrl\|Mux5~4\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Equal3~0 " "Info: Detected gated clock \"control:ctrl\|Equal3~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 1477 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Equal3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[3\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[5\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~5 " "Info: Detected gated clock \"control:ctrl\|Mux5~5\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder2~1 " "Info: Detected gated clock \"control:ctrl\|Decoder2~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~2 " "Info: Detected gated clock \"control:ctrl\|Mux5~2\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr28~0 " "Info: Detected gated clock \"control:ctrl\|WideOr28~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 2079 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr28~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[2\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[1\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[4\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux6~21 " "Info: Detected gated clock \"control:ctrl\|Mux6~21\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux6~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[0\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~7 " "Info: Detected gated clock \"control:ctrl\|Mux5~7\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr7~0 " "Info: Detected gated clock \"control:ctrl\|WideOr7~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 306 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~6 " "Info: Detected gated clock \"control:ctrl\|Mux5~6\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~1 " "Info: Detected gated clock \"control:ctrl\|Mux5~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux11~0 " "Info: Detected gated clock \"control:ctrl\|Mux11~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~0 " "Info: Detected gated clock \"control:ctrl\|Mux5~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder1~0 " "Info: Detected gated clock \"control:ctrl\|Decoder1~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 2079 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[5\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[4\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[3\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[1\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr84~2 " "Info: Detected gated clock \"control:ctrl\|WideOr84~2\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr84~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder2~8 " "Info: Detected gated clock \"control:ctrl\|Decoder2~8\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder2~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[2\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr84~1 " "Info: Detected gated clock \"control:ctrl\|WideOr84~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr84~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[0\] " "Info: Detected ripple clock \"control:ctrl\|state\[0\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 116 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[1\] " "Info: Detected ripple clock \"control:ctrl\|state\[1\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 116 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[2\] " "Info: Detected ripple clock \"control:ctrl\|state\[2\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 116 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[3\] " "Info: Detected ripple clock \"control:ctrl\|state\[3\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 116 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[4\] " "Info: Detected ripple clock \"control:ctrl\|state\[4\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 116 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[5\] " "Info: Detected ripple clock \"control:ctrl\|state\[5\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 116 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux6~0 " "Info: Detected gated clock \"control:ctrl\|Mux6~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[0\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } } { "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/programfiles/altera/quartus9/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register control:ctrl\|alusrcb\[1\] register control:ctrl\|nextState\[4\] 47.94 MHz 20.858 ns Internal " "Info: Clock \"clk\" has Internal fmax of 47.94 MHz between source register \"control:ctrl\|alusrcb\[1\]\" and destination register \"control:ctrl\|nextState\[4\]\" (period= 20.858 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.856 ns + Longest register register " "Info: + Longest register to register delay is 8.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:ctrl\|alusrcb\[1\] 1 REG LCCOMB_X7_Y13_N16 39 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y13_N16; Fanout = 39; REG Node = 'control:ctrl\|alusrcb\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:ctrl|alusrcb[1] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.346 ns) 0.739 ns mux32_8x1:mux_alusrcb\|out\[0\]~0 2 COMB LCCOMB_X6_Y13_N2 3 " "Info: 2: + IC(0.393 ns) + CELL(0.346 ns) = 0.739 ns; Loc. = LCCOMB_X6_Y13_N2; Fanout = 3; COMB Node = 'mux32_8x1:mux_alusrcb\|out\[0\]~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.739 ns" { control:ctrl|alusrcb[1] mux32_8x1:mux_alusrcb|out[0]~0 } "NODE_NAME" } } { "mux32_8x1.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/mux32_8x1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.053 ns) 1.171 ns Ula32:alu\|carry_temp\[0\]~1 3 COMB LCCOMB_X6_Y13_N20 2 " "Info: 3: + IC(0.379 ns) + CELL(0.053 ns) = 1.171 ns; Loc. = LCCOMB_X6_Y13_N20; Fanout = 2; COMB Node = 'Ula32:alu\|carry_temp\[0\]~1'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.432 ns" { mux32_8x1:mux_alusrcb|out[0]~0 Ula32:alu|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.228 ns) 1.652 ns Ula32:alu\|carry_temp\[1\]~2 4 COMB LCCOMB_X6_Y13_N24 5 " "Info: 4: + IC(0.253 ns) + CELL(0.228 ns) = 1.652 ns; Loc. = LCCOMB_X6_Y13_N24; Fanout = 5; COMB Node = 'Ula32:alu\|carry_temp\[1\]~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { Ula32:alu|carry_temp[0]~1 Ula32:alu|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.225 ns) 2.217 ns Ula32:alu\|carry_temp\[3\]~23 5 COMB LCCOMB_X5_Y13_N14 1 " "Info: 5: + IC(0.340 ns) + CELL(0.225 ns) = 2.217 ns; Loc. = LCCOMB_X5_Y13_N14; Fanout = 1; COMB Node = 'Ula32:alu\|carry_temp\[3\]~23'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { Ula32:alu|carry_temp[1]~2 Ula32:alu|carry_temp[3]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.053 ns) 2.565 ns Ula32:alu\|carry_temp\[3\]~3 6 COMB LCCOMB_X6_Y13_N0 4 " "Info: 6: + IC(0.295 ns) + CELL(0.053 ns) = 2.565 ns; Loc. = LCCOMB_X6_Y13_N0; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[3\]~3'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.348 ns" { Ula32:alu|carry_temp[3]~23 Ula32:alu|carry_temp[3]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 2.837 ns Ula32:alu\|carry_temp\[5\]~4 7 COMB LCCOMB_X6_Y13_N16 4 " "Info: 7: + IC(0.219 ns) + CELL(0.053 ns) = 2.837 ns; Loc. = LCCOMB_X6_Y13_N16; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[5\]~4'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:alu|carry_temp[3]~3 Ula32:alu|carry_temp[5]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 3.108 ns Ula32:alu\|carry_temp\[7\]~5 8 COMB LCCOMB_X6_Y13_N4 4 " "Info: 8: + IC(0.218 ns) + CELL(0.053 ns) = 3.108 ns; Loc. = LCCOMB_X6_Y13_N4; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[7\]~5'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:alu|carry_temp[5]~4 Ula32:alu|carry_temp[7]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 3.369 ns Ula32:alu\|carry_temp\[9\]~6 9 COMB LCCOMB_X6_Y13_N10 4 " "Info: 9: + IC(0.208 ns) + CELL(0.053 ns) = 3.369 ns; Loc. = LCCOMB_X6_Y13_N10; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[9\]~6'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:alu|carry_temp[7]~5 Ula32:alu|carry_temp[9]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 3.633 ns Ula32:alu\|carry_temp\[11\]~7 10 COMB LCCOMB_X6_Y13_N28 4 " "Info: 10: + IC(0.211 ns) + CELL(0.053 ns) = 3.633 ns; Loc. = LCCOMB_X6_Y13_N28; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[11\]~7'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:alu|carry_temp[9]~6 Ula32:alu|carry_temp[11]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.053 ns) 4.285 ns Ula32:alu\|carry_temp\[13\]~8 11 COMB LCCOMB_X6_Y11_N0 4 " "Info: 11: + IC(0.599 ns) + CELL(0.053 ns) = 4.285 ns; Loc. = LCCOMB_X6_Y11_N0; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[13\]~8'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.652 ns" { Ula32:alu|carry_temp[11]~7 Ula32:alu|carry_temp[13]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 4.565 ns Ula32:alu\|carry_temp\[15\]~9 12 COMB LCCOMB_X6_Y11_N20 4 " "Info: 12: + IC(0.227 ns) + CELL(0.053 ns) = 4.565 ns; Loc. = LCCOMB_X6_Y11_N20; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[15\]~9'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:alu|carry_temp[13]~8 Ula32:alu|carry_temp[15]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 4.826 ns Ula32:alu\|carry_temp\[17\]~10 13 COMB LCCOMB_X6_Y11_N14 4 " "Info: 13: + IC(0.208 ns) + CELL(0.053 ns) = 4.826 ns; Loc. = LCCOMB_X6_Y11_N14; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[17\]~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:alu|carry_temp[15]~9 Ula32:alu|carry_temp[17]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.208 ns) + CELL(0.053 ns) 5.087 ns Ula32:alu\|carry_temp\[19\]~11 14 COMB LCCOMB_X6_Y11_N10 4 " "Info: 14: + IC(0.208 ns) + CELL(0.053 ns) = 5.087 ns; Loc. = LCCOMB_X6_Y11_N10; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[19\]~11'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Ula32:alu|carry_temp[17]~10 Ula32:alu|carry_temp[19]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 5.353 ns Ula32:alu\|carry_temp\[21\]~12 15 COMB LCCOMB_X6_Y11_N16 4 " "Info: 15: + IC(0.213 ns) + CELL(0.053 ns) = 5.353 ns; Loc. = LCCOMB_X6_Y11_N16; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[21\]~12'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:alu|carry_temp[19]~11 Ula32:alu|carry_temp[21]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 5.627 ns Ula32:alu\|carry_temp\[23\]~13 16 COMB LCCOMB_X6_Y11_N4 4 " "Info: 16: + IC(0.221 ns) + CELL(0.053 ns) = 5.627 ns; Loc. = LCCOMB_X6_Y11_N4; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[23\]~13'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:alu|carry_temp[21]~12 Ula32:alu|carry_temp[23]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.555 ns) + CELL(0.053 ns) 6.235 ns Ula32:alu\|carry_temp\[25\]~14 17 COMB LCCOMB_X6_Y10_N30 4 " "Info: 17: + IC(0.555 ns) + CELL(0.053 ns) = 6.235 ns; Loc. = LCCOMB_X6_Y10_N30; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[25\]~14'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { Ula32:alu|carry_temp[23]~13 Ula32:alu|carry_temp[25]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.053 ns) 6.516 ns Ula32:alu\|carry_temp\[27\]~15 18 COMB LCCOMB_X6_Y10_N0 4 " "Info: 18: + IC(0.228 ns) + CELL(0.053 ns) = 6.516 ns; Loc. = LCCOMB_X6_Y10_N0; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[27\]~15'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.281 ns" { Ula32:alu|carry_temp[25]~14 Ula32:alu|carry_temp[27]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 6.775 ns Ula32:alu\|carry_temp\[29\]~16 19 COMB LCCOMB_X6_Y10_N4 5 " "Info: 19: + IC(0.206 ns) + CELL(0.053 ns) = 6.775 ns; Loc. = LCCOMB_X6_Y10_N4; Fanout = 5; COMB Node = 'Ula32:alu\|carry_temp\[29\]~16'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { Ula32:alu|carry_temp[27]~15 Ula32:alu|carry_temp[29]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.053 ns) 7.063 ns Ula32:alu\|carry_temp\[30\]~18 20 COMB LCCOMB_X6_Y10_N26 8 " "Info: 20: + IC(0.235 ns) + CELL(0.053 ns) = 7.063 ns; Loc. = LCCOMB_X6_Y10_N26; Fanout = 8; COMB Node = 'Ula32:alu\|carry_temp\[30\]~18'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.288 ns" { Ula32:alu|carry_temp[29]~16 Ula32:alu|carry_temp[30]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.795 ns) + CELL(0.225 ns) 8.083 ns control:ctrl\|Mux6~33 21 COMB LCCOMB_X3_Y11_N22 1 " "Info: 21: + IC(0.795 ns) + CELL(0.225 ns) = 8.083 ns; Loc. = LCCOMB_X3_Y11_N22; Fanout = 1; COMB Node = 'control:ctrl\|Mux6~33'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.020 ns" { Ula32:alu|carry_temp[30]~18 control:ctrl|Mux6~33 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 8.599 ns control:ctrl\|Mux1~4 22 COMB LCCOMB_X3_Y11_N0 1 " "Info: 22: + IC(0.244 ns) + CELL(0.272 ns) = 8.599 ns; Loc. = LCCOMB_X3_Y11_N0; Fanout = 1; COMB Node = 'control:ctrl\|Mux1~4'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { control:ctrl|Mux6~33 control:ctrl|Mux1~4 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.053 ns) 8.856 ns control:ctrl\|nextState\[4\] 23 REG LCCOMB_X3_Y11_N26 1 " "Info: 23: + IC(0.204 ns) + CELL(0.053 ns) = 8.856 ns; Loc. = LCCOMB_X3_Y11_N26; Fanout = 1; REG Node = 'control:ctrl\|nextState\[4\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { control:ctrl|Mux1~4 control:ctrl|nextState[4] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.197 ns ( 24.81 % ) " "Info: Total cell delay = 2.197 ns ( 24.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.659 ns ( 75.19 % ) " "Info: Total interconnect delay = 6.659 ns ( 75.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.856 ns" { control:ctrl|alusrcb[1] mux32_8x1:mux_alusrcb|out[0]~0 Ula32:alu|carry_temp[0]~1 Ula32:alu|carry_temp[1]~2 Ula32:alu|carry_temp[3]~23 Ula32:alu|carry_temp[3]~3 Ula32:alu|carry_temp[5]~4 Ula32:alu|carry_temp[7]~5 Ula32:alu|carry_temp[9]~6 Ula32:alu|carry_temp[11]~7 Ula32:alu|carry_temp[13]~8 Ula32:alu|carry_temp[15]~9 Ula32:alu|carry_temp[17]~10 Ula32:alu|carry_temp[19]~11 Ula32:alu|carry_temp[21]~12 Ula32:alu|carry_temp[23]~13 Ula32:alu|carry_temp[25]~14 Ula32:alu|carry_temp[27]~15 Ula32:alu|carry_temp[29]~16 Ula32:alu|carry_temp[30]~18 control:ctrl|Mux6~33 control:ctrl|Mux1~4 control:ctrl|nextState[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.856 ns" { control:ctrl|alusrcb[1] {} mux32_8x1:mux_alusrcb|out[0]~0 {} Ula32:alu|carry_temp[0]~1 {} Ula32:alu|carry_temp[1]~2 {} Ula32:alu|carry_temp[3]~23 {} Ula32:alu|carry_temp[3]~3 {} Ula32:alu|carry_temp[5]~4 {} Ula32:alu|carry_temp[7]~5 {} Ula32:alu|carry_temp[9]~6 {} Ula32:alu|carry_temp[11]~7 {} Ula32:alu|carry_temp[13]~8 {} Ula32:alu|carry_temp[15]~9 {} Ula32:alu|carry_temp[17]~10 {} Ula32:alu|carry_temp[19]~11 {} Ula32:alu|carry_temp[21]~12 {} Ula32:alu|carry_temp[23]~13 {} Ula32:alu|carry_temp[25]~14 {} Ula32:alu|carry_temp[27]~15 {} Ula32:alu|carry_temp[29]~16 {} Ula32:alu|carry_temp[30]~18 {} control:ctrl|Mux6~33 {} control:ctrl|Mux1~4 {} control:ctrl|nextState[4] {} } { 0.000ns 0.393ns 0.379ns 0.253ns 0.340ns 0.295ns 0.219ns 0.218ns 0.208ns 0.211ns 0.599ns 0.227ns 0.208ns 0.208ns 0.213ns 0.221ns 0.555ns 0.228ns 0.206ns 0.235ns 0.795ns 0.244ns 0.204ns } { 0.000ns 0.346ns 0.053ns 0.228ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.272ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.777 ns - Smallest " "Info: - Smallest clock skew is -0.777 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.581 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.712 ns) 2.497 ns Instr_Reg:ir\|Instr15_0\[1\] 2 REG LCFF_X5_Y10_N15 19 " "Info: 2: + IC(0.931 ns) + CELL(0.712 ns) = 2.497 ns; Loc. = LCFF_X5_Y10_N15; Fanout = 19; REG Node = 'Instr_Reg:ir\|Instr15_0\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { clk Instr_Reg:ir|Instr15_0[1] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 2.738 ns control:ctrl\|WideOr7~0 3 COMB LCCOMB_X5_Y10_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.241 ns) = 2.738 ns; Loc. = LCCOMB_X5_Y10_N14; Fanout = 2; COMB Node = 'control:ctrl\|WideOr7~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { Instr_Reg:ir|Instr15_0[1] control:ctrl|WideOr7~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 306 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 3.001 ns control:ctrl\|Mux5~7 4 COMB LCCOMB_X5_Y10_N4 1 " "Info: 4: + IC(0.210 ns) + CELL(0.053 ns) = 3.001 ns; Loc. = LCCOMB_X5_Y10_N4; Fanout = 1; COMB Node = 'control:ctrl\|Mux5~7'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.263 ns" { control:ctrl|WideOr7~0 control:ctrl|Mux5~7 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.000 ns) 4.454 ns control:ctrl\|Mux5~7clkctrl 5 COMB CLKCTRL_G0 5 " "Info: 5: + IC(1.453 ns) + CELL(0.000 ns) = 4.454 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'control:ctrl\|Mux5~7clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.453 ns" { control:ctrl|Mux5~7 control:ctrl|Mux5~7clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.225 ns) 5.581 ns control:ctrl\|nextState\[4\] 6 REG LCCOMB_X3_Y11_N26 1 " "Info: 6: + IC(0.902 ns) + CELL(0.225 ns) = 5.581 ns; Loc. = LCCOMB_X3_Y11_N26; Fanout = 1; REG Node = 'control:ctrl\|nextState\[4\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { control:ctrl|Mux5~7clkctrl control:ctrl|nextState[4] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.085 ns ( 37.36 % ) " "Info: Total cell delay = 2.085 ns ( 37.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.496 ns ( 62.64 % ) " "Info: Total interconnect delay = 3.496 ns ( 62.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { clk Instr_Reg:ir|Instr15_0[1] control:ctrl|WideOr7~0 control:ctrl|Mux5~7 control:ctrl|Mux5~7clkctrl control:ctrl|nextState[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr15_0[1] {} control:ctrl|WideOr7~0 {} control:ctrl|Mux5~7 {} control:ctrl|Mux5~7clkctrl {} control:ctrl|nextState[4] {} } { 0.000ns 0.000ns 0.931ns 0.000ns 0.210ns 1.453ns 0.902ns } { 0.000ns 0.854ns 0.712ns 0.241ns 0.053ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.358 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.358 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.712 ns) 2.798 ns control:ctrl\|state\[1\] 2 REG LCFF_X6_Y12_N21 71 " "Info: 2: + IC(1.232 ns) + CELL(0.712 ns) = 2.798 ns; Loc. = LCFF_X6_Y12_N21; Fanout = 71; REG Node = 'control:ctrl\|state\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { clk control:ctrl|state[1] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.225 ns) 3.856 ns control:ctrl\|Mux6~0 3 COMB LCCOMB_X3_Y10_N28 5 " "Info: 3: + IC(0.833 ns) + CELL(0.225 ns) = 3.856 ns; Loc. = LCCOMB_X3_Y10_N28; Fanout = 5; COMB Node = 'control:ctrl\|Mux6~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { control:ctrl|state[1] control:ctrl|Mux6~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.053 ns) 4.512 ns control:ctrl\|Decoder2~0 4 COMB LCCOMB_X2_Y11_N26 1 " "Info: 4: + IC(0.603 ns) + CELL(0.053 ns) = 4.512 ns; Loc. = LCCOMB_X2_Y11_N26; Fanout = 1; COMB Node = 'control:ctrl\|Decoder2~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { control:ctrl|Mux6~0 control:ctrl|Decoder2~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.000 ns) 5.372 ns control:ctrl\|Decoder2~0clkctrl 5 COMB CLKCTRL_G2 42 " "Info: 5: + IC(0.860 ns) + CELL(0.000 ns) = 5.372 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'control:ctrl\|Decoder2~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.053 ns) 6.358 ns control:ctrl\|alusrcb\[1\] 6 REG LCCOMB_X7_Y13_N16 39 " "Info: 6: + IC(0.933 ns) + CELL(0.053 ns) = 6.358 ns; Loc. = LCCOMB_X7_Y13_N16; Fanout = 39; REG Node = 'control:ctrl\|alusrcb\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { control:ctrl|Decoder2~0clkctrl control:ctrl|alusrcb[1] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.897 ns ( 29.84 % ) " "Info: Total cell delay = 1.897 ns ( 29.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.461 ns ( 70.16 % ) " "Info: Total interconnect delay = 4.461 ns ( 70.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.358 ns" { clk control:ctrl|state[1] control:ctrl|Mux6~0 control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl control:ctrl|alusrcb[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.358 ns" { clk {} clk~combout {} control:ctrl|state[1] {} control:ctrl|Mux6~0 {} control:ctrl|Decoder2~0 {} control:ctrl|Decoder2~0clkctrl {} control:ctrl|alusrcb[1] {} } { 0.000ns 0.000ns 1.232ns 0.833ns 0.603ns 0.860ns 0.933ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { clk Instr_Reg:ir|Instr15_0[1] control:ctrl|WideOr7~0 control:ctrl|Mux5~7 control:ctrl|Mux5~7clkctrl control:ctrl|nextState[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr15_0[1] {} control:ctrl|WideOr7~0 {} control:ctrl|Mux5~7 {} control:ctrl|Mux5~7clkctrl {} control:ctrl|nextState[4] {} } { 0.000ns 0.000ns 0.931ns 0.000ns 0.210ns 1.453ns 0.902ns } { 0.000ns 0.854ns 0.712ns 0.241ns 0.053ns 0.000ns 0.225ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.358 ns" { clk control:ctrl|state[1] control:ctrl|Mux6~0 control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl control:ctrl|alusrcb[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.358 ns" { clk {} clk~combout {} control:ctrl|state[1] {} control:ctrl|Mux6~0 {} control:ctrl|Decoder2~0 {} control:ctrl|Decoder2~0clkctrl {} control:ctrl|alusrcb[1] {} } { 0.000ns 0.000ns 1.232ns 0.833ns 0.603ns 0.860ns 0.933ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.796 ns + " "Info: + Micro setup delay of destination is 0.796 ns" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.856 ns" { control:ctrl|alusrcb[1] mux32_8x1:mux_alusrcb|out[0]~0 Ula32:alu|carry_temp[0]~1 Ula32:alu|carry_temp[1]~2 Ula32:alu|carry_temp[3]~23 Ula32:alu|carry_temp[3]~3 Ula32:alu|carry_temp[5]~4 Ula32:alu|carry_temp[7]~5 Ula32:alu|carry_temp[9]~6 Ula32:alu|carry_temp[11]~7 Ula32:alu|carry_temp[13]~8 Ula32:alu|carry_temp[15]~9 Ula32:alu|carry_temp[17]~10 Ula32:alu|carry_temp[19]~11 Ula32:alu|carry_temp[21]~12 Ula32:alu|carry_temp[23]~13 Ula32:alu|carry_temp[25]~14 Ula32:alu|carry_temp[27]~15 Ula32:alu|carry_temp[29]~16 Ula32:alu|carry_temp[30]~18 control:ctrl|Mux6~33 control:ctrl|Mux1~4 control:ctrl|nextState[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.856 ns" { control:ctrl|alusrcb[1] {} mux32_8x1:mux_alusrcb|out[0]~0 {} Ula32:alu|carry_temp[0]~1 {} Ula32:alu|carry_temp[1]~2 {} Ula32:alu|carry_temp[3]~23 {} Ula32:alu|carry_temp[3]~3 {} Ula32:alu|carry_temp[5]~4 {} Ula32:alu|carry_temp[7]~5 {} Ula32:alu|carry_temp[9]~6 {} Ula32:alu|carry_temp[11]~7 {} Ula32:alu|carry_temp[13]~8 {} Ula32:alu|carry_temp[15]~9 {} Ula32:alu|carry_temp[17]~10 {} Ula32:alu|carry_temp[19]~11 {} Ula32:alu|carry_temp[21]~12 {} Ula32:alu|carry_temp[23]~13 {} Ula32:alu|carry_temp[25]~14 {} Ula32:alu|carry_temp[27]~15 {} Ula32:alu|carry_temp[29]~16 {} Ula32:alu|carry_temp[30]~18 {} control:ctrl|Mux6~33 {} control:ctrl|Mux1~4 {} control:ctrl|nextState[4] {} } { 0.000ns 0.393ns 0.379ns 0.253ns 0.340ns 0.295ns 0.219ns 0.218ns 0.208ns 0.211ns 0.599ns 0.227ns 0.208ns 0.208ns 0.213ns 0.221ns 0.555ns 0.228ns 0.206ns 0.235ns 0.795ns 0.244ns 0.204ns } { 0.000ns 0.346ns 0.053ns 0.228ns 0.225ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.225ns 0.272ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.581 ns" { clk Instr_Reg:ir|Instr15_0[1] control:ctrl|WideOr7~0 control:ctrl|Mux5~7 control:ctrl|Mux5~7clkctrl control:ctrl|nextState[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.581 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr15_0[1] {} control:ctrl|WideOr7~0 {} control:ctrl|Mux5~7 {} control:ctrl|Mux5~7clkctrl {} control:ctrl|nextState[4] {} } { 0.000ns 0.000ns 0.931ns 0.000ns 0.210ns 1.453ns 0.902ns } { 0.000ns 0.854ns 0.712ns 0.241ns 0.053ns 0.000ns 0.225ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.358 ns" { clk control:ctrl|state[1] control:ctrl|Mux6~0 control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl control:ctrl|alusrcb[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.358 ns" { clk {} clk~combout {} control:ctrl|state[1] {} control:ctrl|Mux6~0 {} control:ctrl|Decoder2~0 {} control:ctrl|Decoder2~0clkctrl {} control:ctrl|alusrcb[1] {} } { 0.000ns 0.000ns 1.232ns 0.833ns 0.603ns 0.860ns 0.933ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "control:ctrl\|state\[5\] control:ctrl\|nextState\[4\] clk 4.668 ns " "Info: Found hold time violation between source  pin or register \"control:ctrl\|state\[5\]\" and destination pin or register \"control:ctrl\|nextState\[4\]\" for clock \"clk\" (Hold time is 4.668 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.262 ns + Largest " "Info: + Largest clock skew is 6.262 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.665 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.712 ns) 2.552 ns control:ctrl\|state\[2\] 2 REG LCFF_X3_Y11_N5 63 " "Info: 2: + IC(0.986 ns) + CELL(0.712 ns) = 2.552 ns; Loc. = LCFF_X3_Y11_N5; Fanout = 63; REG Node = 'control:ctrl\|state\[2\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.698 ns" { clk control:ctrl|state[2] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.225 ns) 3.403 ns control:ctrl\|WideOr84~2 3 COMB LCCOMB_X3_Y10_N22 3 " "Info: 3: + IC(0.626 ns) + CELL(0.225 ns) = 3.403 ns; Loc. = LCCOMB_X3_Y10_N22; Fanout = 3; COMB Node = 'control:ctrl\|WideOr84~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.851 ns" { control:ctrl|state[2] control:ctrl|WideOr84~2 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.541 ns) + CELL(0.346 ns) 4.290 ns control:ctrl\|Mux5~2 4 COMB LCCOMB_X5_Y10_N26 1 " "Info: 4: + IC(0.541 ns) + CELL(0.346 ns) = 4.290 ns; Loc. = LCCOMB_X5_Y10_N26; Fanout = 1; COMB Node = 'control:ctrl\|Mux5~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.887 ns" { control:ctrl|WideOr84~2 control:ctrl|Mux5~2 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.228 ns) 4.760 ns control:ctrl\|Mux11~0 5 COMB LCCOMB_X5_Y10_N20 2 " "Info: 5: + IC(0.242 ns) + CELL(0.228 ns) = 4.760 ns; Loc. = LCCOMB_X5_Y10_N20; Fanout = 2; COMB Node = 'control:ctrl\|Mux11~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { control:ctrl|Mux5~2 control:ctrl|Mux11~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.053 ns) + CELL(0.272 ns) 6.085 ns control:ctrl\|Mux5~7 6 COMB LCCOMB_X5_Y10_N4 1 " "Info: 6: + IC(1.053 ns) + CELL(0.272 ns) = 6.085 ns; Loc. = LCCOMB_X5_Y10_N4; Fanout = 1; COMB Node = 'control:ctrl\|Mux5~7'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { control:ctrl|Mux11~0 control:ctrl|Mux5~7 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.000 ns) 7.538 ns control:ctrl\|Mux5~7clkctrl 7 COMB CLKCTRL_G0 5 " "Info: 7: + IC(1.453 ns) + CELL(0.000 ns) = 7.538 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'control:ctrl\|Mux5~7clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.453 ns" { control:ctrl|Mux5~7 control:ctrl|Mux5~7clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.225 ns) 8.665 ns control:ctrl\|nextState\[4\] 8 REG LCCOMB_X3_Y11_N26 1 " "Info: 8: + IC(0.902 ns) + CELL(0.225 ns) = 8.665 ns; Loc. = LCCOMB_X3_Y11_N26; Fanout = 1; REG Node = 'control:ctrl\|nextState\[4\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.127 ns" { control:ctrl|Mux5~7clkctrl control:ctrl|nextState[4] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.862 ns ( 33.03 % ) " "Info: Total cell delay = 2.862 ns ( 33.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.803 ns ( 66.97 % ) " "Info: Total interconnect delay = 5.803 ns ( 66.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.665 ns" { clk control:ctrl|state[2] control:ctrl|WideOr84~2 control:ctrl|Mux5~2 control:ctrl|Mux11~0 control:ctrl|Mux5~7 control:ctrl|Mux5~7clkctrl control:ctrl|nextState[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.665 ns" { clk {} clk~combout {} control:ctrl|state[2] {} control:ctrl|WideOr84~2 {} control:ctrl|Mux5~2 {} control:ctrl|Mux11~0 {} control:ctrl|Mux5~7 {} control:ctrl|Mux5~7clkctrl {} control:ctrl|nextState[4] {} } { 0.000ns 0.000ns 0.986ns 0.626ns 0.541ns 0.242ns 1.053ns 1.453ns 0.902ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.346ns 0.228ns 0.272ns 0.000ns 0.225ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.403 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.403 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.618 ns) 2.403 ns control:ctrl\|state\[5\] 2 REG LCFF_X5_Y10_N13 50 " "Info: 2: + IC(0.931 ns) + CELL(0.618 ns) = 2.403 ns; Loc. = LCFF_X5_Y10_N13; Fanout = 50; REG Node = 'control:ctrl\|state\[5\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { clk control:ctrl|state[5] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 61.26 % ) " "Info: Total cell delay = 1.472 ns ( 61.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 38.74 % ) " "Info: Total interconnect delay = 0.931 ns ( 38.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.403 ns" { clk control:ctrl|state[5] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.403 ns" { clk {} clk~combout {} control:ctrl|state[5] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.665 ns" { clk control:ctrl|state[2] control:ctrl|WideOr84~2 control:ctrl|Mux5~2 control:ctrl|Mux11~0 control:ctrl|Mux5~7 control:ctrl|Mux5~7clkctrl control:ctrl|nextState[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.665 ns" { clk {} clk~combout {} control:ctrl|state[2] {} control:ctrl|WideOr84~2 {} control:ctrl|Mux5~2 {} control:ctrl|Mux11~0 {} control:ctrl|Mux5~7 {} control:ctrl|Mux5~7clkctrl {} control:ctrl|nextState[4] {} } { 0.000ns 0.000ns 0.986ns 0.626ns 0.541ns 0.242ns 1.053ns 1.453ns 0.902ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.346ns 0.228ns 0.272ns 0.000ns 0.225ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.403 ns" { clk control:ctrl|state[5] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.403 ns" { clk {} clk~combout {} control:ctrl|state[5] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 116 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.500 ns - Shortest register register " "Info: - Shortest register to register delay is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:ctrl\|state\[5\] 1 REG LCFF_X5_Y10_N13 50 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y10_N13; Fanout = 50; REG Node = 'control:ctrl\|state\[5\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:ctrl|state[5] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.357 ns) 1.243 ns control:ctrl\|Mux1~4 2 COMB LCCOMB_X3_Y11_N0 1 " "Info: 2: + IC(0.886 ns) + CELL(0.357 ns) = 1.243 ns; Loc. = LCCOMB_X3_Y11_N0; Fanout = 1; COMB Node = 'control:ctrl\|Mux1~4'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.243 ns" { control:ctrl|state[5] control:ctrl|Mux1~4 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.204 ns) + CELL(0.053 ns) 1.500 ns control:ctrl\|nextState\[4\] 3 REG LCCOMB_X3_Y11_N26 1 " "Info: 3: + IC(0.204 ns) + CELL(0.053 ns) = 1.500 ns; Loc. = LCCOMB_X3_Y11_N26; Fanout = 1; REG Node = 'control:ctrl\|nextState\[4\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.257 ns" { control:ctrl|Mux1~4 control:ctrl|nextState[4] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.410 ns ( 27.33 % ) " "Info: Total cell delay = 0.410 ns ( 27.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.090 ns ( 72.67 % ) " "Info: Total interconnect delay = 1.090 ns ( 72.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { control:ctrl|state[5] control:ctrl|Mux1~4 control:ctrl|nextState[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { control:ctrl|state[5] {} control:ctrl|Mux1~4 {} control:ctrl|nextState[4] {} } { 0.000ns 0.886ns 0.204ns } { 0.000ns 0.357ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 116 -1 0 } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "8.665 ns" { clk control:ctrl|state[2] control:ctrl|WideOr84~2 control:ctrl|Mux5~2 control:ctrl|Mux11~0 control:ctrl|Mux5~7 control:ctrl|Mux5~7clkctrl control:ctrl|nextState[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "8.665 ns" { clk {} clk~combout {} control:ctrl|state[2] {} control:ctrl|WideOr84~2 {} control:ctrl|Mux5~2 {} control:ctrl|Mux11~0 {} control:ctrl|Mux5~7 {} control:ctrl|Mux5~7clkctrl {} control:ctrl|nextState[4] {} } { 0.000ns 0.000ns 0.986ns 0.626ns 0.541ns 0.242ns 1.053ns 1.453ns 0.902ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.346ns 0.228ns 0.272ns 0.000ns 0.225ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.403 ns" { clk control:ctrl|state[5] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.403 ns" { clk {} clk~combout {} control:ctrl|state[5] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { control:ctrl|state[5] control:ctrl|Mux1~4 control:ctrl|nextState[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { control:ctrl|state[5] {} control:ctrl|Mux1~4 {} control:ctrl|nextState[4] {} } { 0.000ns 0.886ns 0.204ns } { 0.000ns 0.357ns 0.053ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "div:DIV\|high\[30\] reset clk 10.417 ns register " "Info: tsu for register \"div:DIV\|high\[30\]\" (data pin = \"reset\", clock pin = \"clk\") is 10.417 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.806 ns + Longest pin register " "Info: + Longest pin to register delay is 12.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 445 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 445; PIN Node = 'reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.029 ns) + CELL(0.516 ns) 5.409 ns div:DIV\|Add2~10 2 COMB LCCOMB_X10_Y16_N20 2 " "Info: 2: + IC(4.029 ns) + CELL(0.516 ns) = 5.409 ns; Loc. = LCCOMB_X10_Y16_N20; Fanout = 2; COMB Node = 'div:DIV\|Add2~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.545 ns" { reset div:DIV|Add2~10 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.444 ns div:DIV\|Add2~14 3 COMB LCCOMB_X10_Y16_N22 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.444 ns; Loc. = LCCOMB_X10_Y16_N22; Fanout = 2; COMB Node = 'div:DIV\|Add2~14'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~10 div:DIV|Add2~14 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.479 ns div:DIV\|Add2~18 4 COMB LCCOMB_X10_Y16_N24 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 5.479 ns; Loc. = LCCOMB_X10_Y16_N24; Fanout = 2; COMB Node = 'div:DIV\|Add2~18'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~14 div:DIV|Add2~18 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.514 ns div:DIV\|Add2~22 5 COMB LCCOMB_X10_Y16_N26 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 5.514 ns; Loc. = LCCOMB_X10_Y16_N26; Fanout = 2; COMB Node = 'div:DIV\|Add2~22'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~18 div:DIV|Add2~22 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.549 ns div:DIV\|Add2~26 6 COMB LCCOMB_X10_Y16_N28 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 5.549 ns; Loc. = LCCOMB_X10_Y16_N28; Fanout = 2; COMB Node = 'div:DIV\|Add2~26'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~22 div:DIV|Add2~26 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 5.717 ns div:DIV\|Add2~30 7 COMB LCCOMB_X10_Y16_N30 2 " "Info: 7: + IC(0.000 ns) + CELL(0.168 ns) = 5.717 ns; Loc. = LCCOMB_X10_Y16_N30; Fanout = 2; COMB Node = 'div:DIV\|Add2~30'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { div:DIV|Add2~26 div:DIV|Add2~30 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.752 ns div:DIV\|Add2~34 8 COMB LCCOMB_X10_Y15_N0 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 5.752 ns; Loc. = LCCOMB_X10_Y15_N0; Fanout = 2; COMB Node = 'div:DIV\|Add2~34'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~30 div:DIV|Add2~34 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.787 ns div:DIV\|Add2~38 9 COMB LCCOMB_X10_Y15_N2 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 5.787 ns; Loc. = LCCOMB_X10_Y15_N2; Fanout = 2; COMB Node = 'div:DIV\|Add2~38'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~34 div:DIV|Add2~38 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.822 ns div:DIV\|Add2~42 10 COMB LCCOMB_X10_Y15_N4 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 5.822 ns; Loc. = LCCOMB_X10_Y15_N4; Fanout = 2; COMB Node = 'div:DIV\|Add2~42'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~38 div:DIV|Add2~42 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.857 ns div:DIV\|Add2~46 11 COMB LCCOMB_X10_Y15_N6 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 5.857 ns; Loc. = LCCOMB_X10_Y15_N6; Fanout = 2; COMB Node = 'div:DIV\|Add2~46'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~42 div:DIV|Add2~46 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.892 ns div:DIV\|Add2~50 12 COMB LCCOMB_X10_Y15_N8 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 5.892 ns; Loc. = LCCOMB_X10_Y15_N8; Fanout = 2; COMB Node = 'div:DIV\|Add2~50'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~46 div:DIV|Add2~50 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.927 ns div:DIV\|Add2~54 13 COMB LCCOMB_X10_Y15_N10 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 5.927 ns; Loc. = LCCOMB_X10_Y15_N10; Fanout = 2; COMB Node = 'div:DIV\|Add2~54'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~50 div:DIV|Add2~54 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.962 ns div:DIV\|Add2~58 14 COMB LCCOMB_X10_Y15_N12 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 5.962 ns; Loc. = LCCOMB_X10_Y15_N12; Fanout = 2; COMB Node = 'div:DIV\|Add2~58'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~54 div:DIV|Add2~58 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 6.086 ns div:DIV\|Add2~62 15 COMB LCCOMB_X10_Y15_N14 2 " "Info: 15: + IC(0.000 ns) + CELL(0.124 ns) = 6.086 ns; Loc. = LCCOMB_X10_Y15_N14; Fanout = 2; COMB Node = 'div:DIV\|Add2~62'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { div:DIV|Add2~58 div:DIV|Add2~62 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.121 ns div:DIV\|Add2~66 16 COMB LCCOMB_X10_Y15_N16 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 6.121 ns; Loc. = LCCOMB_X10_Y15_N16; Fanout = 2; COMB Node = 'div:DIV\|Add2~66'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~62 div:DIV|Add2~66 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.156 ns div:DIV\|Add2~70 17 COMB LCCOMB_X10_Y15_N18 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 6.156 ns; Loc. = LCCOMB_X10_Y15_N18; Fanout = 2; COMB Node = 'div:DIV\|Add2~70'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~66 div:DIV|Add2~70 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.191 ns div:DIV\|Add2~74 18 COMB LCCOMB_X10_Y15_N20 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 6.191 ns; Loc. = LCCOMB_X10_Y15_N20; Fanout = 2; COMB Node = 'div:DIV\|Add2~74'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~70 div:DIV|Add2~74 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.226 ns div:DIV\|Add2~78 19 COMB LCCOMB_X10_Y15_N22 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 6.226 ns; Loc. = LCCOMB_X10_Y15_N22; Fanout = 2; COMB Node = 'div:DIV\|Add2~78'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~74 div:DIV|Add2~78 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.261 ns div:DIV\|Add2~82 20 COMB LCCOMB_X10_Y15_N24 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 6.261 ns; Loc. = LCCOMB_X10_Y15_N24; Fanout = 2; COMB Node = 'div:DIV\|Add2~82'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~78 div:DIV|Add2~82 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.296 ns div:DIV\|Add2~86 21 COMB LCCOMB_X10_Y15_N26 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 6.296 ns; Loc. = LCCOMB_X10_Y15_N26; Fanout = 2; COMB Node = 'div:DIV\|Add2~86'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~82 div:DIV|Add2~86 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.331 ns div:DIV\|Add2~90 22 COMB LCCOMB_X10_Y15_N28 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 6.331 ns; Loc. = LCCOMB_X10_Y15_N28; Fanout = 2; COMB Node = 'div:DIV\|Add2~90'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~86 div:DIV|Add2~90 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 6.499 ns div:DIV\|Add2~94 23 COMB LCCOMB_X10_Y15_N30 2 " "Info: 23: + IC(0.000 ns) + CELL(0.168 ns) = 6.499 ns; Loc. = LCCOMB_X10_Y15_N30; Fanout = 2; COMB Node = 'div:DIV\|Add2~94'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { div:DIV|Add2~90 div:DIV|Add2~94 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.534 ns div:DIV\|Add2~98 24 COMB LCCOMB_X10_Y14_N0 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 6.534 ns; Loc. = LCCOMB_X10_Y14_N0; Fanout = 2; COMB Node = 'div:DIV\|Add2~98'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~94 div:DIV|Add2~98 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.569 ns div:DIV\|Add2~102 25 COMB LCCOMB_X10_Y14_N2 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 6.569 ns; Loc. = LCCOMB_X10_Y14_N2; Fanout = 2; COMB Node = 'div:DIV\|Add2~102'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~98 div:DIV|Add2~102 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.604 ns div:DIV\|Add2~106 26 COMB LCCOMB_X10_Y14_N4 2 " "Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 6.604 ns; Loc. = LCCOMB_X10_Y14_N4; Fanout = 2; COMB Node = 'div:DIV\|Add2~106'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~102 div:DIV|Add2~106 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.639 ns div:DIV\|Add2~110 27 COMB LCCOMB_X10_Y14_N6 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 6.639 ns; Loc. = LCCOMB_X10_Y14_N6; Fanout = 2; COMB Node = 'div:DIV\|Add2~110'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~106 div:DIV|Add2~110 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.674 ns div:DIV\|Add2~114 28 COMB LCCOMB_X10_Y14_N8 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 6.674 ns; Loc. = LCCOMB_X10_Y14_N8; Fanout = 2; COMB Node = 'div:DIV\|Add2~114'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~110 div:DIV|Add2~114 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.709 ns div:DIV\|Add2~118 29 COMB LCCOMB_X10_Y14_N10 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 6.709 ns; Loc. = LCCOMB_X10_Y14_N10; Fanout = 2; COMB Node = 'div:DIV\|Add2~118'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~114 div:DIV|Add2~118 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.744 ns div:DIV\|Add2~122 30 COMB LCCOMB_X10_Y14_N12 2 " "Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 6.744 ns; Loc. = LCCOMB_X10_Y14_N12; Fanout = 2; COMB Node = 'div:DIV\|Add2~122'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~118 div:DIV|Add2~122 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 6.868 ns div:DIV\|Add2~126 31 COMB LCCOMB_X10_Y14_N14 2 " "Info: 31: + IC(0.000 ns) + CELL(0.124 ns) = 6.868 ns; Loc. = LCCOMB_X10_Y14_N14; Fanout = 2; COMB Node = 'div:DIV\|Add2~126'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { div:DIV|Add2~122 div:DIV|Add2~126 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.903 ns div:DIV\|Add2~130 32 COMB LCCOMB_X10_Y14_N16 2 " "Info: 32: + IC(0.000 ns) + CELL(0.035 ns) = 6.903 ns; Loc. = LCCOMB_X10_Y14_N16; Fanout = 2; COMB Node = 'div:DIV\|Add2~130'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~126 div:DIV|Add2~130 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.938 ns div:DIV\|Add2~134 33 COMB LCCOMB_X10_Y14_N18 2 " "Info: 33: + IC(0.000 ns) + CELL(0.035 ns) = 6.938 ns; Loc. = LCCOMB_X10_Y14_N18; Fanout = 2; COMB Node = 'div:DIV\|Add2~134'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~130 div:DIV|Add2~134 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.973 ns div:DIV\|Add2~138 34 COMB LCCOMB_X10_Y14_N20 2 " "Info: 34: + IC(0.000 ns) + CELL(0.035 ns) = 6.973 ns; Loc. = LCCOMB_X10_Y14_N20; Fanout = 2; COMB Node = 'div:DIV\|Add2~138'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~134 div:DIV|Add2~138 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.008 ns div:DIV\|Add2~142 35 COMB LCCOMB_X10_Y14_N22 2 " "Info: 35: + IC(0.000 ns) + CELL(0.035 ns) = 7.008 ns; Loc. = LCCOMB_X10_Y14_N22; Fanout = 2; COMB Node = 'div:DIV\|Add2~142'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~138 div:DIV|Add2~142 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.043 ns div:DIV\|Add2~146 36 COMB LCCOMB_X10_Y14_N24 2 " "Info: 36: + IC(0.000 ns) + CELL(0.035 ns) = 7.043 ns; Loc. = LCCOMB_X10_Y14_N24; Fanout = 2; COMB Node = 'div:DIV\|Add2~146'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~142 div:DIV|Add2~146 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.078 ns div:DIV\|Add2~150 37 COMB LCCOMB_X10_Y14_N26 2 " "Info: 37: + IC(0.000 ns) + CELL(0.035 ns) = 7.078 ns; Loc. = LCCOMB_X10_Y14_N26; Fanout = 2; COMB Node = 'div:DIV\|Add2~150'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~146 div:DIV|Add2~150 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.113 ns div:DIV\|Add2~154 38 COMB LCCOMB_X10_Y14_N28 2 " "Info: 38: + IC(0.000 ns) + CELL(0.035 ns) = 7.113 ns; Loc. = LCCOMB_X10_Y14_N28; Fanout = 2; COMB Node = 'div:DIV\|Add2~154'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~150 div:DIV|Add2~154 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 7.281 ns div:DIV\|Add2~158 39 COMB LCCOMB_X10_Y14_N30 2 " "Info: 39: + IC(0.000 ns) + CELL(0.168 ns) = 7.281 ns; Loc. = LCCOMB_X10_Y14_N30; Fanout = 2; COMB Node = 'div:DIV\|Add2~158'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { div:DIV|Add2~154 div:DIV|Add2~158 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.316 ns div:DIV\|Add2~162 40 COMB LCCOMB_X10_Y13_N0 2 " "Info: 40: + IC(0.000 ns) + CELL(0.035 ns) = 7.316 ns; Loc. = LCCOMB_X10_Y13_N0; Fanout = 2; COMB Node = 'div:DIV\|Add2~162'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~158 div:DIV|Add2~162 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.351 ns div:DIV\|Add2~166 41 COMB LCCOMB_X10_Y13_N2 2 " "Info: 41: + IC(0.000 ns) + CELL(0.035 ns) = 7.351 ns; Loc. = LCCOMB_X10_Y13_N2; Fanout = 2; COMB Node = 'div:DIV\|Add2~166'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~162 div:DIV|Add2~166 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.386 ns div:DIV\|Add2~170 42 COMB LCCOMB_X10_Y13_N4 2 " "Info: 42: + IC(0.000 ns) + CELL(0.035 ns) = 7.386 ns; Loc. = LCCOMB_X10_Y13_N4; Fanout = 2; COMB Node = 'div:DIV\|Add2~170'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~166 div:DIV|Add2~170 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.421 ns div:DIV\|Add2~174 43 COMB LCCOMB_X10_Y13_N6 2 " "Info: 43: + IC(0.000 ns) + CELL(0.035 ns) = 7.421 ns; Loc. = LCCOMB_X10_Y13_N6; Fanout = 2; COMB Node = 'div:DIV\|Add2~174'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~170 div:DIV|Add2~174 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.456 ns div:DIV\|Add2~178 44 COMB LCCOMB_X10_Y13_N8 2 " "Info: 44: + IC(0.000 ns) + CELL(0.035 ns) = 7.456 ns; Loc. = LCCOMB_X10_Y13_N8; Fanout = 2; COMB Node = 'div:DIV\|Add2~178'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~174 div:DIV|Add2~178 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.491 ns div:DIV\|Add2~182 45 COMB LCCOMB_X10_Y13_N10 2 " "Info: 45: + IC(0.000 ns) + CELL(0.035 ns) = 7.491 ns; Loc. = LCCOMB_X10_Y13_N10; Fanout = 2; COMB Node = 'div:DIV\|Add2~182'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~178 div:DIV|Add2~182 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.526 ns div:DIV\|Add2~186 46 COMB LCCOMB_X10_Y13_N12 2 " "Info: 46: + IC(0.000 ns) + CELL(0.035 ns) = 7.526 ns; Loc. = LCCOMB_X10_Y13_N12; Fanout = 2; COMB Node = 'div:DIV\|Add2~186'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~182 div:DIV|Add2~186 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 7.650 ns div:DIV\|Add2~190 47 COMB LCCOMB_X10_Y13_N14 2 " "Info: 47: + IC(0.000 ns) + CELL(0.124 ns) = 7.650 ns; Loc. = LCCOMB_X10_Y13_N14; Fanout = 2; COMB Node = 'div:DIV\|Add2~190'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { div:DIV|Add2~186 div:DIV|Add2~190 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.685 ns div:DIV\|Add2~194 48 COMB LCCOMB_X10_Y13_N16 2 " "Info: 48: + IC(0.000 ns) + CELL(0.035 ns) = 7.685 ns; Loc. = LCCOMB_X10_Y13_N16; Fanout = 2; COMB Node = 'div:DIV\|Add2~194'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~190 div:DIV|Add2~194 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.720 ns div:DIV\|Add2~198 49 COMB LCCOMB_X10_Y13_N18 2 " "Info: 49: + IC(0.000 ns) + CELL(0.035 ns) = 7.720 ns; Loc. = LCCOMB_X10_Y13_N18; Fanout = 2; COMB Node = 'div:DIV\|Add2~198'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~194 div:DIV|Add2~198 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.755 ns div:DIV\|Add2~202 50 COMB LCCOMB_X10_Y13_N20 2 " "Info: 50: + IC(0.000 ns) + CELL(0.035 ns) = 7.755 ns; Loc. = LCCOMB_X10_Y13_N20; Fanout = 2; COMB Node = 'div:DIV\|Add2~202'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~198 div:DIV|Add2~202 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.790 ns div:DIV\|Add2~206 51 COMB LCCOMB_X10_Y13_N22 2 " "Info: 51: + IC(0.000 ns) + CELL(0.035 ns) = 7.790 ns; Loc. = LCCOMB_X10_Y13_N22; Fanout = 2; COMB Node = 'div:DIV\|Add2~206'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~202 div:DIV|Add2~206 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.825 ns div:DIV\|Add2~210 52 COMB LCCOMB_X10_Y13_N24 2 " "Info: 52: + IC(0.000 ns) + CELL(0.035 ns) = 7.825 ns; Loc. = LCCOMB_X10_Y13_N24; Fanout = 2; COMB Node = 'div:DIV\|Add2~210'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~206 div:DIV|Add2~210 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.860 ns div:DIV\|Add2~214 53 COMB LCCOMB_X10_Y13_N26 2 " "Info: 53: + IC(0.000 ns) + CELL(0.035 ns) = 7.860 ns; Loc. = LCCOMB_X10_Y13_N26; Fanout = 2; COMB Node = 'div:DIV\|Add2~214'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~210 div:DIV|Add2~214 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.895 ns div:DIV\|Add2~218 54 COMB LCCOMB_X10_Y13_N28 2 " "Info: 54: + IC(0.000 ns) + CELL(0.035 ns) = 7.895 ns; Loc. = LCCOMB_X10_Y13_N28; Fanout = 2; COMB Node = 'div:DIV\|Add2~218'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~214 div:DIV|Add2~218 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 8.063 ns div:DIV\|Add2~222 55 COMB LCCOMB_X10_Y13_N30 2 " "Info: 55: + IC(0.000 ns) + CELL(0.168 ns) = 8.063 ns; Loc. = LCCOMB_X10_Y13_N30; Fanout = 2; COMB Node = 'div:DIV\|Add2~222'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { div:DIV|Add2~218 div:DIV|Add2~222 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.098 ns div:DIV\|Add2~226 56 COMB LCCOMB_X10_Y12_N0 2 " "Info: 56: + IC(0.000 ns) + CELL(0.035 ns) = 8.098 ns; Loc. = LCCOMB_X10_Y12_N0; Fanout = 2; COMB Node = 'div:DIV\|Add2~226'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~222 div:DIV|Add2~226 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.133 ns div:DIV\|Add2~230 57 COMB LCCOMB_X10_Y12_N2 2 " "Info: 57: + IC(0.000 ns) + CELL(0.035 ns) = 8.133 ns; Loc. = LCCOMB_X10_Y12_N2; Fanout = 2; COMB Node = 'div:DIV\|Add2~230'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~226 div:DIV|Add2~230 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.168 ns div:DIV\|Add2~234 58 COMB LCCOMB_X10_Y12_N4 2 " "Info: 58: + IC(0.000 ns) + CELL(0.035 ns) = 8.168 ns; Loc. = LCCOMB_X10_Y12_N4; Fanout = 2; COMB Node = 'div:DIV\|Add2~234'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~230 div:DIV|Add2~234 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.203 ns div:DIV\|Add2~238 59 COMB LCCOMB_X10_Y12_N6 2 " "Info: 59: + IC(0.000 ns) + CELL(0.035 ns) = 8.203 ns; Loc. = LCCOMB_X10_Y12_N6; Fanout = 2; COMB Node = 'div:DIV\|Add2~238'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~234 div:DIV|Add2~238 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.238 ns div:DIV\|Add2~242 60 COMB LCCOMB_X10_Y12_N8 2 " "Info: 60: + IC(0.000 ns) + CELL(0.035 ns) = 8.238 ns; Loc. = LCCOMB_X10_Y12_N8; Fanout = 2; COMB Node = 'div:DIV\|Add2~242'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~238 div:DIV|Add2~242 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.273 ns div:DIV\|Add2~246 61 COMB LCCOMB_X10_Y12_N10 2 " "Info: 61: + IC(0.000 ns) + CELL(0.035 ns) = 8.273 ns; Loc. = LCCOMB_X10_Y12_N10; Fanout = 2; COMB Node = 'div:DIV\|Add2~246'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~242 div:DIV|Add2~246 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.308 ns div:DIV\|Add2~250 62 COMB LCCOMB_X10_Y12_N12 2 " "Info: 62: + IC(0.000 ns) + CELL(0.035 ns) = 8.308 ns; Loc. = LCCOMB_X10_Y12_N12; Fanout = 2; COMB Node = 'div:DIV\|Add2~250'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~246 div:DIV|Add2~250 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 8.432 ns div:DIV\|Add2~254 63 COMB LCCOMB_X10_Y12_N14 1 " "Info: 63: + IC(0.000 ns) + CELL(0.124 ns) = 8.432 ns; Loc. = LCCOMB_X10_Y12_N14; Fanout = 1; COMB Node = 'div:DIV\|Add2~254'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { div:DIV|Add2~250 div:DIV|Add2~254 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 8.557 ns div:DIV\|Add2~257 64 COMB LCCOMB_X10_Y12_N16 160 " "Info: 64: + IC(0.000 ns) + CELL(0.125 ns) = 8.557 ns; Loc. = LCCOMB_X10_Y12_N16; Fanout = 160; COMB Node = 'div:DIV\|Add2~257'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { div:DIV|Add2~254 div:DIV|Add2~257 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.268 ns) + CELL(0.545 ns) 10.370 ns div:DIV\|Add5~2 65 COMB LCCOMB_X7_Y17_N0 2 " "Info: 65: + IC(1.268 ns) + CELL(0.545 ns) = 10.370 ns; Loc. = LCCOMB_X7_Y17_N0; Fanout = 2; COMB Node = 'div:DIV\|Add5~2'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.813 ns" { div:DIV|Add2~257 div:DIV|Add5~2 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.405 ns div:DIV\|Add5~6 66 COMB LCCOMB_X7_Y17_N2 2 " "Info: 66: + IC(0.000 ns) + CELL(0.035 ns) = 10.405 ns; Loc. = LCCOMB_X7_Y17_N2; Fanout = 2; COMB Node = 'div:DIV\|Add5~6'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~2 div:DIV|Add5~6 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.440 ns div:DIV\|Add5~10 67 COMB LCCOMB_X7_Y17_N4 2 " "Info: 67: + IC(0.000 ns) + CELL(0.035 ns) = 10.440 ns; Loc. = LCCOMB_X7_Y17_N4; Fanout = 2; COMB Node = 'div:DIV\|Add5~10'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~6 div:DIV|Add5~10 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.475 ns div:DIV\|Add5~14 68 COMB LCCOMB_X7_Y17_N6 2 " "Info: 68: + IC(0.000 ns) + CELL(0.035 ns) = 10.475 ns; Loc. = LCCOMB_X7_Y17_N6; Fanout = 2; COMB Node = 'div:DIV\|Add5~14'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~10 div:DIV|Add5~14 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.510 ns div:DIV\|Add5~18 69 COMB LCCOMB_X7_Y17_N8 2 " "Info: 69: + IC(0.000 ns) + CELL(0.035 ns) = 10.510 ns; Loc. = LCCOMB_X7_Y17_N8; Fanout = 2; COMB Node = 'div:DIV\|Add5~18'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~14 div:DIV|Add5~18 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.545 ns div:DIV\|Add5~22 70 COMB LCCOMB_X7_Y17_N10 2 " "Info: 70: + IC(0.000 ns) + CELL(0.035 ns) = 10.545 ns; Loc. = LCCOMB_X7_Y17_N10; Fanout = 2; COMB Node = 'div:DIV\|Add5~22'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~18 div:DIV|Add5~22 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.580 ns div:DIV\|Add5~26 71 COMB LCCOMB_X7_Y17_N12 2 " "Info: 71: + IC(0.000 ns) + CELL(0.035 ns) = 10.580 ns; Loc. = LCCOMB_X7_Y17_N12; Fanout = 2; COMB Node = 'div:DIV\|Add5~26'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~22 div:DIV|Add5~26 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 10.704 ns div:DIV\|Add5~30 72 COMB LCCOMB_X7_Y17_N14 2 " "Info: 72: + IC(0.000 ns) + CELL(0.124 ns) = 10.704 ns; Loc. = LCCOMB_X7_Y17_N14; Fanout = 2; COMB Node = 'div:DIV\|Add5~30'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { div:DIV|Add5~26 div:DIV|Add5~30 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.739 ns div:DIV\|Add5~34 73 COMB LCCOMB_X7_Y17_N16 2 " "Info: 73: + IC(0.000 ns) + CELL(0.035 ns) = 10.739 ns; Loc. = LCCOMB_X7_Y17_N16; Fanout = 2; COMB Node = 'div:DIV\|Add5~34'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~30 div:DIV|Add5~34 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.774 ns div:DIV\|Add5~38 74 COMB LCCOMB_X7_Y17_N18 2 " "Info: 74: + IC(0.000 ns) + CELL(0.035 ns) = 10.774 ns; Loc. = LCCOMB_X7_Y17_N18; Fanout = 2; COMB Node = 'div:DIV\|Add5~38'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~34 div:DIV|Add5~38 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.809 ns div:DIV\|Add5~42 75 COMB LCCOMB_X7_Y17_N20 2 " "Info: 75: + IC(0.000 ns) + CELL(0.035 ns) = 10.809 ns; Loc. = LCCOMB_X7_Y17_N20; Fanout = 2; COMB Node = 'div:DIV\|Add5~42'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~38 div:DIV|Add5~42 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.844 ns div:DIV\|Add5~46 76 COMB LCCOMB_X7_Y17_N22 2 " "Info: 76: + IC(0.000 ns) + CELL(0.035 ns) = 10.844 ns; Loc. = LCCOMB_X7_Y17_N22; Fanout = 2; COMB Node = 'div:DIV\|Add5~46'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~42 div:DIV|Add5~46 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.879 ns div:DIV\|Add5~50 77 COMB LCCOMB_X7_Y17_N24 2 " "Info: 77: + IC(0.000 ns) + CELL(0.035 ns) = 10.879 ns; Loc. = LCCOMB_X7_Y17_N24; Fanout = 2; COMB Node = 'div:DIV\|Add5~50'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~46 div:DIV|Add5~50 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.914 ns div:DIV\|Add5~54 78 COMB LCCOMB_X7_Y17_N26 2 " "Info: 78: + IC(0.000 ns) + CELL(0.035 ns) = 10.914 ns; Loc. = LCCOMB_X7_Y17_N26; Fanout = 2; COMB Node = 'div:DIV\|Add5~54'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~50 div:DIV|Add5~54 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.949 ns div:DIV\|Add5~58 79 COMB LCCOMB_X7_Y17_N28 2 " "Info: 79: + IC(0.000 ns) + CELL(0.035 ns) = 10.949 ns; Loc. = LCCOMB_X7_Y17_N28; Fanout = 2; COMB Node = 'div:DIV\|Add5~58'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~54 div:DIV|Add5~58 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 11.117 ns div:DIV\|Add5~62 80 COMB LCCOMB_X7_Y17_N30 2 " "Info: 80: + IC(0.000 ns) + CELL(0.168 ns) = 11.117 ns; Loc. = LCCOMB_X7_Y17_N30; Fanout = 2; COMB Node = 'div:DIV\|Add5~62'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { div:DIV|Add5~58 div:DIV|Add5~62 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.152 ns div:DIV\|Add5~66 81 COMB LCCOMB_X7_Y16_N0 2 " "Info: 81: + IC(0.000 ns) + CELL(0.035 ns) = 11.152 ns; Loc. = LCCOMB_X7_Y16_N0; Fanout = 2; COMB Node = 'div:DIV\|Add5~66'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~62 div:DIV|Add5~66 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.187 ns div:DIV\|Add5~70 82 COMB LCCOMB_X7_Y16_N2 2 " "Info: 82: + IC(0.000 ns) + CELL(0.035 ns) = 11.187 ns; Loc. = LCCOMB_X7_Y16_N2; Fanout = 2; COMB Node = 'div:DIV\|Add5~70'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~66 div:DIV|Add5~70 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.222 ns div:DIV\|Add5~74 83 COMB LCCOMB_X7_Y16_N4 2 " "Info: 83: + IC(0.000 ns) + CELL(0.035 ns) = 11.222 ns; Loc. = LCCOMB_X7_Y16_N4; Fanout = 2; COMB Node = 'div:DIV\|Add5~74'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~70 div:DIV|Add5~74 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.257 ns div:DIV\|Add5~78 84 COMB LCCOMB_X7_Y16_N6 2 " "Info: 84: + IC(0.000 ns) + CELL(0.035 ns) = 11.257 ns; Loc. = LCCOMB_X7_Y16_N6; Fanout = 2; COMB Node = 'div:DIV\|Add5~78'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~74 div:DIV|Add5~78 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.292 ns div:DIV\|Add5~82 85 COMB LCCOMB_X7_Y16_N8 2 " "Info: 85: + IC(0.000 ns) + CELL(0.035 ns) = 11.292 ns; Loc. = LCCOMB_X7_Y16_N8; Fanout = 2; COMB Node = 'div:DIV\|Add5~82'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~78 div:DIV|Add5~82 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.327 ns div:DIV\|Add5~86 86 COMB LCCOMB_X7_Y16_N10 2 " "Info: 86: + IC(0.000 ns) + CELL(0.035 ns) = 11.327 ns; Loc. = LCCOMB_X7_Y16_N10; Fanout = 2; COMB Node = 'div:DIV\|Add5~86'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~82 div:DIV|Add5~86 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.362 ns div:DIV\|Add5~90 87 COMB LCCOMB_X7_Y16_N12 2 " "Info: 87: + IC(0.000 ns) + CELL(0.035 ns) = 11.362 ns; Loc. = LCCOMB_X7_Y16_N12; Fanout = 2; COMB Node = 'div:DIV\|Add5~90'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~86 div:DIV|Add5~90 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 11.486 ns div:DIV\|Add5~94 88 COMB LCCOMB_X7_Y16_N14 2 " "Info: 88: + IC(0.000 ns) + CELL(0.124 ns) = 11.486 ns; Loc. = LCCOMB_X7_Y16_N14; Fanout = 2; COMB Node = 'div:DIV\|Add5~94'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { div:DIV|Add5~90 div:DIV|Add5~94 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.521 ns div:DIV\|Add5~98 89 COMB LCCOMB_X7_Y16_N16 2 " "Info: 89: + IC(0.000 ns) + CELL(0.035 ns) = 11.521 ns; Loc. = LCCOMB_X7_Y16_N16; Fanout = 2; COMB Node = 'div:DIV\|Add5~98'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~94 div:DIV|Add5~98 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.556 ns div:DIV\|Add5~102 90 COMB LCCOMB_X7_Y16_N18 2 " "Info: 90: + IC(0.000 ns) + CELL(0.035 ns) = 11.556 ns; Loc. = LCCOMB_X7_Y16_N18; Fanout = 2; COMB Node = 'div:DIV\|Add5~102'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~98 div:DIV|Add5~102 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.591 ns div:DIV\|Add5~106 91 COMB LCCOMB_X7_Y16_N20 2 " "Info: 91: + IC(0.000 ns) + CELL(0.035 ns) = 11.591 ns; Loc. = LCCOMB_X7_Y16_N20; Fanout = 2; COMB Node = 'div:DIV\|Add5~106'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~102 div:DIV|Add5~106 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.626 ns div:DIV\|Add5~110 92 COMB LCCOMB_X7_Y16_N22 2 " "Info: 92: + IC(0.000 ns) + CELL(0.035 ns) = 11.626 ns; Loc. = LCCOMB_X7_Y16_N22; Fanout = 2; COMB Node = 'div:DIV\|Add5~110'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~106 div:DIV|Add5~110 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.661 ns div:DIV\|Add5~114 93 COMB LCCOMB_X7_Y16_N24 2 " "Info: 93: + IC(0.000 ns) + CELL(0.035 ns) = 11.661 ns; Loc. = LCCOMB_X7_Y16_N24; Fanout = 2; COMB Node = 'div:DIV\|Add5~114'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~110 div:DIV|Add5~114 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.696 ns div:DIV\|Add5~118 94 COMB LCCOMB_X7_Y16_N26 2 " "Info: 94: + IC(0.000 ns) + CELL(0.035 ns) = 11.696 ns; Loc. = LCCOMB_X7_Y16_N26; Fanout = 2; COMB Node = 'div:DIV\|Add5~118'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~114 div:DIV|Add5~118 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 11.821 ns div:DIV\|Add5~121 95 COMB LCCOMB_X7_Y16_N28 1 " "Info: 95: + IC(0.000 ns) + CELL(0.125 ns) = 11.821 ns; Loc. = LCCOMB_X7_Y16_N28; Fanout = 1; COMB Node = 'div:DIV\|Add5~121'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { div:DIV|Add5~118 div:DIV|Add5~121 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.053 ns) 12.651 ns div:DIV\|high\[30\]~feeder 96 COMB LCCOMB_X9_Y17_N28 1 " "Info: 96: + IC(0.777 ns) + CELL(0.053 ns) = 12.651 ns; Loc. = LCCOMB_X9_Y17_N28; Fanout = 1; COMB Node = 'div:DIV\|high\[30\]~feeder'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { div:DIV|Add5~121 div:DIV|high[30]~feeder } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 12.806 ns div:DIV\|high\[30\] 97 REG LCFF_X9_Y17_N29 1 " "Info: 97: + IC(0.000 ns) + CELL(0.155 ns) = 12.806 ns; Loc. = LCFF_X9_Y17_N29; Fanout = 1; REG Node = 'div:DIV\|high\[30\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { div:DIV|high[30]~feeder div:DIV|high[30] } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.732 ns ( 52.57 % ) " "Info: Total cell delay = 6.732 ns ( 52.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.074 ns ( 47.43 % ) " "Info: Total interconnect delay = 6.074 ns ( 47.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "12.806 ns" { reset div:DIV|Add2~10 div:DIV|Add2~14 div:DIV|Add2~18 div:DIV|Add2~22 div:DIV|Add2~26 div:DIV|Add2~30 div:DIV|Add2~34 div:DIV|Add2~38 div:DIV|Add2~42 div:DIV|Add2~46 div:DIV|Add2~50 div:DIV|Add2~54 div:DIV|Add2~58 div:DIV|Add2~62 div:DIV|Add2~66 div:DIV|Add2~70 div:DIV|Add2~74 div:DIV|Add2~78 div:DIV|Add2~82 div:DIV|Add2~86 div:DIV|Add2~90 div:DIV|Add2~94 div:DIV|Add2~98 div:DIV|Add2~102 div:DIV|Add2~106 div:DIV|Add2~110 div:DIV|Add2~114 div:DIV|Add2~118 div:DIV|Add2~122 div:DIV|Add2~126 div:DIV|Add2~130 div:DIV|Add2~134 div:DIV|Add2~138 div:DIV|Add2~142 div:DIV|Add2~146 div:DIV|Add2~150 div:DIV|Add2~154 div:DIV|Add2~158 div:DIV|Add2~162 div:DIV|Add2~166 div:DIV|Add2~170 div:DIV|Add2~174 div:DIV|Add2~178 div:DIV|Add2~182 div:DIV|Add2~186 div:DIV|Add2~190 div:DIV|Add2~194 div:DIV|Add2~198 div:DIV|Add2~202 div:DIV|Add2~206 div:DIV|Add2~210 div:DIV|Add2~214 div:DIV|Add2~218 div:DIV|Add2~222 div:DIV|Add2~226 div:DIV|Add2~230 div:DIV|Add2~234 div:DIV|Add2~238 div:DIV|Add2~242 div:DIV|Add2~246 div:DIV|Add2~250 div:DIV|Add2~254 div:DIV|Add2~257 div:DIV|Add5~2 div:DIV|Add5~6 div:DIV|Add5~10 div:DIV|Add5~14 div:DIV|Add5~18 div:DIV|Add5~22 div:DIV|Add5~26 div:DIV|Add5~30 div:DIV|Add5~34 div:DIV|Add5~38 div:DIV|Add5~42 div:DIV|Add5~46 div:DIV|Add5~50 div:DIV|Add5~54 div:DIV|Add5~58 div:DIV|Add5~62 div:DIV|Add5~66 div:DIV|Add5~70 div:DIV|Add5~74 div:DIV|Add5~78 div:DIV|Add5~82 div:DIV|Add5~86 div:DIV|Add5~90 div:DIV|Add5~94 div:DIV|Add5~98 div:DIV|Add5~102 div:DIV|Add5~106 div:DIV|Add5~110 div:DIV|Add5~114 div:DIV|Add5~118 div:DIV|Add5~121 div:DIV|high[30]~feeder div:DIV|high[30] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "12.806 ns" { reset {} reset~combout {} div:DIV|Add2~10 {} div:DIV|Add2~14 {} div:DIV|Add2~18 {} div:DIV|Add2~22 {} div:DIV|Add2~26 {} div:DIV|Add2~30 {} div:DIV|Add2~34 {} div:DIV|Add2~38 {} div:DIV|Add2~42 {} div:DIV|Add2~46 {} div:DIV|Add2~50 {} div:DIV|Add2~54 {} div:DIV|Add2~58 {} div:DIV|Add2~62 {} div:DIV|Add2~66 {} div:DIV|Add2~70 {} div:DIV|Add2~74 {} div:DIV|Add2~78 {} div:DIV|Add2~82 {} div:DIV|Add2~86 {} div:DIV|Add2~90 {} div:DIV|Add2~94 {} div:DIV|Add2~98 {} div:DIV|Add2~102 {} div:DIV|Add2~106 {} div:DIV|Add2~110 {} div:DIV|Add2~114 {} div:DIV|Add2~118 {} div:DIV|Add2~122 {} div:DIV|Add2~126 {} div:DIV|Add2~130 {} div:DIV|Add2~134 {} div:DIV|Add2~138 {} div:DIV|Add2~142 {} div:DIV|Add2~146 {} div:DIV|Add2~150 {} div:DIV|Add2~154 {} div:DIV|Add2~158 {} div:DIV|Add2~162 {} div:DIV|Add2~166 {} div:DIV|Add2~170 {} div:DIV|Add2~174 {} div:DIV|Add2~178 {} div:DIV|Add2~182 {} div:DIV|Add2~186 {} div:DIV|Add2~190 {} div:DIV|Add2~194 {} div:DIV|Add2~198 {} div:DIV|Add2~202 {} div:DIV|Add2~206 {} div:DIV|Add2~210 {} div:DIV|Add2~214 {} div:DIV|Add2~218 {} div:DIV|Add2~222 {} div:DIV|Add2~226 {} div:DIV|Add2~230 {} div:DIV|Add2~234 {} div:DIV|Add2~238 {} div:DIV|Add2~242 {} div:DIV|Add2~246 {} div:DIV|Add2~250 {} div:DIV|Add2~254 {} div:DIV|Add2~257 {} div:DIV|Add5~2 {} div:DIV|Add5~6 {} div:DIV|Add5~10 {} div:DIV|Add5~14 {} div:DIV|Add5~18 {} div:DIV|Add5~22 {} div:DIV|Add5~26 {} div:DIV|Add5~30 {} div:DIV|Add5~34 {} div:DIV|Add5~38 {} div:DIV|Add5~42 {} div:DIV|Add5~46 {} div:DIV|Add5~50 {} div:DIV|Add5~54 {} div:DIV|Add5~58 {} div:DIV|Add5~62 {} div:DIV|Add5~66 {} div:DIV|Add5~70 {} div:DIV|Add5~74 {} div:DIV|Add5~78 {} div:DIV|Add5~82 {} div:DIV|Add5~86 {} div:DIV|Add5~90 {} div:DIV|Add5~94 {} div:DIV|Add5~98 {} div:DIV|Add5~102 {} div:DIV|Add5~106 {} div:DIV|Add5~110 {} div:DIV|Add5~114 {} div:DIV|Add5~118 {} div:DIV|Add5~121 {} div:DIV|high[30]~feeder {} div:DIV|high[30] {} } { 0.000ns 0.000ns 4.029ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.268ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.777ns 0.000ns } { 0.000ns 0.864ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.479 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1952 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1952; COMB Node = 'clk~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns div:DIV\|high\[30\] 3 REG LCFF_X9_Y17_N29 1 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X9_Y17_N29; Fanout = 1; REG Node = 'div:DIV\|high\[30\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { clk~clkctrl div:DIV|high[30] } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl div:DIV|high[30] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} div:DIV|high[30] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "12.806 ns" { reset div:DIV|Add2~10 div:DIV|Add2~14 div:DIV|Add2~18 div:DIV|Add2~22 div:DIV|Add2~26 div:DIV|Add2~30 div:DIV|Add2~34 div:DIV|Add2~38 div:DIV|Add2~42 div:DIV|Add2~46 div:DIV|Add2~50 div:DIV|Add2~54 div:DIV|Add2~58 div:DIV|Add2~62 div:DIV|Add2~66 div:DIV|Add2~70 div:DIV|Add2~74 div:DIV|Add2~78 div:DIV|Add2~82 div:DIV|Add2~86 div:DIV|Add2~90 div:DIV|Add2~94 div:DIV|Add2~98 div:DIV|Add2~102 div:DIV|Add2~106 div:DIV|Add2~110 div:DIV|Add2~114 div:DIV|Add2~118 div:DIV|Add2~122 div:DIV|Add2~126 div:DIV|Add2~130 div:DIV|Add2~134 div:DIV|Add2~138 div:DIV|Add2~142 div:DIV|Add2~146 div:DIV|Add2~150 div:DIV|Add2~154 div:DIV|Add2~158 div:DIV|Add2~162 div:DIV|Add2~166 div:DIV|Add2~170 div:DIV|Add2~174 div:DIV|Add2~178 div:DIV|Add2~182 div:DIV|Add2~186 div:DIV|Add2~190 div:DIV|Add2~194 div:DIV|Add2~198 div:DIV|Add2~202 div:DIV|Add2~206 div:DIV|Add2~210 div:DIV|Add2~214 div:DIV|Add2~218 div:DIV|Add2~222 div:DIV|Add2~226 div:DIV|Add2~230 div:DIV|Add2~234 div:DIV|Add2~238 div:DIV|Add2~242 div:DIV|Add2~246 div:DIV|Add2~250 div:DIV|Add2~254 div:DIV|Add2~257 div:DIV|Add5~2 div:DIV|Add5~6 div:DIV|Add5~10 div:DIV|Add5~14 div:DIV|Add5~18 div:DIV|Add5~22 div:DIV|Add5~26 div:DIV|Add5~30 div:DIV|Add5~34 div:DIV|Add5~38 div:DIV|Add5~42 div:DIV|Add5~46 div:DIV|Add5~50 div:DIV|Add5~54 div:DIV|Add5~58 div:DIV|Add5~62 div:DIV|Add5~66 div:DIV|Add5~70 div:DIV|Add5~74 div:DIV|Add5~78 div:DIV|Add5~82 div:DIV|Add5~86 div:DIV|Add5~90 div:DIV|Add5~94 div:DIV|Add5~98 div:DIV|Add5~102 div:DIV|Add5~106 div:DIV|Add5~110 div:DIV|Add5~114 div:DIV|Add5~118 div:DIV|Add5~121 div:DIV|high[30]~feeder div:DIV|high[30] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "12.806 ns" { reset {} reset~combout {} div:DIV|Add2~10 {} div:DIV|Add2~14 {} div:DIV|Add2~18 {} div:DIV|Add2~22 {} div:DIV|Add2~26 {} div:DIV|Add2~30 {} div:DIV|Add2~34 {} div:DIV|Add2~38 {} div:DIV|Add2~42 {} div:DIV|Add2~46 {} div:DIV|Add2~50 {} div:DIV|Add2~54 {} div:DIV|Add2~58 {} div:DIV|Add2~62 {} div:DIV|Add2~66 {} div:DIV|Add2~70 {} div:DIV|Add2~74 {} div:DIV|Add2~78 {} div:DIV|Add2~82 {} div:DIV|Add2~86 {} div:DIV|Add2~90 {} div:DIV|Add2~94 {} div:DIV|Add2~98 {} div:DIV|Add2~102 {} div:DIV|Add2~106 {} div:DIV|Add2~110 {} div:DIV|Add2~114 {} div:DIV|Add2~118 {} div:DIV|Add2~122 {} div:DIV|Add2~126 {} div:DIV|Add2~130 {} div:DIV|Add2~134 {} div:DIV|Add2~138 {} div:DIV|Add2~142 {} div:DIV|Add2~146 {} div:DIV|Add2~150 {} div:DIV|Add2~154 {} div:DIV|Add2~158 {} div:DIV|Add2~162 {} div:DIV|Add2~166 {} div:DIV|Add2~170 {} div:DIV|Add2~174 {} div:DIV|Add2~178 {} div:DIV|Add2~182 {} div:DIV|Add2~186 {} div:DIV|Add2~190 {} div:DIV|Add2~194 {} div:DIV|Add2~198 {} div:DIV|Add2~202 {} div:DIV|Add2~206 {} div:DIV|Add2~210 {} div:DIV|Add2~214 {} div:DIV|Add2~218 {} div:DIV|Add2~222 {} div:DIV|Add2~226 {} div:DIV|Add2~230 {} div:DIV|Add2~234 {} div:DIV|Add2~238 {} div:DIV|Add2~242 {} div:DIV|Add2~246 {} div:DIV|Add2~250 {} div:DIV|Add2~254 {} div:DIV|Add2~257 {} div:DIV|Add5~2 {} div:DIV|Add5~6 {} div:DIV|Add5~10 {} div:DIV|Add5~14 {} div:DIV|Add5~18 {} div:DIV|Add5~22 {} div:DIV|Add5~26 {} div:DIV|Add5~30 {} div:DIV|Add5~34 {} div:DIV|Add5~38 {} div:DIV|Add5~42 {} div:DIV|Add5~46 {} div:DIV|Add5~50 {} div:DIV|Add5~54 {} div:DIV|Add5~58 {} div:DIV|Add5~62 {} div:DIV|Add5~66 {} div:DIV|Add5~70 {} div:DIV|Add5~74 {} div:DIV|Add5~78 {} div:DIV|Add5~82 {} div:DIV|Add5~86 {} div:DIV|Add5~90 {} div:DIV|Add5~94 {} div:DIV|Add5~98 {} div:DIV|Add5~102 {} div:DIV|Add5~106 {} div:DIV|Add5~110 {} div:DIV|Add5~114 {} div:DIV|Add5~118 {} div:DIV|Add5~121 {} div:DIV|high[30]~feeder {} div:DIV|high[30] {} } { 0.000ns 0.000ns 4.029ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.268ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.777ns 0.000ns } { 0.000ns 0.864ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.155ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { clk clk~clkctrl div:DIV|high[30] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { clk {} clk~combout {} clk~clkctrl {} div:DIV|high[30] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk mem_adress_in\[16\] control:ctrl\|iord\[1\] 15.430 ns register " "Info: tco from clock \"clk\" to destination pin \"mem_adress_in\[16\]\" through register \"control:ctrl\|iord\[1\]\" is 15.430 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.356 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.232 ns) + CELL(0.712 ns) 2.798 ns control:ctrl\|state\[1\] 2 REG LCFF_X6_Y12_N21 71 " "Info: 2: + IC(1.232 ns) + CELL(0.712 ns) = 2.798 ns; Loc. = LCFF_X6_Y12_N21; Fanout = 71; REG Node = 'control:ctrl\|state\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { clk control:ctrl|state[1] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.225 ns) 3.856 ns control:ctrl\|Mux6~0 3 COMB LCCOMB_X3_Y10_N28 5 " "Info: 3: + IC(0.833 ns) + CELL(0.225 ns) = 3.856 ns; Loc. = LCCOMB_X3_Y10_N28; Fanout = 5; COMB Node = 'control:ctrl\|Mux6~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { control:ctrl|state[1] control:ctrl|Mux6~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.053 ns) 4.512 ns control:ctrl\|Decoder2~0 4 COMB LCCOMB_X2_Y11_N26 1 " "Info: 4: + IC(0.603 ns) + CELL(0.053 ns) = 4.512 ns; Loc. = LCCOMB_X2_Y11_N26; Fanout = 1; COMB Node = 'control:ctrl\|Decoder2~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { control:ctrl|Mux6~0 control:ctrl|Decoder2~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.860 ns) + CELL(0.000 ns) 5.372 ns control:ctrl\|Decoder2~0clkctrl 5 COMB CLKCTRL_G2 42 " "Info: 5: + IC(0.860 ns) + CELL(0.000 ns) = 5.372 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'control:ctrl\|Decoder2~0clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.053 ns) 6.356 ns control:ctrl\|iord\[1\] 6 REG LCCOMB_X5_Y12_N26 10 " "Info: 6: + IC(0.931 ns) + CELL(0.053 ns) = 6.356 ns; Loc. = LCCOMB_X5_Y12_N26; Fanout = 10; REG Node = 'control:ctrl\|iord\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.984 ns" { control:ctrl|Decoder2~0clkctrl control:ctrl|iord[1] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.897 ns ( 29.85 % ) " "Info: Total cell delay = 1.897 ns ( 29.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.459 ns ( 70.15 % ) " "Info: Total interconnect delay = 4.459 ns ( 70.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.356 ns" { clk control:ctrl|state[1] control:ctrl|Mux6~0 control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl control:ctrl|iord[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.356 ns" { clk {} clk~combout {} control:ctrl|state[1] {} control:ctrl|Mux6~0 {} control:ctrl|Decoder2~0 {} control:ctrl|Decoder2~0clkctrl {} control:ctrl|iord[1] {} } { 0.000ns 0.000ns 1.232ns 0.833ns 0.603ns 0.860ns 0.931ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.053ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.074 ns + Longest register pin " "Info: + Longest register to pin delay is 9.074 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:ctrl\|iord\[1\] 1 REG LCCOMB_X5_Y12_N26 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y12_N26; Fanout = 10; REG Node = 'control:ctrl\|iord\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:ctrl|iord[1] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.366 ns) 2.123 ns mux32_8x1:mux_iord\|out\[14\]~8 2 COMB LCCOMB_X7_Y11_N24 24 " "Info: 2: + IC(1.757 ns) + CELL(0.366 ns) = 2.123 ns; Loc. = LCCOMB_X7_Y11_N24; Fanout = 24; COMB Node = 'mux32_8x1:mux_iord\|out\[14\]~8'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { control:ctrl|iord[1] mux32_8x1:mux_iord|out[14]~8 } "NODE_NAME" } } { "mux32_8x1.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/mux32_8x1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.761 ns) + CELL(0.346 ns) 5.230 ns mux32_8x1:mux_iord\|out\[16\]~18 3 COMB LCCOMB_X23_Y15_N18 1 " "Info: 3: + IC(2.761 ns) + CELL(0.346 ns) = 5.230 ns; Loc. = LCCOMB_X23_Y15_N18; Fanout = 1; COMB Node = 'mux32_8x1:mux_iord\|out\[16\]~18'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.107 ns" { mux32_8x1:mux_iord|out[14]~8 mux32_8x1:mux_iord|out[16]~18 } "NODE_NAME" } } { "mux32_8x1.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/mux32_8x1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.862 ns) + CELL(1.982 ns) 9.074 ns mem_adress_in\[16\] 4 PIN PIN_AA6 0 " "Info: 4: + IC(1.862 ns) + CELL(1.982 ns) = 9.074 ns; Loc. = PIN_AA6; Fanout = 0; PIN Node = 'mem_adress_in\[16\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "3.844 ns" { mux32_8x1:mux_iord|out[16]~18 mem_adress_in[16] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.694 ns ( 29.69 % ) " "Info: Total cell delay = 2.694 ns ( 29.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.380 ns ( 70.31 % ) " "Info: Total interconnect delay = 6.380 ns ( 70.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.074 ns" { control:ctrl|iord[1] mux32_8x1:mux_iord|out[14]~8 mux32_8x1:mux_iord|out[16]~18 mem_adress_in[16] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.074 ns" { control:ctrl|iord[1] {} mux32_8x1:mux_iord|out[14]~8 {} mux32_8x1:mux_iord|out[16]~18 {} mem_adress_in[16] {} } { 0.000ns 1.757ns 2.761ns 1.862ns } { 0.000ns 0.366ns 0.346ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "6.356 ns" { clk control:ctrl|state[1] control:ctrl|Mux6~0 control:ctrl|Decoder2~0 control:ctrl|Decoder2~0clkctrl control:ctrl|iord[1] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "6.356 ns" { clk {} clk~combout {} control:ctrl|state[1] {} control:ctrl|Mux6~0 {} control:ctrl|Decoder2~0 {} control:ctrl|Decoder2~0clkctrl {} control:ctrl|iord[1] {} } { 0.000ns 0.000ns 1.232ns 0.833ns 0.603ns 0.860ns 0.931ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.053ns 0.000ns 0.053ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "9.074 ns" { control:ctrl|iord[1] mux32_8x1:mux_iord|out[14]~8 mux32_8x1:mux_iord|out[16]~18 mem_adress_in[16] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "9.074 ns" { control:ctrl|iord[1] {} mux32_8x1:mux_iord|out[14]~8 {} mux32_8x1:mux_iord|out[16]~18 {} mem_adress_in[16] {} } { 0.000ns 1.757ns 2.761ns 1.862ns } { 0.000ns 0.366ns 0.346ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "div:DIV\|dividend\[2\] reset clk -2.389 ns register " "Info: th for register \"div:DIV\|dividend\[2\]\" (data pin = \"reset\", clock pin = \"clk\") is -2.389 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.482 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1952 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1952; COMB Node = 'clk~clkctrl'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns div:DIV\|dividend\[2\] 3 REG LCFF_X9_Y16_N1 6 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X9_Y16_N1; Fanout = 6; REG Node = 'div:DIV\|dividend\[2\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk~clkctrl div:DIV|dividend[2] } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl div:DIV|dividend[2] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} div:DIV|dividend[2] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.020 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 445 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 445; PIN Node = 'reset'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/cpu.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.948 ns) + CELL(0.053 ns) 4.865 ns div:DIV\|dividend~122 2 COMB LCCOMB_X9_Y16_N0 1 " "Info: 2: + IC(3.948 ns) + CELL(0.053 ns) = 4.865 ns; Loc. = LCCOMB_X9_Y16_N0; Fanout = 1; COMB Node = 'div:DIV\|dividend~122'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.001 ns" { reset div:DIV|dividend~122 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.020 ns div:DIV\|dividend\[2\] 3 REG LCFF_X9_Y16_N1 6 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.020 ns; Loc. = LCFF_X9_Y16_N1; Fanout = 6; REG Node = 'div:DIV\|dividend\[2\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { div:DIV|dividend~122 div:DIV|dividend[2] } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vdj/Desktop/adasdsa/quartus/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.072 ns ( 21.35 % ) " "Info: Total cell delay = 1.072 ns ( 21.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.948 ns ( 78.65 % ) " "Info: Total interconnect delay = 3.948 ns ( 78.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.020 ns" { reset div:DIV|dividend~122 div:DIV|dividend[2] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.020 ns" { reset {} reset~combout {} div:DIV|dividend~122 {} div:DIV|dividend[2] {} } { 0.000ns 0.000ns 3.948ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl div:DIV|dividend[2] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} div:DIV|dividend[2] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "5.020 ns" { reset div:DIV|dividend~122 div:DIV|dividend[2] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "5.020 ns" { reset {} reset~combout {} div:DIV|dividend~122 {} div:DIV|dividend[2] {} } { 0.000ns 0.000ns 3.948ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 52 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 12:48:23 2019 " "Info: Processing ended: Fri May 17 12:48:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
