#!/bin/bash

iverilog -g2001 -osimv -s wire_assign_bench /home/debjitjdv/Work/GoldMine/RunTime/goldmine.out/wire_assign/wire_assign_bench.v /home/debjitjdv/Work/NYU/LLM-Verilog-Synthesis/evaluation/all_results_codegen_6B_pt_n5/basic1/examples-codegen_16B-tmp_0.5/example14.v 