ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_TIM_PWM_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_TIM_PWM_MspInit:
  28              	.LVL0:
  29              	.LFB136:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  29:Core/Src/tim.c **** 
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s 			page 2


  30:Core/Src/tim.c **** /* TIM2 init function */
  31:Core/Src/tim.c **** void MX_TIM2_Init(void)
  32:Core/Src/tim.c **** {
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  44:Core/Src/tim.c ****   htim2.Instance = TIM2;
  45:Core/Src/tim.c ****   htim2.Init.Prescaler = 9;
  46:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  47:Core/Src/tim.c ****   htim2.Init.Period = 7999;
  48:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  49:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  50:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
  51:Core/Src/tim.c ****   {
  52:Core/Src/tim.c ****     Error_Handler();
  53:Core/Src/tim.c ****   }
  54:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  55:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  56:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  57:Core/Src/tim.c ****   {
  58:Core/Src/tim.c ****     Error_Handler();
  59:Core/Src/tim.c ****   }
  60:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  61:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  62:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  63:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  64:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  65:Core/Src/tim.c ****   {
  66:Core/Src/tim.c ****     Error_Handler();
  67:Core/Src/tim.c ****   }
  68:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  69:Core/Src/tim.c ****   {
  70:Core/Src/tim.c ****     Error_Handler();
  71:Core/Src/tim.c ****   }
  72:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  75:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c **** }
  78:Core/Src/tim.c **** /* TIM3 init function */
  79:Core/Src/tim.c **** void MX_TIM3_Init(void)
  80:Core/Src/tim.c **** {
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  83:Core/Src/tim.c **** 
  84:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s 			page 3


  87:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  88:Core/Src/tim.c **** 
  89:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  90:Core/Src/tim.c **** 
  91:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  92:Core/Src/tim.c ****   htim3.Instance = TIM3;
  93:Core/Src/tim.c ****   htim3.Init.Prescaler = 9;
  94:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  95:Core/Src/tim.c ****   htim3.Init.Period = 7999;
  96:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  97:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  98:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
  99:Core/Src/tim.c ****   {
 100:Core/Src/tim.c ****     Error_Handler();
 101:Core/Src/tim.c ****   }
 102:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 103:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 104:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 105:Core/Src/tim.c ****   {
 106:Core/Src/tim.c ****     Error_Handler();
 107:Core/Src/tim.c ****   }
 108:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 109:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 110:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 111:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 112:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 113:Core/Src/tim.c ****   {
 114:Core/Src/tim.c ****     Error_Handler();
 115:Core/Src/tim.c ****   }
 116:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 117:Core/Src/tim.c ****   {
 118:Core/Src/tim.c ****     Error_Handler();
 119:Core/Src/tim.c ****   }
 120:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 123:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c **** }
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 128:Core/Src/tim.c **** {
  30              		.loc 1 128 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 8
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 128 1 is_stmt 0 view .LVU1
  36 0000 82B0     		sub	sp, sp, #8
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 8
 129:Core/Src/tim.c **** 
 130:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM2)
  39              		.loc 1 130 3 is_stmt 1 view .LVU2
  40              		.loc 1 130 19 is_stmt 0 view .LVU3
  41 0002 0368     		ldr	r3, [r0]
  42              		.loc 1 130 5 view .LVU4
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s 			page 4


  43 0004 B3F1804F 		cmp	r3, #1073741824
  44 0008 04D0     		beq	.L5
 131:Core/Src/tim.c ****   {
 132:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 133:Core/Src/tim.c **** 
 134:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 135:Core/Src/tim.c ****     /* TIM2 clock enable */
 136:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 137:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 138:Core/Src/tim.c **** 
 139:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 140:Core/Src/tim.c ****   }
 141:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM3)
  45              		.loc 1 141 8 is_stmt 1 view .LVU5
  46              		.loc 1 141 10 is_stmt 0 view .LVU6
  47 000a 0F4A     		ldr	r2, .L7
  48 000c 9342     		cmp	r3, r2
  49 000e 0ED0     		beq	.L6
  50              	.L1:
 142:Core/Src/tim.c ****   {
 143:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 144:Core/Src/tim.c **** 
 145:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 146:Core/Src/tim.c ****     /* TIM3 clock enable */
 147:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 148:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 149:Core/Src/tim.c **** 
 150:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 151:Core/Src/tim.c ****   }
 152:Core/Src/tim.c **** }
  51              		.loc 1 152 1 view .LVU7
  52 0010 02B0     		add	sp, sp, #8
  53              	.LCFI1:
  54              		.cfi_remember_state
  55              		.cfi_def_cfa_offset 0
  56              		@ sp needed
  57 0012 7047     		bx	lr
  58              	.L5:
  59              	.LCFI2:
  60              		.cfi_restore_state
 136:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  61              		.loc 1 136 5 is_stmt 1 view .LVU8
  62              	.LBB2:
 136:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  63              		.loc 1 136 5 view .LVU9
  64 0014 0023     		movs	r3, #0
  65 0016 0093     		str	r3, [sp]
 136:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  66              		.loc 1 136 5 view .LVU10
  67 0018 0C4B     		ldr	r3, .L7+4
  68 001a 1A6C     		ldr	r2, [r3, #64]
  69 001c 42F00102 		orr	r2, r2, #1
  70 0020 1A64     		str	r2, [r3, #64]
 136:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  71              		.loc 1 136 5 view .LVU11
  72 0022 1B6C     		ldr	r3, [r3, #64]
  73 0024 03F00103 		and	r3, r3, #1
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s 			page 5


  74 0028 0093     		str	r3, [sp]
 136:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  75              		.loc 1 136 5 view .LVU12
  76 002a 009B     		ldr	r3, [sp]
  77              	.LBE2:
 136:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  78              		.loc 1 136 5 view .LVU13
  79 002c F0E7     		b	.L1
  80              	.L6:
 147:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  81              		.loc 1 147 5 view .LVU14
  82              	.LBB3:
 147:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  83              		.loc 1 147 5 view .LVU15
  84 002e 0023     		movs	r3, #0
  85 0030 0193     		str	r3, [sp, #4]
 147:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  86              		.loc 1 147 5 view .LVU16
  87 0032 064B     		ldr	r3, .L7+4
  88 0034 1A6C     		ldr	r2, [r3, #64]
  89 0036 42F00202 		orr	r2, r2, #2
  90 003a 1A64     		str	r2, [r3, #64]
 147:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  91              		.loc 1 147 5 view .LVU17
  92 003c 1B6C     		ldr	r3, [r3, #64]
  93 003e 03F00203 		and	r3, r3, #2
  94 0042 0193     		str	r3, [sp, #4]
 147:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  95              		.loc 1 147 5 view .LVU18
  96 0044 019B     		ldr	r3, [sp, #4]
  97              	.LBE3:
 147:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  98              		.loc 1 147 5 view .LVU19
  99              		.loc 1 152 1 is_stmt 0 view .LVU20
 100 0046 E3E7     		b	.L1
 101              	.L8:
 102              		.align	2
 103              	.L7:
 104 0048 00040040 		.word	1073742848
 105 004c 00380240 		.word	1073887232
 106              		.cfi_endproc
 107              	.LFE136:
 109              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 110              		.align	1
 111              		.global	HAL_TIM_MspPostInit
 112              		.syntax unified
 113              		.thumb
 114              		.thumb_func
 116              	HAL_TIM_MspPostInit:
 117              	.LVL1:
 118              	.LFB137:
 153:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 154:Core/Src/tim.c **** {
 119              		.loc 1 154 1 is_stmt 1 view -0
 120              		.cfi_startproc
 121              		@ args = 0, pretend = 0, frame = 32
 122              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s 			page 6


 123              		.loc 1 154 1 is_stmt 0 view .LVU22
 124 0000 00B5     		push	{lr}
 125              	.LCFI3:
 126              		.cfi_def_cfa_offset 4
 127              		.cfi_offset 14, -4
 128 0002 89B0     		sub	sp, sp, #36
 129              	.LCFI4:
 130              		.cfi_def_cfa_offset 40
 155:Core/Src/tim.c **** 
 156:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 131              		.loc 1 156 3 is_stmt 1 view .LVU23
 132              		.loc 1 156 20 is_stmt 0 view .LVU24
 133 0004 0023     		movs	r3, #0
 134 0006 0393     		str	r3, [sp, #12]
 135 0008 0493     		str	r3, [sp, #16]
 136 000a 0593     		str	r3, [sp, #20]
 137 000c 0693     		str	r3, [sp, #24]
 138 000e 0793     		str	r3, [sp, #28]
 157:Core/Src/tim.c ****   if(timHandle->Instance==TIM2)
 139              		.loc 1 157 3 is_stmt 1 view .LVU25
 140              		.loc 1 157 15 is_stmt 0 view .LVU26
 141 0010 0368     		ldr	r3, [r0]
 142              		.loc 1 157 5 view .LVU27
 143 0012 B3F1804F 		cmp	r3, #1073741824
 144 0016 05D0     		beq	.L13
 158:Core/Src/tim.c ****   {
 159:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 160:Core/Src/tim.c **** 
 161:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 162:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 163:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 164:Core/Src/tim.c ****     PB2     ------> TIM2_CH4
 165:Core/Src/tim.c ****     PB10     ------> TIM2_CH3
 166:Core/Src/tim.c ****     */
 167:Core/Src/tim.c ****     GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin;
 168:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 169:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 170:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 171:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 172:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 173:Core/Src/tim.c **** 
 174:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 175:Core/Src/tim.c **** 
 176:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 177:Core/Src/tim.c ****   }
 178:Core/Src/tim.c ****   else if(timHandle->Instance==TIM3)
 145              		.loc 1 178 8 is_stmt 1 view .LVU28
 146              		.loc 1 178 10 is_stmt 0 view .LVU29
 147 0018 194A     		ldr	r2, .L15
 148 001a 9342     		cmp	r3, r2
 149 001c 1AD0     		beq	.L14
 150              	.LVL2:
 151              	.L9:
 179:Core/Src/tim.c ****   {
 180:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 181:Core/Src/tim.c **** 
 182:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s 			page 7


 183:Core/Src/tim.c **** 
 184:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 185:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 186:Core/Src/tim.c ****     PB0     ------> TIM3_CH3
 187:Core/Src/tim.c ****     PB1     ------> TIM3_CH4
 188:Core/Src/tim.c ****     */
 189:Core/Src/tim.c ****     GPIO_InitStruct.Pin = LED4_Pin|LED3_Pin;
 190:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 191:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 192:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 193:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 194:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 195:Core/Src/tim.c **** 
 196:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 197:Core/Src/tim.c **** 
 198:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 199:Core/Src/tim.c ****   }
 200:Core/Src/tim.c **** 
 201:Core/Src/tim.c **** }
 152              		.loc 1 201 1 view .LVU30
 153 001e 09B0     		add	sp, sp, #36
 154              	.LCFI5:
 155              		.cfi_remember_state
 156              		.cfi_def_cfa_offset 4
 157              		@ sp needed
 158 0020 5DF804FB 		ldr	pc, [sp], #4
 159              	.LVL3:
 160              	.L13:
 161              	.LCFI6:
 162              		.cfi_restore_state
 162:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 163              		.loc 1 162 5 is_stmt 1 view .LVU31
 164              	.LBB4:
 162:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 165              		.loc 1 162 5 view .LVU32
 166 0024 0023     		movs	r3, #0
 167 0026 0193     		str	r3, [sp, #4]
 162:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 168              		.loc 1 162 5 view .LVU33
 169 0028 164B     		ldr	r3, .L15+4
 170 002a 1A6B     		ldr	r2, [r3, #48]
 171 002c 42F00202 		orr	r2, r2, #2
 172 0030 1A63     		str	r2, [r3, #48]
 162:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 173              		.loc 1 162 5 view .LVU34
 174 0032 1B6B     		ldr	r3, [r3, #48]
 175 0034 03F00203 		and	r3, r3, #2
 176 0038 0193     		str	r3, [sp, #4]
 162:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 177              		.loc 1 162 5 view .LVU35
 178 003a 019B     		ldr	r3, [sp, #4]
 179              	.LBE4:
 162:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 180              		.loc 1 162 5 view .LVU36
 167:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 181              		.loc 1 167 5 view .LVU37
 167:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s 			page 8


 182              		.loc 1 167 25 is_stmt 0 view .LVU38
 183 003c 40F20443 		movw	r3, #1028
 184 0040 0393     		str	r3, [sp, #12]
 168:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 185              		.loc 1 168 5 is_stmt 1 view .LVU39
 168:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 186              		.loc 1 168 26 is_stmt 0 view .LVU40
 187 0042 0223     		movs	r3, #2
 188 0044 0493     		str	r3, [sp, #16]
 169:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 189              		.loc 1 169 5 is_stmt 1 view .LVU41
 170:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 190              		.loc 1 170 5 view .LVU42
 171:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 191              		.loc 1 171 5 view .LVU43
 171:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 192              		.loc 1 171 31 is_stmt 0 view .LVU44
 193 0046 0123     		movs	r3, #1
 194 0048 0793     		str	r3, [sp, #28]
 172:Core/Src/tim.c **** 
 195              		.loc 1 172 5 is_stmt 1 view .LVU45
 196 004a 03A9     		add	r1, sp, #12
 197 004c 0E48     		ldr	r0, .L15+8
 198              	.LVL4:
 172:Core/Src/tim.c **** 
 199              		.loc 1 172 5 is_stmt 0 view .LVU46
 200 004e FFF7FEFF 		bl	HAL_GPIO_Init
 201              	.LVL5:
 202 0052 E4E7     		b	.L9
 203              	.LVL6:
 204              	.L14:
 184:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 205              		.loc 1 184 5 is_stmt 1 view .LVU47
 206              	.LBB5:
 184:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 207              		.loc 1 184 5 view .LVU48
 208 0054 0023     		movs	r3, #0
 209 0056 0293     		str	r3, [sp, #8]
 184:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 210              		.loc 1 184 5 view .LVU49
 211 0058 0A4B     		ldr	r3, .L15+4
 212 005a 1A6B     		ldr	r2, [r3, #48]
 213 005c 42F00202 		orr	r2, r2, #2
 214 0060 1A63     		str	r2, [r3, #48]
 184:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 215              		.loc 1 184 5 view .LVU50
 216 0062 1B6B     		ldr	r3, [r3, #48]
 217 0064 03F00203 		and	r3, r3, #2
 218 0068 0293     		str	r3, [sp, #8]
 184:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 219              		.loc 1 184 5 view .LVU51
 220 006a 029B     		ldr	r3, [sp, #8]
 221              	.LBE5:
 184:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 222              		.loc 1 184 5 view .LVU52
 189:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 223              		.loc 1 189 5 view .LVU53
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s 			page 9


 189:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 224              		.loc 1 189 25 is_stmt 0 view .LVU54
 225 006c 0323     		movs	r3, #3
 226 006e 0393     		str	r3, [sp, #12]
 190:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 227              		.loc 1 190 5 is_stmt 1 view .LVU55
 190:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 228              		.loc 1 190 26 is_stmt 0 view .LVU56
 229 0070 0223     		movs	r3, #2
 230 0072 0493     		str	r3, [sp, #16]
 191:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 231              		.loc 1 191 5 is_stmt 1 view .LVU57
 192:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 232              		.loc 1 192 5 view .LVU58
 193:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 233              		.loc 1 193 5 view .LVU59
 193:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 234              		.loc 1 193 31 is_stmt 0 view .LVU60
 235 0074 0793     		str	r3, [sp, #28]
 194:Core/Src/tim.c **** 
 236              		.loc 1 194 5 is_stmt 1 view .LVU61
 237 0076 03A9     		add	r1, sp, #12
 238 0078 0348     		ldr	r0, .L15+8
 239              	.LVL7:
 194:Core/Src/tim.c **** 
 240              		.loc 1 194 5 is_stmt 0 view .LVU62
 241 007a FFF7FEFF 		bl	HAL_GPIO_Init
 242              	.LVL8:
 243              		.loc 1 201 1 view .LVU63
 244 007e CEE7     		b	.L9
 245              	.L16:
 246              		.align	2
 247              	.L15:
 248 0080 00040040 		.word	1073742848
 249 0084 00380240 		.word	1073887232
 250 0088 00040240 		.word	1073873920
 251              		.cfi_endproc
 252              	.LFE137:
 254              		.section	.text.MX_TIM2_Init,"ax",%progbits
 255              		.align	1
 256              		.global	MX_TIM2_Init
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 261              	MX_TIM2_Init:
 262              	.LFB134:
  32:Core/Src/tim.c **** 
 263              		.loc 1 32 1 is_stmt 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 40
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267 0000 00B5     		push	{lr}
 268              	.LCFI7:
 269              		.cfi_def_cfa_offset 4
 270              		.cfi_offset 14, -4
 271 0002 8BB0     		sub	sp, sp, #44
 272              	.LCFI8:
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s 			page 10


 273              		.cfi_def_cfa_offset 48
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 274              		.loc 1 38 3 view .LVU65
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 275              		.loc 1 38 27 is_stmt 0 view .LVU66
 276 0004 0023     		movs	r3, #0
 277 0006 0893     		str	r3, [sp, #32]
 278 0008 0993     		str	r3, [sp, #36]
  39:Core/Src/tim.c **** 
 279              		.loc 1 39 3 is_stmt 1 view .LVU67
  39:Core/Src/tim.c **** 
 280              		.loc 1 39 22 is_stmt 0 view .LVU68
 281 000a 0193     		str	r3, [sp, #4]
 282 000c 0293     		str	r3, [sp, #8]
 283 000e 0393     		str	r3, [sp, #12]
 284 0010 0493     		str	r3, [sp, #16]
 285 0012 0593     		str	r3, [sp, #20]
 286 0014 0693     		str	r3, [sp, #24]
 287 0016 0793     		str	r3, [sp, #28]
  44:Core/Src/tim.c ****   htim2.Init.Prescaler = 9;
 288              		.loc 1 44 3 is_stmt 1 view .LVU69
  44:Core/Src/tim.c ****   htim2.Init.Prescaler = 9;
 289              		.loc 1 44 18 is_stmt 0 view .LVU70
 290 0018 1D48     		ldr	r0, .L27
 291 001a 4FF08042 		mov	r2, #1073741824
 292 001e 0260     		str	r2, [r0]
  45:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 293              		.loc 1 45 3 is_stmt 1 view .LVU71
  45:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 294              		.loc 1 45 24 is_stmt 0 view .LVU72
 295 0020 0922     		movs	r2, #9
 296 0022 4260     		str	r2, [r0, #4]
  46:Core/Src/tim.c ****   htim2.Init.Period = 7999;
 297              		.loc 1 46 3 is_stmt 1 view .LVU73
  46:Core/Src/tim.c ****   htim2.Init.Period = 7999;
 298              		.loc 1 46 26 is_stmt 0 view .LVU74
 299 0024 8360     		str	r3, [r0, #8]
  47:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 300              		.loc 1 47 3 is_stmt 1 view .LVU75
  47:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 301              		.loc 1 47 21 is_stmt 0 view .LVU76
 302 0026 41F63F72 		movw	r2, #7999
 303 002a C260     		str	r2, [r0, #12]
  48:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 304              		.loc 1 48 3 is_stmt 1 view .LVU77
  48:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 305              		.loc 1 48 28 is_stmt 0 view .LVU78
 306 002c 0361     		str	r3, [r0, #16]
  49:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 307              		.loc 1 49 3 is_stmt 1 view .LVU79
  49:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 308              		.loc 1 49 32 is_stmt 0 view .LVU80
 309 002e 8361     		str	r3, [r0, #24]
  50:Core/Src/tim.c ****   {
 310              		.loc 1 50 3 is_stmt 1 view .LVU81
  50:Core/Src/tim.c ****   {
 311              		.loc 1 50 7 is_stmt 0 view .LVU82
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s 			page 11


 312 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 313              	.LVL9:
  50:Core/Src/tim.c ****   {
 314              		.loc 1 50 6 view .LVU83
 315 0034 F8B9     		cbnz	r0, .L23
 316              	.L18:
  54:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 317              		.loc 1 54 3 is_stmt 1 view .LVU84
  54:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 318              		.loc 1 54 37 is_stmt 0 view .LVU85
 319 0036 0023     		movs	r3, #0
 320 0038 0893     		str	r3, [sp, #32]
  55:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 321              		.loc 1 55 3 is_stmt 1 view .LVU86
  55:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 322              		.loc 1 55 33 is_stmt 0 view .LVU87
 323 003a 0993     		str	r3, [sp, #36]
  56:Core/Src/tim.c ****   {
 324              		.loc 1 56 3 is_stmt 1 view .LVU88
  56:Core/Src/tim.c ****   {
 325              		.loc 1 56 7 is_stmt 0 view .LVU89
 326 003c 08A9     		add	r1, sp, #32
 327 003e 1448     		ldr	r0, .L27
 328 0040 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 329              	.LVL10:
  56:Core/Src/tim.c ****   {
 330              		.loc 1 56 6 view .LVU90
 331 0044 D0B9     		cbnz	r0, .L24
 332              	.L19:
  60:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 333              		.loc 1 60 3 is_stmt 1 view .LVU91
  60:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 334              		.loc 1 60 20 is_stmt 0 view .LVU92
 335 0046 6023     		movs	r3, #96
 336 0048 0193     		str	r3, [sp, #4]
  61:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 337              		.loc 1 61 3 is_stmt 1 view .LVU93
  61:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 338              		.loc 1 61 19 is_stmt 0 view .LVU94
 339 004a 0023     		movs	r3, #0
 340 004c 0293     		str	r3, [sp, #8]
  62:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 341              		.loc 1 62 3 is_stmt 1 view .LVU95
  62:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 342              		.loc 1 62 24 is_stmt 0 view .LVU96
 343 004e 0393     		str	r3, [sp, #12]
  63:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 344              		.loc 1 63 3 is_stmt 1 view .LVU97
  63:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 345              		.loc 1 63 24 is_stmt 0 view .LVU98
 346 0050 0593     		str	r3, [sp, #20]
  64:Core/Src/tim.c ****   {
 347              		.loc 1 64 3 is_stmt 1 view .LVU99
  64:Core/Src/tim.c ****   {
 348              		.loc 1 64 7 is_stmt 0 view .LVU100
 349 0052 0822     		movs	r2, #8
 350 0054 01A9     		add	r1, sp, #4
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s 			page 12


 351 0056 0E48     		ldr	r0, .L27
 352 0058 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 353              	.LVL11:
  64:Core/Src/tim.c ****   {
 354              		.loc 1 64 6 view .LVU101
 355 005c 88B9     		cbnz	r0, .L25
 356              	.L20:
  68:Core/Src/tim.c ****   {
 357              		.loc 1 68 3 is_stmt 1 view .LVU102
  68:Core/Src/tim.c ****   {
 358              		.loc 1 68 7 is_stmt 0 view .LVU103
 359 005e 0C22     		movs	r2, #12
 360 0060 01A9     		add	r1, sp, #4
 361 0062 0B48     		ldr	r0, .L27
 362 0064 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 363              	.LVL12:
  68:Core/Src/tim.c ****   {
 364              		.loc 1 68 6 view .LVU104
 365 0068 70B9     		cbnz	r0, .L26
 366              	.L21:
  75:Core/Src/tim.c **** 
 367              		.loc 1 75 3 is_stmt 1 view .LVU105
 368 006a 0948     		ldr	r0, .L27
 369 006c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 370              	.LVL13:
  77:Core/Src/tim.c **** /* TIM3 init function */
 371              		.loc 1 77 1 is_stmt 0 view .LVU106
 372 0070 0BB0     		add	sp, sp, #44
 373              	.LCFI9:
 374              		.cfi_remember_state
 375              		.cfi_def_cfa_offset 4
 376              		@ sp needed
 377 0072 5DF804FB 		ldr	pc, [sp], #4
 378              	.L23:
 379              	.LCFI10:
 380              		.cfi_restore_state
  52:Core/Src/tim.c ****   }
 381              		.loc 1 52 5 is_stmt 1 view .LVU107
 382 0076 FFF7FEFF 		bl	Error_Handler
 383              	.LVL14:
 384 007a DCE7     		b	.L18
 385              	.L24:
  58:Core/Src/tim.c ****   }
 386              		.loc 1 58 5 view .LVU108
 387 007c FFF7FEFF 		bl	Error_Handler
 388              	.LVL15:
 389 0080 E1E7     		b	.L19
 390              	.L25:
  66:Core/Src/tim.c ****   }
 391              		.loc 1 66 5 view .LVU109
 392 0082 FFF7FEFF 		bl	Error_Handler
 393              	.LVL16:
 394 0086 EAE7     		b	.L20
 395              	.L26:
  70:Core/Src/tim.c ****   }
 396              		.loc 1 70 5 view .LVU110
 397 0088 FFF7FEFF 		bl	Error_Handler
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s 			page 13


 398              	.LVL17:
 399 008c EDE7     		b	.L21
 400              	.L28:
 401 008e 00BF     		.align	2
 402              	.L27:
 403 0090 00000000 		.word	htim2
 404              		.cfi_endproc
 405              	.LFE134:
 407              		.section	.text.MX_TIM3_Init,"ax",%progbits
 408              		.align	1
 409              		.global	MX_TIM3_Init
 410              		.syntax unified
 411              		.thumb
 412              		.thumb_func
 414              	MX_TIM3_Init:
 415              	.LFB135:
  80:Core/Src/tim.c **** 
 416              		.loc 1 80 1 view -0
 417              		.cfi_startproc
 418              		@ args = 0, pretend = 0, frame = 40
 419              		@ frame_needed = 0, uses_anonymous_args = 0
 420 0000 00B5     		push	{lr}
 421              	.LCFI11:
 422              		.cfi_def_cfa_offset 4
 423              		.cfi_offset 14, -4
 424 0002 8BB0     		sub	sp, sp, #44
 425              	.LCFI12:
 426              		.cfi_def_cfa_offset 48
  86:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 427              		.loc 1 86 3 view .LVU112
  86:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 428              		.loc 1 86 27 is_stmt 0 view .LVU113
 429 0004 0023     		movs	r3, #0
 430 0006 0893     		str	r3, [sp, #32]
 431 0008 0993     		str	r3, [sp, #36]
  87:Core/Src/tim.c **** 
 432              		.loc 1 87 3 is_stmt 1 view .LVU114
  87:Core/Src/tim.c **** 
 433              		.loc 1 87 22 is_stmt 0 view .LVU115
 434 000a 0193     		str	r3, [sp, #4]
 435 000c 0293     		str	r3, [sp, #8]
 436 000e 0393     		str	r3, [sp, #12]
 437 0010 0493     		str	r3, [sp, #16]
 438 0012 0593     		str	r3, [sp, #20]
 439 0014 0693     		str	r3, [sp, #24]
 440 0016 0793     		str	r3, [sp, #28]
  92:Core/Src/tim.c ****   htim3.Init.Prescaler = 9;
 441              		.loc 1 92 3 is_stmt 1 view .LVU116
  92:Core/Src/tim.c ****   htim3.Init.Prescaler = 9;
 442              		.loc 1 92 18 is_stmt 0 view .LVU117
 443 0018 1C48     		ldr	r0, .L39
 444 001a 1D4A     		ldr	r2, .L39+4
 445 001c 0260     		str	r2, [r0]
  93:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 446              		.loc 1 93 3 is_stmt 1 view .LVU118
  93:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 447              		.loc 1 93 24 is_stmt 0 view .LVU119
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s 			page 14


 448 001e 0922     		movs	r2, #9
 449 0020 4260     		str	r2, [r0, #4]
  94:Core/Src/tim.c ****   htim3.Init.Period = 7999;
 450              		.loc 1 94 3 is_stmt 1 view .LVU120
  94:Core/Src/tim.c ****   htim3.Init.Period = 7999;
 451              		.loc 1 94 26 is_stmt 0 view .LVU121
 452 0022 8360     		str	r3, [r0, #8]
  95:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 453              		.loc 1 95 3 is_stmt 1 view .LVU122
  95:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 454              		.loc 1 95 21 is_stmt 0 view .LVU123
 455 0024 41F63F72 		movw	r2, #7999
 456 0028 C260     		str	r2, [r0, #12]
  96:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 457              		.loc 1 96 3 is_stmt 1 view .LVU124
  96:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 458              		.loc 1 96 28 is_stmt 0 view .LVU125
 459 002a 0361     		str	r3, [r0, #16]
  97:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 460              		.loc 1 97 3 is_stmt 1 view .LVU126
  97:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 461              		.loc 1 97 32 is_stmt 0 view .LVU127
 462 002c 8361     		str	r3, [r0, #24]
  98:Core/Src/tim.c ****   {
 463              		.loc 1 98 3 is_stmt 1 view .LVU128
  98:Core/Src/tim.c ****   {
 464              		.loc 1 98 7 is_stmt 0 view .LVU129
 465 002e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 466              	.LVL18:
  98:Core/Src/tim.c ****   {
 467              		.loc 1 98 6 view .LVU130
 468 0032 F8B9     		cbnz	r0, .L35
 469              	.L30:
 102:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 470              		.loc 1 102 3 is_stmt 1 view .LVU131
 102:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 471              		.loc 1 102 37 is_stmt 0 view .LVU132
 472 0034 0023     		movs	r3, #0
 473 0036 0893     		str	r3, [sp, #32]
 103:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 474              		.loc 1 103 3 is_stmt 1 view .LVU133
 103:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 475              		.loc 1 103 33 is_stmt 0 view .LVU134
 476 0038 0993     		str	r3, [sp, #36]
 104:Core/Src/tim.c ****   {
 477              		.loc 1 104 3 is_stmt 1 view .LVU135
 104:Core/Src/tim.c ****   {
 478              		.loc 1 104 7 is_stmt 0 view .LVU136
 479 003a 08A9     		add	r1, sp, #32
 480 003c 1348     		ldr	r0, .L39
 481 003e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 482              	.LVL19:
 104:Core/Src/tim.c ****   {
 483              		.loc 1 104 6 view .LVU137
 484 0042 D0B9     		cbnz	r0, .L36
 485              	.L31:
 108:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s 			page 15


 486              		.loc 1 108 3 is_stmt 1 view .LVU138
 108:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 487              		.loc 1 108 20 is_stmt 0 view .LVU139
 488 0044 6023     		movs	r3, #96
 489 0046 0193     		str	r3, [sp, #4]
 109:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 490              		.loc 1 109 3 is_stmt 1 view .LVU140
 109:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 491              		.loc 1 109 19 is_stmt 0 view .LVU141
 492 0048 0023     		movs	r3, #0
 493 004a 0293     		str	r3, [sp, #8]
 110:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 494              		.loc 1 110 3 is_stmt 1 view .LVU142
 110:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 495              		.loc 1 110 24 is_stmt 0 view .LVU143
 496 004c 0393     		str	r3, [sp, #12]
 111:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 497              		.loc 1 111 3 is_stmt 1 view .LVU144
 111:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 498              		.loc 1 111 24 is_stmt 0 view .LVU145
 499 004e 0593     		str	r3, [sp, #20]
 112:Core/Src/tim.c ****   {
 500              		.loc 1 112 3 is_stmt 1 view .LVU146
 112:Core/Src/tim.c ****   {
 501              		.loc 1 112 7 is_stmt 0 view .LVU147
 502 0050 0822     		movs	r2, #8
 503 0052 01A9     		add	r1, sp, #4
 504 0054 0D48     		ldr	r0, .L39
 505 0056 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 506              	.LVL20:
 112:Core/Src/tim.c ****   {
 507              		.loc 1 112 6 view .LVU148
 508 005a 88B9     		cbnz	r0, .L37
 509              	.L32:
 116:Core/Src/tim.c ****   {
 510              		.loc 1 116 3 is_stmt 1 view .LVU149
 116:Core/Src/tim.c ****   {
 511              		.loc 1 116 7 is_stmt 0 view .LVU150
 512 005c 0C22     		movs	r2, #12
 513 005e 01A9     		add	r1, sp, #4
 514 0060 0A48     		ldr	r0, .L39
 515 0062 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 516              	.LVL21:
 116:Core/Src/tim.c ****   {
 517              		.loc 1 116 6 view .LVU151
 518 0066 70B9     		cbnz	r0, .L38
 519              	.L33:
 123:Core/Src/tim.c **** 
 520              		.loc 1 123 3 is_stmt 1 view .LVU152
 521 0068 0848     		ldr	r0, .L39
 522 006a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 523              	.LVL22:
 125:Core/Src/tim.c **** 
 524              		.loc 1 125 1 is_stmt 0 view .LVU153
 525 006e 0BB0     		add	sp, sp, #44
 526              	.LCFI13:
 527              		.cfi_remember_state
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s 			page 16


 528              		.cfi_def_cfa_offset 4
 529              		@ sp needed
 530 0070 5DF804FB 		ldr	pc, [sp], #4
 531              	.L35:
 532              	.LCFI14:
 533              		.cfi_restore_state
 100:Core/Src/tim.c ****   }
 534              		.loc 1 100 5 is_stmt 1 view .LVU154
 535 0074 FFF7FEFF 		bl	Error_Handler
 536              	.LVL23:
 537 0078 DCE7     		b	.L30
 538              	.L36:
 106:Core/Src/tim.c ****   }
 539              		.loc 1 106 5 view .LVU155
 540 007a FFF7FEFF 		bl	Error_Handler
 541              	.LVL24:
 542 007e E1E7     		b	.L31
 543              	.L37:
 114:Core/Src/tim.c ****   }
 544              		.loc 1 114 5 view .LVU156
 545 0080 FFF7FEFF 		bl	Error_Handler
 546              	.LVL25:
 547 0084 EAE7     		b	.L32
 548              	.L38:
 118:Core/Src/tim.c ****   }
 549              		.loc 1 118 5 view .LVU157
 550 0086 FFF7FEFF 		bl	Error_Handler
 551              	.LVL26:
 552 008a EDE7     		b	.L33
 553              	.L40:
 554              		.align	2
 555              	.L39:
 556 008c 00000000 		.word	htim3
 557 0090 00040040 		.word	1073742848
 558              		.cfi_endproc
 559              	.LFE135:
 561              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 562              		.align	1
 563              		.global	HAL_TIM_PWM_MspDeInit
 564              		.syntax unified
 565              		.thumb
 566              		.thumb_func
 568              	HAL_TIM_PWM_MspDeInit:
 569              	.LVL27:
 570              	.LFB138:
 202:Core/Src/tim.c **** 
 203:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 204:Core/Src/tim.c **** {
 571              		.loc 1 204 1 view -0
 572              		.cfi_startproc
 573              		@ args = 0, pretend = 0, frame = 0
 574              		@ frame_needed = 0, uses_anonymous_args = 0
 575              		@ link register save eliminated.
 205:Core/Src/tim.c **** 
 206:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM2)
 576              		.loc 1 206 3 view .LVU159
 577              		.loc 1 206 19 is_stmt 0 view .LVU160
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s 			page 17


 578 0000 0368     		ldr	r3, [r0]
 579              		.loc 1 206 5 view .LVU161
 580 0002 B3F1804F 		cmp	r3, #1073741824
 581 0006 03D0     		beq	.L44
 207:Core/Src/tim.c ****   {
 208:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 209:Core/Src/tim.c **** 
 210:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 211:Core/Src/tim.c ****     /* Peripheral clock disable */
 212:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 213:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 214:Core/Src/tim.c **** 
 215:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 216:Core/Src/tim.c ****   }
 217:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM3)
 582              		.loc 1 217 8 is_stmt 1 view .LVU162
 583              		.loc 1 217 10 is_stmt 0 view .LVU163
 584 0008 084A     		ldr	r2, .L46
 585 000a 9342     		cmp	r3, r2
 586 000c 06D0     		beq	.L45
 587              	.L41:
 218:Core/Src/tim.c ****   {
 219:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 220:Core/Src/tim.c **** 
 221:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 222:Core/Src/tim.c ****     /* Peripheral clock disable */
 223:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 224:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 225:Core/Src/tim.c **** 
 226:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 227:Core/Src/tim.c ****   }
 228:Core/Src/tim.c **** }
 588              		.loc 1 228 1 view .LVU164
 589 000e 7047     		bx	lr
 590              	.L44:
 212:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 591              		.loc 1 212 5 is_stmt 1 view .LVU165
 592 0010 074A     		ldr	r2, .L46+4
 593 0012 136C     		ldr	r3, [r2, #64]
 594 0014 23F00103 		bic	r3, r3, #1
 595 0018 1364     		str	r3, [r2, #64]
 596 001a 7047     		bx	lr
 597              	.L45:
 223:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 598              		.loc 1 223 5 view .LVU166
 599 001c 02F50D32 		add	r2, r2, #144384
 600 0020 136C     		ldr	r3, [r2, #64]
 601 0022 23F00203 		bic	r3, r3, #2
 602 0026 1364     		str	r3, [r2, #64]
 603              		.loc 1 228 1 is_stmt 0 view .LVU167
 604 0028 F1E7     		b	.L41
 605              	.L47:
 606 002a 00BF     		.align	2
 607              	.L46:
 608 002c 00040040 		.word	1073742848
 609 0030 00380240 		.word	1073887232
 610              		.cfi_endproc
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s 			page 18


 611              	.LFE138:
 613              		.global	htim3
 614              		.section	.bss.htim3,"aw",%nobits
 615              		.align	2
 618              	htim3:
 619 0000 00000000 		.space	72
 619      00000000 
 619      00000000 
 619      00000000 
 619      00000000 
 620              		.global	htim2
 621              		.section	.bss.htim2,"aw",%nobits
 622              		.align	2
 625              	htim2:
 626 0000 00000000 		.space	72
 626      00000000 
 626      00000000 
 626      00000000 
 626      00000000 
 627              		.text
 628              	.Letext0:
 629              		.file 2 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/machine/_default_ty
 630              		.file 3 "/opt/ST/STM32CubeCLT_1.16.0/GNU-tools-for-STM32/arm-none-eabi/include/sys/_stdint.h"
 631              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f446xx.h"
 632              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 633              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 634              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 635              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 636              		.file 9 "Core/Inc/tim.h"
 637              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 638              		.file 11 "Core/Inc/main.h"
ARM GAS  /var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s 			page 19


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s:21     .text.HAL_TIM_PWM_MspInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s:27     .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s:104    .text.HAL_TIM_PWM_MspInit:00000048 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s:110    .text.HAL_TIM_MspPostInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s:116    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s:248    .text.HAL_TIM_MspPostInit:00000080 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s:255    .text.MX_TIM2_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s:261    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s:403    .text.MX_TIM2_Init:00000090 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s:625    .bss.htim2:00000000 htim2
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s:408    .text.MX_TIM3_Init:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s:414    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s:556    .text.MX_TIM3_Init:0000008c $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s:618    .bss.htim3:00000000 htim3
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s:562    .text.HAL_TIM_PWM_MspDeInit:00000000 $t
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s:568    .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s:608    .text.HAL_TIM_PWM_MspDeInit:0000002c $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s:615    .bss.htim3:00000000 $d
/var/folders/5c/srt4fy4j1pd641bjfx75k5000000gn/T//ccWeUXCN.s:622    .bss.htim2:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
Error_Handler
