

================================================================
== Vitis HLS Report for 'fpadd503_4_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Tue May 20 14:36:16 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       26|       26|  0.260 us|  0.260 us|   25|   25|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |       24|       24|         3|          3|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    554|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     79|    -|
|Register         |        -|    -|     140|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     140|    633|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_90_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln24_fu_128_p2     |         +|   0|  0|  71|          64|          64|
    |tempReg_fu_122_p2      |         +|   0|  0|  71|          64|          64|
    |and_ln24_fu_172_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln23_fu_84_p2     |      icmp|   0|  0|  13|           4|           5|
    |or_ln24_9_fu_183_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln24_fu_142_p2      |        or|   0|  0|  64|          64|          64|
    |xor_ln24_26_fu_138_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln24_27_fu_155_p2  |       xor|   0|  0|   2|           1|           2|
    |xor_ln24_28_fu_177_p2  |       xor|   0|  0|  64|          64|          64|
    |xor_ln24_fu_133_p2     |       xor|   0|  0|  64|          64|          64|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 554|         521|         520|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  20|          4|    1|          4|
    |ap_done_int             |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_219  |   9|          2|    4|          8|
    |carry_reg_65            |   9|          2|    1|          2|
    |coeff_address0_local    |  14|          3|    6|         18|
    |coeff_we0_local         |   9|          2|    8|         16|
    |i_fu_48                 |   9|          2|    4|          8|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  79|         17|   25|         58|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   3|   0|    3|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |carry_reg_65        |   1|   0|    1|          0|
    |coeff_addr_reg_207  |   3|   0|    6|          3|
    |coeff_load_reg_212  |  64|   0|   64|          0|
    |i_fu_48             |   4|   0|    4|          0|
    |tempReg_reg_219     |  64|   0|   64|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 140|   0|  143|          3|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fpadd503.4_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fpadd503.4_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fpadd503.4_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fpadd503.4_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fpadd503.4_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fpadd503.4_Pipeline_VITIS_LOOP_23_1|  return value|
|coeff_address0  |  out|    6|   ap_memory|                                coeff|         array|
|coeff_ce0       |  out|    1|   ap_memory|                                coeff|         array|
|coeff_we0       |  out|    8|   ap_memory|                                coeff|         array|
|coeff_d0        |  out|   64|   ap_memory|                                coeff|         array|
|coeff_q0        |   in|   64|   ap_memory|                                coeff|         array|
+----------------+-----+-----+------------+-------------------------------------+--------------+

