package NHSN

import chisel3._
import chisel3.util._
import org.chipsalliance.cde.config._
import NHDSU.CHI._
import NHDSU._
import NHDSU.CHI.CHIOp._


class RspGen (implicit p : Parameters) extends DSUModule {
 // -------------------------- IO declaration -----------------------------//
  val io = IO(new Bundle {
    val reqFlitIn            = Flipped(Decoupled(new CHIBundleREQ(chiBundleParams)))
    val rspFlitOut           = Decoupled(new CHIBundleRSP(chiBundleParams))
    val bufNoEmpty           = Output(Bool())
  })

// -------------------------- Module define -----------------------------//
  val queue                  = Module(new Queue(new CHIBundleRSP(chiBundleParams), entries = dsuparam.nrSnTxLcrdMax, pipe = true, flow = false, hasFlush = false))


// -------------------------- Wire/Reg define -----------------------------//
  val rspFlit                = WireInit(0.U.asTypeOf(io.rspFlitOut.bits))
  val writeReq               = Wire(Bool())
  val readReqOrder           = Wire(Bool())
  val queueFull              = Wire(Bool())
  val queueEmpty             = Wire(Bool())


// ------------------------------- Logic --------------------------------//
  writeReq                  := io.reqFlitIn.bits.opcode === REQ.WriteNoSnpFull & io.reqFlitIn.fire
  readReqOrder              := io.reqFlitIn.bits.opcode === REQ.ReadNoSnp      & io.reqFlitIn.fire & io.reqFlitIn.bits.order =/= 0.U
  
  rspFlit.opcode            := Mux(writeReq, RSP.CompDBIDResp, Mux(readReqOrder, RSP.ReadReceipt, 0.U))
  rspFlit.txnID             := io.reqFlitIn.bits.txnID
  rspFlit.dbID              := io.reqFlitIn.bits.txnID(dbIdBits - 1 ,0)
  rspFlit.srcID             := dsuparam.idmap.SNID.U
  rspFlit.tgtID             := dsuparam.idmap.HNID.U

  queue.io.enq.bits         := Mux(io.reqFlitIn.fire, rspFlit, 0.U.asTypeOf(rspFlit))
  queue.io.enq.valid        := io.reqFlitIn.fire
  queue.io.deq.ready        := io.rspFlitOut.ready

  queueFull                 := queue.io.count === dsuparam.nrSnTxLcrdMax.U
  queueEmpty                := queue.io.count === 0.U

  
 
  

/* 
 * Output logic
 */
  io.reqFlitIn.ready        := !queueFull
  io.rspFlitOut.valid       := !queueEmpty
  io.rspFlitOut.bits        := queue.io.deq.bits
  io.bufNoEmpty             := !queueEmpty

}