#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 14 19:45:32 2019
# Process ID: 26360
# Current directory: d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex
# Command line: vivado.exe -notrace -source d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/project_1/project_1.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0_ex.tcl
# Log file: d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/vivado.log
# Journal file: d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source d:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/project_1/project_1.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0_ex.tcl -notrace
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
write_cfgmem  -format mcs -size 16 -interface SPIx1 -loadbit {up 0x00000000 "D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x.bit" } -checksum -file "D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/mcs-bitstream/tendom-prom-fm2.mcs"
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
write_cfgmem  -format mcs -size 16 -interface SPIx4 -loadbit {up 0x00000000 "D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/pcie_7x_0_ex/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x.bit" } -checksum -file "D:/Documents/FPGA-Miner/xilinx-study/pci-e/pg054/pcie_ex2/mcs-bitstream/fm2-pcie-tendomprom1.mcs"
refresh_design
