//--------------------------------------------------------------------------------------------------
// IEEE Std 1364-2005
//--------------------------------------------------------------------------------------------------

During test suite development, a number of errors in the IEEE-1364-2005 standard
has been found. They're listed below.

//--------------------------------------------------------------------------------------------------
// 3.5.1 Integer constants
//   Example 3 - Using sign with constant numbers
//--------------------------------------------------------------------------------------------------

BUG: 16'sd? -> 16'sb?

//--------------------------------------------------------------------------------------------------
// 4.9.3.1.1 Array declarations
//--------------------------------------------------------------------------------------------------

BUG: time chng_hist[1:1000] -> ...; (SEMI)

//--------------------------------------------------------------------------------------------------
// 5.1.14 Concatenations
//--------------------------------------------------------------------------------------------------

BUG: assign b[31:0] = { {32-P{1’b1}}, a[P-1:0] } ; -> assign b[31:0] = { {32-P{1'b1}}, a[P-1:0] } ;
BUG: assign c[31:0] = { {{32-P{1’b1}}}, a[P-1:0] } -> assign c[31:0] = { {{32-P{1'b1}}}, a[P-1:0] };
BUG: $displayb ({32-P{1’b1}}, a[P-1:0]); -> $displayb ({32-P{1'b1}}, a[P-1:0]);

//--------------------------------------------------------------------------------------------------
// 14.6.1 Specify block control of pulse limit values
//--------------------------------------------------------------------------------------------------

BUG: PATHPULSE$ = 3;
According to the grammar, there should be "(3)" instead of "3".

//--------------------------------------------------------------------------------------------------
// 15.7 Vector signals in timing checks
//--------------------------------------------------------------------------------------------------

module DFF (Q, CLK, DAT);
input CLK;
input [7:0] DAT;
output [7:0] Q;
always @(posedge clk) // BUG: clk -> CLK
Q = DAT;
specify
$setup (DAT, posedge CLK, 10);
endspecify
endmodule

//--------------------------------------------------------------------------------------------------
// 15.5.1 Requirements for accurate simulation
//--------------------------------------------------------------------------------------------------

(CLK = Q) = 6; // BUG: "=" => "=>"
$setuphold (posedge CLK, posedge D, -3,  8, , , , dCLK, dD);
$setuphold (posedge CLK, negedge D, -7, 13, , , , dCLK, dD);

//--------------------------------------------------------------------------------------------------
// 16.2.3 SDF annotation of specparams
//--------------------------------------------------------------------------------------------------

module clock(clk);
output clk;
reg clk;
specparam dhigh=0, dlow=0;
initial clk = 0;
always
begin
#dhigh clk = 1; // Clock remains low for time dlow
// before transitioning to 1
#dlow clk = 0; // Clock remains high for time dhigh
// before transitioning to 0
end; // BUG: ;
endmodule

//--------------------------------------------------------------------------------------------------
// 19.11 `begin_keywords, `end_keywords
//--------------------------------------------------------------------------------------------------

The tables with reserved keywords do not contain the following keywords:

large0
large1
medium0
medium1
small0
small1
