{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700468103607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700468103607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 20 02:15:03 2023 " "Processing started: Mon Nov 20 02:15:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700468103607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468103607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgaHdmi -c vgaHdmi " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgaHdmi -c vgaHdmi" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468103607 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "4 " "User specified to use only one processors but 4 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1700468103907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/TopModule.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/TopModule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopModule " "Found entity 1: TopModule" {  } { { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Comparators/Equal_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Comparators/Equal_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Equal_N " "Found entity 1: Equal_N" {  } { { "src/Comparators/Equal_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Comparators/Equal_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Comparators/Equal_with_enabler_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Comparators/Equal_with_enabler_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Equal_with_enabler_N " "Found entity 1: Equal_with_enabler_N" {  } { { "src/Comparators/Equal_with_enabler_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Comparators/Equal_with_enabler_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Complements/A1_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Complements/A1_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A1_N " "Found entity 1: A1_N" {  } { { "src/Complements/A1_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Complements/A1_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoders/Decoder_3x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Decoders/Decoder_3x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_3x8 " "Found entity 1: Decoder_3x8" {  } { { "src/Decoders/Decoder_3x8.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Decoder_3x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoders/Decoder_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Decoders/Decoder_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_N " "Found entity 1: Decoder_N" {  } { { "src/Decoders/Decoder_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Decoder_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoders/Decoder_with_enabler_3x8.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Decoders/Decoder_with_enabler_3x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_with_enabler_3x8 " "Found entity 1: Decoder_with_enabler_3x8" {  } { { "src/Decoders/Decoder_with_enabler_3x8.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Decoder_with_enabler_3x8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoders/Decoder_with_enabler_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Decoders/Decoder_with_enabler_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_with_enabler_N " "Found entity 1: Decoder_with_enabler_N" {  } { { "src/Decoders/Decoder_with_enabler_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Decoder_with_enabler_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoders/Encoder_15x4.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Decoders/Encoder_15x4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder_15x4 " "Found entity 1: Encoder_15x4" {  } { { "src/Decoders/Encoder_15x4.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Encoder_15x4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoders/Encoder_5x3.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Decoders/Encoder_5x3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder_5x3 " "Found entity 1: Encoder_5x3" {  } { { "src/Decoders/Encoder_5x3.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Encoder_5x3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoders/Test_Decoder_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Decoders/Test_Decoder_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Decoder_N " "Found entity 1: Test_Decoder_N" {  } { { "src/Decoders/Test_Decoder_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Test_Decoder_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoders/Test_Decoder_with_enabler_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Decoders/Test_Decoder_with_enabler_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Decoder_with_enabler_N " "Found entity 1: Test_Decoder_with_enabler_N" {  } { { "src/Decoders/Test_Decoder_with_enabler_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Test_Decoder_with_enabler_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Display/pixelPrinter.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Display/pixelPrinter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixelPrinter " "Found entity 1: pixelPrinter" {  } { { "src/Display/pixelPrinter.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/pixelPrinter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Display/vgaHdmi.v 1 1 " "Found 1 design units, including 1 entities, in source file src/Display/vgaHdmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaHdmi " "Found entity 1: vgaHdmi" {  } { { "src/Display/vgaHdmi.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/vgaHdmi.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Enablers/Enabler_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Enablers/Enabler_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Enabler_N " "Found entity 1: Enabler_N" {  } { { "src/Enablers/Enabler_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Enablers/Enabler_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Flip Flops/DFF_Tri_Latch_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Flip Flops/DFF_Tri_Latch_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_Tri_Latch_vP " "Found entity 1: DFF_Tri_Latch_vP" {  } { { "src/Flip Flops/DFF_Tri_Latch_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Flip Flops/DFF_Tri_Latch_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Flip Flops/DFF_vN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Flip Flops/DFF_vN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_vN " "Found entity 1: DFF_vN" {  } { { "src/Flip Flops/DFF_vN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Flip Flops/DFF_vN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Flip Flops/DFF_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Flip Flops/DFF_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_vP " "Found entity 1: DFF_vP" {  } { { "src/Flip Flops/DFF_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Flip Flops/DFF_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Flip Flops/Test_DFF_Tri_Latch_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Flip Flops/Test_DFF_Tri_Latch_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_DFF_Tri_Latch_vP " "Found entity 1: Test_DFF_Tri_Latch_vP" {  } { { "src/Flip Flops/Test_DFF_Tri_Latch_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Flip Flops/Test_DFF_Tri_Latch_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Handlers/Exception.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Handlers/Exception.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Exception " "Found entity 1: Exception" {  } { { "src/Handlers/Exception.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Handlers/Exception.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c/I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "src/i2c/I2C_Controller.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_Controller.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c/I2C_HDMI_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c/I2C_HDMI_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_HDMI_Config " "Found entity 1: I2C_HDMI_Config" {  } { { "src/i2c/I2C_HDMI_Config.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_HDMI_Config.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/i2c/I2C_WRITE_WDATA.v 1 1 " "Found 1 design units, including 1 entities, in source file src/i2c/I2C_WRITE_WDATA.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "src/i2c/I2C_WRITE_WDATA.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Integer Arithmetic/Absolute_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Absolute_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Absolute_N " "Found entity 1: Absolute_N" {  } { { "src/Integer Arithmetic/Absolute_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Absolute_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Integer Arithmetic/Adder_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Adder_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_N " "Found entity 1: Adder_N" {  } { { "src/Integer Arithmetic/Adder_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Integer Arithmetic/Adder_Subtractor_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Adder_Subtractor_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_Subtractor_N " "Found entity 1: Adder_Subtractor_N" {  } { { "src/Integer Arithmetic/Adder_Subtractor_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_Subtractor_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Integer Arithmetic/Adder_with_carries_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Adder_with_carries_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_with_carries_N " "Found entity 1: Adder_with_carries_N" {  } { { "src/Integer Arithmetic/Adder_with_carries_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_with_carries_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Integer Arithmetic/Adder_with_carry_in_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Adder_with_carry_in_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_with_carry_in_N " "Found entity 1: Adder_with_carry_in_N" {  } { { "src/Integer Arithmetic/Adder_with_carry_in_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_with_carry_in_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Integer Arithmetic/SLT_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/SLT_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SLT_N " "Found entity 1: SLT_N" {  } { { "src/Integer Arithmetic/SLT_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/SLT_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Integer Arithmetic/SLT_U_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/SLT_U_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SLT_U_N " "Found entity 1: SLT_U_N" {  } { { "src/Integer Arithmetic/SLT_U_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/SLT_U_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Integer Arithmetic/Test_Adder_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Integer Arithmetic/Test_Adder_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Adder_N " "Found entity 1: Test_Adder_N" {  } { { "src/Integer Arithmetic/Test_Adder_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Test_Adder_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/_4_Bit_Rotator_Left.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/_4_Bit_Rotator_Left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 _4_Bit_Rotator_Left " "Found entity 1: _4_Bit_Rotator_Left" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/_4_Bit_Rotator_Left.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/_4_Bit_Rotator_Left.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Address_Offset.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Address_Offset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Address_Offset " "Found entity 1: Address_Offset" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Address_Offset.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Address_Offset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Byte_Rotator_Left.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Byte_Rotator_Left.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Byte_Rotator_Left " "Found entity 1: Byte_Rotator_Left" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Byte_Rotator_Left.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Byte_Rotator_Left.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Byte_Rotator_Right.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Byte_Rotator_Right.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Byte_Rotator_Right " "Found entity 1: Byte_Rotator_Right" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Byte_Rotator_Right.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/Sub_RAM_handlers/Byte_Rotator_Right.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRL bRL RAM_1p_32w_18a_8b.sv(58) " "Verilog HDL Declaration information at RAM_1p_32w_18a_8b.sv(58): object \"BRL\" differs only in case from object \"bRL\" in the same scope" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_1p_32w_18a_8b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_1p_32w_18a_8b.sv" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700468111042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_1p_32w_18a_8b.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_1p_32w_18a_8b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_1p_32w_18a_8b " "Found entity 1: RAM_1p_32w_18a_8b" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_1p_32w_18a_8b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_1p_32w_18a_8b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRL_1 bRL_1 RAM_2p_32w_18a_8b.sv(97) " "Verilog HDL Declaration information at RAM_2p_32w_18a_8b.sv(97): object \"BRL_1\" differs only in case from object \"bRL_1\" in the same scope" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_2p_32w_18a_8b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_2p_32w_18a_8b.sv" 97 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700468111043 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BRL_2 bRL_2 RAM_2p_32w_18a_8b.sv(109) " "Verilog HDL Declaration information at RAM_2p_32w_18a_8b.sv(109): object \"BRL_2\" differs only in case from object \"bRL_2\" in the same scope" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_2p_32w_18a_8b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_2p_32w_18a_8b.sv" 109 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1700468111043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_2p_32w_18a_8b.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_2p_32w_18a_8b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_2p_32w_18a_8b " "Found entity 1: RAM_2p_32w_18a_8b" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_2p_32w_18a_8b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_32w_18a_8b/RAM_2p_32w_18a_8b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/Address_offset_16_byte.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/Address_offset_16_byte.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Address_offset_16_byte " "Found entity 1: Address_offset_16_byte" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/Address_offset_16_byte.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/Address_offset_16_byte.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_left_byte_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_left_byte_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Circular_shifter_left_byte_N " "Found entity 1: Circular_shifter_left_byte_N" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_left_byte_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_left_byte_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_left_N_byte_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_left_N_byte_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Circular_shifter_left_N_byte_test " "Found entity 1: Circular_shifter_left_N_byte_test" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_left_N_byte_test.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_left_N_byte_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_right_byte_N.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_right_byte_N.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Circular_shifter_right_byte_N " "Found entity 1: Circular_shifter_right_byte_N" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_right_byte_N.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_right_byte_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_right_N_byte_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_right_N_byte_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Circular_shifter_right_N_byte_test " "Found entity 1: Circular_shifter_right_N_byte_test" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_right_N_byte_test.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/Circular_shifter_right_N_byte_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_1p_8g_20a_128b " "Found entity 1: RAM_1p_8g_20a_128b" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_1p_8w_16a_8b_from_file " "Found entity 1: RAM_1p_8w_16a_8b_from_file" {  } { { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111049 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/Memory/IP_Catalog_RAMs/Primitive/RAM_2p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v " "Can't analyze file -- file src/Memory/IP_Catalog_RAMs/Primitive/RAM_2p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1700468111049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_1p_32w_8a_32b " "Found entity 1: ROM_1p_32w_8a_32b" {  } { { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Multiplexers/Multiplexer_MxN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Multiplexers/Multiplexer_MxN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_MxN " "Found entity 1: Multiplexer_MxN" {  } { { "src/Multiplexers/Multiplexer_MxN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Multiplexers/Multiplexer_MxN.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Multiplexers/Multiplexer_with_enabler_MxN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Multiplexers/Multiplexer_with_enabler_MxN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_with_enabler_MxN " "Found entity 1: Multiplexer_with_enabler_MxN" {  } { { "src/Multiplexers/Multiplexer_with_enabler_MxN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Multiplexers/Multiplexer_with_enabler_MxN.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Multiplexers/Test_Multiplexer_MxN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Multiplexers/Test_Multiplexer_MxN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Multiplexer_MxN " "Found entity 1: Test_Multiplexer_MxN" {  } { { "src/Multiplexers/Test_Multiplexer_MxN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Multiplexers/Test_Multiplexer_MxN.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Multiplexers/Test_Multiplexer_with_enabler_MxN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Multiplexers/Test_Multiplexer_with_enabler_MxN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Multiplexer_with_enabler_MxN " "Found entity 1: Test_Multiplexer_with_enabler_MxN" {  } { { "src/Multiplexers/Test_Multiplexer_with_enabler_MxN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Multiplexers/Test_Multiplexer_with_enabler_MxN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll/pll_25.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll/pll_25.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_25 " "Found entity 1: pll_25" {  } { { "src/pll/pll_25.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/pll/pll_25.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll/pll_25/pll_25_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file src/pll/pll_25/pll_25_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_25_0002 " "Found entity 1: pll_25_0002" {  } { { "src/pll/pll_25/pll_25_0002.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/pll/pll_25/pll_25_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Registers/Register_N_vN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Registers/Register_N_vN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_N_vN " "Found entity 1: Register_N_vN" {  } { { "src/Registers/Register_N_vN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Register_N_vN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Registers/Register_N_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Registers/Register_N_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_N_vP " "Found entity 1: Register_N_vP" {  } { { "src/Registers/Register_N_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Register_N_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Registers/Register_N_with_enabler_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Registers/Register_N_with_enabler_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_N_with_enabler_vP " "Found entity 1: Register_N_with_enabler_vP" {  } { { "src/Registers/Register_N_with_enabler_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Register_N_with_enabler_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Registers/Test_Register_N_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Registers/Test_Register_N_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Register_N_vP " "Found entity 1: Test_Register_N_vP" {  } { { "src/Registers/Test_Register_N_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Test_Register_N_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Registers/Test_Register_N_with_enabler_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Registers/Test_Register_N_with_enabler_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Register_N_with_enabler_vP " "Found entity 1: Test_Register_N_with_enabler_vP" {  } { { "src/Registers/Test_Register_N_with_enabler_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Registers/Test_Register_N_with_enabler_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/ALU_decoder_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/ALU_decoder_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_decoder_RV32I " "Found entity 1: ALU_decoder_RV32I" {  } { { "src/RV32I/ALU_decoder_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_decoder_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/ALU_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/ALU_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_RV32I " "Found entity 1: ALU_RV32I" {  } { { "src/RV32I/ALU_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Branch_condition_decoder_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Branch_condition_decoder_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_condition_decoder_RV32I " "Found entity 1: Branch_condition_decoder_RV32I" {  } { { "src/RV32I/Branch_condition_decoder_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Branch_condition_decoder_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Comparator_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Comparator_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator_RV32I " "Found entity 1: Comparator_RV32I" {  } { { "src/RV32I/Comparator_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparator_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Comparison_unit_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Comparison_unit_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparison_unit_RV32I " "Found entity 1: Comparison_unit_RV32I" {  } { { "src/RV32I/Comparison_unit_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparison_unit_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Decode_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Decode_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_stage " "Found entity 1: Decode_stage" {  } { { "src/RV32I/Decode_stage.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Decoder_f7_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Decoder_f7_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_f7_RV32I " "Found entity 1: Decoder_f7_RV32I" {  } { { "src/RV32I/Decoder_f7_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decoder_f7_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Execute_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Execute_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Execute_stage " "Found entity 1: Execute_stage" {  } { { "src/RV32I/Execute_stage.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Fetch_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Fetch_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_stage " "Found entity 1: Fetch_stage" {  } { { "src/RV32I/Fetch_stage.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Hazard_unit_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Hazard_unit_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_unit_RV32I " "Found entity 1: Hazard_unit_RV32I" {  } { { "src/RV32I/Hazard_unit_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Hazard_unit_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Input_byte_handler_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Input_byte_handler_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Input_byte_handler_RV32I " "Found entity 1: Input_byte_handler_RV32I" {  } { { "src/RV32I/Input_byte_handler_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Input_byte_handler_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Instruction_decoder_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Instruction_decoder_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_decoder_RV32I " "Found entity 1: Instruction_decoder_RV32I" {  } { { "src/RV32I/Instruction_decoder_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Instruction_decoder_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Instruction_splitter_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Instruction_splitter_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_splitter_RV32I " "Found entity 1: Instruction_splitter_RV32I" {  } { { "src/RV32I/Instruction_splitter_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Instruction_splitter_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Load_store_width_decoder_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Load_store_width_decoder_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Load_store_width_decoder_RV32I " "Found entity 1: Load_store_width_decoder_RV32I" {  } { { "src/RV32I/Load_store_width_decoder_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Load_store_width_decoder_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Main_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Main_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_decoder " "Found entity 1: Main_decoder" {  } { { "src/RV32I/Main_decoder.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/MT_FSM.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/MT_FSM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MT_FSM " "Found entity 1: MT_FSM" {  } { { "src/RV32I/MT_FSM.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/MT_FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Output_byte_handler_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Output_byte_handler_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Output_byte_handler_RV32I " "Found entity 1: Output_byte_handler_RV32I" {  } { { "src/RV32I/Output_byte_handler_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Output_byte_handler_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/PC_RV32I_N_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/PC_RV32I_N_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_RV32I_N_vP " "Found entity 1: PC_RV32I_N_vP" {  } { { "src/RV32I/PC_RV32I_N_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/PC_RV32I_N_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Pipe_decode_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Pipe_decode_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pipe_decode_vP " "Found entity 1: Pipe_decode_vP" {  } { { "src/RV32I/Pipe_decode_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Pipe_decode_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Pipe_execute_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Pipe_execute_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pipe_execute_vP " "Found entity 1: Pipe_execute_vP" {  } { { "src/RV32I/Pipe_execute_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Pipe_execute_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Pipe_memory_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Pipe_memory_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pipe_memory_vP " "Found entity 1: Pipe_memory_vP" {  } { { "src/RV32I/Pipe_memory_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Pipe_memory_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Pipe_writeback_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Pipe_writeback_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pipe_writeback_vP " "Found entity 1: Pipe_writeback_vP" {  } { { "src/RV32I/Pipe_writeback_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Pipe_writeback_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Regfile_32x32_vN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Regfile_32x32_vN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile_32x32_vN " "Found entity 1: Regfile_32x32_vN" {  } { { "src/RV32I/Regfile_32x32_vN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Regfile_32x32_vN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Regfile_file_32x32_vN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Regfile_file_32x32_vN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile_file_32x32_vN " "Found entity 1: Regfile_file_32x32_vN" {  } { { "src/RV32I/Regfile_file_32x32_vN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Regfile_file_32x32_vN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Regfile_vector_32x128_vN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Regfile_vector_32x128_vN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile_vector_32x128_vN " "Found entity 1: Regfile_vector_32x128_vN" {  } { { "src/RV32I/Regfile_vector_32x128_vN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Regfile_vector_32x128_vN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Rerouting_decoder_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Rerouting_decoder_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Rerouting_decoder_RV32I " "Found entity 1: Rerouting_decoder_RV32I" {  } { { "src/RV32I/Rerouting_decoder_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Rerouting_decoder_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Result_source_decoder_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Result_source_decoder_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Result_source_decoder_RV32I " "Found entity 1: Result_source_decoder_RV32I" {  } { { "src/RV32I/Result_source_decoder_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Result_source_decoder_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Router_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Router_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Router_RV32I " "Found entity 1: Router_RV32I" {  } { { "src/RV32I/Router_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Router_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RV32I " "Found entity 1: RV32I" {  } { { "src/RV32I/RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/RV32I_Harvard.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/RV32I_Harvard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RV32I_Harvard " "Found entity 1: RV32I_Harvard" {  } { { "src/RV32I/RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I_Harvard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Sign_extend_RV32I.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Sign_extend_RV32I.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_extend_RV32I " "Found entity 1: Sign_extend_RV32I" {  } { { "src/RV32I/Sign_extend_RV32I.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Sign_extend_RV32I.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Test_Pipe_Decoder_vP.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Test_Pipe_Decoder_vP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_Pipe_Decoder_vP " "Found entity 1: Test_Pipe_Decoder_vP" {  } { { "src/RV32I/Test_Pipe_Decoder_vP.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Test_Pipe_Decoder_vP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/Test_RV32I_Harvard.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/Test_RV32I_Harvard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_RV32I_Harvard " "Found entity 1: Test_RV32I_Harvard" {  } { { "src/RV32I/Test_RV32I_Harvard.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Test_RV32I_Harvard.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RV32I/VALU_4xN.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/RV32I/VALU_4xN.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VALU_4xN " "Found entity 1: VALU_4xN" {  } { { "src/RV32I/VALU_4xN.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/VALU_4xN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Test_TopModule.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/Test_TopModule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Test_TopModule " "Found entity 1: Test_TopModule" {  } { { "src/Test_TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Test_TopModule.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111080 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopModule " "Elaborating entity \"TopModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700468111143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RV32I RV32I:RV " "Elaborating entity \"RV32I\" for hierarchy \"RV32I:RV\"" {  } { { "src/TopModule.sv" "RV" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch_stage RV32I:RV\|Fetch_stage:FS " "Elaborating entity \"Fetch_stage\" for hierarchy \"RV32I:RV\|Fetch_stage:FS\"" {  } { { "src/RV32I/RV32I.sv" "FS" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_MxN RV32I:RV\|Fetch_stage:FS\|Multiplexer_MxN:mux_PC_source " "Elaborating entity \"Multiplexer_MxN\" for hierarchy \"RV32I:RV\|Fetch_stage:FS\|Multiplexer_MxN:mux_PC_source\"" {  } { { "src/RV32I/Fetch_stage.sv" "mux_PC_source" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_N_with_enabler_vP RV32I:RV\|Fetch_stage:FS\|Register_N_with_enabler_vP:PC " "Elaborating entity \"Register_N_with_enabler_vP\" for hierarchy \"RV32I:RV\|Fetch_stage:FS\|Register_N_with_enabler_vP:PC\"" {  } { { "src/RV32I/Fetch_stage.sv" "PC" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_MxN RV32I:RV\|Fetch_stage:FS\|Multiplexer_MxN:mux_prediction " "Elaborating entity \"Multiplexer_MxN\" for hierarchy \"RV32I:RV\|Fetch_stage:FS\|Multiplexer_MxN:mux_prediction\"" {  } { { "src/RV32I/Fetch_stage.sv" "mux_prediction" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_N RV32I:RV\|Fetch_stage:FS\|Adder_N:adder_pc_plus_4 " "Elaborating entity \"Adder_N\" for hierarchy \"RV32I:RV\|Fetch_stage:FS\|Adder_N:adder_pc_plus_4\"" {  } { { "src/RV32I/Fetch_stage.sv" "adder_pc_plus_4" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Fetch_stage.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipe_decode_vP RV32I:RV\|Pipe_decode_vP:PD " "Elaborating entity \"Pipe_decode_vP\" for hierarchy \"RV32I:RV\|Pipe_decode_vP:PD\"" {  } { { "src/RV32I/RV32I.sv" "PD" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_stage RV32I:RV\|Decode_stage:DS " "Elaborating entity \"Decode_stage\" for hierarchy \"RV32I:RV\|Decode_stage:DS\"" {  } { { "src/RV32I/RV32I.sv" "DS" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_splitter_RV32I RV32I:RV\|Decode_stage:DS\|Instruction_splitter_RV32I:instruction_splitter " "Elaborating entity \"Instruction_splitter_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Instruction_splitter_RV32I:instruction_splitter\"" {  } { { "src/RV32I/Decode_stage.sv" "instruction_splitter" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main_decoder RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec " "Elaborating entity \"Main_decoder\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\"" {  } { { "src/RV32I/Decode_stage.sv" "main_dec" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_decoder_RV32I RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Instruction_decoder_RV32I:id " "Elaborating entity \"Instruction_decoder_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Instruction_decoder_RV32I:id\"" {  } { { "src/RV32I/Main_decoder.sv" "id" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_N RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Decoder_N:dec_f3 " "Elaborating entity \"Decoder_N\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Decoder_N:dec_f3\"" {  } { { "src/RV32I/Main_decoder.sv" "dec_f3" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_f7_RV32I RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Decoder_f7_RV32I:dec_f7 " "Elaborating entity \"Decoder_f7_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Decoder_f7_RV32I:dec_f7\"" {  } { { "src/RV32I/Main_decoder.sv" "dec_f7" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Result_source_decoder_RV32I RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Result_source_decoder_RV32I:rsd " "Elaborating entity \"Result_source_decoder_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Result_source_decoder_RV32I:rsd\"" {  } { { "src/RV32I/Main_decoder.sv" "rsd" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Load_store_width_decoder_RV32I RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Load_store_width_decoder_RV32I:lsd " "Elaborating entity \"Load_store_width_decoder_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Load_store_width_decoder_RV32I:lsd\"" {  } { { "src/RV32I/Main_decoder.sv" "lsd" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder_5x3 RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Load_store_width_decoder_RV32I:lsd\|Encoder_5x3:enc " "Elaborating entity \"Encoder_5x3\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Load_store_width_decoder_RV32I:lsd\|Encoder_5x3:enc\"" {  } { { "src/RV32I/Load_store_width_decoder_RV32I.sv" "enc" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Load_store_width_decoder_RV32I.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111180 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Encoder_5x3.sv(11) " "Verilog HDL Case Statement information at Encoder_5x3.sv(11): all case item expressions in this case statement are onehot" {  } { { "src/Decoders/Encoder_5x3.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Encoder_5x3.sv" 11 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1700468111181 "|TopModule|RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|Load_store_width_decoder_RV32I:lsd|Encoder_5x3:enc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_decoder_RV32I RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|ALU_decoder_RV32I:ALU_dec " "Elaborating entity \"ALU_decoder_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|ALU_decoder_RV32I:ALU_dec\"" {  } { { "src/RV32I/Main_decoder.sv" "ALU_dec" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Encoder_15x4 RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|ALU_decoder_RV32I:ALU_dec\|Encoder_15x4:cod " "Elaborating entity \"Encoder_15x4\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|ALU_decoder_RV32I:ALU_dec\|Encoder_15x4:cod\"" {  } { { "src/RV32I/ALU_decoder_RV32I.sv" "cod" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_decoder_RV32I.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111182 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Encoder_15x4.sv(11) " "Verilog HDL Case Statement information at Encoder_15x4.sv(11): all case item expressions in this case statement are onehot" {  } { { "src/Decoders/Encoder_15x4.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Decoders/Encoder_15x4.sv" 11 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1700468111183 "|TopModule|RV32I:RV|Decode_stage:DS|Main_decoder:main_dec|ALU_decoder_RV32I:ALU_dec|Encoder_15x4:cod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_condition_decoder_RV32I RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Branch_condition_decoder_RV32I:bcd " "Elaborating entity \"Branch_condition_decoder_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Branch_condition_decoder_RV32I:bcd\"" {  } { { "src/RV32I/Main_decoder.sv" "bcd" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rerouting_decoder_RV32I RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Rerouting_decoder_RV32I:Rerouting_dec " "Elaborating entity \"Rerouting_decoder_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Main_decoder:main_dec\|Rerouting_decoder_RV32I:Rerouting_dec\"" {  } { { "src/RV32I/Main_decoder.sv" "Rerouting_dec" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Main_decoder.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_extend_RV32I RV32I:RV\|Decode_stage:DS\|Sign_extend_RV32I:sign_ext " "Elaborating entity \"Sign_extend_RV32I\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Sign_extend_RV32I:sign_ext\"" {  } { { "src/RV32I/Decode_stage.sv" "sign_ext" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_MxN RV32I:RV\|Decode_stage:DS\|Sign_extend_RV32I:sign_ext\|Multiplexer_MxN:mux_o " "Elaborating entity \"Multiplexer_MxN\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Sign_extend_RV32I:sign_ext\|Multiplexer_MxN:mux_o\"" {  } { { "src/RV32I/Sign_extend_RV32I.sv" "mux_o" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Sign_extend_RV32I.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile_32x32_vN RV32I:RV\|Decode_stage:DS\|Regfile_32x32_vN:scalar_reg_file " "Elaborating entity \"Regfile_32x32_vN\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Regfile_32x32_vN:scalar_reg_file\"" {  } { { "src/RV32I/Decode_stage.sv" "scalar_reg_file" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile_vector_32x128_vN RV32I:RV\|Decode_stage:DS\|Regfile_vector_32x128_vN:vector_reg_file " "Elaborating entity \"Regfile_vector_32x128_vN\" for hierarchy \"RV32I:RV\|Decode_stage:DS\|Regfile_vector_32x128_vN:vector_reg_file\"" {  } { { "src/RV32I/Decode_stage.sv" "vector_reg_file" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Decode_stage.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipe_execute_vP RV32I:RV\|Pipe_execute_vP:PE " "Elaborating entity \"Pipe_execute_vP\" for hierarchy \"RV32I:RV\|Pipe_execute_vP:PE\"" {  } { { "src/RV32I/RV32I.sv" "PE" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Execute_stage RV32I:RV\|Execute_stage:ES " "Elaborating entity \"Execute_stage\" for hierarchy \"RV32I:RV\|Execute_stage:ES\"" {  } { { "src/RV32I/RV32I.sv" "ES" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_MxN RV32I:RV\|Execute_stage:ES\|Multiplexer_MxN:mux_forward_0 " "Elaborating entity \"Multiplexer_MxN\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|Multiplexer_MxN:mux_forward_0\"" {  } { { "src/RV32I/Execute_stage.sv" "mux_forward_0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparison_unit_RV32I RV32I:RV\|Execute_stage:ES\|Comparison_unit_RV32I:comp " "Elaborating entity \"Comparison_unit_RV32I\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|Comparison_unit_RV32I:comp\"" {  } { { "src/RV32I/Execute_stage.sv" "comp" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_RV32I RV32I:RV\|Execute_stage:ES\|Comparison_unit_RV32I:comp\|Comparator_RV32I:comp " "Elaborating entity \"Comparator_RV32I\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|Comparison_unit_RV32I:comp\|Comparator_RV32I:comp\"" {  } { { "src/RV32I/Comparison_unit_RV32I.sv" "comp" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparison_unit_RV32I.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_with_carries_N RV32I:RV\|Execute_stage:ES\|Comparison_unit_RV32I:comp\|Comparator_RV32I:comp\|Adder_with_carries_N:add " "Elaborating entity \"Adder_with_carries_N\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|Comparison_unit_RV32I:comp\|Comparator_RV32I:comp\|Adder_with_carries_N:add\"" {  } { { "src/RV32I/Comparator_RV32I.sv" "add" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparator_RV32I.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_MxN RV32I:RV\|Execute_stage:ES\|Comparison_unit_RV32I:comp\|Multiplexer_MxN:mux_ " "Elaborating entity \"Multiplexer_MxN\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|Comparison_unit_RV32I:comp\|Multiplexer_MxN:mux_\"" {  } { { "src/RV32I/Comparison_unit_RV32I.sv" "mux_" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Comparison_unit_RV32I.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_MxN RV32I:RV\|Execute_stage:ES\|Multiplexer_MxN:mux_operand_0 " "Elaborating entity \"Multiplexer_MxN\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|Multiplexer_MxN:mux_operand_0\"" {  } { { "src/RV32I/Execute_stage.sv" "mux_operand_0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VALU_4xN RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU " "Elaborating entity \"VALU_4xN\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\"" {  } { { "src/RV32I/Execute_stage.sv" "VALU" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Execute_stage.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_RV32I RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0 " "Elaborating entity \"ALU_RV32I\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\"" {  } { { "src/RV32I/VALU_4xN.sv" "ALU_0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/VALU_4xN.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_Subtractor_N RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Adder_Subtractor_N:add_sub " "Elaborating entity \"Adder_Subtractor_N\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Adder_Subtractor_N:add_sub\"" {  } { { "src/RV32I/ALU_RV32I.sv" "add_sub" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A1_N RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Adder_Subtractor_N:add_sub\|A1_N:a1 " "Elaborating entity \"A1_N\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Adder_Subtractor_N:add_sub\|A1_N:a1\"" {  } { { "src/Integer Arithmetic/Adder_Subtractor_N.sv" "a1" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_Subtractor_N.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_with_carry_in_N RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Adder_Subtractor_N:add_sub\|Adder_with_carry_in_N:adder " "Elaborating entity \"Adder_with_carry_in_N\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Adder_Subtractor_N:add_sub\|Adder_with_carry_in_N:adder\"" {  } { { "src/Integer Arithmetic/Adder_Subtractor_N.sv" "adder" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Integer Arithmetic/Adder_Subtractor_N.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLT_U_N RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|SLT_U_N:slt " "Elaborating entity \"SLT_U_N\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|SLT_U_N:slt\"" {  } { { "src/RV32I/ALU_RV32I.sv" "slt" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Absolute_N RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Absolute_N:abs " "Elaborating entity \"Absolute_N\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Absolute_N:abs\"" {  } { { "src/RV32I/ALU_RV32I.sv" "abs" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_MxN RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Multiplexer_MxN:mux " "Elaborating entity \"Multiplexer_MxN\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|ALU_RV32I:ALU_0\|Multiplexer_MxN:mux\"" {  } { { "src/RV32I/ALU_RV32I.sv" "mux" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/ALU_RV32I.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Router_RV32I RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|Router_RV32I:router " "Elaborating entity \"Router_RV32I\" for hierarchy \"RV32I:RV\|Execute_stage:ES\|VALU_4xN:VALU\|Router_RV32I:router\"" {  } { { "src/RV32I/VALU_4xN.sv" "router" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/VALU_4xN.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_N RV32I:RV\|Decoder_N:dec " "Elaborating entity \"Decoder_N\" for hierarchy \"RV32I:RV\|Decoder_N:dec\"" {  } { { "src/RV32I/RV32I.sv" "dec" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipe_memory_vP RV32I:RV\|Pipe_memory_vP:PM " "Elaborating entity \"Pipe_memory_vP\" for hierarchy \"RV32I:RV\|Pipe_memory_vP:PM\"" {  } { { "src/RV32I/RV32I.sv" "PM" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_byte_handler_RV32I RV32I:RV\|Output_byte_handler_RV32I:OBH " "Elaborating entity \"Output_byte_handler_RV32I\" for hierarchy \"RV32I:RV\|Output_byte_handler_RV32I:OBH\"" {  } { { "src/RV32I/RV32I.sv" "OBH" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_byte_handler_RV32I RV32I:RV\|Input_byte_handler_RV32I:IBH " "Elaborating entity \"Input_byte_handler_RV32I\" for hierarchy \"RV32I:RV\|Input_byte_handler_RV32I:IBH\"" {  } { { "src/RV32I/RV32I.sv" "IBH" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipe_writeback_vP RV32I:RV\|Pipe_writeback_vP:PW " "Elaborating entity \"Pipe_writeback_vP\" for hierarchy \"RV32I:RV\|Pipe_writeback_vP:PW\"" {  } { { "src/RV32I/RV32I.sv" "PW" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_unit_RV32I RV32I:RV\|Hazard_unit_RV32I:HU " "Elaborating entity \"Hazard_unit_RV32I\" for hierarchy \"RV32I:RV\|Hazard_unit_RV32I:HU\"" {  } { { "src/RV32I/RV32I.sv" "HU" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/RV32I.sv" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Exception RV32I:RV\|Hazard_unit_RV32I:HU\|Exception:ex_r1 " "Elaborating entity \"Exception\" for hierarchy \"RV32I:RV\|Hazard_unit_RV32I:HU\|Exception:ex_r1\"" {  } { { "src/RV32I/Hazard_unit_RV32I.sv" "ex_r1" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/Hazard_unit_RV32I.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MT_FSM MT_FSM:FSM " "Elaborating entity \"MT_FSM\" for hierarchy \"MT_FSM:FSM\"" {  } { { "src/TopModule.sv" "FSM" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_N_vP MT_FSM:FSM\|Register_N_vP:regn " "Elaborating entity \"Register_N_vP\" for hierarchy \"MT_FSM:FSM\|Register_N_vP:regn\"" {  } { { "src/RV32I/MT_FSM.sv" "regn" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/RV32I/MT_FSM.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_1p_32w_8a_32b ROM_1p_32w_8a_32b:ROM " "Elaborating entity \"ROM_1p_32w_8a_32b\" for hierarchy \"ROM_1p_32w_8a_32b:ROM\"" {  } { { "src/TopModule.sv" "ROM" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\"" {  } { { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "altsyncram_component" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\"" {  } { { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/Instructions/test_vector.mif " "Parameter \"init_file\" = \"/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/Instructions/test_vector.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111342 ""}  } { { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700468111342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uho1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uho1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uho1 " "Found entity 1: altsyncram_uho1" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uho1 ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated " "Elaborating entity \"altsyncram_uho1\" for hierarchy \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_1p_8g_20a_128b RAM_1p_8g_20a_128b:RAM " "Elaborating entity \"RAM_1p_8g_20a_128b\" for hierarchy \"RAM_1p_8g_20a_128b:RAM\"" {  } { { "src/TopModule.sv" "RAM" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_offset_16_byte RAM_1p_8g_20a_128b:RAM\|Address_offset_16_byte:AO " "Elaborating entity \"Address_offset_16_byte\" for hierarchy \"RAM_1p_8g_20a_128b:RAM\|Address_offset_16_byte:AO\"" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "AO" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_N RAM_1p_8g_20a_128b:RAM\|Address_offset_16_byte:AO\|Decoder_N:dec " "Elaborating entity \"Decoder_N\" for hierarchy \"RAM_1p_8g_20a_128b:RAM\|Address_offset_16_byte:AO\|Decoder_N:dec\"" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/Address_offset_16_byte.sv" "dec" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/Address_offset_16_byte.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_with_carry_in_N RAM_1p_8g_20a_128b:RAM\|Address_offset_16_byte:AO\|Adder_with_carry_in_N:add0 " "Elaborating entity \"Adder_with_carry_in_N\" for hierarchy \"RAM_1p_8g_20a_128b:RAM\|Address_offset_16_byte:AO\|Adder_with_carry_in_N:add0\"" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/Address_offset_16_byte.sv" "add0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/Address_offset_16_byte.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Circular_shifter_left_byte_N RAM_1p_8g_20a_128b:RAM\|Circular_shifter_left_byte_N:cslb " "Elaborating entity \"Circular_shifter_left_byte_N\" for hierarchy \"RAM_1p_8g_20a_128b:RAM\|Circular_shifter_left_byte_N:cslb\"" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "cslb" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_1p_8w_16a_8b_from_file RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0 " "Elaborating entity \"RAM_1p_8w_16a_8b_from_file\" for hierarchy \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\"" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "sub_RAM_0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\"" {  } { { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "altsyncram_component" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\"" {  } { { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111405 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif " "Parameter \"init_file\" = \"/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/Mifs/data_null/16a_8g_empty_init_file.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111405 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111405 ""}  } { { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700468111405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ff12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ff12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ff12 " "Found entity 1: altsyncram_ff12" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ff12 RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated " "Elaborating entity \"altsyncram_ff12\" for hierarchy \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_ff12.tdf" "decode3" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_ff12.tdf" "rden_decode" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700468111534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468111534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|mux_tfb:mux2 " "Elaborating entity \"mux_tfb\" for hierarchy \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|mux_tfb:mux2\"" {  } { { "db/altsyncram_ff12.tdf" "mux2" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Circular_shifter_right_byte_N RAM_1p_8g_20a_128b:RAM\|Circular_shifter_right_byte_N:csrb " "Elaborating entity \"Circular_shifter_right_byte_N\" for hierarchy \"RAM_1p_8g_20a_128b:RAM\|Circular_shifter_right_byte_N:csrb\"" {  } { { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "csrb" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_25 pll_25:pll_25 " "Elaborating entity \"pll_25\" for hierarchy \"pll_25:pll_25\"" {  } { { "src/TopModule.sv" "pll_25" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_25_0002 pll_25:pll_25\|pll_25_0002:pll_25_inst " "Elaborating entity \"pll_25_0002\" for hierarchy \"pll_25:pll_25\|pll_25_0002:pll_25_inst\"" {  } { { "src/pll/pll_25.v" "pll_25_inst" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/pll/pll_25.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll_25:pll_25\|pll_25_0002:pll_25_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll_25:pll_25\|pll_25_0002:pll_25_inst\|altera_pll:altera_pll_i\"" {  } { { "src/pll/pll_25/pll_25_0002.v" "altera_pll_i" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/pll/pll_25/pll_25_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111763 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1700468111765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_25:pll_25\|pll_25_0002:pll_25_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll_25:pll_25\|pll_25_0002:pll_25_inst\|altera_pll:altera_pll_i\"" {  } { { "src/pll/pll_25/pll_25_0002.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/pll/pll_25/pll_25_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_25:pll_25\|pll_25_0002:pll_25_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll_25:pll_25\|pll_25_0002:pll_25_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700468111765 ""}  } { { "src/pll/pll_25/pll_25_0002.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/pll/pll_25/pll_25_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700468111765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaHdmi vgaHdmi:vgaHdmi " "Elaborating entity \"vgaHdmi\" for hierarchy \"vgaHdmi:vgaHdmi\"" {  } { { "src/TopModule.sv" "vgaHdmi" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelPrinter pixelPrinter:pixelPrinter " "Elaborating entity \"pixelPrinter\" for hierarchy \"pixelPrinter:pixelPrinter\"" {  } { { "src/TopModule.sv" "pixelPrinter" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111768 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory pixelPrinter.sv(21) " "Verilog HDL warning at pixelPrinter.sv(21): object memory used but never assigned" {  } { { "src/Display/pixelPrinter.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/pixelPrinter.sv" 21 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1700468111769 "|TopModule|pixelPrinter:pixelPrinter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 pixelPrinter.sv(26) " "Verilog HDL assignment warning at pixelPrinter.sv(26): truncated value with size 32 to match size of target (19)" {  } { { "src/Display/pixelPrinter.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/pixelPrinter.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700468111769 "|TopModule|pixelPrinter:pixelPrinter"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 9 pixelPrinter.sv(46) " "Verilog HDL warning at pixelPrinter.sv(46): number of words (8) in memory file does not match the number of elements in the address range \[0:9\]" {  } { { "src/Display/pixelPrinter.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/pixelPrinter.sv" 46 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1700468111769 "|TopModule|pixelPrinter:pixelPrinter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "palette.data_a 0 pixelPrinter.sv(20) " "Net \"palette.data_a\" at pixelPrinter.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "src/Display/pixelPrinter.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/pixelPrinter.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700468111769 "|TopModule|pixelPrinter:pixelPrinter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "palette.waddr_a 0 pixelPrinter.sv(20) " "Net \"palette.waddr_a\" at pixelPrinter.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "src/Display/pixelPrinter.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/pixelPrinter.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700468111769 "|TopModule|pixelPrinter:pixelPrinter"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "palette.we_a 0 pixelPrinter.sv(20) " "Net \"palette.we_a\" at pixelPrinter.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "src/Display/pixelPrinter.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/pixelPrinter.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700468111769 "|TopModule|pixelPrinter:pixelPrinter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_HDMI_Config I2C_HDMI_Config:I2C_HDMI_Config " "Elaborating entity \"I2C_HDMI_Config\" for hierarchy \"I2C_HDMI_Config:I2C_HDMI_Config\"" {  } { { "src/TopModule.sv" "I2C_HDMI_Config" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_HDMI_Config:I2C_HDMI_Config\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_HDMI_Config:I2C_HDMI_Config\|I2C_Controller:u0\"" {  } { { "src/i2c/I2C_HDMI_Config.v" "u0" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_HDMI_Config.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA I2C_HDMI_Config:I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"I2C_HDMI_Config:I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\"" {  } { { "src/i2c/I2C_Controller.v" "wrd" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_Controller.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700468111771 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1079 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1295 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1367 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1463 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_15\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 198 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_15|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1079 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1295 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1367 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1463 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_14\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 189 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_14|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1079 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1295 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1367 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1463 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_13\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 180 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_13|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1079 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1295 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1367 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1463 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_12\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 171 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_12|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1079 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1295 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1367 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1463 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_11\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 162 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_11|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1079 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1295 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1367 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1463 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_10\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 153 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_10|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1079 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1295 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1367 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1463 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_9\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 144 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_9|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1079 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1295 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1367 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1463 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_8\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 135 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_8|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1079 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1295 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1367 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1463 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_7\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 126 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_7|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1079 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1295 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1367 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1463 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_6\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 117 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_6|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1079 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1295 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1367 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1463 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_5\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 108 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_5|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1079 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1295 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1367 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1463 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_4\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 99 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_4|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1079 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1295 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1367 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1463 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_3\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 90 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_3|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1079 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1295 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1367 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1463 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_2\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 81 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_2|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1079 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1295 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1367 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1463 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_1\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 72 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_1|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 47 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 95 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 239 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 263 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 407 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 527 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 551 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 695 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 719 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 743 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 767 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 815 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 887 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 959 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 983 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1031 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1055 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1079 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1103 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1151 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1223 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1247 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1271 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1295 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1319 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1367 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1415 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1463 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1487 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1535 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63 " "Synthesized away node \"RAM_1p_8g_20a_128b:RAM\|RAM_1p_8w_16a_8b_from_file:sub_RAM_0\|altsyncram:altsyncram_component\|altsyncram_ff12:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_ff12.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_ff12.tdf" 1559 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Primitive/RAM_1p_8w_16a_8b_from_file/RAM_1p_8w_16a_8b_from_file.v" 87 0 0 } } { "src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_RAMs/Composed/RAM_1p_8g_20a_128b.sv" 63 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 125 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|RAM_1p_8g_20a_128b:RAM|RAM_1p_8w_16a_8b_from_file:sub_RAM_0|altsyncram:altsyncram_component|altsyncram_ff12:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[0\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[1\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[2\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[3\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[4\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[5\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[6\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[7\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[8\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[9\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[10\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[11\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[12\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[13\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[14\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[15\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[16\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[17\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[18\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[19\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[20\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[21\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[22\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[23\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[24\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[25\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[26\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[27\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[28\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[29\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[30\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[31\] " "Synthesized away node \"ROM_1p_32w_8a_32b:ROM\|altsyncram:altsyncram_component\|altsyncram_uho1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_uho1.tdf" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/altsyncram_uho1.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "/home/jachm/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Memory/IP_Catalog_ROMs/Primitive/ROM_1p_32w_8a_32b/ROM_1p_32w_8a_32b.v" 84 0 0 } } { "src/TopModule.sv" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/TopModule.sv" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700468113350 "|TopModule|ROM_1p_32w_8a_32b:ROM|altsyncram:altsyncram_component|altsyncram_uho1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1700468113350 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1700468113350 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "pixelPrinter:pixelPrinter\|palette " "RAM logic \"pixelPrinter:pixelPrinter\|palette\" is uninferred due to inappropriate RAM size" {  } { { "src/Display/pixelPrinter.sv" "palette" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/Display/pixelPrinter.sv" 20 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1700468113758 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1700468113758 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/vgaHdmi.ram0_pixelPrinter_e33d3d8a.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/vgaHdmi.ram0_pixelPrinter_e33d3d8a.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1700468113759 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/vgaHdmi.ram0_pixelPrinter_e33d3d8a.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/db/vgaHdmi.ram0_pixelPrinter_e33d3d8a.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1700468113759 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1700468114148 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "I2C_HDMI_Config:I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|ACK_OK " "Inserted always-enabled tri-state buffer between \"I2C_HDMI_Config:I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|ACK_OK\" and its non-tri-state driver." {  } { { "src/i2c/I2C_WRITE_WDATA.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_WRITE_WDATA.v" 16 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1700468114163 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1700468114163 ""}
{ "Error" "EMLS_OPT_TRI_BUS_MULTIPLE_DRIVERS" "node I2C_HDMI_Config:I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|ACK_OK non-tri-state driver \"HDMI_I2C_SDA\" " "The node \"I2C_HDMI_Config:I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\|ACK_OK\" has multiple drivers due to the non-tri-state driver \"HDMI_I2C_SDA\"" {  } { { "src/i2c/I2C_WRITE_WDATA.v" "" { Text "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/src/i2c/I2C_WRITE_WDATA.v" 16 -1 0 } }  } 0 13076 "The %1!s! \"%2!s!\" has multiple drivers due to the %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468114163 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/output_files/vgaHdmi.map.smsg " "Generated suppressed messages file /home/jachm/Documents/Repos/CE4302-Project-II/cpu+hdmi/output_files/vgaHdmi.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468114509 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1071 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1071 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700468114610 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 20 02:15:14 2023 " "Processing ended: Mon Nov 20 02:15:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700468114610 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700468114610 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700468114610 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700468114610 ""}
