hal/hal_irq.o: ../hal/hal_irq.c ../hal/hal.h ../hal/cpu_types.h \
 ../hal/hw_reg_access.h \
 C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\riscv_hal/riscv_hal.h \
 C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\riscv_hal/riscv_plic.h \
 C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\riscv_hal/encoding.h

../hal/hal.h:

../hal/cpu_types.h:

../hal/hw_reg_access.h:

C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\riscv_hal/riscv_hal.h:

C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\riscv_hal/riscv_plic.h:

C:\Users\Michael\Documents\GitHub\RISC-V\ Code\PolarFire_RISC-V_TMR_SoftConsole\NASA_RISC-V_TMR_TEST_PROG\riscv_hal/encoding.h:
