$comment
	File created using the following command:
		vcd file MIC1.msim.vcd -direction
$end
$date
	Mon Dec 02 12:10:40 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module CONTROL_UNIT_vlg_vec_tst $end
$var reg 1 ! CLOCK $end
$var reg 8 " MBR_IN [7:0] $end
$var reg 1 # N $end
$var reg 1 $ Z $end
$var wire 1 % MIR [35] $end
$var wire 1 & MIR [34] $end
$var wire 1 ' MIR [33] $end
$var wire 1 ( MIR [32] $end
$var wire 1 ) MIR [31] $end
$var wire 1 * MIR [30] $end
$var wire 1 + MIR [29] $end
$var wire 1 , MIR [28] $end
$var wire 1 - MIR [27] $end
$var wire 1 . MIR [26] $end
$var wire 1 / MIR [25] $end
$var wire 1 0 MIR [24] $end
$var wire 1 1 MIR [23] $end
$var wire 1 2 MIR [22] $end
$var wire 1 3 MIR [21] $end
$var wire 1 4 MIR [20] $end
$var wire 1 5 MIR [19] $end
$var wire 1 6 MIR [18] $end
$var wire 1 7 MIR [17] $end
$var wire 1 8 MIR [16] $end
$var wire 1 9 MIR [15] $end
$var wire 1 : MIR [14] $end
$var wire 1 ; MIR [13] $end
$var wire 1 < MIR [12] $end
$var wire 1 = MIR [11] $end
$var wire 1 > MIR [10] $end
$var wire 1 ? MIR [9] $end
$var wire 1 @ MIR [8] $end
$var wire 1 A MIR [7] $end
$var wire 1 B MIR [6] $end
$var wire 1 C MIR [5] $end
$var wire 1 D MIR [4] $end
$var wire 1 E MIR [3] $end
$var wire 1 F MIR [2] $end
$var wire 1 G MIR [1] $end
$var wire 1 H MIR [0] $end
$var wire 1 I MPC [8] $end
$var wire 1 J MPC [7] $end
$var wire 1 K MPC [6] $end
$var wire 1 L MPC [5] $end
$var wire 1 M MPC [4] $end
$var wire 1 N MPC [3] $end
$var wire 1 O MPC [2] $end
$var wire 1 P MPC [1] $end
$var wire 1 Q MPC [0] $end
$var wire 1 R write_enable $end
$var wire 1 S sampler $end
$scope module i1 $end
$var wire 1 T gnd $end
$var wire 1 U vcc $end
$var wire 1 V unknown $end
$var tri1 1 W devclrn $end
$var tri1 1 X devpor $end
$var tri1 1 Y devoe $end
$var wire 1 Z inst2|inst8~regout $end
$var wire 1 [ N~combout $end
$var wire 1 \ inst2|inst8~feeder_combout $end
$var wire 1 ] CLOCK~combout $end
$var wire 1 ^ CLOCK~clkctrl_outclk $end
$var wire 1 _ Z~combout $end
$var wire 1 ` inst2|inst1~regout $end
$var wire 1 a inst2|inst6~0_combout $end
$var wire 1 b inst2|inst6~combout $end
$var wire 1 c inst1~regout $end
$var wire 1 d rom|altsyncram_component|auto_generated|q_a [35] $end
$var wire 1 e rom|altsyncram_component|auto_generated|q_a [34] $end
$var wire 1 f rom|altsyncram_component|auto_generated|q_a [33] $end
$var wire 1 g rom|altsyncram_component|auto_generated|q_a [32] $end
$var wire 1 h rom|altsyncram_component|auto_generated|q_a [31] $end
$var wire 1 i rom|altsyncram_component|auto_generated|q_a [30] $end
$var wire 1 j rom|altsyncram_component|auto_generated|q_a [29] $end
$var wire 1 k rom|altsyncram_component|auto_generated|q_a [28] $end
$var wire 1 l rom|altsyncram_component|auto_generated|q_a [27] $end
$var wire 1 m rom|altsyncram_component|auto_generated|q_a [26] $end
$var wire 1 n rom|altsyncram_component|auto_generated|q_a [25] $end
$var wire 1 o rom|altsyncram_component|auto_generated|q_a [24] $end
$var wire 1 p rom|altsyncram_component|auto_generated|q_a [23] $end
$var wire 1 q rom|altsyncram_component|auto_generated|q_a [22] $end
$var wire 1 r rom|altsyncram_component|auto_generated|q_a [21] $end
$var wire 1 s rom|altsyncram_component|auto_generated|q_a [20] $end
$var wire 1 t rom|altsyncram_component|auto_generated|q_a [19] $end
$var wire 1 u rom|altsyncram_component|auto_generated|q_a [18] $end
$var wire 1 v rom|altsyncram_component|auto_generated|q_a [17] $end
$var wire 1 w rom|altsyncram_component|auto_generated|q_a [16] $end
$var wire 1 x rom|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 y rom|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 z rom|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 { rom|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 | rom|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 } rom|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 ~ rom|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 !! rom|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 "! rom|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 #! rom|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 $! rom|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 %! rom|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 &! rom|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 '! rom|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 (! rom|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 )! rom|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 *! MBR_IN~combout [7] $end
$var wire 1 +! MBR_IN~combout [6] $end
$var wire 1 ,! MBR_IN~combout [5] $end
$var wire 1 -! MBR_IN~combout [4] $end
$var wire 1 .! MBR_IN~combout [3] $end
$var wire 1 /! MBR_IN~combout [2] $end
$var wire 1 0! MBR_IN~combout [1] $end
$var wire 1 1! MBR_IN~combout [0] $end
$var wire 1 2! inst2|inst9 [7] $end
$var wire 1 3! inst2|inst9 [6] $end
$var wire 1 4! inst2|inst9 [5] $end
$var wire 1 5! inst2|inst9 [4] $end
$var wire 1 6! inst2|inst9 [3] $end
$var wire 1 7! inst2|inst9 [2] $end
$var wire 1 8! inst2|inst9 [1] $end
$var wire 1 9! inst2|inst9 [0] $end
$var wire 1 :! rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [8] $end
$var wire 1 ;! rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [7] $end
$var wire 1 <! rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [6] $end
$var wire 1 =! rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [5] $end
$var wire 1 >! rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [4] $end
$var wire 1 ?! rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [3] $end
$var wire 1 @! rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [2] $end
$var wire 1 A! rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [1] $end
$var wire 1 B! rom|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0] $end
$var wire 1 C! rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [8] $end
$var wire 1 D! rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [7] $end
$var wire 1 E! rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [6] $end
$var wire 1 F! rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [5] $end
$var wire 1 G! rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [4] $end
$var wire 1 H! rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [3] $end
$var wire 1 I! rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [2] $end
$var wire 1 J! rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [1] $end
$var wire 1 K! rom|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0] $end
$var wire 1 L! rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [8] $end
$var wire 1 M! rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [7] $end
$var wire 1 N! rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [6] $end
$var wire 1 O! rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [5] $end
$var wire 1 P! rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [4] $end
$var wire 1 Q! rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [3] $end
$var wire 1 R! rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [2] $end
$var wire 1 S! rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [1] $end
$var wire 1 T! rom|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 U! rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 V! rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 W! rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 X! rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 Y! rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 Z! rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 [! rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 \! rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 ]! rom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b10000 "
0#
0$
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xR
xS
0T
1U
xV
1W
1X
1Y
0Z
0[
x\
0]
x^
0_
0`
xa
xb
0c
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
01!
00!
0/!
0.!
1-!
0,!
0+!
0*!
x9!
x8!
x7!
x6!
x5!
x4!
x3!
x2!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
$end
#135
0^
#1103
0a
#1666
0b
#1716
02!
#1718
08!
05!
#1723
07!
#1726
03!
#1729
04!
#1730
09!
06!
#4045
0,
#4047
0)
#4066
0%
#4359
0F
#4377
0E
#4387
0B
#4405
0(
#4421
0@
0+
#4423
0*
#4431
0&
#4446
07
#4475
0'
#4477
0R
#4499
08
#4503
00
#4693
0G
#4720
0D
#4729
0C
#4747
0H
#4758
02
#4774
0A
#4798
0?
#4840
0<
#5054
05
#5124
06
#5129
0-
#5142
04
#5148
0=
#5210
0>
#5217
0:
#5250
09
#5453
01
#5515
0/
#5521
0;
#5577
0.
#5830
03
#6770
0I
#6814
0J
#6836
0M
#6979
0\
#6995
0Q
#7182
0K
#7184
0P
#7191
0O
#7253
0L
#7611
0N
#140000
1!
0S
#141100
1]
#141235
1^
#200000
0!
1S
#201100
0]
#201235
0^
#206356
1A!
1k
#207629
18!
#210401
1,
#213095
1P
#340000
1!
0S
#341100
1]
#341235
1^
#400000
0!
1S
#401100
0]
#401235
0^
#406353
1T!
1M!
1~
1w
#406356
0A!
0k
#406357
1K!
1I!
1H!
1C!
1u
1s
1r
1m
#406368
1]!
1Y!
1)!
1%!
#407629
08!
#408075
15!
#410401
0,
#410852
18
#411088
1D
#411115
1H
#411151
1?
#411481
16
#411499
14
#411934
1.
#412187
13
#413095
0P
#413193
1M
#420000
b1010000 "
b1011000 "
b1011010 "
0S
#420914
1.!
#420934
10!
#421070
1+!
#423392
13!
#427387
16!
#427390
18!
#428848
1K
#432856
1P
#433268
1N
#540000
1!
1S
#541100
1]
#541235
1^
#600000
0!
0S
#601100
0]
#601235
0^
#606353
0T!
0M!
0~
0w
#606357
0K!
0I!
0H!
0C!
0u
0s
0r
0m
#606368
0]!
0Y!
0)!
0%!
#608075
08!
05!
#608083
03!
#608087
06!
#610852
08
#611088
0D
#611115
0H
#611151
0?
#611481
06
#611499
04
#611934
0.
#612187
03
#613193
0M
#613539
0K
#613541
0P
#613968
0N
#740000
1!
1S
#741100
1]
#741235
1^
#800000
0!
0S
#801100
0]
#801235
0^
#806356
1A!
1k
#807629
18!
#810401
1,
#813095
1P
#820000
b11010 "
b10010 "
b10000 "
1S
#820914
0.!
#820934
00!
#821070
0+!
#940000
1!
0S
#941100
1]
#941235
1^
#1000000
0!
1S
#1001100
0]
#1001235
0^
#1006353
1T!
1M!
1~
1w
#1006356
0A!
0k
#1006357
1K!
1I!
1H!
1C!
1u
1s
1r
1m
#1006368
1]!
1Y!
1)!
1%!
#1007629
08!
#1008075
15!
#1010401
0,
#1010852
18
#1011088
1D
#1011115
1H
#1011151
1?
#1011481
16
#1011499
14
#1011934
1.
#1012187
13
#1013095
0P
#1013193
1M
#1140000
1!
0S
#1141100
1]
#1141235
1^
#1200000
0!
1S
#1201100
0]
#1201235
0^
#1206353
0T!
1S!
0~
1}
#1206356
1B!
1>!
1l
1h
#1206357
0C!
0m
#1206368
0]!
1[!
0Y!
1V!
0)!
1'!
0%!
1"!
#1207680
19!
#1210403
1)
#1210727
1F
#1211088
0D
#1211115
0H
#1211142
1A
#1211151
0?
#1211485
1-
#1211563
1>
#1211934
0.
#1212945
1Q
#1340000
1!
0S
#1341100
1]
#1341235
1^
#1400000
