TimeQuest Timing Analyzer report for system
Sun Jan 22 18:45:34 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk_in'
 12. Slow Model Setup: 'FP_DEPOSIT'
 13. Slow Model Setup: 'FP_EXAMINE'
 14. Slow Model Setup: 'FP_ADDR_LOAD'
 15. Slow Model Hold: 'clk_in'
 16. Slow Model Hold: 'FP_EXAMINE'
 17. Slow Model Hold: 'FP_ADDR_LOAD'
 18. Slow Model Hold: 'FP_DEPOSIT'
 19. Slow Model Recovery: 'clk_in'
 20. Slow Model Removal: 'clk_in'
 21. Slow Model Minimum Pulse Width: 'clk_in'
 22. Slow Model Minimum Pulse Width: 'FP_ADDR_LOAD'
 23. Slow Model Minimum Pulse Width: 'FP_DEPOSIT'
 24. Slow Model Minimum Pulse Width: 'FP_EXAMINE'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Propagation Delay
 30. Minimum Propagation Delay
 31. Fast Model Setup Summary
 32. Fast Model Hold Summary
 33. Fast Model Recovery Summary
 34. Fast Model Removal Summary
 35. Fast Model Minimum Pulse Width Summary
 36. Fast Model Setup: 'clk_in'
 37. Fast Model Setup: 'FP_DEPOSIT'
 38. Fast Model Setup: 'FP_EXAMINE'
 39. Fast Model Setup: 'FP_ADDR_LOAD'
 40. Fast Model Hold: 'clk_in'
 41. Fast Model Hold: 'FP_EXAMINE'
 42. Fast Model Hold: 'FP_ADDR_LOAD'
 43. Fast Model Hold: 'FP_DEPOSIT'
 44. Fast Model Recovery: 'clk_in'
 45. Fast Model Removal: 'clk_in'
 46. Fast Model Minimum Pulse Width: 'clk_in'
 47. Fast Model Minimum Pulse Width: 'FP_ADDR_LOAD'
 48. Fast Model Minimum Pulse Width: 'FP_DEPOSIT'
 49. Fast Model Minimum Pulse Width: 'FP_EXAMINE'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Propagation Delay
 55. Minimum Propagation Delay
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Progagation Delay
 62. Minimum Progagation Delay
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; system                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5AT144A7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                     ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; clk_in       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_in }       ;
; FP_ADDR_LOAD ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FP_ADDR_LOAD } ;
; FP_DEPOSIT   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FP_DEPOSIT }   ;
; FP_EXAMINE   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { FP_EXAMINE }   ;
+--------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+----------------------------------------------------+
; Slow Model Fmax Summary                            ;
+------------+-----------------+--------------+------+
; Fmax       ; Restricted Fmax ; Clock Name   ; Note ;
+------------+-----------------+--------------+------+
; 46.75 MHz  ; 46.75 MHz       ; clk_in       ;      ;
; 183.76 MHz ; 183.76 MHz      ; FP_DEPOSIT   ;      ;
; 210.44 MHz ; 210.44 MHz      ; FP_ADDR_LOAD ;      ;
; 211.69 MHz ; 211.69 MHz      ; FP_EXAMINE   ;      ;
+------------+-----------------+--------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------+
; Slow Model Setup Summary               ;
+--------------+---------+---------------+
; Clock        ; Slack   ; End Point TNS ;
+--------------+---------+---------------+
; clk_in       ; -20.390 ; -1905.615     ;
; FP_DEPOSIT   ; -8.556  ; -8.556        ;
; FP_EXAMINE   ; -8.262  ; -8.262        ;
; FP_ADDR_LOAD ; -8.030  ; -8.030        ;
+--------------+---------+---------------+


+---------------------------------------+
; Slow Model Hold Summary               ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; clk_in       ; -0.862 ; -0.862        ;
; FP_EXAMINE   ; 0.911  ; 0.000         ;
; FP_ADDR_LOAD ; 0.999  ; 0.000         ;
; FP_DEPOSIT   ; 1.017  ; 0.000         ;
+--------------+--------+---------------+


+---------------------------------+
; Slow Model Recovery Summary     ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; clk_in ; -6.423 ; -12.798       ;
+--------+--------+---------------+


+---------------------------------+
; Slow Model Removal Summary      ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; clk_in ; -0.183 ; -0.338        ;
+--------+--------+---------------+


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+--------------+--------+----------------+
; Clock        ; Slack  ; End Point TNS  ;
+--------------+--------+----------------+
; clk_in       ; -2.064 ; -744.509       ;
; FP_ADDR_LOAD ; -1.631 ; -1.631         ;
; FP_DEPOSIT   ; -1.631 ; -1.631         ;
; FP_EXAMINE   ; -1.631 ; -1.631         ;
+--------------+--------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_in'                                                                                                                                                                                                                                                                                                                              ;
+---------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                               ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -20.390 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_we_reg        ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.030      ; 20.228     ;
; -20.390 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg0  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.030      ; 20.228     ;
; -20.390 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg1  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.030      ; 20.228     ;
; -20.390 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg2  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.030      ; 20.228     ;
; -20.390 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg3  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.030      ; 20.228     ;
; -20.390 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg4  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.030      ; 20.228     ;
; -20.390 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg5  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.030      ; 20.228     ;
; -20.390 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg6  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.030      ; 20.228     ;
; -20.390 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg7  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.030      ; 20.228     ;
; -20.390 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg8  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.030      ; 20.228     ;
; -20.390 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg9  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.030      ; 20.228     ;
; -20.390 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg10 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.030      ; 20.228     ;
; -20.390 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg11 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.030      ; 20.228     ;
; -20.361 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_we_reg        ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 20.199     ;
; -20.361 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg0  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 20.199     ;
; -20.361 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg1  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 20.199     ;
; -20.361 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg2  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 20.199     ;
; -20.361 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg3  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 20.199     ;
; -20.361 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg4  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 20.199     ;
; -20.361 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg5  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 20.199     ;
; -20.361 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg6  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 20.199     ;
; -20.361 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg7  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 20.199     ;
; -20.361 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg8  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 20.199     ;
; -20.361 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg9  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 20.199     ;
; -20.361 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg10 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 20.199     ;
; -20.361 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg11 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.038      ; 20.199     ;
; -20.318 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_we_reg        ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 20.329     ;
; -20.318 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg0  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 20.329     ;
; -20.318 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg1  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 20.329     ;
; -20.318 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg2  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 20.329     ;
; -20.318 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg3  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 20.329     ;
; -20.318 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg4  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 20.329     ;
; -20.318 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg5  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 20.329     ;
; -20.318 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg6  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 20.329     ;
; -20.318 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg7  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 20.329     ;
; -20.318 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg8  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 20.329     ;
; -20.318 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg9  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 20.329     ;
; -20.318 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg10 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 20.329     ;
; -20.318 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg11 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.138     ; 20.329     ;
; -20.294 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_we_reg        ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.045      ; 20.147     ;
; -20.294 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg0  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.045      ; 20.147     ;
; -20.294 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg1  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.045      ; 20.147     ;
; -20.294 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg2  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.045      ; 20.147     ;
; -20.294 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg3  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.045      ; 20.147     ;
; -20.294 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg4  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.045      ; 20.147     ;
; -20.294 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg5  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.045      ; 20.147     ;
; -20.294 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg6  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.045      ; 20.147     ;
; -20.294 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg7  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.045      ; 20.147     ;
; -20.294 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg8  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.045      ; 20.147     ;
; -20.294 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg9  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.045      ; 20.147     ;
; -20.294 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg10 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.045      ; 20.147     ;
; -20.294 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg11 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; 0.045      ; 20.147     ;
; -20.278 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_we_reg        ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.098     ; 20.313     ;
; -20.278 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg0  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.098     ; 20.313     ;
; -20.278 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg1  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.098     ; 20.313     ;
; -20.278 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg2  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.098     ; 20.313     ;
; -20.278 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg3  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.098     ; 20.313     ;
; -20.278 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg4  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.098     ; 20.313     ;
; -20.278 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg5  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.098     ; 20.313     ;
; -20.278 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg6  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.098     ; 20.313     ;
; -20.278 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg7  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.098     ; 20.313     ;
; -20.278 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg8  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.098     ; 20.313     ;
; -20.278 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg9  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.098     ; 20.313     ;
; -20.278 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg10 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.098     ; 20.313     ;
; -20.278 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg11 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.098     ; 20.313     ;
; -20.265 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_we_reg        ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.118     ;
; -20.265 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg0  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.118     ;
; -20.265 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg1  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.118     ;
; -20.265 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg2  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.118     ;
; -20.265 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg3  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.118     ;
; -20.265 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg4  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.118     ;
; -20.265 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg5  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.118     ;
; -20.265 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg6  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.118     ;
; -20.265 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg7  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.118     ;
; -20.265 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg8  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.118     ;
; -20.265 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg9  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.118     ;
; -20.265 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg10 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.118     ;
; -20.265 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg11 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.118     ;
; -20.264 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_we_reg        ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.117     ;
; -20.264 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg0  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.117     ;
; -20.264 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg1  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.117     ;
; -20.264 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg2  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.117     ;
; -20.264 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg3  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.117     ;
; -20.264 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg4  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.117     ;
; -20.264 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg5  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.117     ;
; -20.264 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg6  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.117     ;
; -20.264 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg7  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.117     ;
; -20.264 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg8  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.117     ;
; -20.264 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg9  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.117     ;
; -20.264 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg10 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.117     ;
; -20.264 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg11 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; 0.053      ; 20.117     ;
; -20.222 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_we_reg        ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.123     ; 20.248     ;
; -20.222 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg0  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.123     ; 20.248     ;
; -20.222 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg1  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.123     ; 20.248     ;
; -20.222 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg2  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.123     ; 20.248     ;
; -20.222 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg3  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.123     ; 20.248     ;
; -20.222 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg4  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.123     ; 20.248     ;
; -20.222 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg5  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.123     ; 20.248     ;
; -20.222 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg6  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.123     ; 20.248     ;
; -20.222 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg7  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.123     ; 20.248     ;
+---------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FP_DEPOSIT'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.556 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -3.391     ; 4.461      ;
; -8.403 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -3.390     ; 4.309      ;
; -6.955 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -1.491     ; 4.760      ;
; -6.765 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -1.933     ; 4.128      ;
; -6.718 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -1.012     ; 5.002      ;
; -6.646 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.664     ; 5.278      ;
; -6.571 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -1.016     ; 4.851      ;
; -6.527 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.667     ; 5.156      ;
; -6.520 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.669     ; 5.147      ;
; -6.332 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -1.018     ; 4.610      ;
; -4.278 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_DEPOSIT  ; 1.000        ; -0.029     ; 3.545      ;
; -4.036 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 1.000        ; 0.000      ; 3.332      ;
; -3.930 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_DEPOSIT  ; 1.000        ; -0.037     ; 3.189      ;
; -3.459 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; 0.559      ; 3.314      ;
; -2.936 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.500        ; 2.491      ; 4.223      ;
; -2.436 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; 2.491      ; 4.223      ;
; -2.221 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 0.500        ; 2.491      ; 3.508      ;
; -1.721 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 1.000        ; 2.491      ; 3.508      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FP_EXAMINE'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.262 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -3.354     ; 4.457      ;
; -8.109 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -3.353     ; 4.305      ;
; -6.661 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -1.454     ; 4.756      ;
; -6.471 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -1.896     ; 4.124      ;
; -6.424 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.975     ; 4.998      ;
; -6.352 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.627     ; 5.274      ;
; -6.277 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.979     ; 4.847      ;
; -6.233 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.630     ; 5.152      ;
; -6.226 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.632     ; 5.143      ;
; -6.038 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.981     ; 4.606      ;
; -3.984 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_EXAMINE  ; 1.000        ; 0.008      ; 3.541      ;
; -3.742 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_EXAMINE  ; 1.000        ; 0.037      ; 3.328      ;
; -3.636 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 1.000        ; 0.000      ; 3.185      ;
; -3.165 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; 0.596      ; 3.310      ;
; -2.642 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.500        ; 2.528      ; 4.219      ;
; -2.142 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; 2.528      ; 4.219      ;
; -1.862 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 0.500        ; 2.528      ; 3.439      ;
; -1.362 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 1.000        ; 2.528      ; 3.439      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'FP_ADDR_LOAD'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -8.030 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -3.362     ; 4.468      ;
; -7.877 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -3.361     ; 4.316      ;
; -6.429 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -1.462     ; 4.767      ;
; -6.239 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -1.904     ; 4.135      ;
; -6.192 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.983     ; 5.009      ;
; -6.120 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.635     ; 5.285      ;
; -6.045 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.987     ; 4.858      ;
; -6.001 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.638     ; 5.163      ;
; -5.994 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.640     ; 5.154      ;
; -5.806 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.989     ; 4.617      ;
; -3.752 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 1.000        ; 0.000      ; 3.552      ;
; -3.510 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_ADDR_LOAD ; 1.000        ; 0.029      ; 3.339      ;
; -3.404 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_ADDR_LOAD ; 1.000        ; -0.008     ; 3.196      ;
; -2.933 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; 0.588      ; 3.321      ;
; -2.410 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.500        ; 2.520      ; 4.230      ;
; -1.910 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; 2.520      ; 4.230      ;
; -1.699 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.500        ; 2.520      ; 3.519      ;
; -1.199 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 1.000        ; 2.520      ; 3.519      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_in'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.862 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 5.881      ; 5.019      ;
; -0.362 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; -0.500       ; 5.881      ; 5.019      ;
; 0.161  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 3.949      ; 4.110      ;
; 0.178  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 5.049      ; 5.227      ;
; 0.193  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 5.049      ; 5.242      ;
; 0.193  ; clk_in                                                                                                                                                                                              ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                       ; clk_in       ; clk_in      ; 0.000        ; 5.060      ; 5.253      ;
; 0.429  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_we_reg                                                                                    ; clk_in       ; clk_in      ; 0.000        ; 1.025      ; 1.712      ;
; 0.456  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 5.048      ; 5.504      ;
; 0.557  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                            ; clk_in       ; clk_in      ; 0.000        ; 5.058      ; 5.615      ;
; 0.632  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; FP_EXAMINE   ; clk_in      ; 0.000        ; 3.353      ; 3.985      ;
; 0.655  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clk_in       ; clk_in      ; 0.000        ; 4.424      ; 5.079      ;
; 0.678  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 5.049      ; 5.227      ;
; 0.693  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clk_in       ; clk_in      ; 0.000        ; 1.006      ; 1.699      ;
; 0.693  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 5.049      ; 5.242      ;
; 0.693  ; clk_in                                                                                                                                                                                              ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                       ; clk_in       ; clk_in      ; -0.500       ; 5.060      ; 5.253      ;
; 0.738  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 3.390      ; 4.128      ;
; 0.755  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                            ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.098      ; 1.111      ;
; 0.797  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg2                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.093      ; 1.148      ;
; 0.799  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 0.079      ; 1.136      ;
; 0.816  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_we_reg                                                                                   ; clk_in       ; clk_in      ; 0.000        ; 1.010      ; 2.084      ;
; 0.828  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                            ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 1.158      ;
; 0.829  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg6                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.082      ; 1.169      ;
; 0.832  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg1                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.090      ; 1.180      ;
; 0.836  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_we_reg                                                                                    ; clk_in       ; clk_in      ; 0.000        ; 1.008      ; 2.102      ;
; 0.859  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg7                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.080      ; 1.197      ;
; 0.956  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 5.048      ; 5.504      ;
; 0.957  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg3                                                                              ; clk_in       ; clk_in      ; 0.000        ; -0.035     ; 1.180      ;
; 0.980  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; FP_ADDR_LOAD ; clk_in      ; 0.000        ; 3.361      ; 4.341      ;
; 0.991  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg0                                                                              ; clk_in       ; clk_in      ; 0.000        ; -0.059     ; 1.190      ;
; 1.016  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 4.924      ; 5.940      ;
; 1.023  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 4.919      ; 5.942      ;
; 1.057  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                            ; clk_in       ; clk_in      ; -0.500       ; 5.058      ; 5.615      ;
; 1.105  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 0.117      ; 1.480      ;
; 1.119  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 0.068      ; 1.445      ;
; 1.148  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.084      ; 1.490      ;
; 1.152  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.094      ; 1.504      ;
; 1.155  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clk_in       ; clk_in      ; -0.500       ; 4.424      ; 5.079      ;
; 1.158  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg5                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.088      ; 1.504      ;
; 1.160  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg2                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.086      ; 1.504      ;
; 1.171  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.000      ; 1.171      ;
; 1.172  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg1                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.098      ; 1.528      ;
; 1.179  ; top_level:cpu|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                            ; top_level:cpu|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                            ; clk_in       ; clk_in      ; 0.000        ; 0.000      ; 1.179      ;
; 1.185  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg6                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.090      ; 1.533      ;
; 1.185  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.000      ; 1.185      ;
; 1.188  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.086      ; 1.532      ;
; 1.195  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg7                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.526      ;
; 1.198  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg1                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.083      ; 1.539      ;
; 1.201  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 3.117      ; 4.318      ;
; 1.211  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.084      ; 1.553      ;
; 1.212  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg6                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.075      ; 1.545      ;
; 1.216  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.068      ; 1.542      ;
; 1.216  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                       ; clk_in       ; clk_in      ; 0.000        ; 3.128      ; 4.344      ;
; 1.216  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 3.117      ; 4.333      ;
; 1.220  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg10                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.072      ; 1.550      ;
; 1.223  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10                                                                            ; clk_in       ; clk_in      ; 0.000        ; 0.068      ; 1.549      ;
; 1.226  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg2                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.069      ; 1.553      ;
; 1.229  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 2.721      ; 3.950      ;
; 1.232  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; -0.057     ; 1.433      ;
; 1.232  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg1                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.066      ; 1.556      ;
; 1.235  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg6                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.060      ; 1.553      ;
; 1.237  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg8                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.069      ; 1.564      ;
; 1.238  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg4                                                                              ; clk_in       ; clk_in      ; 0.000        ; -0.035     ; 1.461      ;
; 1.245  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 4.884      ; 6.129      ;
; 1.246  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.058      ; 1.562      ;
; 1.247  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                 ; clk_in       ; clk_in      ; 0.000        ; 0.000      ; 1.247      ;
; 1.250  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg7                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.056      ; 1.564      ;
; 1.250  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg6                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.058      ; 1.566      ;
; 1.298  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3                                                                             ; clk_in       ; clk_in      ; 0.000        ; -0.031     ; 1.525      ;
; 1.304  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_address_reg4                                                                              ; clk_in       ; clk_in      ; 0.000        ; -0.047     ; 1.515      ;
; 1.310  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; -0.084     ; 1.484      ;
; 1.312  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0                                                                             ; clk_in       ; clk_in      ; 0.000        ; -0.055     ; 1.515      ;
; 1.315  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg3                                                                              ; clk_in       ; clk_in      ; 0.000        ; -0.042     ; 1.531      ;
; 1.321  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg0                                                                              ; clk_in       ; clk_in      ; 0.000        ; -0.066     ; 1.513      ;
; 1.321  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg0                                                                              ; clk_in       ; clk_in      ; 0.000        ; -0.051     ; 1.528      ;
; 1.326  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; clk_in       ; clk_in      ; 0.000        ; 1.932      ; 3.258      ;
; 1.337  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg3                                                                             ; clk_in       ; clk_in      ; 0.000        ; -0.057     ; 1.538      ;
; 1.351  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg3                                                                              ; clk_in       ; clk_in      ; 0.000        ; -0.059     ; 1.550      ;
; 1.352  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 5.073      ; 6.425      ;
; 1.355  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg0                                                                             ; clk_in       ; clk_in      ; 0.000        ; -0.081     ; 1.532      ;
; 1.363  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg0                                                                              ; clk_in       ; clk_in      ; 0.000        ; -0.083     ; 1.538      ;
; 1.369  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 3.503      ; 4.872      ;
; 1.391  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.000      ; 1.391      ;
; 1.393  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_we_reg                                                                                    ; clk_in       ; clk_in      ; 0.000        ; 1.014      ; 2.665      ;
; 1.397  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_we_reg                                                                                    ; clk_in       ; clk_in      ; 0.000        ; 1.040      ; 2.695      ;
; 1.399  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 3.507      ; 4.906      ;
; 1.410  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg                                                                                   ; clk_in       ; clk_in      ; 0.000        ; 1.036      ; 2.704      ;
; 1.423  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 4.883      ; 6.306      ;
; 1.437  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_address_reg6                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.070      ; 1.765      ;
; 1.447  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_address_reg1                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.078      ; 1.783      ;
; 1.449  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 0.089      ; 1.796      ;
; 1.465  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 0.103      ; 1.826      ;
; 1.470  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_address_reg7                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.068      ; 1.796      ;
; 1.470  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a2~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 0.068      ; 1.796      ;
; 1.477  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg11                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.065      ; 1.800      ;
; 1.479  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg6                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.085      ; 1.822      ;
; 1.479  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 3.116      ; 4.595      ;
; 1.487  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg6                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.075      ; 1.820      ;
; 1.511  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg6                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.064      ; 1.833      ;
; 1.516  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 4.924      ; 5.940      ;
; 1.523  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 4.919      ; 5.942      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FP_EXAMINE'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.911 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 0.000        ; 2.528      ; 3.439      ;
; 1.328 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; 2.528      ; 3.856      ;
; 1.411 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; -0.500       ; 2.528      ; 3.439      ;
; 1.585 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 0.000        ; 0.000      ; 1.585      ;
; 1.828 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; -0.500       ; 2.528      ; 3.856      ;
; 2.351 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; 0.596      ; 2.947      ;
; 2.928 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_EXAMINE  ; 0.000        ; 0.037      ; 2.965      ;
; 3.170 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_EXAMINE  ; 0.000        ; 0.008      ; 3.178      ;
; 4.258 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.981     ; 3.277      ;
; 4.410 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.979     ; 3.431      ;
; 4.622 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.630     ; 3.992      ;
; 4.699 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.627     ; 4.072      ;
; 4.717 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.975     ; 3.742      ;
; 4.766 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.632     ; 4.134      ;
; 4.926 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -1.454     ; 3.472      ;
; 5.657 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -1.896     ; 3.761      ;
; 6.309 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -3.353     ; 2.956      ;
; 6.464 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -3.354     ; 3.110      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FP_ADDR_LOAD'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.999 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.000        ; 2.520      ; 3.519      ;
; 1.333 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.000        ; 0.000      ; 1.333      ;
; 1.338 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; 2.520      ; 3.858      ;
; 1.499 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; -0.500       ; 2.520      ; 3.519      ;
; 1.838 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; -0.500       ; 2.520      ; 3.858      ;
; 2.361 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; 0.588      ; 2.949      ;
; 2.832 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_ADDR_LOAD ; 0.000        ; -0.008     ; 2.824      ;
; 2.938 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_ADDR_LOAD ; 0.000        ; 0.029      ; 2.967      ;
; 4.268 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.989     ; 3.279      ;
; 4.420 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.987     ; 3.433      ;
; 4.632 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.638     ; 3.994      ;
; 4.709 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.635     ; 4.074      ;
; 4.727 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.983     ; 3.744      ;
; 4.776 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.640     ; 4.136      ;
; 4.936 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -1.462     ; 3.474      ;
; 5.667 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -1.904     ; 3.763      ;
; 6.319 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -3.361     ; 2.958      ;
; 6.474 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -3.362     ; 3.112      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'FP_DEPOSIT'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.017 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 0.000        ; 2.491      ; 3.508      ;
; 1.357 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; 2.491      ; 3.848      ;
; 1.517 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; -0.500       ; 2.491      ; 3.508      ;
; 1.827 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 0.000        ; 0.000      ; 1.827      ;
; 1.857 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; -0.500       ; 2.491      ; 3.848      ;
; 2.380 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; 0.559      ; 2.939      ;
; 2.851 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_DEPOSIT  ; 0.000        ; -0.037     ; 2.814      ;
; 3.199 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_DEPOSIT  ; 0.000        ; -0.029     ; 3.170      ;
; 4.287 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -1.018     ; 3.269      ;
; 4.439 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -1.016     ; 3.423      ;
; 4.651 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.667     ; 3.984      ;
; 4.728 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.664     ; 4.064      ;
; 4.746 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -1.012     ; 3.734      ;
; 4.795 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.669     ; 4.126      ;
; 4.955 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -1.491     ; 3.464      ;
; 5.686 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -1.933     ; 3.753      ;
; 6.338 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -3.390     ; 2.948      ;
; 6.493 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -3.391     ; 3.102      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk_in'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.423 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; -1.232     ; 4.451      ;
; -6.375 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -1.725     ; 3.901      ;
; -6.267 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; -1.231     ; 4.296      ;
; -6.219 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -1.724     ; 3.746      ;
; -4.923 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -0.267     ; 3.907      ;
; -4.916 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.668      ; 4.844      ;
; -4.886 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.226      ; 4.372      ;
; -4.868 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; 0.175      ; 4.294      ;
; -4.810 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 1.492      ; 5.562      ;
; -4.762 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; 0.999      ; 5.012      ;
; -4.739 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 1.147      ; 5.146      ;
; -4.736 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 1.495      ; 5.491      ;
; -4.691 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; 0.654      ; 4.596      ;
; -4.688 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; 1.002      ; 4.941      ;
; -4.618 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 1.141      ; 5.019      ;
; -4.570 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; 0.648      ; 4.469      ;
; -4.448 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 1.143      ; 4.851      ;
; -4.400 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; 0.650      ; 4.301      ;
; -4.089 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 1.490      ; 4.839      ;
; -4.041 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; 0.997      ; 4.289      ;
; -3.747 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 1.490      ; 4.497      ;
; -3.699 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; 0.997      ; 3.947      ;
; -2.436 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; FP_ADDR_LOAD ; clk_in      ; 0.500        ; 1.637      ; 3.324      ;
; -2.399 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; FP_ADDR_LOAD ; clk_in      ; 0.500        ; 2.130      ; 3.789      ;
; -2.194 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; FP_DEPOSIT   ; clk_in      ; 0.500        ; 1.666      ; 3.111      ;
; -2.157 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; FP_DEPOSIT   ; clk_in      ; 0.500        ; 2.159      ; 3.576      ;
; -2.088 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; FP_EXAMINE   ; clk_in      ; 0.500        ; 1.629      ; 2.968      ;
; -2.051 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; FP_EXAMINE   ; clk_in      ; 0.500        ; 2.122      ; 3.433      ;
; -1.617 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; 2.225      ; 3.093      ;
; -1.580 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 2.718      ; 3.558      ;
; -0.594 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; 4.157      ; 4.002      ;
; -0.557 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 4.650      ; 4.467      ;
; -0.094 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 1.000        ; 4.157      ; 4.002      ;
; -0.057 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 1.000        ; 4.650      ; 4.467      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk_in'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.183 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.000        ; 4.650      ; 4.467      ;
; -0.155 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 4.157      ; 4.002      ;
; 0.317  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 4.650      ; 4.467      ;
; 0.345  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 4.157      ; 4.002      ;
; 1.340  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 2.718      ; 3.558      ;
; 1.368  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 2.225      ; 3.093      ;
; 1.425  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.668      ; 1.593      ;
; 1.743  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 0.650      ; 1.893      ;
; 1.811  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; FP_EXAMINE   ; clk_in      ; -0.500       ; 2.122      ; 3.433      ;
; 1.835  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 1.490      ; 2.825      ;
; 1.839  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; FP_EXAMINE   ; clk_in      ; -0.500       ; 1.629      ; 2.968      ;
; 1.913  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 0.648      ; 2.061      ;
; 1.917  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; FP_DEPOSIT   ; clk_in      ; -0.500       ; 2.159      ; 3.576      ;
; 1.945  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; FP_DEPOSIT   ; clk_in      ; -0.500       ; 1.666      ; 3.111      ;
; 2.034  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 0.654      ; 2.188      ;
; 2.159  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; FP_ADDR_LOAD ; clk_in      ; -0.500       ; 2.130      ; 3.789      ;
; 2.187  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; FP_ADDR_LOAD ; clk_in      ; -0.500       ; 1.637      ; 3.324      ;
; 2.605  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 1.141      ; 3.246      ;
; 2.608  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 1.495      ; 3.603      ;
; 2.682  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 1.492      ; 3.674      ;
; 2.693  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 0.999      ; 3.192      ;
; 2.837  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 0.997      ; 3.334      ;
; 2.963  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 1.002      ; 3.465      ;
; 3.071  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 1.143      ; 3.714      ;
; 3.120  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 1.490      ; 4.110      ;
; 3.252  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 0.175      ; 2.927      ;
; 3.311  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 1.147      ; 3.958      ;
; 3.450  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 0.997      ; 3.947      ;
; 3.874  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; -1.231     ; 2.143      ;
; 4.635  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; -1.724     ; 2.411      ;
; 4.646  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.226      ; 4.372      ;
; 4.674  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; -0.267     ; 3.907      ;
; 4.790  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; -1.725     ; 2.565      ;
; 4.933  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; -1.232     ; 3.201      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_in'                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg2   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FP_ADDR_LOAD'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; FP_ADDR_LOAD ; Rise       ; FP_ADDR_LOAD                                                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_ADDR_LOAD ; Rise       ; FP_ADDR_LOAD|combout                                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_ADDR_LOAD ; Rise       ; FP_ADDR_LOAD|combout                                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_ADDR_LOAD ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_ADDR_LOAD ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_ADDR_LOAD ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_ADDR_LOAD ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FP_DEPOSIT'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; FP_DEPOSIT ; Rise       ; FP_DEPOSIT                                                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_DEPOSIT ; Rise       ; FP_DEPOSIT|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_DEPOSIT ; Rise       ; FP_DEPOSIT|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_DEPOSIT ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_DEPOSIT ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_DEPOSIT ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_DEPOSIT ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'FP_EXAMINE'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; FP_EXAMINE ; Rise       ; FP_EXAMINE                                                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_EXAMINE ; Rise       ; FP_EXAMINE|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_EXAMINE ; Rise       ; FP_EXAMINE|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_EXAMINE ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_EXAMINE ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_EXAMINE ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_EXAMINE ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+------------------+--------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+--------------+--------+--------+------------+-----------------+
; FP_ADDR_LOAD     ; FP_ADDR_LOAD ; 2.199  ; 2.199  ; Rise       ; FP_ADDR_LOAD    ;
; clk_in           ; FP_ADDR_LOAD ; 2.910  ; 2.910  ; Rise       ; FP_ADDR_LOAD    ;
; not_reset        ; FP_ADDR_LOAD ; 7.788  ; 7.788  ; Rise       ; FP_ADDR_LOAD    ;
; FP_DEPOSIT       ; FP_DEPOSIT   ; 2.721  ; 2.721  ; Rise       ; FP_DEPOSIT      ;
; clk_in           ; FP_DEPOSIT   ; 3.436  ; 3.436  ; Rise       ; FP_DEPOSIT      ;
; not_reset        ; FP_DEPOSIT   ; 9.576  ; 9.576  ; Rise       ; FP_DEPOSIT      ;
; FP_EXAMINE       ; FP_EXAMINE   ; 2.362  ; 2.362  ; Rise       ; FP_EXAMINE      ;
; clk_in           ; FP_EXAMINE   ; 3.142  ; 3.142  ; Rise       ; FP_EXAMINE      ;
; not_reset        ; FP_EXAMINE   ; 8.219  ; 8.219  ; Rise       ; FP_EXAMINE      ;
; FP_SR_INPUT[*]   ; clk_in       ; 17.300 ; 17.300 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[0]  ; clk_in       ; 10.973 ; 10.973 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[1]  ; clk_in       ; 9.324  ; 9.324  ; Rise       ; clk_in          ;
;  FP_SR_INPUT[2]  ; clk_in       ; 13.481 ; 13.481 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[3]  ; clk_in       ; 14.114 ; 14.114 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[4]  ; clk_in       ; 13.902 ; 13.902 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[5]  ; clk_in       ; 14.501 ; 14.501 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[6]  ; clk_in       ; 14.635 ; 14.635 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[7]  ; clk_in       ; 15.761 ; 15.761 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[8]  ; clk_in       ; 15.657 ; 15.657 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[9]  ; clk_in       ; 15.762 ; 15.762 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[10] ; clk_in       ; 16.829 ; 16.829 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[11] ; clk_in       ; 17.300 ; 17.300 ; Rise       ; clk_in          ;
; HRQ              ; clk_in       ; 3.308  ; 3.308  ; Rise       ; clk_in          ;
; START            ; clk_in       ; 4.924  ; 4.924  ; Rise       ; clk_in          ;
; STEP             ; clk_in       ; 5.117  ; 5.117  ; Rise       ; clk_in          ;
; clk_in           ; clk_in       ; 7.797  ; 7.797  ; Rise       ; clk_in          ;
; not_reset        ; clk_in       ; 12.262 ; 12.262 ; Rise       ; clk_in          ;
+------------------+--------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+------------------+--------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+--------------+--------+--------+------------+-----------------+
; FP_ADDR_LOAD     ; FP_ADDR_LOAD ; -0.999 ; -0.999 ; Rise       ; FP_ADDR_LOAD    ;
; clk_in           ; FP_ADDR_LOAD ; -1.338 ; -1.338 ; Rise       ; FP_ADDR_LOAD    ;
; not_reset        ; FP_ADDR_LOAD ; -6.588 ; -6.588 ; Rise       ; FP_ADDR_LOAD    ;
; FP_DEPOSIT       ; FP_DEPOSIT   ; -1.017 ; -1.017 ; Rise       ; FP_DEPOSIT      ;
; clk_in           ; FP_DEPOSIT   ; -1.357 ; -1.357 ; Rise       ; FP_DEPOSIT      ;
; not_reset        ; FP_DEPOSIT   ; -7.872 ; -7.872 ; Rise       ; FP_DEPOSIT      ;
; FP_EXAMINE       ; FP_EXAMINE   ; -0.911 ; -0.911 ; Rise       ; FP_EXAMINE      ;
; clk_in           ; FP_EXAMINE   ; -1.328 ; -1.328 ; Rise       ; FP_EXAMINE      ;
; not_reset        ; FP_EXAMINE   ; -6.768 ; -6.768 ; Rise       ; FP_EXAMINE      ;
; FP_SR_INPUT[*]   ; clk_in       ; -3.529 ; -3.529 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[0]  ; clk_in       ; -6.403 ; -6.403 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[1]  ; clk_in       ; -3.529 ; -3.529 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[2]  ; clk_in       ; -7.013 ; -7.013 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[3]  ; clk_in       ; -8.768 ; -8.768 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[4]  ; clk_in       ; -8.319 ; -8.319 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[5]  ; clk_in       ; -8.118 ; -8.118 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[6]  ; clk_in       ; -8.638 ; -8.638 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[7]  ; clk_in       ; -9.305 ; -9.305 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[8]  ; clk_in       ; -8.560 ; -8.560 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[9]  ; clk_in       ; -8.445 ; -8.445 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[10] ; clk_in       ; -9.129 ; -9.129 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[11] ; clk_in       ; -7.770 ; -7.770 ; Rise       ; clk_in          ;
; HRQ              ; clk_in       ; -2.095 ; -2.095 ; Rise       ; clk_in          ;
; START            ; clk_in       ; -3.867 ; -3.867 ; Rise       ; clk_in          ;
; STEP             ; clk_in       ; -4.060 ; -4.060 ; Rise       ; clk_in          ;
; clk_in           ; clk_in       ; 0.862  ; 0.862  ; Rise       ; clk_in          ;
; not_reset        ; clk_in       ; -2.879 ; -2.879 ; Rise       ; clk_in          ;
+------------------+--------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+---------------------+--------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+--------------+--------+--------+------------+-----------------+
; clk_out             ; FP_ADDR_LOAD ; 8.192  ; 8.192  ; Rise       ; FP_ADDR_LOAD    ;
; clk_out             ; FP_DEPOSIT   ; 7.950  ; 7.950  ; Rise       ; FP_DEPOSIT      ;
; clk_out             ; FP_EXAMINE   ; 7.844  ; 7.844  ; Rise       ; FP_EXAMINE      ;
; FP_DATA_OUTPUT[*]   ; clk_in       ; 28.253 ; 28.253 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[0]  ; clk_in       ; 27.965 ; 27.965 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[1]  ; clk_in       ; 28.253 ; 28.253 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[2]  ; clk_in       ; 27.239 ; 27.239 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[3]  ; clk_in       ; 26.283 ; 26.283 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[4]  ; clk_in       ; 26.313 ; 26.313 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[5]  ; clk_in       ; 25.740 ; 25.740 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[6]  ; clk_in       ; 25.449 ; 25.449 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[7]  ; clk_in       ; 24.542 ; 24.542 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[8]  ; clk_in       ; 25.011 ; 25.011 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[9]  ; clk_in       ; 24.189 ; 24.189 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[10] ; clk_in       ; 22.740 ; 22.740 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[11] ; clk_in       ; 23.435 ; 23.435 ; Rise       ; clk_in          ;
; FP_PC_OUTPUT[*]     ; clk_in       ; 10.086 ; 10.086 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[0]    ; clk_in       ; 9.445  ; 9.445  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[1]    ; clk_in       ; 9.559  ; 9.559  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[2]    ; clk_in       ; 10.086 ; 10.086 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[3]    ; clk_in       ; 9.727  ; 9.727  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[4]    ; clk_in       ; 9.764  ; 9.764  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[5]    ; clk_in       ; 9.996  ; 9.996  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[6]    ; clk_in       ; 9.398  ; 9.398  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[7]    ; clk_in       ; 8.965  ; 8.965  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[8]    ; clk_in       ; 9.084  ; 9.084  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[9]    ; clk_in       ; 9.100  ; 9.100  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[10]   ; clk_in       ; 9.454  ; 9.454  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[11]   ; clk_in       ; 8.812  ; 8.812  ; Rise       ; clk_in          ;
; HLT_indicator       ; clk_in       ; 9.022  ; 9.022  ; Rise       ; clk_in          ;
; RUN_indicator       ; clk_in       ; 8.143  ; 8.143  ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 10.679 ; 10.679 ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 6.350  ; 6.350  ; Fall       ; clk_in          ;
+---------------------+--------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                       ;
+---------------------+--------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+--------------+--------+--------+------------+-----------------+
; clk_out             ; FP_ADDR_LOAD ; 8.192  ; 8.192  ; Rise       ; FP_ADDR_LOAD    ;
; clk_out             ; FP_DEPOSIT   ; 7.950  ; 7.950  ; Rise       ; FP_DEPOSIT      ;
; clk_out             ; FP_EXAMINE   ; 7.844  ; 7.844  ; Rise       ; FP_EXAMINE      ;
; FP_DATA_OUTPUT[*]   ; clk_in       ; 10.587 ; 10.587 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[0]  ; clk_in       ; 12.186 ; 12.186 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[1]  ; clk_in       ; 11.139 ; 11.139 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[2]  ; clk_in       ; 12.379 ; 12.379 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[3]  ; clk_in       ; 11.678 ; 11.678 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[4]  ; clk_in       ; 11.216 ; 11.216 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[5]  ; clk_in       ; 11.101 ; 11.101 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[6]  ; clk_in       ; 11.674 ; 11.674 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[7]  ; clk_in       ; 10.587 ; 10.587 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[8]  ; clk_in       ; 12.321 ; 12.321 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[9]  ; clk_in       ; 12.420 ; 12.420 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[10] ; clk_in       ; 11.137 ; 11.137 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[11] ; clk_in       ; 11.308 ; 11.308 ; Rise       ; clk_in          ;
; FP_PC_OUTPUT[*]     ; clk_in       ; 8.812  ; 8.812  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[0]    ; clk_in       ; 9.445  ; 9.445  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[1]    ; clk_in       ; 9.559  ; 9.559  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[2]    ; clk_in       ; 10.086 ; 10.086 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[3]    ; clk_in       ; 9.727  ; 9.727  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[4]    ; clk_in       ; 9.764  ; 9.764  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[5]    ; clk_in       ; 9.996  ; 9.996  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[6]    ; clk_in       ; 9.398  ; 9.398  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[7]    ; clk_in       ; 8.965  ; 8.965  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[8]    ; clk_in       ; 9.084  ; 9.084  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[9]    ; clk_in       ; 9.100  ; 9.100  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[10]   ; clk_in       ; 9.454  ; 9.454  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[11]   ; clk_in       ; 8.812  ; 8.812  ; Rise       ; clk_in          ;
; HLT_indicator       ; clk_in       ; 9.022  ; 9.022  ; Rise       ; clk_in          ;
; RUN_indicator       ; clk_in       ; 8.143  ; 8.143  ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 6.350  ; 6.350  ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 6.350  ; 6.350  ; Fall       ; clk_in          ;
+---------------------+--------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Propagation Delay                                                          ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[0]  ; 10.797 ; 10.296 ; 10.296 ; 10.797 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[1]  ; 9.970  ; 9.797  ; 9.797  ; 9.970  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[2]  ; 9.293  ; 9.380  ; 9.380  ; 9.293  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[3]  ; 9.372  ; 9.663  ; 9.663  ; 9.372  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[4]  ; 10.450 ; 10.210 ; 10.210 ; 10.450 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[5]  ; 10.806 ; 10.372 ; 10.372 ; 10.806 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[6]  ; 10.819 ; 10.381 ; 10.381 ; 10.819 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[7]  ; 9.139  ; 9.117  ; 9.117  ; 9.139  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[8]  ; 11.234 ; 11.264 ; 11.264 ; 11.234 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[9]  ; 10.415 ; 10.719 ; 10.719 ; 10.415 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[10] ; 9.621  ; 9.863  ; 9.863  ; 9.621  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[11] ; 9.700  ; 9.679  ; 9.679  ; 9.700  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[0]  ; 10.268 ; 10.708 ; 10.708 ; 10.268 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[1]  ; 9.769  ; 9.881  ; 9.881  ; 9.769  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[2]  ; 9.352  ; 9.204  ; 9.204  ; 9.352  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[3]  ; 9.635  ; 9.283  ; 9.283  ; 9.635  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[4]  ; 10.182 ; 10.361 ; 10.361 ; 10.182 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[5]  ; 10.344 ; 10.717 ; 10.717 ; 10.344 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[6]  ; 10.353 ; 10.730 ; 10.730 ; 10.353 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[7]  ; 9.089  ; 9.050  ; 9.050  ; 9.089  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[8]  ; 11.236 ; 11.145 ; 11.145 ; 11.236 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[9]  ; 10.691 ; 10.326 ; 10.326 ; 10.691 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[10] ; 9.835  ; 9.532  ; 9.532  ; 9.835  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[11] ; 9.651  ; 9.611  ; 9.611  ; 9.651  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[0]  ; 8.992  ; 10.160 ; 10.160 ; 8.992  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[1]  ; 8.728  ; 9.333  ; 9.333  ; 8.728  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[2]  ; 8.415  ; 8.805  ; 8.805  ; 8.415  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[3]  ; 8.330  ; 9.088  ; 9.088  ; 8.330  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[4]  ; 8.894  ; 9.813  ; 9.813  ; 8.894  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[5]  ; 8.588  ; 10.169 ; 10.169 ; 8.588  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[6]  ; 8.607  ; 10.182 ; 10.182 ; 8.607  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[7]  ; 8.078  ; 8.542  ; 8.542  ; 8.078  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[8]  ; 8.802  ; 10.689 ; 10.689 ; 8.802  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[9]  ; 8.867  ; 10.144 ; 10.144 ; 8.867  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[10] ; 8.499  ; 9.288  ; 9.288  ; 8.499  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[11] ; 8.247  ; 9.104  ; 9.104  ; 8.247  ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[0]  ; 17.824 ; 17.824 ; 17.824 ; 17.824 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[1]  ; 17.790 ; 17.790 ; 17.790 ; 17.790 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[0]  ; 15.899 ; 15.899 ; 15.899 ; 15.899 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[1]  ; 16.187 ; 16.187 ; 16.187 ; 16.187 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[2]  ; 15.412 ; 15.412 ; 15.412 ; 15.412 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[0]  ; 20.056 ; 20.056 ; 20.056 ; 20.056 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[1]  ; 20.344 ; 20.344 ; 20.344 ; 20.344 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[2]  ; 19.210 ; 19.210 ; 19.210 ; 19.210 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[3]  ; 18.006 ; 18.006 ; 18.006 ; 18.006 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[0]  ; 20.689 ; 20.689 ; 20.689 ; 20.689 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[1]  ; 20.977 ; 20.977 ; 20.977 ; 20.977 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[2]  ; 19.963 ; 19.963 ; 19.963 ; 19.963 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[3]  ; 19.007 ; 19.007 ; 19.007 ; 19.007 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[4]  ; 19.037 ; 19.037 ; 19.037 ; 19.037 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[0]  ; 20.477 ; 20.477 ; 20.477 ; 20.477 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[1]  ; 20.765 ; 20.765 ; 20.765 ; 20.765 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[2]  ; 19.751 ; 19.751 ; 19.751 ; 19.751 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[3]  ; 18.877 ; 18.877 ; 18.877 ; 18.877 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[4]  ; 18.869 ; 18.869 ; 18.869 ; 18.869 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[5]  ; 18.651 ; 18.651 ; 18.651 ; 18.651 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[0]  ; 21.076 ; 21.076 ; 21.076 ; 21.076 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[1]  ; 21.364 ; 21.364 ; 21.364 ; 21.364 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[2]  ; 20.350 ; 20.350 ; 20.350 ; 20.350 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[3]  ; 19.394 ; 19.394 ; 19.394 ; 19.394 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[4]  ; 19.424 ; 19.424 ; 19.424 ; 19.424 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[5]  ; 18.443 ; 18.443 ; 18.443 ; 18.443 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[6]  ; 18.152 ; 18.152 ; 18.152 ; 18.152 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[0]  ; 21.210 ; 21.210 ; 21.210 ; 21.210 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[1]  ; 21.498 ; 21.498 ; 21.498 ; 21.498 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[2]  ; 20.484 ; 20.484 ; 20.484 ; 20.484 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[3]  ; 19.528 ; 19.528 ; 19.528 ; 19.528 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[4]  ; 19.558 ; 19.558 ; 19.558 ; 19.558 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[5]  ; 18.989 ; 18.989 ; 18.989 ; 18.989 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[6]  ; 18.698 ; 18.698 ; 18.698 ; 18.698 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[7]  ; 17.622 ; 17.622 ; 17.622 ; 17.622 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[0]  ; 22.336 ; 22.336 ; 22.336 ; 22.336 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[1]  ; 22.624 ; 22.624 ; 22.624 ; 22.624 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[2]  ; 21.610 ; 21.610 ; 21.610 ; 21.610 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[3]  ; 20.654 ; 20.654 ; 20.654 ; 20.654 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[4]  ; 20.684 ; 20.684 ; 20.684 ; 20.684 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[5]  ; 20.111 ; 20.111 ; 20.111 ; 20.111 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[6]  ; 19.820 ; 19.820 ; 19.820 ; 19.820 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[7]  ; 19.060 ; 19.060 ; 19.060 ; 19.060 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[8]  ; 19.188 ; 19.188 ; 19.188 ; 19.188 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[0]  ; 21.990 ; 21.990 ; 21.990 ; 21.990 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[1]  ; 22.278 ; 22.278 ; 22.278 ; 22.278 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[2]  ; 21.264 ; 21.264 ; 21.264 ; 21.264 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[3]  ; 20.308 ; 20.308 ; 20.308 ; 20.308 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[4]  ; 20.338 ; 20.338 ; 20.338 ; 20.338 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[5]  ; 20.217 ; 20.217 ; 20.217 ; 20.217 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[6]  ; 19.926 ; 19.926 ; 19.926 ; 19.926 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[7]  ; 19.179 ; 19.179 ; 19.179 ; 19.179 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[8]  ; 19.307 ; 19.307 ; 19.307 ; 19.307 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[9]  ; 18.133 ; 18.133 ; 18.133 ; 18.133 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[0]  ; 22.337 ; 22.337 ; 22.337 ; 22.337 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[1]  ; 22.625 ; 22.625 ; 22.625 ; 22.625 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[2]  ; 21.611 ; 21.611 ; 21.611 ; 21.611 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[3]  ; 20.655 ; 20.655 ; 20.655 ; 20.655 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[4]  ; 20.685 ; 20.685 ; 20.685 ; 20.685 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[5]  ; 20.112 ; 20.112 ; 20.112 ; 20.112 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[6]  ; 19.821 ; 19.821 ; 19.821 ; 19.821 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[7]  ; 18.863 ; 18.863 ; 18.863 ; 18.863 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[8]  ; 19.332 ; 19.332 ; 19.332 ; 19.332 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[9]  ; 18.510 ; 18.510 ; 18.510 ; 18.510 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[10] ; 16.959 ; 16.959 ; 16.959 ; 16.959 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[0]  ; 23.404 ; 23.404 ; 23.404 ; 23.404 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[1]  ; 23.692 ; 23.692 ; 23.692 ; 23.692 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[2]  ; 22.678 ; 22.678 ; 22.678 ; 22.678 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[3]  ; 21.722 ; 21.722 ; 21.722 ; 21.722 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[4]  ; 21.752 ; 21.752 ; 21.752 ; 21.752 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[5]  ; 21.179 ; 21.179 ; 21.179 ; 21.179 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[6]  ; 20.888 ; 20.888 ; 20.888 ; 20.888 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[7]  ; 19.812 ; 19.812 ; 19.812 ; 19.812 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[8]  ; 20.249 ; 20.249 ; 20.249 ; 20.249 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[9]  ; 19.427 ; 19.427 ; 19.427 ; 19.427 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[10] ; 17.876 ; 17.876 ; 17.876 ; 17.876 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[11] ; 18.264 ; 18.264 ; 18.264 ; 18.264 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[0]  ; 23.875 ; 23.875 ; 23.875 ; 23.875 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[1]  ; 24.163 ; 24.163 ; 24.163 ; 24.163 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[2]  ; 23.149 ; 23.149 ; 23.149 ; 23.149 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[3]  ; 22.193 ; 22.193 ; 22.193 ; 22.193 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[4]  ; 22.223 ; 22.223 ; 22.223 ; 22.223 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[5]  ; 21.650 ; 21.650 ; 21.650 ; 21.650 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[6]  ; 21.359 ; 21.359 ; 21.359 ; 21.359 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[7]  ; 20.452 ; 20.452 ; 20.452 ; 20.452 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[8]  ; 20.921 ; 20.921 ; 20.921 ; 20.921 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[9]  ; 20.099 ; 20.099 ; 20.099 ; 20.099 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[10] ; 18.650 ; 18.650 ; 18.650 ; 18.650 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[11] ; 19.345 ; 19.345 ; 19.345 ; 19.345 ;
+-------------------+--------------------+--------+--------+--------+--------+


+----------------------------------------------------------------------------+
; Minimum Propagation Delay                                                  ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[0]  ; 10.797 ; 9.527  ; 9.527  ; 10.797 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[1]  ; 9.970  ; 9.263  ; 9.263  ; 9.970  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[2]  ; 9.293  ; 8.950  ; 8.950  ; 9.293  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[3]  ; 9.372  ; 8.865  ; 8.865  ; 9.372  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[4]  ; 10.450 ; 9.429  ; 9.429  ; 10.450 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[5]  ; 10.806 ; 9.123  ; 9.123  ; 10.806 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[6]  ; 10.819 ; 9.142  ; 9.142  ; 10.819 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[7]  ; 9.139  ; 8.613  ; 8.613  ; 9.139  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[8]  ; 11.234 ; 9.337  ; 9.337  ; 11.234 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[9]  ; 10.415 ; 9.402  ; 9.402  ; 10.415 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[10] ; 9.621  ; 9.034  ; 9.034  ; 9.621  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[11] ; 9.700  ; 8.782  ; 8.782  ; 9.700  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[0]  ; 10.268 ; 9.538  ; 9.538  ; 10.268 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[1]  ; 9.769  ; 9.274  ; 9.274  ; 9.769  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[2]  ; 9.352  ; 8.961  ; 8.961  ; 9.352  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[3]  ; 9.635  ; 8.876  ; 8.876  ; 9.635  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[4]  ; 10.182 ; 9.440  ; 9.440  ; 10.182 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[5]  ; 10.344 ; 9.134  ; 9.134  ; 10.344 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[6]  ; 10.353 ; 9.153  ; 9.153  ; 10.353 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[7]  ; 9.089  ; 8.624  ; 8.624  ; 9.089  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[8]  ; 11.236 ; 9.348  ; 9.348  ; 11.236 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[9]  ; 10.691 ; 9.413  ; 9.413  ; 10.691 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[10] ; 9.835  ; 9.045  ; 9.045  ; 9.835  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[11] ; 9.651  ; 8.793  ; 8.793  ; 9.651  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[0]  ; 8.992  ; 9.721  ; 9.721  ; 8.992  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[1]  ; 8.728  ; 9.222  ; 9.222  ; 8.728  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[2]  ; 8.415  ; 8.656  ; 8.656  ; 8.415  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[3]  ; 8.330  ; 8.735  ; 8.735  ; 8.330  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[4]  ; 8.894  ; 9.635  ; 9.635  ; 8.894  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[5]  ; 8.588  ; 9.797  ; 9.797  ; 8.588  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[6]  ; 8.607  ; 9.806  ; 9.806  ; 8.607  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[7]  ; 8.078  ; 8.502  ; 8.502  ; 8.078  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[8]  ; 8.802  ; 10.597 ; 10.597 ; 8.802  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[9]  ; 8.867  ; 9.778  ; 9.778  ; 8.867  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[10] ; 8.499  ; 8.984  ; 8.984  ; 8.499  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[11] ; 8.247  ; 9.063  ; 9.063  ; 8.247  ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[0]  ; 16.584 ; 16.584 ; 16.584 ; 16.584 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[1]  ; 16.550 ; 16.550 ; 16.550 ; 16.550 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[0]  ; 13.710 ; 13.710 ; 13.710 ; 13.710 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[1]  ; 13.676 ; 13.676 ; 13.676 ; 13.676 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[2]  ; 13.323 ; 13.323 ; 13.323 ; 13.323 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[0]  ; 17.777 ; 17.777 ; 17.777 ; 17.777 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[1]  ; 17.663 ; 17.663 ; 17.663 ; 17.663 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[2]  ; 16.888 ; 16.888 ; 16.888 ; 16.888 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[3]  ; 15.829 ; 15.829 ; 15.829 ; 15.829 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[0]  ; 19.777 ; 19.777 ; 19.777 ; 19.777 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[1]  ; 19.629 ; 19.629 ; 19.629 ; 19.629 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[2]  ; 18.999 ; 18.999 ; 18.999 ; 18.999 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[3]  ; 18.006 ; 18.006 ; 18.006 ; 18.006 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[4]  ; 18.257 ; 18.257 ; 18.257 ; 18.257 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[0]  ; 19.329 ; 19.329 ; 19.329 ; 19.329 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[1]  ; 19.181 ; 19.181 ; 19.181 ; 19.181 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[2]  ; 18.551 ; 18.551 ; 18.551 ; 18.551 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[3]  ; 17.558 ; 17.558 ; 17.558 ; 17.558 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[4]  ; 17.808 ; 17.808 ; 17.808 ; 17.808 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[5]  ; 18.058 ; 18.058 ; 18.058 ; 18.058 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[0]  ; 19.110 ; 19.110 ; 19.110 ; 19.110 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[1]  ; 18.962 ; 18.962 ; 18.962 ; 18.962 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[2]  ; 18.332 ; 18.332 ; 18.332 ; 18.332 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[3]  ; 17.339 ; 17.339 ; 17.339 ; 17.339 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[4]  ; 17.607 ; 17.607 ; 17.607 ; 17.607 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[5]  ; 17.516 ; 17.516 ; 17.516 ; 17.516 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[6]  ; 17.302 ; 17.302 ; 17.302 ; 17.302 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[0]  ; 19.616 ; 19.616 ; 19.616 ; 19.616 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[1]  ; 19.468 ; 19.468 ; 19.468 ; 19.468 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[2]  ; 18.838 ; 18.838 ; 18.838 ; 18.838 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[3]  ; 17.845 ; 17.845 ; 17.845 ; 17.845 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[4]  ; 18.127 ; 18.127 ; 18.127 ; 18.127 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[5]  ; 17.686 ; 17.686 ; 17.686 ; 17.686 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[6]  ; 16.909 ; 16.909 ; 16.909 ; 16.909 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[7]  ; 17.129 ; 17.129 ; 17.129 ; 17.129 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[0]  ; 20.330 ; 20.330 ; 20.330 ; 20.330 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[1]  ; 20.182 ; 20.182 ; 20.182 ; 20.182 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[2]  ; 19.552 ; 19.552 ; 19.552 ; 19.552 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[3]  ; 18.559 ; 18.559 ; 18.559 ; 18.559 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[4]  ; 18.841 ; 18.841 ; 18.841 ; 18.841 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[5]  ; 18.536 ; 18.536 ; 18.536 ; 18.536 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[6]  ; 17.464 ; 17.464 ; 17.464 ; 17.464 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[7]  ; 17.979 ; 17.979 ; 17.979 ; 17.979 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[8]  ; 18.300 ; 18.300 ; 18.300 ; 18.300 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[0]  ; 19.963 ; 19.963 ; 19.963 ; 19.963 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[1]  ; 19.815 ; 19.815 ; 19.815 ; 19.815 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[2]  ; 19.185 ; 19.185 ; 19.185 ; 19.185 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[3]  ; 18.192 ; 18.192 ; 18.192 ; 18.192 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[4]  ; 18.474 ; 18.474 ; 18.474 ; 18.474 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[5]  ; 17.997 ; 17.997 ; 17.997 ; 17.997 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[6]  ; 16.719 ; 16.719 ; 16.719 ; 16.719 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[7]  ; 17.256 ; 17.256 ; 17.256 ; 17.256 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[8]  ; 17.555 ; 17.555 ; 17.555 ; 17.555 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[9]  ; 17.073 ; 17.073 ; 17.073 ; 17.073 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[0]  ; 19.967 ; 19.967 ; 19.967 ; 19.967 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[1]  ; 19.819 ; 19.819 ; 19.819 ; 19.819 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[2]  ; 19.189 ; 19.189 ; 19.189 ; 19.189 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[3]  ; 18.196 ; 18.196 ; 18.196 ; 18.196 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[4]  ; 18.478 ; 18.478 ; 18.478 ; 18.478 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[5]  ; 17.640 ; 17.640 ; 17.640 ; 17.640 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[6]  ; 16.863 ; 16.863 ; 16.863 ; 16.863 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[7]  ; 17.083 ; 17.083 ; 17.083 ; 17.083 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[8]  ; 17.519 ; 17.519 ; 17.519 ; 17.519 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[9]  ; 16.190 ; 16.190 ; 16.190 ; 16.190 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[10] ; 15.885 ; 15.885 ; 15.885 ; 15.885 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[0]  ; 20.830 ; 20.830 ; 20.830 ; 20.830 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[1]  ; 20.682 ; 20.682 ; 20.682 ; 20.682 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[2]  ; 20.052 ; 20.052 ; 20.052 ; 20.052 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[3]  ; 19.059 ; 19.059 ; 19.059 ; 19.059 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[4]  ; 19.341 ; 19.341 ; 19.341 ; 19.341 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[5]  ; 18.503 ; 18.503 ; 18.503 ; 18.503 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[6]  ; 17.726 ; 17.726 ; 17.726 ; 17.726 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[7]  ; 17.946 ; 17.946 ; 17.946 ; 17.946 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[8]  ; 18.299 ; 18.299 ; 18.299 ; 18.299 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[9]  ; 16.970 ; 16.970 ; 16.970 ; 16.970 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[10] ; 16.665 ; 16.665 ; 16.665 ; 16.665 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[11] ; 17.487 ; 17.487 ; 17.487 ; 17.487 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[0]  ; 21.741 ; 21.741 ; 21.741 ; 21.741 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[1]  ; 21.593 ; 21.593 ; 21.593 ; 21.593 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[2]  ; 20.963 ; 20.963 ; 20.963 ; 20.963 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[3]  ; 19.970 ; 19.970 ; 19.970 ; 19.970 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[4]  ; 20.252 ; 20.252 ; 20.252 ; 20.252 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[5]  ; 19.414 ; 19.414 ; 19.414 ; 19.414 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[6]  ; 18.637 ; 18.637 ; 18.637 ; 18.637 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[7]  ; 18.857 ; 18.857 ; 18.857 ; 18.857 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[8]  ; 19.047 ; 19.047 ; 19.047 ; 19.047 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[9]  ; 17.718 ; 17.718 ; 17.718 ; 17.718 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[10] ; 17.413 ; 17.413 ; 17.413 ; 17.413 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[11] ; 18.438 ; 18.438 ; 18.438 ; 18.438 ;
+-------------------+--------------------+--------+--------+--------+--------+


+---------------------------------------+
; Fast Model Setup Summary              ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; clk_in       ; -6.949 ; -535.734      ;
; FP_DEPOSIT   ; -2.468 ; -2.468        ;
; FP_EXAMINE   ; -2.370 ; -2.370        ;
; FP_ADDR_LOAD ; -2.301 ; -2.301        ;
+--------------+--------+---------------+


+---------------------------------------+
; Fast Model Hold Summary               ;
+--------------+--------+---------------+
; Clock        ; Slack  ; End Point TNS ;
+--------------+--------+---------------+
; clk_in       ; -0.563 ; -1.741        ;
; FP_EXAMINE   ; 0.301  ; 0.000         ;
; FP_ADDR_LOAD ; 0.326  ; 0.000         ;
; FP_DEPOSIT   ; 0.334  ; 0.000         ;
+--------------+--------+---------------+


+---------------------------------+
; Fast Model Recovery Summary     ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; clk_in ; -2.058 ; -4.109        ;
+--------+--------+---------------+


+---------------------------------+
; Fast Model Removal Summary      ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; clk_in ; -0.041 ; -0.063        ;
+--------+--------+---------------+


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+--------------+--------+----------------+
; Clock        ; Slack  ; End Point TNS  ;
+--------------+--------+----------------+
; clk_in       ; -2.000 ; -721.222       ;
; FP_ADDR_LOAD ; -1.380 ; -1.380         ;
; FP_DEPOSIT   ; -1.380 ; -1.380         ;
; FP_EXAMINE   ; -1.380 ; -1.380         ;
+--------------+--------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_in'                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                               ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.949 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_we_reg        ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.185     ; 7.490      ;
; -6.949 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg0  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.185     ; 7.490      ;
; -6.949 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg1  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.185     ; 7.490      ;
; -6.949 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg2  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.185     ; 7.490      ;
; -6.949 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg3  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.185     ; 7.490      ;
; -6.949 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg4  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.185     ; 7.490      ;
; -6.949 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg5  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.185     ; 7.490      ;
; -6.949 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg6  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.185     ; 7.490      ;
; -6.949 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg7  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.185     ; 7.490      ;
; -6.949 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg8  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.185     ; 7.490      ;
; -6.949 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg9  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.185     ; 7.490      ;
; -6.949 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg10 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.185     ; 7.490      ;
; -6.949 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg11 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.185     ; 7.490      ;
; -6.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_we_reg        ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.125     ; 7.435      ;
; -6.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg0  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.125     ; 7.435      ;
; -6.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg1  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.125     ; 7.435      ;
; -6.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg2  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.125     ; 7.435      ;
; -6.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg3  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.125     ; 7.435      ;
; -6.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg4  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.125     ; 7.435      ;
; -6.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg5  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.125     ; 7.435      ;
; -6.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg6  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.125     ; 7.435      ;
; -6.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg7  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.125     ; 7.435      ;
; -6.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg8  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.125     ; 7.435      ;
; -6.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg9  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.125     ; 7.435      ;
; -6.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg10 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.125     ; 7.435      ;
; -6.942 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg11 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.125     ; 7.435      ;
; -6.933 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_we_reg        ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.174     ; 7.485      ;
; -6.933 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg0  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.174     ; 7.485      ;
; -6.933 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg1  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.174     ; 7.485      ;
; -6.933 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg2  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.174     ; 7.485      ;
; -6.933 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg3  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.174     ; 7.485      ;
; -6.933 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg4  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.174     ; 7.485      ;
; -6.933 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg5  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.174     ; 7.485      ;
; -6.933 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg6  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.174     ; 7.485      ;
; -6.933 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg7  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.174     ; 7.485      ;
; -6.933 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg8  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.174     ; 7.485      ;
; -6.933 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg9  ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.174     ; 7.485      ;
; -6.933 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg10 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.174     ; 7.485      ;
; -6.933 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg11 ; top_level:cpu|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.174     ; 7.485      ;
; -6.926 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_we_reg        ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.430      ;
; -6.926 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg0  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.430      ;
; -6.926 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg1  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.430      ;
; -6.926 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg2  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.430      ;
; -6.926 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg3  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.430      ;
; -6.926 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg4  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.430      ;
; -6.926 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg5  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.430      ;
; -6.926 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg6  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.430      ;
; -6.926 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg7  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.430      ;
; -6.926 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg8  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.430      ;
; -6.926 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg9  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.430      ;
; -6.926 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg10 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.430      ;
; -6.926 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg11 ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                       ; clk_in       ; clk_in      ; 1.000        ; -0.114     ; 7.430      ;
; -6.925 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_we_reg        ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.122     ; 7.425      ;
; -6.925 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg0  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.122     ; 7.425      ;
; -6.925 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg1  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.122     ; 7.425      ;
; -6.925 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg2  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.122     ; 7.425      ;
; -6.925 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg3  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.122     ; 7.425      ;
; -6.925 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg4  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.122     ; 7.425      ;
; -6.925 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg5  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.122     ; 7.425      ;
; -6.925 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg6  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.122     ; 7.425      ;
; -6.925 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg7  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.122     ; 7.425      ;
; -6.925 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg8  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.122     ; 7.425      ;
; -6.925 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg9  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.122     ; 7.425      ;
; -6.925 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg10 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.122     ; 7.425      ;
; -6.925 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg11 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.122     ; 7.425      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_we_reg        ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.155     ; 7.473      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_we_reg        ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.111     ; 7.420      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg0  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.155     ; 7.473      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg1  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.155     ; 7.473      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg2  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.155     ; 7.473      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg3  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.155     ; 7.473      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg4  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.155     ; 7.473      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg5  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.155     ; 7.473      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg6  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.155     ; 7.473      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg7  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.155     ; 7.473      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg8  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.155     ; 7.473      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg9  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.155     ; 7.473      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg10 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.155     ; 7.473      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg11 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                 ; clk_in       ; clk_in      ; 1.000        ; -0.155     ; 7.473      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg0  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.111     ; 7.420      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg1  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.111     ; 7.420      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg2  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.111     ; 7.420      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg3  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.111     ; 7.420      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg4  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.111     ; 7.420      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg5  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.111     ; 7.420      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg6  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.111     ; 7.420      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg7  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.111     ; 7.420      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg8  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.111     ; 7.420      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg9  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.111     ; 7.420      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg10 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.111     ; 7.420      ;
; -6.909 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_address_reg11 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.111     ; 7.420      ;
; -6.896 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_we_reg        ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.109     ; 7.409      ;
; -6.896 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg0  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.109     ; 7.409      ;
; -6.896 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg1  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.109     ; 7.409      ;
; -6.896 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg2  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.109     ; 7.409      ;
; -6.896 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg3  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.109     ; 7.409      ;
; -6.896 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg4  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.109     ; 7.409      ;
; -6.896 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg5  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.109     ; 7.409      ;
; -6.896 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg6  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.109     ; 7.409      ;
; -6.896 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg7  ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 1.000        ; -0.109     ; 7.409      ;
+--------+-------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FP_DEPOSIT'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.468 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -1.411     ; 1.516      ;
; -2.398 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -1.411     ; 1.446      ;
; -1.696 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.521     ; 1.634      ;
; -1.629 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.376     ; 1.712      ;
; -1.573 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.238     ; 1.794      ;
; -1.572 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.671     ; 1.360      ;
; -1.562 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.379     ; 1.642      ;
; -1.557 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.239     ; 1.777      ;
; -1.512 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.242     ; 1.729      ;
; -1.458 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; -0.379     ; 1.538      ;
; -0.724 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_DEPOSIT  ; 1.000        ; -0.013     ; 1.170      ;
; -0.640 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 1.000        ; 0.000      ; 1.099      ;
; -0.635 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_DEPOSIT  ; 1.000        ; -0.016     ; 1.078      ;
; -0.621 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.500        ; 1.021      ; 1.601      ;
; -0.486 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; 0.164      ; 1.109      ;
; -0.375 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 0.500        ; 1.021      ; 1.355      ;
; -0.121 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 1.000        ; 1.021      ; 1.601      ;
; 0.125  ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 1.000        ; 1.021      ; 1.355      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FP_EXAMINE'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.370 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -1.395     ; 1.512      ;
; -2.300 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -1.395     ; 1.442      ;
; -1.598 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.505     ; 1.630      ;
; -1.531 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.360     ; 1.708      ;
; -1.475 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.222     ; 1.790      ;
; -1.474 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.655     ; 1.356      ;
; -1.464 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.363     ; 1.638      ;
; -1.459 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.223     ; 1.773      ;
; -1.414 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.226     ; 1.725      ;
; -1.360 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; -0.363     ; 1.534      ;
; -0.626 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_EXAMINE  ; 1.000        ; 0.003      ; 1.166      ;
; -0.542 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_EXAMINE  ; 1.000        ; 0.016      ; 1.095      ;
; -0.537 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 1.000        ; 0.000      ; 1.074      ;
; -0.523 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.500        ; 1.037      ; 1.597      ;
; -0.388 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; 0.180      ; 1.105      ;
; -0.264 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 0.500        ; 1.037      ; 1.338      ;
; -0.023 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 1.000        ; 1.037      ; 1.597      ;
; 0.236  ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 1.000        ; 1.037      ; 1.338      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'FP_ADDR_LOAD'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; -2.301 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -1.398     ; 1.522      ;
; -2.231 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -1.398     ; 1.452      ;
; -1.529 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.508     ; 1.640      ;
; -1.462 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.363     ; 1.718      ;
; -1.406 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.225     ; 1.800      ;
; -1.405 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.658     ; 1.366      ;
; -1.395 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.366     ; 1.648      ;
; -1.390 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.226     ; 1.783      ;
; -1.345 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.229     ; 1.735      ;
; -1.291 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; -0.366     ; 1.544      ;
; -0.557 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 1.000        ; 0.000      ; 1.176      ;
; -0.473 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_ADDR_LOAD ; 1.000        ; 0.013      ; 1.105      ;
; -0.468 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_ADDR_LOAD ; 1.000        ; -0.003     ; 1.084      ;
; -0.454 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.500        ; 1.034      ; 1.607      ;
; -0.319 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; 0.177      ; 1.115      ;
; -0.207 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.500        ; 1.034      ; 1.360      ;
; 0.046  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 1.000        ; 1.034      ; 1.607      ;
; 0.293  ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 1.000        ; 1.034      ; 1.360      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_in'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.563 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 2.432      ; 1.869      ;
; -0.271 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_we_reg                                                                                    ; clk_in       ; clk_in      ; 0.000        ; 0.717      ; 0.581      ;
; -0.198 ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 2.151      ; 1.953      ;
; -0.198 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 1.575      ; 1.377      ;
; -0.168 ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 2.145      ; 1.977      ;
; -0.157 ; clk_in                                                                                                                                                                                              ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                       ; clk_in       ; clk_in      ; 0.000        ; 2.150      ; 1.993      ;
; -0.127 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_we_reg                                                                                   ; clk_in       ; clk_in      ; 0.000        ; 0.703      ; 0.711      ;
; -0.109 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_we_reg                                                                                    ; clk_in       ; clk_in      ; 0.000        ; 0.703      ; 0.729      ;
; -0.097 ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 2.141      ; 2.044      ;
; -0.063 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; -0.500       ; 2.432      ; 1.869      ;
; -0.051 ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                            ; clk_in       ; clk_in      ; 0.000        ; 2.148      ; 2.097      ;
; -0.049 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.395      ; 1.346      ;
; -0.044 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.411      ; 1.367      ;
; 0.040  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; FP_ADDR_LOAD ; clk_in      ; 0.000        ; 1.398      ; 1.438      ;
; 0.071  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_we_reg                                                                                    ; clk_in       ; clk_in      ; 0.000        ; 0.730      ; 0.936      ;
; 0.073  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 2.109      ; 2.182      ;
; 0.074  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg                                                                                   ; clk_in       ; clk_in      ; 0.000        ; 0.727      ; 0.936      ;
; 0.083  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_we_reg                                                                                    ; clk_in       ; clk_in      ; 0.000        ; 0.710      ; 0.928      ;
; 0.086  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5|output~1                                                                            ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.156      ; 0.377      ;
; 0.114  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 0.144      ; 0.393      ;
; 0.117  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg2                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.150      ; 0.402      ;
; 0.117  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 1.168      ; 1.285      ;
; 0.127  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                            ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.132      ; 0.394      ;
; 0.127  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 2.117      ; 2.244      ;
; 0.130  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg6                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.146      ; 0.411      ;
; 0.134  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg1                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.148      ; 0.417      ;
; 0.146  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg7                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.145      ; 0.426      ;
; 0.167  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 1.294      ; 1.461      ;
; 0.168  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg3                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.114      ; 0.417      ;
; 0.169  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 2.088      ; 2.257      ;
; 0.184  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg0                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.103      ; 0.422      ;
; 0.186  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_we_reg                                                                                    ; clk_in       ; clk_in      ; 0.000        ; 0.723      ; 1.044      ;
; 0.197  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 1.288      ; 1.485      ;
; 0.205  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_we_reg                                                                                    ; clk_in       ; clk_in      ; 0.000        ; 0.715      ; 1.055      ;
; 0.208  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                       ; clk_in       ; clk_in      ; 0.000        ; 1.293      ; 1.501      ;
; 0.209  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a5~porta_we_reg                                                                                    ; clk_in       ; clk_in      ; 0.000        ; 0.719      ; 1.063      ;
; 0.210  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clk_in       ; clk_in      ; 0.000        ; 1.692      ; 1.902      ;
; 0.210  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; clk_in       ; clk_in      ; 0.000        ; 0.349      ; 0.559      ;
; 0.210  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_we_reg                                                                                    ; clk_in       ; clk_in      ; 0.000        ; 0.726      ; 1.071      ;
; 0.218  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a2~porta_we_reg                                                                                    ; clk_in       ; clk_in      ; 0.000        ; 0.696      ; 1.049      ;
; 0.220  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 0.138      ; 0.493      ;
; 0.224  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 0.158      ; 0.517      ;
; 0.226  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 2.087      ; 2.313      ;
; 0.232  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a4~porta_we_reg                                                                                    ; clk_in       ; clk_in      ; 0.000        ; 0.700      ; 1.067      ;
; 0.236  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.149      ; 0.520      ;
; 0.236  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.152      ; 0.523      ;
; 0.244  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg5                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.152      ; 0.531      ;
; 0.245  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg2                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.144      ; 0.524      ;
; 0.249  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg1                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.155      ; 0.539      ;
; 0.251  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.150      ; 0.536      ;
; 0.254  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg6                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.153      ; 0.542      ;
; 0.254  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a7~porta_address_reg4                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.120      ; 0.509      ;
; 0.257  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 2.162      ; 2.419      ;
; 0.259  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 0.104      ; 0.498      ;
; 0.262  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg7                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.139      ; 0.536      ;
; 0.266  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg1                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.142      ; 0.543      ;
; 0.266  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.149      ; 0.550      ;
; 0.268  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg6                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.140      ; 0.543      ;
; 0.268  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; 0.000        ; 1.284      ; 1.552      ;
; 0.269  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg10                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.142      ; 0.546      ;
; 0.279  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5|output~1                                                                      ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10                                                                            ; clk_in       ; clk_in      ; 0.000        ; 0.139      ; 0.553      ;
; 0.282  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg8                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.139      ; 0.556      ;
; 0.286  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.118      ; 0.539      ;
; 0.286  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.128      ; 0.549      ;
; 0.287  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.107      ; 0.529      ;
; 0.292  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg6                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.126      ; 0.553      ;
; 0.292  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                            ; clk_in       ; clk_in      ; 0.000        ; 0.885      ; 1.177      ;
; 0.293  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg3                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.108      ; 0.536      ;
; 0.293  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg2                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.130      ; 0.558      ;
; 0.294  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg0                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.097      ; 0.526      ;
; 0.295  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_address_reg4                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.112      ; 0.542      ;
; 0.295  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a8~porta_address_reg0                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.110      ; 0.540      ;
; 0.297  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.125      ; 0.557      ;
; 0.297  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg1                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.128      ; 0.560      ;
; 0.302  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 2.151      ; 1.953      ;
; 0.303  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 0.082      ; 0.520      ;
; 0.304  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg7                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.125      ; 0.564      ;
; 0.305  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg6                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.126      ; 0.566      ;
; 0.314  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                            ; clk_in       ; clk_in      ; 0.000        ; 1.291      ; 1.605      ;
; 0.316  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg3                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.094      ; 0.545      ;
; 0.316  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; FP_EXAMINE   ; clk_in      ; 0.000        ; 1.114      ; 1.430      ;
; 0.321  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; FP_DEPOSIT   ; clk_in      ; 0.000        ; 1.130      ; 1.451      ;
; 0.322  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 1.032      ; 1.354      ;
; 0.325  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg0                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.083      ; 0.543      ;
; 0.328  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg3                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.094      ; 0.557      ;
; 0.332  ; clk_in                                                                                                                                                                                              ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                       ; clk_in       ; clk_in      ; -0.500       ; 2.145      ; 1.977      ;
; 0.333  ; top_level:cpu|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a6~porta_address_reg0                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.083      ; 0.551      ;
; 0.339  ; top_level:cpu|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                             ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a3~porta_datain_reg0                                                                               ; clk_in       ; clk_in      ; 0.000        ; 0.151      ; 0.625      ;
; 0.340  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; clk_in       ; clk_in      ; 0.000        ; 1.032      ; 1.372      ;
; 0.341  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg11                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.717      ; 1.193      ;
; 0.341  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg10                                                                             ; clk_in       ; clk_in      ; 0.000        ; 0.717      ; 1.193      ;
; 0.341  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg9                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.717      ; 1.193      ;
; 0.341  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg8                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.717      ; 1.193      ;
; 0.341  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg7                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.717      ; 1.193      ;
; 0.341  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg6                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.717      ; 1.193      ;
; 0.341  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg5                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.717      ; 1.193      ;
; 0.341  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg4                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.717      ; 1.193      ;
; 0.341  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg3                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.717      ; 1.193      ;
; 0.341  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg2                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.717      ; 1.193      ;
; 0.341  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a9~porta_address_reg1                                                                              ; clk_in       ; clk_in      ; 0.000        ; 0.717      ; 1.193      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FP_EXAMINE'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.301 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 0.000        ; 1.037      ; 1.338      ;
; 0.451 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; 1.037      ; 1.488      ;
; 0.522 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; 0.000        ; 0.000      ; 0.522      ;
; 0.801 ; FP_EXAMINE                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_EXAMINE  ; -0.500       ; 1.037      ; 1.338      ;
; 0.816 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; 0.180      ; 0.996      ;
; 0.951 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; -0.500       ; 1.037      ; 1.488      ;
; 0.970 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_EXAMINE  ; 0.000        ; 0.016      ; 0.986      ;
; 1.054 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_EXAMINE  ; 0.000        ; 0.003      ; 1.057      ;
; 1.474 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.363     ; 1.111      ;
; 1.492 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.363     ; 1.129      ;
; 1.552 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.223     ; 1.329      ;
; 1.597 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.226     ; 1.371      ;
; 1.601 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.360     ; 1.241      ;
; 1.613 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.222     ; 1.391      ;
; 1.677 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.505     ; 1.172      ;
; 1.902 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -0.655     ; 1.247      ;
; 2.375 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -1.395     ; 0.980      ;
; 2.448 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ; clk_in       ; FP_EXAMINE  ; 0.000        ; -1.395     ; 1.053      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FP_ADDR_LOAD'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+
; 0.326 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.000        ; 1.034      ; 1.360      ;
; 0.441 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 0.000        ; 0.000      ; 0.441      ;
; 0.457 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; 1.034      ; 1.491      ;
; 0.822 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; 0.177      ; 0.999      ;
; 0.826 ; FP_ADDR_LOAD                                                                                                                                                                                        ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_ADDR_LOAD ; -0.500       ; 1.034      ; 1.360      ;
; 0.957 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; -0.500       ; 1.034      ; 1.491      ;
; 0.971 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_ADDR_LOAD ; 0.000        ; -0.003     ; 0.968      ;
; 0.976 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_ADDR_LOAD ; 0.000        ; 0.013      ; 0.989      ;
; 1.480 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.366     ; 1.114      ;
; 1.498 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.366     ; 1.132      ;
; 1.558 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.226     ; 1.332      ;
; 1.603 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.229     ; 1.374      ;
; 1.607 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.363     ; 1.244      ;
; 1.619 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.225     ; 1.394      ;
; 1.683 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.508     ; 1.175      ;
; 1.908 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -0.658     ; 1.250      ;
; 2.381 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -1.398     ; 0.983      ;
; 2.454 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ; clk_in       ; FP_ADDR_LOAD ; 0.000        ; -1.398     ; 1.056      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+--------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'FP_DEPOSIT'                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.334 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 0.000        ; 1.021      ; 1.355      ;
; 0.466 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; 1.021      ; 1.487      ;
; 0.597 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; 0.000        ; 0.000      ; 0.597      ;
; 0.831 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; 0.164      ; 0.995      ;
; 0.834 ; FP_DEPOSIT                                                                                                                                                                                          ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_DEPOSIT   ; FP_DEPOSIT  ; -0.500       ; 1.021      ; 1.355      ;
; 0.966 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; -0.500       ; 1.021      ; 1.487      ;
; 0.980 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_EXAMINE   ; FP_DEPOSIT  ; 0.000        ; -0.016     ; 0.964      ;
; 1.069 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; FP_ADDR_LOAD ; FP_DEPOSIT  ; 0.000        ; -0.013     ; 1.056      ;
; 1.488 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.379     ; 1.109      ;
; 1.506 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.379     ; 1.127      ;
; 1.566 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.239     ; 1.327      ;
; 1.611 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.242     ; 1.369      ;
; 1.615 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.376     ; 1.239      ;
; 1.627 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.238     ; 1.389      ;
; 1.691 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.521     ; 1.170      ;
; 1.917 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -0.671     ; 1.246      ;
; 2.389 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -1.411     ; 0.978      ;
; 2.462 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ; clk_in       ; FP_DEPOSIT  ; 0.000        ; -1.411     ; 1.051      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk_in'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.058 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -0.823     ; 1.334      ;
; -2.051 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; -0.669     ; 1.483      ;
; -1.983 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -0.823     ; 1.259      ;
; -1.976 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; -0.669     ; 1.408      ;
; -1.330 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; -0.083     ; 1.346      ;
; -1.309 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.071      ; 1.481      ;
; -1.285 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; 0.067      ; 1.451      ;
; -1.278 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.221      ; 1.600      ;
; -1.258 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; 0.349      ; 1.706      ;
; -1.253 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; 0.212      ; 1.564      ;
; -1.251 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.503      ; 1.855      ;
; -1.246 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.366      ; 1.713      ;
; -1.229 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; 0.350      ; 1.678      ;
; -1.222 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.504      ; 1.827      ;
; -1.218 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; 0.209      ; 1.526      ;
; -1.211 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.363      ; 1.675      ;
; -1.140 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; 0.209      ; 1.448      ;
; -1.133 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.363      ; 1.597      ;
; -0.999 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; 0.346      ; 1.444      ;
; -0.992 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.500      ; 1.593      ;
; -0.888 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; 0.345      ; 1.332      ;
; -0.881 ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.499      ; 1.481      ;
; -0.482 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; FP_ADDR_LOAD ; clk_in      ; 0.500        ; 0.575      ; 1.156      ;
; -0.461 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; FP_ADDR_LOAD ; clk_in      ; 0.500        ; 0.729      ; 1.291      ;
; -0.398 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; FP_DEPOSIT   ; clk_in      ; 0.500        ; 0.588      ; 1.085      ;
; -0.393 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; FP_EXAMINE   ; clk_in      ; 0.500        ; 0.572      ; 1.064      ;
; -0.377 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; FP_DEPOSIT   ; clk_in      ; 0.500        ; 0.742      ; 1.220      ;
; -0.372 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; FP_EXAMINE   ; clk_in      ; 0.500        ; 0.726      ; 1.199      ;
; -0.244 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; 0.752      ; 1.095      ;
; -0.223 ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 0.906      ; 1.230      ;
; 0.121  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.500        ; 1.609      ; 1.587      ;
; 0.142  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.500        ; 1.763      ; 1.722      ;
; 0.621  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 1.000        ; 1.609      ; 1.587      ;
; 0.642  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 1.000        ; 1.763      ; 1.722      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk_in'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                           ; To Node                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.041 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; 0.000        ; 1.763      ; 1.722      ;
; -0.022 ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; 0.000        ; 1.609      ; 1.587      ;
; 0.459  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 1.763      ; 1.722      ;
; 0.478  ; clk_in                                                                                                                                                                                              ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 1.609      ; 1.587      ;
; 0.806  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.221      ; 0.527      ;
; 0.824  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.906      ; 1.230      ;
; 0.843  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 0.752      ; 1.095      ;
; 0.909  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 0.209      ; 0.618      ;
; 0.956  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.499      ; 0.955      ;
; 0.973  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; FP_EXAMINE   ; clk_in      ; -0.500       ; 0.726      ; 1.199      ;
; 0.978  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; FP_DEPOSIT   ; clk_in      ; -0.500       ; 0.742      ; 1.220      ;
; 0.987  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 0.209      ; 0.696      ;
; 0.992  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; FP_EXAMINE   ; clk_in      ; -0.500       ; 0.572      ; 1.064      ;
; 0.997  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; FP_DEPOSIT   ; clk_in      ; -0.500       ; 0.588      ; 1.085      ;
; 1.022  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 0.212      ; 0.734      ;
; 1.062  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; FP_ADDR_LOAD ; clk_in      ; -0.500       ; 0.729      ; 1.291      ;
; 1.081  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                               ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; FP_ADDR_LOAD ; clk_in      ; -0.500       ; 0.575      ; 1.156      ;
; 1.193  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.504      ; 1.197      ;
; 1.221  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 0.349      ; 1.070      ;
; 1.222  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.503      ; 1.225      ;
; 1.248  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.363      ; 1.111      ;
; 1.266  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 0.346      ; 1.112      ;
; 1.327  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 0.350      ; 1.177      ;
; 1.374  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.363      ; 1.237      ;
; 1.375  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.500      ; 1.375      ;
; 1.429  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 0.067      ; 0.996      ;
; 1.483  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.366      ; 1.349      ;
; 1.487  ; top_level:cpu|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                   ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; 0.345      ; 1.332      ;
; 1.865  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; -0.669     ; 0.696      ;
; 1.910  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; 0.071      ; 1.481      ;
; 1.929  ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2                                                                 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; -0.083     ; 1.346      ;
; 2.127  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; -0.823     ; 0.804      ;
; 2.200  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1|output~1 ; clk_in       ; clk_in      ; -0.500       ; -0.823     ; 0.877      ;
; 2.236  ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5|output~1 ; top_level:cpu|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1|output~3 ; clk_in       ; clk_in      ; -0.500       ; -0.669     ; 1.067      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_in'                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                                   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg1   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg10  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg11  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg2   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk_in ; Rise       ; memory_4k:memory_bank_0|altsyncram:altsyncram_component|altsyncram_aie1:auto_generated|ram_block1a1~porta_address_reg2   ;
+--------+--------------+----------------+------------------+--------+------------+--------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FP_ADDR_LOAD'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock        ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; FP_ADDR_LOAD ; Rise       ; FP_ADDR_LOAD                                                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_ADDR_LOAD ; Rise       ; FP_ADDR_LOAD|combout                                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_ADDR_LOAD ; Rise       ; FP_ADDR_LOAD|combout                                                                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_ADDR_LOAD ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_ADDR_LOAD ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_ADDR_LOAD ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_ADDR_LOAD ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~2 ;
+--------+--------------+----------------+------------------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FP_DEPOSIT'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; FP_DEPOSIT ; Rise       ; FP_DEPOSIT                                                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_DEPOSIT ; Rise       ; FP_DEPOSIT|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_DEPOSIT ; Rise       ; FP_DEPOSIT|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_DEPOSIT ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_DEPOSIT ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_DEPOSIT ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_DEPOSIT ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~2 ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'FP_EXAMINE'                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                                                                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; FP_EXAMINE ; Rise       ; FP_EXAMINE                                                                                                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_EXAMINE ; Rise       ; FP_EXAMINE|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_EXAMINE ; Rise       ; FP_EXAMINE|combout                                                                                                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_EXAMINE ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_EXAMINE ; Rise       ; cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_5|output~2|datac                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; FP_EXAMINE ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; FP_EXAMINE ; Rise       ; top_level:cpu|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~2 ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+------------------+--------------+-------+-------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------------+--------------+-------+-------+------------+-----------------+
; FP_ADDR_LOAD     ; FP_ADDR_LOAD ; 0.707 ; 0.707 ; Rise       ; FP_ADDR_LOAD    ;
; clk_in           ; FP_ADDR_LOAD ; 0.954 ; 0.954 ; Rise       ; FP_ADDR_LOAD    ;
; not_reset        ; FP_ADDR_LOAD ; 3.473 ; 3.473 ; Rise       ; FP_ADDR_LOAD    ;
; FP_DEPOSIT       ; FP_DEPOSIT   ; 0.875 ; 0.875 ; Rise       ; FP_DEPOSIT      ;
; clk_in           ; FP_DEPOSIT   ; 1.121 ; 1.121 ; Rise       ; FP_DEPOSIT      ;
; not_reset        ; FP_DEPOSIT   ; 4.141 ; 4.141 ; Rise       ; FP_DEPOSIT      ;
; FP_EXAMINE       ; FP_EXAMINE   ; 0.764 ; 0.764 ; Rise       ; FP_EXAMINE      ;
; clk_in           ; FP_EXAMINE   ; 1.023 ; 1.023 ; Rise       ; FP_EXAMINE      ;
; not_reset        ; FP_EXAMINE   ; 3.588 ; 3.588 ; Rise       ; FP_EXAMINE      ;
; FP_SR_INPUT[*]   ; clk_in       ; 6.364 ; 6.364 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[0]  ; clk_in       ; 4.246 ; 4.246 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[1]  ; clk_in       ; 2.904 ; 2.904 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[2]  ; clk_in       ; 5.101 ; 5.101 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[3]  ; clk_in       ; 5.369 ; 5.369 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[4]  ; clk_in       ; 5.274 ; 5.274 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[5]  ; clk_in       ; 5.433 ; 5.433 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[6]  ; clk_in       ; 5.463 ; 5.463 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[7]  ; clk_in       ; 5.883 ; 5.883 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[8]  ; clk_in       ; 5.791 ; 5.791 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[9]  ; clk_in       ; 5.863 ; 5.863 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[10] ; clk_in       ; 6.211 ; 6.211 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[11] ; clk_in       ; 6.364 ; 6.364 ; Rise       ; clk_in          ;
; HRQ              ; clk_in       ; 1.100 ; 1.100 ; Rise       ; clk_in          ;
; START            ; clk_in       ; 2.477 ; 2.477 ; Rise       ; clk_in          ;
; STEP             ; clk_in       ; 2.544 ; 2.544 ; Rise       ; clk_in          ;
; clk_in           ; clk_in       ; 2.326 ; 2.326 ; Rise       ; clk_in          ;
; not_reset        ; clk_in       ; 4.697 ; 4.697 ; Rise       ; clk_in          ;
+------------------+--------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+------------------+--------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+--------------+--------+--------+------------+-----------------+
; FP_ADDR_LOAD     ; FP_ADDR_LOAD ; -0.326 ; -0.326 ; Rise       ; FP_ADDR_LOAD    ;
; clk_in           ; FP_ADDR_LOAD ; -0.457 ; -0.457 ; Rise       ; FP_ADDR_LOAD    ;
; not_reset        ; FP_ADDR_LOAD ; -3.092 ; -3.092 ; Rise       ; FP_ADDR_LOAD    ;
; FP_DEPOSIT       ; FP_DEPOSIT   ; -0.334 ; -0.334 ; Rise       ; FP_DEPOSIT      ;
; clk_in           ; FP_DEPOSIT   ; -0.466 ; -0.466 ; Rise       ; FP_DEPOSIT      ;
; not_reset        ; FP_DEPOSIT   ; -3.600 ; -3.600 ; Rise       ; FP_DEPOSIT      ;
; FP_EXAMINE       ; FP_EXAMINE   ; -0.301 ; -0.301 ; Rise       ; FP_EXAMINE      ;
; clk_in           ; FP_EXAMINE   ; -0.451 ; -0.451 ; Rise       ; FP_EXAMINE      ;
; not_reset        ; FP_EXAMINE   ; -3.125 ; -3.125 ; Rise       ; FP_EXAMINE      ;
; FP_SR_INPUT[*]   ; clk_in       ; -0.943 ; -0.943 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[0]  ; clk_in       ; -2.724 ; -2.724 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[1]  ; clk_in       ; -0.943 ; -0.943 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[2]  ; clk_in       ; -2.929 ; -2.929 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[3]  ; clk_in       ; -3.529 ; -3.529 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[4]  ; clk_in       ; -3.367 ; -3.367 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[5]  ; clk_in       ; -3.233 ; -3.233 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[6]  ; clk_in       ; -3.402 ; -3.402 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[7]  ; clk_in       ; -3.633 ; -3.633 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[8]  ; clk_in       ; -3.417 ; -3.417 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[9]  ; clk_in       ; -3.391 ; -3.391 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[10] ; clk_in       ; -3.634 ; -3.634 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[11] ; clk_in       ; -3.180 ; -3.180 ; Rise       ; clk_in          ;
; HRQ              ; clk_in       ; -0.715 ; -0.715 ; Rise       ; clk_in          ;
; START            ; clk_in       ; -2.135 ; -2.135 ; Rise       ; clk_in          ;
; STEP             ; clk_in       ; -2.202 ; -2.202 ; Rise       ; clk_in          ;
; clk_in           ; clk_in       ; 0.563  ; 0.563  ; Rise       ; clk_in          ;
; not_reset        ; clk_in       ; -1.609 ; -1.609 ; Rise       ; clk_in          ;
+------------------+--------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+---------------------+--------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+--------------+--------+--------+------------+-----------------+
; clk_out             ; FP_ADDR_LOAD ; 3.325  ; 3.325  ; Rise       ; FP_ADDR_LOAD    ;
; clk_out             ; FP_DEPOSIT   ; 3.241  ; 3.241  ; Rise       ; FP_DEPOSIT      ;
; clk_out             ; FP_EXAMINE   ; 3.236  ; 3.236  ; Rise       ; FP_EXAMINE      ;
; FP_DATA_OUTPUT[*]   ; clk_in       ; 11.168 ; 11.168 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[0]  ; clk_in       ; 11.069 ; 11.069 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[1]  ; clk_in       ; 11.168 ; 11.168 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[2]  ; clk_in       ; 10.701 ; 10.701 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[3]  ; clk_in       ; 10.491 ; 10.491 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[4]  ; clk_in       ; 10.486 ; 10.486 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[5]  ; clk_in       ; 10.320 ; 10.320 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[6]  ; clk_in       ; 10.199 ; 10.199 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[7]  ; clk_in       ; 9.953  ; 9.953  ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[8]  ; clk_in       ; 10.042 ; 10.042 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[9]  ; clk_in       ; 9.821  ; 9.821  ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[10] ; clk_in       ; 9.244  ; 9.244  ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[11] ; clk_in       ; 9.539  ; 9.539  ; Rise       ; clk_in          ;
; FP_PC_OUTPUT[*]     ; clk_in       ; 4.325  ; 4.325  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[0]    ; clk_in       ; 4.081  ; 4.081  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[1]    ; clk_in       ; 4.153  ; 4.153  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[2]    ; clk_in       ; 4.325  ; 4.325  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[3]    ; clk_in       ; 4.254  ; 4.254  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[4]    ; clk_in       ; 4.131  ; 4.131  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[5]    ; clk_in       ; 4.284  ; 4.284  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[6]    ; clk_in       ; 4.073  ; 4.073  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[7]    ; clk_in       ; 3.858  ; 3.858  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[8]    ; clk_in       ; 3.957  ; 3.957  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[9]    ; clk_in       ; 3.961  ; 3.961  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[10]   ; clk_in       ; 4.096  ; 4.096  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[11]   ; clk_in       ; 3.868  ; 3.868  ; Rise       ; clk_in          ;
; HLT_indicator       ; clk_in       ; 3.887  ; 3.887  ; Rise       ; clk_in          ;
; RUN_indicator       ; clk_in       ; 3.318  ; 3.318  ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 4.173  ; 4.173  ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 2.722  ; 2.722  ; Fall       ; clk_in          ;
+---------------------+--------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+---------------------+--------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+--------------+-------+-------+------------+-----------------+
; clk_out             ; FP_ADDR_LOAD ; 3.325 ; 3.325 ; Rise       ; FP_ADDR_LOAD    ;
; clk_out             ; FP_DEPOSIT   ; 3.241 ; 3.241 ; Rise       ; FP_DEPOSIT      ;
; clk_out             ; FP_EXAMINE   ; 3.236 ; 3.236 ; Rise       ; FP_EXAMINE      ;
; FP_DATA_OUTPUT[*]   ; clk_in       ; 4.454 ; 4.454 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[0]  ; clk_in       ; 5.033 ; 5.033 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[1]  ; clk_in       ; 4.633 ; 4.633 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[2]  ; clk_in       ; 5.046 ; 5.046 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[3]  ; clk_in       ; 4.825 ; 4.825 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[4]  ; clk_in       ; 4.671 ; 4.671 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[5]  ; clk_in       ; 4.628 ; 4.628 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[6]  ; clk_in       ; 4.837 ; 4.837 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[7]  ; clk_in       ; 4.454 ; 4.454 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[8]  ; clk_in       ; 5.014 ; 5.014 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[9]  ; clk_in       ; 5.055 ; 5.055 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[10] ; clk_in       ; 4.589 ; 4.589 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[11] ; clk_in       ; 4.614 ; 4.614 ; Rise       ; clk_in          ;
; FP_PC_OUTPUT[*]     ; clk_in       ; 3.858 ; 3.858 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[0]    ; clk_in       ; 4.081 ; 4.081 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[1]    ; clk_in       ; 4.153 ; 4.153 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[2]    ; clk_in       ; 4.325 ; 4.325 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[3]    ; clk_in       ; 4.254 ; 4.254 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[4]    ; clk_in       ; 4.131 ; 4.131 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[5]    ; clk_in       ; 4.284 ; 4.284 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[6]    ; clk_in       ; 4.073 ; 4.073 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[7]    ; clk_in       ; 3.858 ; 3.858 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[8]    ; clk_in       ; 3.957 ; 3.957 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[9]    ; clk_in       ; 3.961 ; 3.961 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[10]   ; clk_in       ; 4.096 ; 4.096 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[11]   ; clk_in       ; 3.868 ; 3.868 ; Rise       ; clk_in          ;
; HLT_indicator       ; clk_in       ; 3.887 ; 3.887 ; Rise       ; clk_in          ;
; RUN_indicator       ; clk_in       ; 3.318 ; 3.318 ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 2.722 ; 2.722 ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 2.722 ; 2.722 ; Fall       ; clk_in          ;
+---------------------+--------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------+
; Propagation Delay                                                      ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[0]  ; 4.338 ; 4.196 ; 4.196 ; 4.338 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[1]  ; 4.036 ; 3.973 ; 3.973 ; 4.036 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[2]  ; 3.730 ; 3.773 ; 3.773 ; 3.730 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[3]  ; 3.836 ; 3.945 ; 3.945 ; 3.836 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[4]  ; 4.220 ; 4.159 ; 4.159 ; 4.220 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[5]  ; 4.320 ; 4.204 ; 4.204 ; 4.320 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[6]  ; 4.314 ; 4.200 ; 4.200 ; 4.314 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[7]  ; 3.750 ; 3.757 ; 3.757 ; 3.750 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[8]  ; 4.404 ; 4.439 ; 4.439 ; 4.404 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[9]  ; 4.181 ; 4.285 ; 4.285 ; 4.181 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[10] ; 3.847 ; 3.961 ; 3.961 ; 3.847 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[11] ; 3.859 ; 3.866 ; 3.866 ; 3.859 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[0]  ; 4.212 ; 4.327 ; 4.327 ; 4.212 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[1]  ; 3.989 ; 4.025 ; 4.025 ; 3.989 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[2]  ; 3.789 ; 3.719 ; 3.719 ; 3.789 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[3]  ; 3.961 ; 3.825 ; 3.825 ; 3.961 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[4]  ; 4.175 ; 4.209 ; 4.209 ; 4.175 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[5]  ; 4.220 ; 4.309 ; 4.309 ; 4.220 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[6]  ; 4.216 ; 4.303 ; 4.303 ; 4.216 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[7]  ; 3.773 ; 3.739 ; 3.739 ; 3.773 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[8]  ; 4.455 ; 4.393 ; 4.393 ; 4.455 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[9]  ; 4.301 ; 4.170 ; 4.170 ; 4.301 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[10] ; 3.977 ; 3.836 ; 3.836 ; 3.977 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[11] ; 3.882 ; 3.848 ; 3.848 ; 3.882 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[0]  ; 3.733 ; 4.134 ; 4.134 ; 3.733 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[1]  ; 3.602 ; 3.832 ; 3.832 ; 3.602 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[2]  ; 3.440 ; 3.570 ; 3.570 ; 3.440 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[3]  ; 3.492 ; 3.742 ; 3.742 ; 3.492 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[4]  ; 3.708 ; 4.016 ; 4.016 ; 3.708 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[5]  ; 3.609 ; 4.116 ; 4.116 ; 3.609 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[6]  ; 3.612 ; 4.110 ; 4.110 ; 3.612 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[7]  ; 3.414 ; 3.554 ; 3.554 ; 3.414 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[8]  ; 3.579 ; 4.236 ; 4.236 ; 3.579 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[9]  ; 3.678 ; 4.082 ; 4.082 ; 3.678 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[10] ; 3.484 ; 3.758 ; 3.758 ; 3.484 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[11] ; 3.409 ; 3.663 ; 3.663 ; 3.409 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[0]  ; 7.475 ; 7.475 ; 7.475 ; 7.475 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[1]  ; 7.457 ; 7.457 ; 7.457 ; 7.457 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[0]  ; 6.024 ; 6.024 ; 6.024 ; 6.024 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[1]  ; 6.123 ; 6.123 ; 6.123 ; 6.123 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[2]  ; 5.773 ; 5.773 ; 5.773 ; 5.773 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[0]  ; 8.221 ; 8.221 ; 8.221 ; 8.221 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[1]  ; 8.320 ; 8.320 ; 8.320 ; 8.320 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[2]  ; 7.844 ; 7.844 ; 7.844 ; 7.844 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[3]  ; 7.538 ; 7.538 ; 7.538 ; 7.538 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[0]  ; 8.489 ; 8.489 ; 8.489 ; 8.489 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[1]  ; 8.588 ; 8.588 ; 8.588 ; 8.588 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[2]  ; 8.121 ; 8.121 ; 8.121 ; 8.121 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[3]  ; 7.911 ; 7.911 ; 7.911 ; 7.911 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[4]  ; 7.906 ; 7.906 ; 7.906 ; 7.906 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[0]  ; 8.394 ; 8.394 ; 8.394 ; 8.394 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[1]  ; 8.493 ; 8.493 ; 8.493 ; 8.493 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[2]  ; 8.026 ; 8.026 ; 8.026 ; 8.026 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[3]  ; 7.839 ; 7.839 ; 7.839 ; 7.839 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[4]  ; 7.836 ; 7.836 ; 7.836 ; 7.836 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[5]  ; 7.781 ; 7.781 ; 7.781 ; 7.781 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[0]  ; 8.553 ; 8.553 ; 8.553 ; 8.553 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[1]  ; 8.652 ; 8.652 ; 8.652 ; 8.652 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[2]  ; 8.185 ; 8.185 ; 8.185 ; 8.185 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[3]  ; 7.975 ; 7.975 ; 7.975 ; 7.975 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[4]  ; 7.970 ; 7.970 ; 7.970 ; 7.970 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[5]  ; 7.660 ; 7.660 ; 7.660 ; 7.660 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[6]  ; 7.539 ; 7.539 ; 7.539 ; 7.539 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[0]  ; 8.583 ; 8.583 ; 8.583 ; 8.583 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[1]  ; 8.682 ; 8.682 ; 8.682 ; 8.682 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[2]  ; 8.215 ; 8.215 ; 8.215 ; 8.215 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[3]  ; 8.005 ; 8.005 ; 8.005 ; 8.005 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[4]  ; 8.000 ; 8.000 ; 8.000 ; 8.000 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[5]  ; 7.832 ; 7.832 ; 7.832 ; 7.832 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[6]  ; 7.711 ; 7.711 ; 7.711 ; 7.711 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[7]  ; 7.356 ; 7.356 ; 7.356 ; 7.356 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[0]  ; 9.003 ; 9.003 ; 9.003 ; 9.003 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[1]  ; 9.102 ; 9.102 ; 9.102 ; 9.102 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[2]  ; 8.635 ; 8.635 ; 8.635 ; 8.635 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[3]  ; 8.425 ; 8.425 ; 8.425 ; 8.425 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[4]  ; 8.420 ; 8.420 ; 8.420 ; 8.420 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[5]  ; 8.248 ; 8.248 ; 8.248 ; 8.248 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[6]  ; 8.127 ; 8.127 ; 8.127 ; 8.127 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[7]  ; 7.870 ; 7.870 ; 7.870 ; 7.870 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[8]  ; 7.846 ; 7.846 ; 7.846 ; 7.846 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[0]  ; 8.891 ; 8.891 ; 8.891 ; 8.891 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[1]  ; 8.990 ; 8.990 ; 8.990 ; 8.990 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[2]  ; 8.523 ; 8.523 ; 8.523 ; 8.523 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[3]  ; 8.313 ; 8.313 ; 8.313 ; 8.313 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[4]  ; 8.308 ; 8.308 ; 8.308 ; 8.308 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[5]  ; 8.305 ; 8.305 ; 8.305 ; 8.305 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[6]  ; 8.184 ; 8.184 ; 8.184 ; 8.184 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[7]  ; 7.932 ; 7.932 ; 7.932 ; 7.932 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[8]  ; 7.908 ; 7.908 ; 7.908 ; 7.908 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[9]  ; 7.565 ; 7.565 ; 7.565 ; 7.565 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[0]  ; 8.983 ; 8.983 ; 8.983 ; 8.983 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[1]  ; 9.082 ; 9.082 ; 9.082 ; 9.082 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[2]  ; 8.615 ; 8.615 ; 8.615 ; 8.615 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[3]  ; 8.405 ; 8.405 ; 8.405 ; 8.405 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[4]  ; 8.400 ; 8.400 ; 8.400 ; 8.400 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[5]  ; 8.228 ; 8.228 ; 8.228 ; 8.228 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[6]  ; 8.107 ; 8.107 ; 8.107 ; 8.107 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[7]  ; 7.835 ; 7.835 ; 7.835 ; 7.835 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[8]  ; 7.924 ; 7.924 ; 7.924 ; 7.924 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[9]  ; 7.703 ; 7.703 ; 7.703 ; 7.703 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[10] ; 7.106 ; 7.106 ; 7.106 ; 7.106 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[0]  ; 9.331 ; 9.331 ; 9.331 ; 9.331 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[1]  ; 9.430 ; 9.430 ; 9.430 ; 9.430 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[2]  ; 8.963 ; 8.963 ; 8.963 ; 8.963 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[3]  ; 8.753 ; 8.753 ; 8.753 ; 8.753 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[4]  ; 8.748 ; 8.748 ; 8.748 ; 8.748 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[5]  ; 8.576 ; 8.576 ; 8.576 ; 8.576 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[6]  ; 8.455 ; 8.455 ; 8.455 ; 8.455 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[7]  ; 8.142 ; 8.142 ; 8.142 ; 8.142 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[8]  ; 8.231 ; 8.231 ; 8.231 ; 8.231 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[9]  ; 8.010 ; 8.010 ; 8.010 ; 8.010 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[10] ; 7.413 ; 7.413 ; 7.413 ; 7.413 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[11] ; 7.570 ; 7.570 ; 7.570 ; 7.570 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[0]  ; 9.484 ; 9.484 ; 9.484 ; 9.484 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[1]  ; 9.583 ; 9.583 ; 9.583 ; 9.583 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[2]  ; 9.116 ; 9.116 ; 9.116 ; 9.116 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[3]  ; 8.906 ; 8.906 ; 8.906 ; 8.906 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[4]  ; 8.901 ; 8.901 ; 8.901 ; 8.901 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[5]  ; 8.735 ; 8.735 ; 8.735 ; 8.735 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[6]  ; 8.614 ; 8.614 ; 8.614 ; 8.614 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[7]  ; 8.368 ; 8.368 ; 8.368 ; 8.368 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[8]  ; 8.457 ; 8.457 ; 8.457 ; 8.457 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[9]  ; 8.236 ; 8.236 ; 8.236 ; 8.236 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[10] ; 7.659 ; 7.659 ; 7.659 ; 7.659 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[11] ; 7.954 ; 7.954 ; 7.954 ; 7.954 ;
+-------------------+--------------------+-------+-------+-------+-------+


+------------------------------------------------------------------------+
; Minimum Propagation Delay                                              ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[0]  ; 4.338 ; 3.932 ; 3.932 ; 4.338 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[1]  ; 4.036 ; 3.801 ; 3.801 ; 4.036 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[2]  ; 3.730 ; 3.639 ; 3.639 ; 3.730 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[3]  ; 3.836 ; 3.691 ; 3.691 ; 3.836 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[4]  ; 4.220 ; 3.907 ; 3.907 ; 4.220 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[5]  ; 4.320 ; 3.808 ; 3.808 ; 4.320 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[6]  ; 4.314 ; 3.811 ; 3.811 ; 4.314 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[7]  ; 3.750 ; 3.613 ; 3.613 ; 3.750 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[8]  ; 4.404 ; 3.778 ; 3.778 ; 4.404 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[9]  ; 4.181 ; 3.877 ; 3.877 ; 4.181 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[10] ; 3.847 ; 3.683 ; 3.683 ; 3.847 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[11] ; 3.859 ; 3.608 ; 3.608 ; 3.859 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[0]  ; 4.212 ; 3.923 ; 3.923 ; 4.212 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[1]  ; 3.989 ; 3.792 ; 3.792 ; 3.989 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[2]  ; 3.789 ; 3.630 ; 3.630 ; 3.789 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[3]  ; 3.961 ; 3.682 ; 3.682 ; 3.961 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[4]  ; 4.175 ; 3.898 ; 3.898 ; 4.175 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[5]  ; 4.220 ; 3.799 ; 3.799 ; 4.220 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[6]  ; 4.216 ; 3.802 ; 3.802 ; 4.216 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[7]  ; 3.773 ; 3.604 ; 3.604 ; 3.773 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[8]  ; 4.455 ; 3.769 ; 3.769 ; 4.455 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[9]  ; 4.301 ; 3.868 ; 3.868 ; 4.301 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[10] ; 3.977 ; 3.674 ; 3.674 ; 3.977 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[11] ; 3.882 ; 3.599 ; 3.599 ; 3.882 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[0]  ; 3.733 ; 3.993 ; 3.993 ; 3.733 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[1]  ; 3.602 ; 3.770 ; 3.770 ; 3.602 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[2]  ; 3.440 ; 3.526 ; 3.526 ; 3.440 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[3]  ; 3.492 ; 3.632 ; 3.632 ; 3.492 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[4]  ; 3.708 ; 3.956 ; 3.956 ; 3.708 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[5]  ; 3.609 ; 4.001 ; 4.001 ; 3.609 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[6]  ; 3.612 ; 3.997 ; 3.997 ; 3.612 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[7]  ; 3.414 ; 3.546 ; 3.546 ; 3.414 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[8]  ; 3.579 ; 4.200 ; 4.200 ; 3.579 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[9]  ; 3.678 ; 3.977 ; 3.977 ; 3.678 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[10] ; 3.484 ; 3.643 ; 3.643 ; 3.484 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[11] ; 3.409 ; 3.655 ; 3.655 ; 3.409 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[0]  ; 7.074 ; 7.074 ; 7.074 ; 7.074 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[1]  ; 7.056 ; 7.056 ; 7.056 ; 7.056 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[0]  ; 5.293 ; 5.293 ; 5.293 ; 5.293 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[1]  ; 5.275 ; 5.275 ; 5.275 ; 5.275 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[2]  ; 5.092 ; 5.092 ; 5.092 ; 5.092 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[0]  ; 7.499 ; 7.499 ; 7.499 ; 7.499 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[1]  ; 7.457 ; 7.457 ; 7.457 ; 7.457 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[2]  ; 7.103 ; 7.103 ; 7.103 ; 7.103 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[3]  ; 6.834 ; 6.834 ; 6.834 ; 6.834 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[0]  ; 8.197 ; 8.197 ; 8.197 ; 8.197 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[1]  ; 8.147 ; 8.147 ; 8.147 ; 8.147 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[2]  ; 7.830 ; 7.830 ; 7.830 ; 7.830 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[3]  ; 7.597 ; 7.597 ; 7.597 ; 7.597 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[4]  ; 7.650 ; 7.650 ; 7.650 ; 7.650 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[0]  ; 8.010 ; 8.010 ; 8.010 ; 8.010 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[1]  ; 7.960 ; 7.960 ; 7.960 ; 7.960 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[2]  ; 7.643 ; 7.643 ; 7.643 ; 7.643 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[3]  ; 7.410 ; 7.410 ; 7.410 ; 7.410 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[4]  ; 7.488 ; 7.488 ; 7.488 ; 7.488 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[5]  ; 7.600 ; 7.600 ; 7.600 ; 7.600 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[0]  ; 7.886 ; 7.886 ; 7.886 ; 7.886 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[1]  ; 7.836 ; 7.836 ; 7.836 ; 7.836 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[2]  ; 7.519 ; 7.519 ; 7.519 ; 7.519 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[3]  ; 7.286 ; 7.286 ; 7.286 ; 7.286 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[4]  ; 7.354 ; 7.354 ; 7.354 ; 7.354 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[5]  ; 7.351 ; 7.351 ; 7.351 ; 7.351 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[6]  ; 7.259 ; 7.259 ; 7.259 ; 7.259 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[0]  ; 8.050 ; 8.050 ; 8.050 ; 8.050 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[1]  ; 8.000 ; 8.000 ; 8.000 ; 8.000 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[2]  ; 7.683 ; 7.683 ; 7.683 ; 7.683 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[3]  ; 7.450 ; 7.450 ; 7.450 ; 7.450 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[4]  ; 7.523 ; 7.523 ; 7.523 ; 7.523 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[5]  ; 7.395 ; 7.395 ; 7.395 ; 7.395 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[6]  ; 7.117 ; 7.117 ; 7.117 ; 7.117 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[7]  ; 7.197 ; 7.197 ; 7.197 ; 7.197 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[0]  ; 8.322 ; 8.322 ; 8.322 ; 8.322 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[1]  ; 8.272 ; 8.272 ; 8.272 ; 8.272 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[2]  ; 7.955 ; 7.955 ; 7.955 ; 7.955 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[3]  ; 7.722 ; 7.722 ; 7.722 ; 7.722 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[4]  ; 7.795 ; 7.795 ; 7.795 ; 7.795 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[5]  ; 7.691 ; 7.691 ; 7.691 ; 7.691 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[6]  ; 7.323 ; 7.323 ; 7.323 ; 7.323 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[7]  ; 7.493 ; 7.493 ; 7.493 ; 7.493 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[8]  ; 7.548 ; 7.548 ; 7.548 ; 7.548 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[0]  ; 8.229 ; 8.229 ; 8.229 ; 8.229 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[1]  ; 8.179 ; 8.179 ; 8.179 ; 8.179 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[2]  ; 7.862 ; 7.862 ; 7.862 ; 7.862 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[3]  ; 7.629 ; 7.629 ; 7.629 ; 7.629 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[4]  ; 7.702 ; 7.702 ; 7.702 ; 7.702 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[5]  ; 7.547 ; 7.547 ; 7.547 ; 7.547 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[6]  ; 7.107 ; 7.107 ; 7.107 ; 7.107 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[7]  ; 7.303 ; 7.303 ; 7.303 ; 7.303 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[8]  ; 7.332 ; 7.332 ; 7.332 ; 7.332 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[9]  ; 7.227 ; 7.227 ; 7.227 ; 7.227 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[0]  ; 8.231 ; 8.231 ; 8.231 ; 8.231 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[1]  ; 8.181 ; 8.181 ; 8.181 ; 8.181 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[2]  ; 7.864 ; 7.864 ; 7.864 ; 7.864 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[3]  ; 7.631 ; 7.631 ; 7.631 ; 7.631 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[4]  ; 7.704 ; 7.704 ; 7.704 ; 7.704 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[5]  ; 7.436 ; 7.436 ; 7.436 ; 7.436 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[6]  ; 7.158 ; 7.158 ; 7.158 ; 7.158 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[7]  ; 7.238 ; 7.238 ; 7.238 ; 7.238 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[8]  ; 7.305 ; 7.305 ; 7.305 ; 7.305 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[9]  ; 6.915 ; 6.915 ; 6.915 ; 6.915 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[10] ; 6.758 ; 6.758 ; 6.758 ; 6.758 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[0]  ; 8.502 ; 8.502 ; 8.502 ; 8.502 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[1]  ; 8.452 ; 8.452 ; 8.452 ; 8.452 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[2]  ; 8.135 ; 8.135 ; 8.135 ; 8.135 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[3]  ; 7.902 ; 7.902 ; 7.902 ; 7.902 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[4]  ; 7.975 ; 7.975 ; 7.975 ; 7.975 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[5]  ; 7.707 ; 7.707 ; 7.707 ; 7.707 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[6]  ; 7.429 ; 7.429 ; 7.429 ; 7.429 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[7]  ; 7.509 ; 7.509 ; 7.509 ; 7.509 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[8]  ; 7.548 ; 7.548 ; 7.548 ; 7.548 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[9]  ; 7.158 ; 7.158 ; 7.158 ; 7.158 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[10] ; 7.001 ; 7.001 ; 7.001 ; 7.001 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[11] ; 7.322 ; 7.322 ; 7.322 ; 7.322 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[0]  ; 8.819 ; 8.819 ; 8.819 ; 8.819 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[1]  ; 8.769 ; 8.769 ; 8.769 ; 8.769 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[2]  ; 8.452 ; 8.452 ; 8.452 ; 8.452 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[3]  ; 8.219 ; 8.219 ; 8.219 ; 8.219 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[4]  ; 8.292 ; 8.292 ; 8.292 ; 8.292 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[5]  ; 8.024 ; 8.024 ; 8.024 ; 8.024 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[6]  ; 7.746 ; 7.746 ; 7.746 ; 7.746 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[7]  ; 7.826 ; 7.826 ; 7.826 ; 7.826 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[8]  ; 7.797 ; 7.797 ; 7.797 ; 7.797 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[9]  ; 7.407 ; 7.407 ; 7.407 ; 7.407 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[10] ; 7.250 ; 7.250 ; 7.250 ; 7.250 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[11] ; 7.636 ; 7.636 ; 7.636 ; 7.636 ;
+-------------------+--------------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+-----------+--------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack ; -20.390   ; -0.862 ; -6.423   ; -0.183  ; -2.064              ;
;  FP_ADDR_LOAD    ; -8.030    ; 0.326  ; N/A      ; N/A     ; -1.631              ;
;  FP_DEPOSIT      ; -8.556    ; 0.334  ; N/A      ; N/A     ; -1.631              ;
;  FP_EXAMINE      ; -8.262    ; 0.301  ; N/A      ; N/A     ; -1.631              ;
;  clk_in          ; -20.390   ; -0.862 ; -6.423   ; -0.183  ; -2.064              ;
; Design-wide TNS  ; -1930.463 ; -1.741 ; -12.798  ; -0.338  ; -749.402            ;
;  FP_ADDR_LOAD    ; -8.030    ; 0.000  ; N/A      ; N/A     ; -1.631              ;
;  FP_DEPOSIT      ; -8.556    ; 0.000  ; N/A      ; N/A     ; -1.631              ;
;  FP_EXAMINE      ; -8.262    ; 0.000  ; N/A      ; N/A     ; -1.631              ;
;  clk_in          ; -1905.615 ; -1.741 ; -12.798  ; -0.338  ; -744.509            ;
+------------------+-----------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+------------------+--------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+--------------+--------+--------+------------+-----------------+
; FP_ADDR_LOAD     ; FP_ADDR_LOAD ; 2.199  ; 2.199  ; Rise       ; FP_ADDR_LOAD    ;
; clk_in           ; FP_ADDR_LOAD ; 2.910  ; 2.910  ; Rise       ; FP_ADDR_LOAD    ;
; not_reset        ; FP_ADDR_LOAD ; 7.788  ; 7.788  ; Rise       ; FP_ADDR_LOAD    ;
; FP_DEPOSIT       ; FP_DEPOSIT   ; 2.721  ; 2.721  ; Rise       ; FP_DEPOSIT      ;
; clk_in           ; FP_DEPOSIT   ; 3.436  ; 3.436  ; Rise       ; FP_DEPOSIT      ;
; not_reset        ; FP_DEPOSIT   ; 9.576  ; 9.576  ; Rise       ; FP_DEPOSIT      ;
; FP_EXAMINE       ; FP_EXAMINE   ; 2.362  ; 2.362  ; Rise       ; FP_EXAMINE      ;
; clk_in           ; FP_EXAMINE   ; 3.142  ; 3.142  ; Rise       ; FP_EXAMINE      ;
; not_reset        ; FP_EXAMINE   ; 8.219  ; 8.219  ; Rise       ; FP_EXAMINE      ;
; FP_SR_INPUT[*]   ; clk_in       ; 17.300 ; 17.300 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[0]  ; clk_in       ; 10.973 ; 10.973 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[1]  ; clk_in       ; 9.324  ; 9.324  ; Rise       ; clk_in          ;
;  FP_SR_INPUT[2]  ; clk_in       ; 13.481 ; 13.481 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[3]  ; clk_in       ; 14.114 ; 14.114 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[4]  ; clk_in       ; 13.902 ; 13.902 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[5]  ; clk_in       ; 14.501 ; 14.501 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[6]  ; clk_in       ; 14.635 ; 14.635 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[7]  ; clk_in       ; 15.761 ; 15.761 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[8]  ; clk_in       ; 15.657 ; 15.657 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[9]  ; clk_in       ; 15.762 ; 15.762 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[10] ; clk_in       ; 16.829 ; 16.829 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[11] ; clk_in       ; 17.300 ; 17.300 ; Rise       ; clk_in          ;
; HRQ              ; clk_in       ; 3.308  ; 3.308  ; Rise       ; clk_in          ;
; START            ; clk_in       ; 4.924  ; 4.924  ; Rise       ; clk_in          ;
; STEP             ; clk_in       ; 5.117  ; 5.117  ; Rise       ; clk_in          ;
; clk_in           ; clk_in       ; 7.797  ; 7.797  ; Rise       ; clk_in          ;
; not_reset        ; clk_in       ; 12.262 ; 12.262 ; Rise       ; clk_in          ;
+------------------+--------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+------------------+--------------+--------+--------+------------+-----------------+
; Data Port        ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------------+--------------+--------+--------+------------+-----------------+
; FP_ADDR_LOAD     ; FP_ADDR_LOAD ; -0.326 ; -0.326 ; Rise       ; FP_ADDR_LOAD    ;
; clk_in           ; FP_ADDR_LOAD ; -0.457 ; -0.457 ; Rise       ; FP_ADDR_LOAD    ;
; not_reset        ; FP_ADDR_LOAD ; -3.092 ; -3.092 ; Rise       ; FP_ADDR_LOAD    ;
; FP_DEPOSIT       ; FP_DEPOSIT   ; -0.334 ; -0.334 ; Rise       ; FP_DEPOSIT      ;
; clk_in           ; FP_DEPOSIT   ; -0.466 ; -0.466 ; Rise       ; FP_DEPOSIT      ;
; not_reset        ; FP_DEPOSIT   ; -3.600 ; -3.600 ; Rise       ; FP_DEPOSIT      ;
; FP_EXAMINE       ; FP_EXAMINE   ; -0.301 ; -0.301 ; Rise       ; FP_EXAMINE      ;
; clk_in           ; FP_EXAMINE   ; -0.451 ; -0.451 ; Rise       ; FP_EXAMINE      ;
; not_reset        ; FP_EXAMINE   ; -3.125 ; -3.125 ; Rise       ; FP_EXAMINE      ;
; FP_SR_INPUT[*]   ; clk_in       ; -0.943 ; -0.943 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[0]  ; clk_in       ; -2.724 ; -2.724 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[1]  ; clk_in       ; -0.943 ; -0.943 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[2]  ; clk_in       ; -2.929 ; -2.929 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[3]  ; clk_in       ; -3.529 ; -3.529 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[4]  ; clk_in       ; -3.367 ; -3.367 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[5]  ; clk_in       ; -3.233 ; -3.233 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[6]  ; clk_in       ; -3.402 ; -3.402 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[7]  ; clk_in       ; -3.633 ; -3.633 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[8]  ; clk_in       ; -3.417 ; -3.417 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[9]  ; clk_in       ; -3.391 ; -3.391 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[10] ; clk_in       ; -3.634 ; -3.634 ; Rise       ; clk_in          ;
;  FP_SR_INPUT[11] ; clk_in       ; -3.180 ; -3.180 ; Rise       ; clk_in          ;
; HRQ              ; clk_in       ; -0.715 ; -0.715 ; Rise       ; clk_in          ;
; START            ; clk_in       ; -2.135 ; -2.135 ; Rise       ; clk_in          ;
; STEP             ; clk_in       ; -2.202 ; -2.202 ; Rise       ; clk_in          ;
; clk_in           ; clk_in       ; 0.862  ; 0.862  ; Rise       ; clk_in          ;
; not_reset        ; clk_in       ; -1.609 ; -1.609 ; Rise       ; clk_in          ;
+------------------+--------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+---------------------+--------------+--------+--------+------------+-----------------+
; Data Port           ; Clock Port   ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------------+--------------+--------+--------+------------+-----------------+
; clk_out             ; FP_ADDR_LOAD ; 8.192  ; 8.192  ; Rise       ; FP_ADDR_LOAD    ;
; clk_out             ; FP_DEPOSIT   ; 7.950  ; 7.950  ; Rise       ; FP_DEPOSIT      ;
; clk_out             ; FP_EXAMINE   ; 7.844  ; 7.844  ; Rise       ; FP_EXAMINE      ;
; FP_DATA_OUTPUT[*]   ; clk_in       ; 28.253 ; 28.253 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[0]  ; clk_in       ; 27.965 ; 27.965 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[1]  ; clk_in       ; 28.253 ; 28.253 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[2]  ; clk_in       ; 27.239 ; 27.239 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[3]  ; clk_in       ; 26.283 ; 26.283 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[4]  ; clk_in       ; 26.313 ; 26.313 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[5]  ; clk_in       ; 25.740 ; 25.740 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[6]  ; clk_in       ; 25.449 ; 25.449 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[7]  ; clk_in       ; 24.542 ; 24.542 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[8]  ; clk_in       ; 25.011 ; 25.011 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[9]  ; clk_in       ; 24.189 ; 24.189 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[10] ; clk_in       ; 22.740 ; 22.740 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[11] ; clk_in       ; 23.435 ; 23.435 ; Rise       ; clk_in          ;
; FP_PC_OUTPUT[*]     ; clk_in       ; 10.086 ; 10.086 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[0]    ; clk_in       ; 9.445  ; 9.445  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[1]    ; clk_in       ; 9.559  ; 9.559  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[2]    ; clk_in       ; 10.086 ; 10.086 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[3]    ; clk_in       ; 9.727  ; 9.727  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[4]    ; clk_in       ; 9.764  ; 9.764  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[5]    ; clk_in       ; 9.996  ; 9.996  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[6]    ; clk_in       ; 9.398  ; 9.398  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[7]    ; clk_in       ; 8.965  ; 8.965  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[8]    ; clk_in       ; 9.084  ; 9.084  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[9]    ; clk_in       ; 9.100  ; 9.100  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[10]   ; clk_in       ; 9.454  ; 9.454  ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[11]   ; clk_in       ; 8.812  ; 8.812  ; Rise       ; clk_in          ;
; HLT_indicator       ; clk_in       ; 9.022  ; 9.022  ; Rise       ; clk_in          ;
; RUN_indicator       ; clk_in       ; 8.143  ; 8.143  ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 10.679 ; 10.679 ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 6.350  ; 6.350  ; Fall       ; clk_in          ;
+---------------------+--------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+---------------------+--------------+-------+-------+------------+-----------------+
; Data Port           ; Clock Port   ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------------+--------------+-------+-------+------------+-----------------+
; clk_out             ; FP_ADDR_LOAD ; 3.325 ; 3.325 ; Rise       ; FP_ADDR_LOAD    ;
; clk_out             ; FP_DEPOSIT   ; 3.241 ; 3.241 ; Rise       ; FP_DEPOSIT      ;
; clk_out             ; FP_EXAMINE   ; 3.236 ; 3.236 ; Rise       ; FP_EXAMINE      ;
; FP_DATA_OUTPUT[*]   ; clk_in       ; 4.454 ; 4.454 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[0]  ; clk_in       ; 5.033 ; 5.033 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[1]  ; clk_in       ; 4.633 ; 4.633 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[2]  ; clk_in       ; 5.046 ; 5.046 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[3]  ; clk_in       ; 4.825 ; 4.825 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[4]  ; clk_in       ; 4.671 ; 4.671 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[5]  ; clk_in       ; 4.628 ; 4.628 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[6]  ; clk_in       ; 4.837 ; 4.837 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[7]  ; clk_in       ; 4.454 ; 4.454 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[8]  ; clk_in       ; 5.014 ; 5.014 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[9]  ; clk_in       ; 5.055 ; 5.055 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[10] ; clk_in       ; 4.589 ; 4.589 ; Rise       ; clk_in          ;
;  FP_DATA_OUTPUT[11] ; clk_in       ; 4.614 ; 4.614 ; Rise       ; clk_in          ;
; FP_PC_OUTPUT[*]     ; clk_in       ; 3.858 ; 3.858 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[0]    ; clk_in       ; 4.081 ; 4.081 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[1]    ; clk_in       ; 4.153 ; 4.153 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[2]    ; clk_in       ; 4.325 ; 4.325 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[3]    ; clk_in       ; 4.254 ; 4.254 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[4]    ; clk_in       ; 4.131 ; 4.131 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[5]    ; clk_in       ; 4.284 ; 4.284 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[6]    ; clk_in       ; 4.073 ; 4.073 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[7]    ; clk_in       ; 3.858 ; 3.858 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[8]    ; clk_in       ; 3.957 ; 3.957 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[9]    ; clk_in       ; 3.961 ; 3.961 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[10]   ; clk_in       ; 4.096 ; 4.096 ; Rise       ; clk_in          ;
;  FP_PC_OUTPUT[11]   ; clk_in       ; 3.868 ; 3.868 ; Rise       ; clk_in          ;
; HLT_indicator       ; clk_in       ; 3.887 ; 3.887 ; Rise       ; clk_in          ;
; RUN_indicator       ; clk_in       ; 3.318 ; 3.318 ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 2.722 ; 2.722 ; Rise       ; clk_in          ;
; clk_out             ; clk_in       ; 2.722 ; 2.722 ; Fall       ; clk_in          ;
+---------------------+--------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Progagation Delay                                                          ;
+-------------------+--------------------+--------+--------+--------+--------+
; Input Port        ; Output Port        ; RR     ; RF     ; FR     ; FF     ;
+-------------------+--------------------+--------+--------+--------+--------+
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[0]  ; 10.797 ; 10.296 ; 10.296 ; 10.797 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[1]  ; 9.970  ; 9.797  ; 9.797  ; 9.970  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[2]  ; 9.293  ; 9.380  ; 9.380  ; 9.293  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[3]  ; 9.372  ; 9.663  ; 9.663  ; 9.372  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[4]  ; 10.450 ; 10.210 ; 10.210 ; 10.450 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[5]  ; 10.806 ; 10.372 ; 10.372 ; 10.806 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[6]  ; 10.819 ; 10.381 ; 10.381 ; 10.819 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[7]  ; 9.139  ; 9.117  ; 9.117  ; 9.139  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[8]  ; 11.234 ; 11.264 ; 11.264 ; 11.234 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[9]  ; 10.415 ; 10.719 ; 10.719 ; 10.415 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[10] ; 9.621  ; 9.863  ; 9.863  ; 9.621  ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[11] ; 9.700  ; 9.679  ; 9.679  ; 9.700  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[0]  ; 10.268 ; 10.708 ; 10.708 ; 10.268 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[1]  ; 9.769  ; 9.881  ; 9.881  ; 9.769  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[2]  ; 9.352  ; 9.204  ; 9.204  ; 9.352  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[3]  ; 9.635  ; 9.283  ; 9.283  ; 9.635  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[4]  ; 10.182 ; 10.361 ; 10.361 ; 10.182 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[5]  ; 10.344 ; 10.717 ; 10.717 ; 10.344 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[6]  ; 10.353 ; 10.730 ; 10.730 ; 10.353 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[7]  ; 9.089  ; 9.050  ; 9.050  ; 9.089  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[8]  ; 11.236 ; 11.145 ; 11.145 ; 11.236 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[9]  ; 10.691 ; 10.326 ; 10.326 ; 10.691 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[10] ; 9.835  ; 9.532  ; 9.532  ; 9.835  ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[11] ; 9.651  ; 9.611  ; 9.611  ; 9.651  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[0]  ; 8.992  ; 10.160 ; 10.160 ; 8.992  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[1]  ; 8.728  ; 9.333  ; 9.333  ; 8.728  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[2]  ; 8.415  ; 8.805  ; 8.805  ; 8.415  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[3]  ; 8.330  ; 9.088  ; 9.088  ; 8.330  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[4]  ; 8.894  ; 9.813  ; 9.813  ; 8.894  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[5]  ; 8.588  ; 10.169 ; 10.169 ; 8.588  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[6]  ; 8.607  ; 10.182 ; 10.182 ; 8.607  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[7]  ; 8.078  ; 8.542  ; 8.542  ; 8.078  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[8]  ; 8.802  ; 10.689 ; 10.689 ; 8.802  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[9]  ; 8.867  ; 10.144 ; 10.144 ; 8.867  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[10] ; 8.499  ; 9.288  ; 9.288  ; 8.499  ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[11] ; 8.247  ; 9.104  ; 9.104  ; 8.247  ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[0]  ; 17.824 ; 17.824 ; 17.824 ; 17.824 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[1]  ; 17.790 ; 17.790 ; 17.790 ; 17.790 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[0]  ; 15.899 ; 15.899 ; 15.899 ; 15.899 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[1]  ; 16.187 ; 16.187 ; 16.187 ; 16.187 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[2]  ; 15.412 ; 15.412 ; 15.412 ; 15.412 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[0]  ; 20.056 ; 20.056 ; 20.056 ; 20.056 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[1]  ; 20.344 ; 20.344 ; 20.344 ; 20.344 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[2]  ; 19.210 ; 19.210 ; 19.210 ; 19.210 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[3]  ; 18.006 ; 18.006 ; 18.006 ; 18.006 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[0]  ; 20.689 ; 20.689 ; 20.689 ; 20.689 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[1]  ; 20.977 ; 20.977 ; 20.977 ; 20.977 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[2]  ; 19.963 ; 19.963 ; 19.963 ; 19.963 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[3]  ; 19.007 ; 19.007 ; 19.007 ; 19.007 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[4]  ; 19.037 ; 19.037 ; 19.037 ; 19.037 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[0]  ; 20.477 ; 20.477 ; 20.477 ; 20.477 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[1]  ; 20.765 ; 20.765 ; 20.765 ; 20.765 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[2]  ; 19.751 ; 19.751 ; 19.751 ; 19.751 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[3]  ; 18.877 ; 18.877 ; 18.877 ; 18.877 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[4]  ; 18.869 ; 18.869 ; 18.869 ; 18.869 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[5]  ; 18.651 ; 18.651 ; 18.651 ; 18.651 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[0]  ; 21.076 ; 21.076 ; 21.076 ; 21.076 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[1]  ; 21.364 ; 21.364 ; 21.364 ; 21.364 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[2]  ; 20.350 ; 20.350 ; 20.350 ; 20.350 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[3]  ; 19.394 ; 19.394 ; 19.394 ; 19.394 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[4]  ; 19.424 ; 19.424 ; 19.424 ; 19.424 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[5]  ; 18.443 ; 18.443 ; 18.443 ; 18.443 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[6]  ; 18.152 ; 18.152 ; 18.152 ; 18.152 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[0]  ; 21.210 ; 21.210 ; 21.210 ; 21.210 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[1]  ; 21.498 ; 21.498 ; 21.498 ; 21.498 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[2]  ; 20.484 ; 20.484 ; 20.484 ; 20.484 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[3]  ; 19.528 ; 19.528 ; 19.528 ; 19.528 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[4]  ; 19.558 ; 19.558 ; 19.558 ; 19.558 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[5]  ; 18.989 ; 18.989 ; 18.989 ; 18.989 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[6]  ; 18.698 ; 18.698 ; 18.698 ; 18.698 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[7]  ; 17.622 ; 17.622 ; 17.622 ; 17.622 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[0]  ; 22.336 ; 22.336 ; 22.336 ; 22.336 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[1]  ; 22.624 ; 22.624 ; 22.624 ; 22.624 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[2]  ; 21.610 ; 21.610 ; 21.610 ; 21.610 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[3]  ; 20.654 ; 20.654 ; 20.654 ; 20.654 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[4]  ; 20.684 ; 20.684 ; 20.684 ; 20.684 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[5]  ; 20.111 ; 20.111 ; 20.111 ; 20.111 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[6]  ; 19.820 ; 19.820 ; 19.820 ; 19.820 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[7]  ; 19.060 ; 19.060 ; 19.060 ; 19.060 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[8]  ; 19.188 ; 19.188 ; 19.188 ; 19.188 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[0]  ; 21.990 ; 21.990 ; 21.990 ; 21.990 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[1]  ; 22.278 ; 22.278 ; 22.278 ; 22.278 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[2]  ; 21.264 ; 21.264 ; 21.264 ; 21.264 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[3]  ; 20.308 ; 20.308 ; 20.308 ; 20.308 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[4]  ; 20.338 ; 20.338 ; 20.338 ; 20.338 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[5]  ; 20.217 ; 20.217 ; 20.217 ; 20.217 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[6]  ; 19.926 ; 19.926 ; 19.926 ; 19.926 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[7]  ; 19.179 ; 19.179 ; 19.179 ; 19.179 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[8]  ; 19.307 ; 19.307 ; 19.307 ; 19.307 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[9]  ; 18.133 ; 18.133 ; 18.133 ; 18.133 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[0]  ; 22.337 ; 22.337 ; 22.337 ; 22.337 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[1]  ; 22.625 ; 22.625 ; 22.625 ; 22.625 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[2]  ; 21.611 ; 21.611 ; 21.611 ; 21.611 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[3]  ; 20.655 ; 20.655 ; 20.655 ; 20.655 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[4]  ; 20.685 ; 20.685 ; 20.685 ; 20.685 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[5]  ; 20.112 ; 20.112 ; 20.112 ; 20.112 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[6]  ; 19.821 ; 19.821 ; 19.821 ; 19.821 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[7]  ; 18.863 ; 18.863 ; 18.863 ; 18.863 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[8]  ; 19.332 ; 19.332 ; 19.332 ; 19.332 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[9]  ; 18.510 ; 18.510 ; 18.510 ; 18.510 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[10] ; 16.959 ; 16.959 ; 16.959 ; 16.959 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[0]  ; 23.404 ; 23.404 ; 23.404 ; 23.404 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[1]  ; 23.692 ; 23.692 ; 23.692 ; 23.692 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[2]  ; 22.678 ; 22.678 ; 22.678 ; 22.678 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[3]  ; 21.722 ; 21.722 ; 21.722 ; 21.722 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[4]  ; 21.752 ; 21.752 ; 21.752 ; 21.752 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[5]  ; 21.179 ; 21.179 ; 21.179 ; 21.179 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[6]  ; 20.888 ; 20.888 ; 20.888 ; 20.888 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[7]  ; 19.812 ; 19.812 ; 19.812 ; 19.812 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[8]  ; 20.249 ; 20.249 ; 20.249 ; 20.249 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[9]  ; 19.427 ; 19.427 ; 19.427 ; 19.427 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[10] ; 17.876 ; 17.876 ; 17.876 ; 17.876 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[11] ; 18.264 ; 18.264 ; 18.264 ; 18.264 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[0]  ; 23.875 ; 23.875 ; 23.875 ; 23.875 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[1]  ; 24.163 ; 24.163 ; 24.163 ; 24.163 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[2]  ; 23.149 ; 23.149 ; 23.149 ; 23.149 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[3]  ; 22.193 ; 22.193 ; 22.193 ; 22.193 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[4]  ; 22.223 ; 22.223 ; 22.223 ; 22.223 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[5]  ; 21.650 ; 21.650 ; 21.650 ; 21.650 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[6]  ; 21.359 ; 21.359 ; 21.359 ; 21.359 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[7]  ; 20.452 ; 20.452 ; 20.452 ; 20.452 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[8]  ; 20.921 ; 20.921 ; 20.921 ; 20.921 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[9]  ; 20.099 ; 20.099 ; 20.099 ; 20.099 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[10] ; 18.650 ; 18.650 ; 18.650 ; 18.650 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[11] ; 19.345 ; 19.345 ; 19.345 ; 19.345 ;
+-------------------+--------------------+--------+--------+--------+--------+


+------------------------------------------------------------------------+
; Minimum Progagation Delay                                              ;
+-------------------+--------------------+-------+-------+-------+-------+
; Input Port        ; Output Port        ; RR    ; RF    ; FR    ; FF    ;
+-------------------+--------------------+-------+-------+-------+-------+
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[0]  ; 4.338 ; 3.932 ; 3.932 ; 4.338 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[1]  ; 4.036 ; 3.801 ; 3.801 ; 4.036 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[2]  ; 3.730 ; 3.639 ; 3.639 ; 3.730 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[3]  ; 3.836 ; 3.691 ; 3.691 ; 3.836 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[4]  ; 4.220 ; 3.907 ; 3.907 ; 4.220 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[5]  ; 4.320 ; 3.808 ; 3.808 ; 4.320 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[6]  ; 4.314 ; 3.811 ; 3.811 ; 4.314 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[7]  ; 3.750 ; 3.613 ; 3.613 ; 3.750 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[8]  ; 4.404 ; 3.778 ; 3.778 ; 4.404 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[9]  ; 4.181 ; 3.877 ; 3.877 ; 4.181 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[10] ; 3.847 ; 3.683 ; 3.683 ; 3.847 ;
; FP_DATA_SELECT[0] ; FP_DATA_OUTPUT[11] ; 3.859 ; 3.608 ; 3.608 ; 3.859 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[0]  ; 4.212 ; 3.923 ; 3.923 ; 4.212 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[1]  ; 3.989 ; 3.792 ; 3.792 ; 3.989 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[2]  ; 3.789 ; 3.630 ; 3.630 ; 3.789 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[3]  ; 3.961 ; 3.682 ; 3.682 ; 3.961 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[4]  ; 4.175 ; 3.898 ; 3.898 ; 4.175 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[5]  ; 4.220 ; 3.799 ; 3.799 ; 4.220 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[6]  ; 4.216 ; 3.802 ; 3.802 ; 4.216 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[7]  ; 3.773 ; 3.604 ; 3.604 ; 3.773 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[8]  ; 4.455 ; 3.769 ; 3.769 ; 4.455 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[9]  ; 4.301 ; 3.868 ; 3.868 ; 4.301 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[10] ; 3.977 ; 3.674 ; 3.674 ; 3.977 ;
; FP_DATA_SELECT[1] ; FP_DATA_OUTPUT[11] ; 3.882 ; 3.599 ; 3.599 ; 3.882 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[0]  ; 3.733 ; 3.993 ; 3.993 ; 3.733 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[1]  ; 3.602 ; 3.770 ; 3.770 ; 3.602 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[2]  ; 3.440 ; 3.526 ; 3.526 ; 3.440 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[3]  ; 3.492 ; 3.632 ; 3.632 ; 3.492 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[4]  ; 3.708 ; 3.956 ; 3.956 ; 3.708 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[5]  ; 3.609 ; 4.001 ; 4.001 ; 3.609 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[6]  ; 3.612 ; 3.997 ; 3.997 ; 3.612 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[7]  ; 3.414 ; 3.546 ; 3.546 ; 3.414 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[8]  ; 3.579 ; 4.200 ; 4.200 ; 3.579 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[9]  ; 3.678 ; 3.977 ; 3.977 ; 3.678 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[10] ; 3.484 ; 3.643 ; 3.643 ; 3.484 ;
; FP_DATA_SELECT[2] ; FP_DATA_OUTPUT[11] ; 3.409 ; 3.655 ; 3.655 ; 3.409 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[0]  ; 7.074 ; 7.074 ; 7.074 ; 7.074 ;
; FP_SR_INPUT[0]    ; FP_DATA_OUTPUT[1]  ; 7.056 ; 7.056 ; 7.056 ; 7.056 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[0]  ; 5.293 ; 5.293 ; 5.293 ; 5.293 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[1]  ; 5.275 ; 5.275 ; 5.275 ; 5.275 ;
; FP_SR_INPUT[1]    ; FP_DATA_OUTPUT[2]  ; 5.092 ; 5.092 ; 5.092 ; 5.092 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[0]  ; 7.499 ; 7.499 ; 7.499 ; 7.499 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[1]  ; 7.457 ; 7.457 ; 7.457 ; 7.457 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[2]  ; 7.103 ; 7.103 ; 7.103 ; 7.103 ;
; FP_SR_INPUT[2]    ; FP_DATA_OUTPUT[3]  ; 6.834 ; 6.834 ; 6.834 ; 6.834 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[0]  ; 8.197 ; 8.197 ; 8.197 ; 8.197 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[1]  ; 8.147 ; 8.147 ; 8.147 ; 8.147 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[2]  ; 7.830 ; 7.830 ; 7.830 ; 7.830 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[3]  ; 7.597 ; 7.597 ; 7.597 ; 7.597 ;
; FP_SR_INPUT[3]    ; FP_DATA_OUTPUT[4]  ; 7.650 ; 7.650 ; 7.650 ; 7.650 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[0]  ; 8.010 ; 8.010 ; 8.010 ; 8.010 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[1]  ; 7.960 ; 7.960 ; 7.960 ; 7.960 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[2]  ; 7.643 ; 7.643 ; 7.643 ; 7.643 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[3]  ; 7.410 ; 7.410 ; 7.410 ; 7.410 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[4]  ; 7.488 ; 7.488 ; 7.488 ; 7.488 ;
; FP_SR_INPUT[4]    ; FP_DATA_OUTPUT[5]  ; 7.600 ; 7.600 ; 7.600 ; 7.600 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[0]  ; 7.886 ; 7.886 ; 7.886 ; 7.886 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[1]  ; 7.836 ; 7.836 ; 7.836 ; 7.836 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[2]  ; 7.519 ; 7.519 ; 7.519 ; 7.519 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[3]  ; 7.286 ; 7.286 ; 7.286 ; 7.286 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[4]  ; 7.354 ; 7.354 ; 7.354 ; 7.354 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[5]  ; 7.351 ; 7.351 ; 7.351 ; 7.351 ;
; FP_SR_INPUT[5]    ; FP_DATA_OUTPUT[6]  ; 7.259 ; 7.259 ; 7.259 ; 7.259 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[0]  ; 8.050 ; 8.050 ; 8.050 ; 8.050 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[1]  ; 8.000 ; 8.000 ; 8.000 ; 8.000 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[2]  ; 7.683 ; 7.683 ; 7.683 ; 7.683 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[3]  ; 7.450 ; 7.450 ; 7.450 ; 7.450 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[4]  ; 7.523 ; 7.523 ; 7.523 ; 7.523 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[5]  ; 7.395 ; 7.395 ; 7.395 ; 7.395 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[6]  ; 7.117 ; 7.117 ; 7.117 ; 7.117 ;
; FP_SR_INPUT[6]    ; FP_DATA_OUTPUT[7]  ; 7.197 ; 7.197 ; 7.197 ; 7.197 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[0]  ; 8.322 ; 8.322 ; 8.322 ; 8.322 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[1]  ; 8.272 ; 8.272 ; 8.272 ; 8.272 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[2]  ; 7.955 ; 7.955 ; 7.955 ; 7.955 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[3]  ; 7.722 ; 7.722 ; 7.722 ; 7.722 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[4]  ; 7.795 ; 7.795 ; 7.795 ; 7.795 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[5]  ; 7.691 ; 7.691 ; 7.691 ; 7.691 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[6]  ; 7.323 ; 7.323 ; 7.323 ; 7.323 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[7]  ; 7.493 ; 7.493 ; 7.493 ; 7.493 ;
; FP_SR_INPUT[7]    ; FP_DATA_OUTPUT[8]  ; 7.548 ; 7.548 ; 7.548 ; 7.548 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[0]  ; 8.229 ; 8.229 ; 8.229 ; 8.229 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[1]  ; 8.179 ; 8.179 ; 8.179 ; 8.179 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[2]  ; 7.862 ; 7.862 ; 7.862 ; 7.862 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[3]  ; 7.629 ; 7.629 ; 7.629 ; 7.629 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[4]  ; 7.702 ; 7.702 ; 7.702 ; 7.702 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[5]  ; 7.547 ; 7.547 ; 7.547 ; 7.547 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[6]  ; 7.107 ; 7.107 ; 7.107 ; 7.107 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[7]  ; 7.303 ; 7.303 ; 7.303 ; 7.303 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[8]  ; 7.332 ; 7.332 ; 7.332 ; 7.332 ;
; FP_SR_INPUT[8]    ; FP_DATA_OUTPUT[9]  ; 7.227 ; 7.227 ; 7.227 ; 7.227 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[0]  ; 8.231 ; 8.231 ; 8.231 ; 8.231 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[1]  ; 8.181 ; 8.181 ; 8.181 ; 8.181 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[2]  ; 7.864 ; 7.864 ; 7.864 ; 7.864 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[3]  ; 7.631 ; 7.631 ; 7.631 ; 7.631 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[4]  ; 7.704 ; 7.704 ; 7.704 ; 7.704 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[5]  ; 7.436 ; 7.436 ; 7.436 ; 7.436 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[6]  ; 7.158 ; 7.158 ; 7.158 ; 7.158 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[7]  ; 7.238 ; 7.238 ; 7.238 ; 7.238 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[8]  ; 7.305 ; 7.305 ; 7.305 ; 7.305 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[9]  ; 6.915 ; 6.915 ; 6.915 ; 6.915 ;
; FP_SR_INPUT[9]    ; FP_DATA_OUTPUT[10] ; 6.758 ; 6.758 ; 6.758 ; 6.758 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[0]  ; 8.502 ; 8.502 ; 8.502 ; 8.502 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[1]  ; 8.452 ; 8.452 ; 8.452 ; 8.452 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[2]  ; 8.135 ; 8.135 ; 8.135 ; 8.135 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[3]  ; 7.902 ; 7.902 ; 7.902 ; 7.902 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[4]  ; 7.975 ; 7.975 ; 7.975 ; 7.975 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[5]  ; 7.707 ; 7.707 ; 7.707 ; 7.707 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[6]  ; 7.429 ; 7.429 ; 7.429 ; 7.429 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[7]  ; 7.509 ; 7.509 ; 7.509 ; 7.509 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[8]  ; 7.548 ; 7.548 ; 7.548 ; 7.548 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[9]  ; 7.158 ; 7.158 ; 7.158 ; 7.158 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[10] ; 7.001 ; 7.001 ; 7.001 ; 7.001 ;
; FP_SR_INPUT[10]   ; FP_DATA_OUTPUT[11] ; 7.322 ; 7.322 ; 7.322 ; 7.322 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[0]  ; 8.819 ; 8.819 ; 8.819 ; 8.819 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[1]  ; 8.769 ; 8.769 ; 8.769 ; 8.769 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[2]  ; 8.452 ; 8.452 ; 8.452 ; 8.452 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[3]  ; 8.219 ; 8.219 ; 8.219 ; 8.219 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[4]  ; 8.292 ; 8.292 ; 8.292 ; 8.292 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[5]  ; 8.024 ; 8.024 ; 8.024 ; 8.024 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[6]  ; 7.746 ; 7.746 ; 7.746 ; 7.746 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[7]  ; 7.826 ; 7.826 ; 7.826 ; 7.826 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[8]  ; 7.797 ; 7.797 ; 7.797 ; 7.797 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[9]  ; 7.407 ; 7.407 ; 7.407 ; 7.407 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[10] ; 7.250 ; 7.250 ; 7.250 ; 7.250 ;
; FP_SR_INPUT[11]   ; FP_DATA_OUTPUT[11] ; 7.636 ; 7.636 ; 7.636 ; 7.636 ;
+-------------------+--------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------+
; Setup Transfers                                                         ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; clk_in       ; clk_in       ; 2478719  ; 79       ; 0        ; 0        ;
; FP_ADDR_LOAD ; clk_in       ; 77       ; 0        ; 0        ; 0        ;
; FP_DEPOSIT   ; clk_in       ; 77       ; 0        ; 0        ; 0        ;
; FP_EXAMINE   ; clk_in       ; 77       ; 0        ; 0        ; 0        ;
; clk_in       ; FP_ADDR_LOAD ; 40       ; 2        ; 0        ; 0        ;
; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 5        ; 1        ; 0        ; 0        ;
; FP_DEPOSIT   ; FP_ADDR_LOAD ; 2        ; 0        ; 0        ; 0        ;
; FP_EXAMINE   ; FP_ADDR_LOAD ; 2        ; 0        ; 0        ; 0        ;
; clk_in       ; FP_DEPOSIT   ; 40       ; 2        ; 0        ; 0        ;
; FP_ADDR_LOAD ; FP_DEPOSIT   ; 2        ; 0        ; 0        ; 0        ;
; FP_DEPOSIT   ; FP_DEPOSIT   ; 5        ; 1        ; 0        ; 0        ;
; FP_EXAMINE   ; FP_DEPOSIT   ; 2        ; 0        ; 0        ; 0        ;
; clk_in       ; FP_EXAMINE   ; 40       ; 2        ; 0        ; 0        ;
; FP_ADDR_LOAD ; FP_EXAMINE   ; 2        ; 0        ; 0        ; 0        ;
; FP_DEPOSIT   ; FP_EXAMINE   ; 2        ; 0        ; 0        ; 0        ;
; FP_EXAMINE   ; FP_EXAMINE   ; 5        ; 1        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------+
; Hold Transfers                                                          ;
+--------------+--------------+----------+----------+----------+----------+
; From Clock   ; To Clock     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+--------------+----------+----------+----------+----------+
; clk_in       ; clk_in       ; 2478719  ; 79       ; 0        ; 0        ;
; FP_ADDR_LOAD ; clk_in       ; 77       ; 0        ; 0        ; 0        ;
; FP_DEPOSIT   ; clk_in       ; 77       ; 0        ; 0        ; 0        ;
; FP_EXAMINE   ; clk_in       ; 77       ; 0        ; 0        ; 0        ;
; clk_in       ; FP_ADDR_LOAD ; 40       ; 2        ; 0        ; 0        ;
; FP_ADDR_LOAD ; FP_ADDR_LOAD ; 5        ; 1        ; 0        ; 0        ;
; FP_DEPOSIT   ; FP_ADDR_LOAD ; 2        ; 0        ; 0        ; 0        ;
; FP_EXAMINE   ; FP_ADDR_LOAD ; 2        ; 0        ; 0        ; 0        ;
; clk_in       ; FP_DEPOSIT   ; 40       ; 2        ; 0        ; 0        ;
; FP_ADDR_LOAD ; FP_DEPOSIT   ; 2        ; 0        ; 0        ; 0        ;
; FP_DEPOSIT   ; FP_DEPOSIT   ; 5        ; 1        ; 0        ; 0        ;
; FP_EXAMINE   ; FP_DEPOSIT   ; 2        ; 0        ; 0        ; 0        ;
; clk_in       ; FP_EXAMINE   ; 40       ; 2        ; 0        ; 0        ;
; FP_ADDR_LOAD ; FP_EXAMINE   ; 2        ; 0        ; 0        ; 0        ;
; FP_DEPOSIT   ; FP_EXAMINE   ; 2        ; 0        ; 0        ; 0        ;
; FP_EXAMINE   ; FP_EXAMINE   ; 5        ; 1        ; 0        ; 0        ;
+--------------+--------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Recovery Transfers                                                  ;
+--------------+----------+----------+----------+----------+----------+
; From Clock   ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+----------+----------+----------+----------+----------+
; clk_in       ; clk_in   ; 0        ; 0        ; 171      ; 2        ;
; FP_ADDR_LOAD ; clk_in   ; 0        ; 0        ; 2        ; 0        ;
; FP_DEPOSIT   ; clk_in   ; 0        ; 0        ; 2        ; 0        ;
; FP_EXAMINE   ; clk_in   ; 0        ; 0        ; 2        ; 0        ;
+--------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Removal Transfers                                                   ;
+--------------+----------+----------+----------+----------+----------+
; From Clock   ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------+----------+----------+----------+----------+----------+
; clk_in       ; clk_in   ; 0        ; 0        ; 171      ; 2        ;
; FP_ADDR_LOAD ; clk_in   ; 0        ; 0        ; 2        ; 0        ;
; FP_DEPOSIT   ; clk_in   ; 0        ; 0        ; 2        ; 0        ;
; FP_EXAMINE   ; clk_in   ; 0        ; 0        ; 2        ; 0        ;
+--------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 20    ; 20   ;
; Unconstrained Input Port Paths  ; 577   ; 577  ;
; Unconstrained Output Ports      ; 27    ; 27   ;
; Unconstrained Output Port Paths ; 1768  ; 1768 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jan 22 18:45:32 2017
Info: Command: quartus_sta system -c system
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 70 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'system.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_in clk_in
    Info (332105): create_clock -period 1.000 -name FP_EXAMINE FP_EXAMINE
    Info (332105): create_clock -period 1.000 -name FP_DEPOSIT FP_DEPOSIT
    Info (332105): create_clock -period 1.000 -name FP_ADDR_LOAD FP_ADDR_LOAD
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~3|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_0|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_3|nand_1|output~1|datab"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_3|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_2|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~4|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_1|nand_1|output~4|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|ms_jk_ff_0|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_3_3|output~0|datad"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_0|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_3_3|output~0|datad"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_2|nand_1|output~1|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_11|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_11|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_11|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_10|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_10|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_11|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_11|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_10|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_10|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "cpu|register_array_0|LINK_register|ms_jk_ff_0|nand_1|output~4|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_0|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_0|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 7 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~5|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~5|datab"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~4|dataa"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_0|nand_1|output~5|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_1|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_1|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_1|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_1|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 7 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~3|dataa"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|dataa"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_1|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_9|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_9|nand_1|output~2|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_9|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_9|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_9|nand_1|output~2|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_8|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_8|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_10|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_10|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_7|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_7|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_2|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_2|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_2|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_2|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_3|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_3|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_3|nand_1|output~1|datad"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_3|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_5|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_5|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_5|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_5|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_5|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_5|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_6|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_6|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_6|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_6|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_6|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_0|nand_3_3|output~0|datab"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_0|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_0|nand_1|output~1|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_1|nand_3_3|output~0|datab"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_1|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_1|nand_1|output~1|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~0|datab"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_2|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_2|nand_1|output~1|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_4|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|AC_register|ms_jk_ff_4|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_4|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_4|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_4|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_4|nand_1|output~3|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_2|nand_3_3|output~0|datac"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_2|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_2|nand_1|output~1|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_3|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_3|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_7|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_7|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_7|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|datab"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_7|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_4|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_4|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_5|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_5|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_5|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_5|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_8|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MD_register|ms_jk_ff_8|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_6|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_6|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_6|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~1|dataa"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 7 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~3|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|dataa"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~3|datab"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_3|nand_1|output~3|datad"
Warning (332125): Found combinational loop of 15 nodes
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|dataa"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|datab"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~3|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|dataa"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~4|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|dataa"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~5|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|datab"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~6|combout"
    Warning (332126): Node "cpu|alu_subsystem_0|alu_comp_0|register_0|ms_jk_ff_0|nand_1|output~7|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_8|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_8|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|PC_register|ms_jk_ff_8|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_7|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_7|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_7|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~1|datac"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~3|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|datab"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~3|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_8|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_8|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_8|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_9|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_9|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_9|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~1|datab"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_1|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_10|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_10|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_10|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_11|nand_1|output~2|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|datac"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_11|nand_1|output~1|combout"
    Warning (332126): Node "cpu|register_array_0|MA_register|ms_jk_ff_11|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~1|datad"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_3|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|control_subsystem_0|state_generator_0|s_state_generator_0|counter|ff_2|nand_3_3|output~0|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|register_5_bit_0|ms_jk_ff_0|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_3_3|output~0|datac"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_3_3|output~0|combout"
    Warning (332126): Node "cpu|control_subsystem_0|clock_generator_0|fp_latch_bank|ms_jk_ff_1|nand_1|output~1|dataa"
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -20.390
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -20.390     -1905.615 clk_in 
    Info (332119):    -8.556        -8.556 FP_DEPOSIT 
    Info (332119):    -8.262        -8.262 FP_EXAMINE 
    Info (332119):    -8.030        -8.030 FP_ADDR_LOAD 
Info (332146): Worst-case hold slack is -0.862
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.862        -0.862 clk_in 
    Info (332119):     0.911         0.000 FP_EXAMINE 
    Info (332119):     0.999         0.000 FP_ADDR_LOAD 
    Info (332119):     1.017         0.000 FP_DEPOSIT 
Info (332146): Worst-case recovery slack is -6.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.423       -12.798 clk_in 
Info (332146): Worst-case removal slack is -0.183
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.183        -0.338 clk_in 
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -744.509 clk_in 
    Info (332119):    -1.631        -1.631 FP_ADDR_LOAD 
    Info (332119):    -1.631        -1.631 FP_DEPOSIT 
    Info (332119):    -1.631        -1.631 FP_EXAMINE 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.949
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.949      -535.734 clk_in 
    Info (332119):    -2.468        -2.468 FP_DEPOSIT 
    Info (332119):    -2.370        -2.370 FP_EXAMINE 
    Info (332119):    -2.301        -2.301 FP_ADDR_LOAD 
Info (332146): Worst-case hold slack is -0.563
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.563        -1.741 clk_in 
    Info (332119):     0.301         0.000 FP_EXAMINE 
    Info (332119):     0.326         0.000 FP_ADDR_LOAD 
    Info (332119):     0.334         0.000 FP_DEPOSIT 
Info (332146): Worst-case recovery slack is -2.058
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.058        -4.109 clk_in 
Info (332146): Worst-case removal slack is -0.041
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.041        -0.063 clk_in 
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -721.222 clk_in 
    Info (332119):    -1.380        -1.380 FP_ADDR_LOAD 
    Info (332119):    -1.380        -1.380 FP_DEPOSIT 
    Info (332119):    -1.380        -1.380 FP_EXAMINE 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 339 warnings
    Info: Peak virtual memory: 601 megabytes
    Info: Processing ended: Sun Jan 22 18:45:34 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


