|memory
clk => memory[0][0].CLK
clk => memory[0][1].CLK
clk => memory[0][2].CLK
clk => memory[0][3].CLK
clk => memory[0][4].CLK
clk => memory[0][5].CLK
clk => memory[1][0].CLK
clk => memory[1][1].CLK
clk => memory[1][2].CLK
clk => memory[1][3].CLK
clk => memory[1][4].CLK
clk => memory[1][5].CLK
clk => memory[2][0].CLK
clk => memory[2][1].CLK
clk => memory[2][2].CLK
clk => memory[2][3].CLK
clk => memory[2][4].CLK
clk => memory[2][5].CLK
clk => memory[3][0].CLK
clk => memory[3][1].CLK
clk => memory[3][2].CLK
clk => memory[3][3].CLK
clk => memory[3][4].CLK
clk => memory[3][5].CLK
Ld => memory[0][0].ENA
Ld => memory[0][1].ENA
Ld => memory[0][2].ENA
Ld => memory[0][3].ENA
Ld => memory[0][4].ENA
Ld => memory[0][5].ENA
Ld => memory[1][0].ENA
Ld => memory[1][1].ENA
Ld => memory[1][2].ENA
Ld => memory[1][3].ENA
Ld => memory[1][4].ENA
Ld => memory[1][5].ENA
Ld => memory[2][0].ENA
Ld => memory[2][1].ENA
Ld => memory[2][2].ENA
Ld => memory[2][3].ENA
Ld => memory[2][4].ENA
Ld => memory[2][5].ENA
Ld => memory[3][0].ENA
Ld => memory[3][1].ENA
Ld => memory[3][2].ENA
Ld => memory[3][3].ENA
Ld => memory[3][4].ENA
Ld => memory[3][5].ENA
ReadAddr[0] => Equal0.IN3
ReadAddr[0] => Equal1.IN3
ReadAddr[0] => Equal2.IN3
ReadAddr[0] => Mux0.IN4
ReadAddr[0] => Mux25.IN4
ReadAddr[0] => Mux26.IN4
ReadAddr[0] => Mux27.IN4
ReadAddr[0] => Mux28.IN4
ReadAddr[0] => Mux29.IN4
ReadAddr[0] => Mux30.IN5
ReadAddr[0] => Mux31.IN4
ReadAddr[0] => Mux32.IN4
ReadAddr[0] => Mux33.IN4
ReadAddr[0] => Mux34.IN4
ReadAddr[0] => Mux35.IN4
ReadAddr[0] => Mux36.IN4
ReadAddr[0] => Mux37.IN5
ReadAddr[0] => Mux38.IN4
ReadAddr[0] => Mux39.IN4
ReadAddr[0] => Mux40.IN4
ReadAddr[0] => Mux41.IN4
ReadAddr[0] => Mux42.IN4
ReadAddr[0] => Mux43.IN4
ReadAddr[0] => Mux44.IN5
ReadAddr[0] => Mux45.IN4
ReadAddr[0] => Mux46.IN4
ReadAddr[0] => Mux47.IN4
ReadAddr[0] => Mux48.IN4
ReadAddr[0] => Mux49.IN4
ReadAddr[0] => Mux50.IN4
ReadAddr[0] => Mux51.IN5
ReadAddr[1] => Equal0.IN2
ReadAddr[1] => Equal1.IN2
ReadAddr[1] => Equal2.IN2
ReadAddr[1] => Mux0.IN3
ReadAddr[1] => Mux25.IN3
ReadAddr[1] => Mux26.IN3
ReadAddr[1] => Mux27.IN3
ReadAddr[1] => Mux28.IN3
ReadAddr[1] => Mux29.IN3
ReadAddr[1] => Mux30.IN4
ReadAddr[1] => Mux31.IN3
ReadAddr[1] => Mux32.IN3
ReadAddr[1] => Mux33.IN3
ReadAddr[1] => Mux34.IN3
ReadAddr[1] => Mux35.IN3
ReadAddr[1] => Mux36.IN3
ReadAddr[1] => Mux37.IN4
ReadAddr[1] => Mux38.IN3
ReadAddr[1] => Mux39.IN3
ReadAddr[1] => Mux40.IN3
ReadAddr[1] => Mux41.IN3
ReadAddr[1] => Mux42.IN3
ReadAddr[1] => Mux43.IN3
ReadAddr[1] => Mux44.IN4
ReadAddr[1] => Mux45.IN3
ReadAddr[1] => Mux46.IN3
ReadAddr[1] => Mux47.IN3
ReadAddr[1] => Mux48.IN3
ReadAddr[1] => Mux49.IN3
ReadAddr[1] => Mux50.IN3
ReadAddr[1] => Mux51.IN4
WriteAddr[0] => Mux1.IN1
WriteAddr[0] => Mux2.IN1
WriteAddr[0] => Mux3.IN1
WriteAddr[0] => Mux4.IN1
WriteAddr[0] => Mux5.IN1
WriteAddr[0] => Mux6.IN1
WriteAddr[0] => Mux7.IN1
WriteAddr[0] => Mux8.IN1
WriteAddr[0] => Mux9.IN1
WriteAddr[0] => Mux10.IN1
WriteAddr[0] => Mux11.IN1
WriteAddr[0] => Mux12.IN1
WriteAddr[0] => Mux13.IN1
WriteAddr[0] => Mux14.IN1
WriteAddr[0] => Mux15.IN1
WriteAddr[0] => Mux16.IN1
WriteAddr[0] => Mux17.IN1
WriteAddr[0] => Mux18.IN1
WriteAddr[0] => Mux19.IN1
WriteAddr[0] => Mux20.IN1
WriteAddr[0] => Mux21.IN1
WriteAddr[0] => Mux22.IN1
WriteAddr[0] => Mux23.IN1
WriteAddr[0] => Mux24.IN1
WriteAddr[1] => Mux1.IN0
WriteAddr[1] => Mux2.IN0
WriteAddr[1] => Mux3.IN0
WriteAddr[1] => Mux4.IN0
WriteAddr[1] => Mux5.IN0
WriteAddr[1] => Mux6.IN0
WriteAddr[1] => Mux7.IN0
WriteAddr[1] => Mux8.IN0
WriteAddr[1] => Mux9.IN0
WriteAddr[1] => Mux10.IN0
WriteAddr[1] => Mux11.IN0
WriteAddr[1] => Mux12.IN0
WriteAddr[1] => Mux13.IN0
WriteAddr[1] => Mux14.IN0
WriteAddr[1] => Mux15.IN0
WriteAddr[1] => Mux16.IN0
WriteAddr[1] => Mux17.IN0
WriteAddr[1] => Mux18.IN0
WriteAddr[1] => Mux19.IN0
WriteAddr[1] => Mux20.IN0
WriteAddr[1] => Mux21.IN0
WriteAddr[1] => Mux22.IN0
WriteAddr[1] => Mux23.IN0
WriteAddr[1] => Mux24.IN0
Memin[0] => Mux6.IN2
Memin[0] => Mux12.IN2
Memin[0] => Mux18.IN2
Memin[0] => Mux24.IN2
Memin[1] => Mux5.IN2
Memin[1] => Mux11.IN2
Memin[1] => Mux17.IN2
Memin[1] => Mux23.IN2
Memin[2] => Mux4.IN2
Memin[2] => Mux10.IN2
Memin[2] => Mux16.IN2
Memin[2] => Mux22.IN2
Memin[3] => Mux3.IN2
Memin[3] => Mux9.IN2
Memin[3] => Mux15.IN2
Memin[3] => Mux21.IN2
Memin[4] => Mux2.IN2
Memin[4] => Mux8.IN2
Memin[4] => Mux14.IN2
Memin[4] => Mux20.IN2
Memin[5] => Mux1.IN2
Memin[5] => Mux7.IN2
Memin[5] => Mux13.IN2
Memin[5] => Mux19.IN2
Memout[0] << Memout.DB_MAX_OUTPUT_PORT_TYPE
Memout[1] << Memout.DB_MAX_OUTPUT_PORT_TYPE
Memout[2] << Memout.DB_MAX_OUTPUT_PORT_TYPE
Memout[3] << Memout.DB_MAX_OUTPUT_PORT_TYPE
Memout[4] << Memout.DB_MAX_OUTPUT_PORT_TYPE
Memout[5] << Memout.DB_MAX_OUTPUT_PORT_TYPE


