Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Jan 19 17:48:05 2025
| Host         : Omega running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vdg_control_sets_placed.rpt
| Design       : vdg
| Device       : xc7a15t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     5 |
|    Minimum number of control sets                        |     5 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     5 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                      |                      Enable Signal                     |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
| ~sync_state_machine/row[2]                              |                                                        |                                                        |                1 |              1 |         1.00 |
| ~sync_state_machine/vs                                  |                                                        |                                                        |                1 |              2 |         2.00 |
|  sync_state_machine/FSM_sequential_new_state[4]_i_4_n_0 | sync_state_machine/FSM_sequential_new_state[4]_i_2_n_0 |                                                        |                1 |              4 |         4.00 |
|  sync_state_machine/FSM_sequential_new_state[4]_i_4_n_0 | sync_state_machine/FSM_sequential_new_state[4]_i_2_n_0 | sync_state_machine/FSM_sequential_new_state[4]_i_1_n_0 |                1 |              5 |         5.00 |
|  vcounter_reg[15]_i_2_n_0                               |                                                        |                                                        |                5 |             16 |         3.20 |
+---------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+


