/* File autogenerated with svd2groov */
#pragma once

#include <groov/groov.hpp>
#include <stm32/common/access.hpp>
#include <stm32/common/bittypes.hpp>

namespace stm32::regs {

// rcc_ahb1enr_v1: AHB1ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_ahb1enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint8_t, 31, 29, common::access::ro>,
               groov::field<"usb2ulpien", common::bittypes::bit_enable, 28, 28>,
               groov::field<"usb2otgen", common::bittypes::bit_enable, 27, 27>,
               groov::field<"usb1ulpien", common::bittypes::bit_enable, 26, 26>,
               groov::field<"usb1otgen", common::bittypes::bit_enable, 25, 25>,
               groov::field<"reserved2", std::uint8_t, 24, 19, common::access::ro>,
               groov::field<"usb2otghsulpien", common::bittypes::bit_enable, 18, 18>,
               groov::field<"eth1rxen", common::bittypes::bit_enable, 17, 17>,
               groov::field<"eth1txen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"eth1macen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"reserved1", std::uint16_t, 14, 6, common::access::ro>,
               groov::field<"adc12en", common::bittypes::bit_enable, 5, 5>,
               groov::field<"reserved0", std::uint8_t, 4, 2, common::access::ro>,
               groov::field<"dma2en", common::bittypes::bit_enable, 1, 1>,
               groov::field<"dma1en", common::bittypes::bit_enable, 0, 0>>;

// rcc_ahb1lpenr_v1: AHB1LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_ahb1lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint8_t, 31, 29, common::access::ro>,
               groov::field<"usb2otghsulpilpen", common::bittypes::bit_enable, 28, 28>,
               groov::field<"usb2otghslpen", common::bittypes::bit_enable, 27, 27>,
               groov::field<"usb1otghsulpilpen", common::bittypes::bit_enable, 26, 26>,
               groov::field<"usb1otghslpen", common::bittypes::bit_enable, 25, 25>,
               groov::field<"reserved2", std::uint8_t, 24, 18, common::access::ro>,
               groov::field<"eth1rxlpen", common::bittypes::bit_enable, 17, 17>,
               groov::field<"eth1txlpen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"eth1maclpen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"reserved1", std::uint16_t, 14, 6, common::access::ro>,
               groov::field<"adc12lpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"reserved0", std::uint8_t, 4, 2, common::access::ro>,
               groov::field<"dma2lpen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"dma1lpen", common::bittypes::bit_enable, 0, 0>>;

// rcc_ahb1rstr_v1: AHB1RSTR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_ahb1rstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved4", std::uint8_t, 31, 28, common::access::ro>,
               groov::field<"usb2otgrst", common::bittypes::bit_reset, 27, 27>,
               groov::field<"reserved3", bool, 26, 26, common::access::ro>,
               groov::field<"usb1otgrst", common::bittypes::bit_reset, 25, 25>,
               groov::field<"reserved2", std::uint16_t, 24, 16, common::access::ro>,
               groov::field<"eth1macrst", common::bittypes::bit_reset, 15, 15>,
               groov::field<"reserved1", std::uint16_t, 14, 6, common::access::ro>,
               groov::field<"adc12rst", common::bittypes::bit_reset, 5, 5>,
               groov::field<"reserved0", std::uint8_t, 4, 2, common::access::ro>,
               groov::field<"dma2rst", common::bittypes::bit_reset, 1, 1>,
               groov::field<"dma1rst", common::bittypes::bit_reset, 0, 0>>;

// rcc_ahb2enr_v1: AHB2ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_ahb2enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"sram3en", common::bittypes::bit_enable, 31, 31>,
               groov::field<"sram2en", common::bittypes::bit_enable, 30, 30>,
               groov::field<"sram1en", common::bittypes::bit_enable, 29, 29>,
               groov::field<"reserved2", std::uint32_t, 28, 10, common::access::ro>,
               groov::field<"sdmmc2en", common::bittypes::bit_enable, 9, 9>,
               groov::field<"reserved1", std::uint8_t, 8, 7, common::access::ro>,
               groov::field<"rngen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"hashen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"crypten", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 1, common::access::ro>,
               groov::field<"camitfen", common::bittypes::bit_enable, 0, 0>>;

// rcc_ahb2lpenr_v1: AHB2LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_ahb2lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"sram3lpen", common::bittypes::bit_enable, 31, 31>,
               groov::field<"sram2lpen", common::bittypes::bit_enable, 30, 30>,
               groov::field<"sram1lpen", common::bittypes::bit_enable, 29, 29>,
               groov::field<"reserved2", std::uint32_t, 28, 10, common::access::ro>,
               groov::field<"sdmmc2lpen", common::bittypes::bit_enable, 9, 9>,
               groov::field<"reserved1", std::uint8_t, 8, 7, common::access::ro>,
               groov::field<"rnglpen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"hashlpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"cryptlpen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 1, common::access::ro>,
               groov::field<"camitflpen", common::bittypes::bit_enable, 0, 0>>;

// rcc_ahb2rstr_v1: AHB2RSTR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_ahb2rstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint32_t, 31, 10, common::access::ro>,
               groov::field<"sdmmc2rst", common::bittypes::bit_reset, 9, 9>,
               groov::field<"reserved1", std::uint8_t, 8, 7, common::access::ro>,
               groov::field<"rngrst", common::bittypes::bit_reset, 6, 6>,
               groov::field<"hashrst", common::bittypes::bit_reset, 5, 5>,
               groov::field<"cryptrst", common::bittypes::bit_reset, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 1, common::access::ro>,
               groov::field<"camitfrst", common::bittypes::bit_reset, 0, 0>>;

// rcc_ahb3enr_v1: AHB3ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_ahb3enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved4", std::uint16_t, 31, 17, common::access::ro>,
               groov::field<"sdmmc1en", common::bittypes::bit_enable, 16, 16>,
               groov::field<"reserved3", bool, 15, 15, common::access::ro>,
               groov::field<"qspien", common::bittypes::bit_enable, 14, 14>,
               groov::field<"reserved2", bool, 13, 13, common::access::ro>,
               groov::field<"fmcen", common::bittypes::bit_enable, 12, 12>,
               groov::field<"reserved1", std::uint8_t, 11, 6, common::access::ro>,
               groov::field<"jpgdecen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"dma2den", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 1, common::access::ro>,
               groov::field<"mdmaen", common::bittypes::bit_enable, 0, 0>>;

// rcc_ahb3lpenr_v1: AHB3LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_ahb3lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"axisramlpen", common::bittypes::bit_enable, 31, 31>,
               groov::field<"itcmlpen", common::bittypes::bit_enable, 30, 30>,
               groov::field<"dtcm2lpen", common::bittypes::bit_enable, 29, 29>,
               groov::field<"d1dtcm1lpen", common::bittypes::bit_enable, 28, 28>,
               groov::field<"reserved5", std::uint16_t, 27, 17, common::access::ro>,
               groov::field<"sdmmc1lpen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"reserved4", bool, 15, 15, common::access::ro>,
               groov::field<"qspilpen", common::bittypes::bit_enable, 14, 14>,
               groov::field<"reserved3", bool, 13, 13, common::access::ro>,
               groov::field<"fmclpen", common::bittypes::bit_enable, 12, 12>,
               groov::field<"reserved2", std::uint8_t, 11, 9, common::access::ro>,
               groov::field<"flashlpen", common::bittypes::bit_enable, 8, 8>,
               groov::field<"reserved1", std::uint8_t, 7, 6, common::access::ro>,
               groov::field<"jpgdeclpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"dma2dlpen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 1, common::access::ro>,
               groov::field<"mdmalpen", common::bittypes::bit_enable, 0, 0>>;

// rcc_ahb3rstr_v1: AHB3RSTR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_ahb3rstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"cpurst", common::bittypes::bit_reset, 31, 31>,
               groov::field<"reserved4", std::uint16_t, 30, 17, common::access::ro>,
               groov::field<"sdmmc1rst", common::bittypes::bit_reset, 16, 16>,
               groov::field<"reserved3", bool, 15, 15, common::access::ro>,
               groov::field<"qspirst", common::bittypes::bit_reset, 14, 14>,
               groov::field<"reserved2", bool, 13, 13, common::access::ro>,
               groov::field<"fmcrst", common::bittypes::bit_reset, 12, 12>,
               groov::field<"reserved1", std::uint8_t, 11, 6, common::access::ro>,
               groov::field<"jpgdecrst", common::bittypes::bit_reset, 5, 5>,
               groov::field<"dma2drst", common::bittypes::bit_reset, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 1, common::access::ro>,
               groov::field<"mdmarst", common::bittypes::bit_reset, 0, 0>>;

// rcc_ahb4enr_v1: AHB4ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_ahb4enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved4", std::uint8_t, 31, 29, common::access::ro>,
               groov::field<"bkpramen", common::bittypes::bit_enable, 28, 28>,
               groov::field<"reserved3", std::uint8_t, 27, 26, common::access::ro>,
               groov::field<"hsemen", common::bittypes::bit_enable, 25, 25>,
               groov::field<"adc3en", common::bittypes::bit_enable, 24, 24>,
               groov::field<"reserved2", std::uint8_t, 23, 22, common::access::ro>,
               groov::field<"bdmaen", common::bittypes::bit_enable, 21, 21>,
               groov::field<"reserved1", bool, 20, 20, common::access::ro>,
               groov::field<"crcen", common::bittypes::bit_enable, 19, 19>,
               groov::field<"reserved0", std::uint8_t, 18, 11, common::access::ro>,
               groov::field<"gpioken", common::bittypes::bit_enable, 10, 10>,
               groov::field<"gpiojen", common::bittypes::bit_enable, 9, 9>,
               groov::field<"gpioien", common::bittypes::bit_enable, 8, 8>,
               groov::field<"gpiohen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"gpiogen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"gpiofen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"gpioeen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"gpioden", common::bittypes::bit_enable, 3, 3>,
               groov::field<"gpiocen", common::bittypes::bit_enable, 2, 2>,
               groov::field<"gpioben", common::bittypes::bit_enable, 1, 1>,
               groov::field<"gpioaen", common::bittypes::bit_enable, 0, 0>>;

// rcc_ahb4lpenr_v1: AHB4LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_ahb4lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved4", std::uint8_t, 31, 30, common::access::ro>,
               groov::field<"sram4lpen", common::bittypes::bit_enable, 29, 29>,
               groov::field<"bkpramlpen", common::bittypes::bit_enable, 28, 28>,
               groov::field<"reserved3", std::uint8_t, 27, 25, common::access::ro>,
               groov::field<"adc3lpen", common::bittypes::bit_enable, 24, 24>,
               groov::field<"reserved2", std::uint8_t, 23, 22, common::access::ro>,
               groov::field<"bdmalpen", common::bittypes::bit_enable, 21, 21>,
               groov::field<"reserved1", bool, 20, 20, common::access::ro>,
               groov::field<"crclpen", common::bittypes::bit_enable, 19, 19>,
               groov::field<"reserved0", std::uint8_t, 18, 11, common::access::ro>,
               groov::field<"gpioklpen", common::bittypes::bit_enable, 10, 10>,
               groov::field<"gpiojlpen", common::bittypes::bit_enable, 9, 9>,
               groov::field<"gpioilpen", common::bittypes::bit_enable, 8, 8>,
               groov::field<"gpiohlpen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"gpioglpen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"gpioflpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"gpioelpen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"gpiodlpen", common::bittypes::bit_enable, 3, 3>,
               groov::field<"gpioclpen", common::bittypes::bit_enable, 2, 2>,
               groov::field<"gpioblpen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"gpioalpen", common::bittypes::bit_enable, 0, 0>>;

// rcc_ahb4rstr_v1: AHB4RSTR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_ahb4rstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint8_t, 31, 26, common::access::ro>,
               groov::field<"hsemrst", common::bittypes::bit_reset, 25, 25>,
               groov::field<"adc3rst", common::bittypes::bit_reset, 24, 24>,
               groov::field<"reserved2", std::uint8_t, 23, 22, common::access::ro>,
               groov::field<"bdmarst", common::bittypes::bit_reset, 21, 21>,
               groov::field<"reserved1", bool, 20, 20, common::access::ro>,
               groov::field<"crcrst", common::bittypes::bit_reset, 19, 19>,
               groov::field<"reserved0", std::uint8_t, 18, 11, common::access::ro>,
               groov::field<"gpiokrst", common::bittypes::bit_reset, 10, 10>,
               groov::field<"gpiojrst", common::bittypes::bit_reset, 9, 9>,
               groov::field<"gpioirst", common::bittypes::bit_reset, 8, 8>,
               groov::field<"gpiohrst", common::bittypes::bit_reset, 7, 7>,
               groov::field<"gpiogrst", common::bittypes::bit_reset, 6, 6>,
               groov::field<"gpiofrst", common::bittypes::bit_reset, 5, 5>,
               groov::field<"gpioerst", common::bittypes::bit_reset, 4, 4>,
               groov::field<"gpiodrst", common::bittypes::bit_reset, 3, 3>,
               groov::field<"gpiocrst", common::bittypes::bit_reset, 2, 2>,
               groov::field<"gpiobrst", common::bittypes::bit_reset, 1, 1>,
               groov::field<"gpioarst", common::bittypes::bit_reset, 0, 0>>;

// rcc_apb1henr_v1: APB1HENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_apb1henr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint32_t, 31, 9, common::access::ro>,
               groov::field<"fdcanen", common::bittypes::bit_enable, 8, 8>,
               groov::field<"reserved2", std::uint8_t, 7, 6, common::access::ro>,
               groov::field<"mdiosen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"opampen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved1", bool, 3, 3, common::access::ro>,
               groov::field<"swpen", common::bittypes::bit_enable, 2, 2>,
               groov::field<"crsen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"reserved0", bool, 0, 0, common::access::ro>>;

// rcc_apb1hlpenr_v1: APB1HLPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_apb1hlpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint32_t, 31, 9, common::access::ro>,
               groov::field<"fdcanlpen", common::bittypes::bit_enable, 8, 8>,
               groov::field<"reserved2", std::uint8_t, 7, 6, common::access::ro>,
               groov::field<"mdioslpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"opamplpen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved1", bool, 3, 3, common::access::ro>,
               groov::field<"swplpen", common::bittypes::bit_enable, 2, 2>,
               groov::field<"crslpen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"reserved0", bool, 0, 0, common::access::ro>>;

// rcc_apb1hrstr_v1: APB1HRSTR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_apb1hrstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint32_t, 31, 9, common::access::ro>,
               groov::field<"fdcanrst", common::bittypes::bit_reset, 8, 8>,
               groov::field<"reserved2", std::uint8_t, 7, 6, common::access::ro>,
               groov::field<"mdiosrst", common::bittypes::bit_reset, 5, 5>,
               groov::field<"opamprst", common::bittypes::bit_reset, 4, 4>,
               groov::field<"reserved1", bool, 3, 3, common::access::ro>,
               groov::field<"swprst", common::bittypes::bit_reset, 2, 2>,
               groov::field<"crsrst", common::bittypes::bit_reset, 1, 1>,
               groov::field<"reserved0", bool, 0, 0, common::access::ro>>;

// rcc_apb1lenr_v1: APB1LENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_apb1lenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"usart8en", common::bittypes::bit_enable, 31, 31>,
               groov::field<"usart7en", common::bittypes::bit_enable, 30, 30>,
               groov::field<"dac12en", common::bittypes::bit_enable, 29, 29>,
               groov::field<"reserved2", bool, 28, 28, common::access::ro>,
               groov::field<"cecen", common::bittypes::bit_enable, 27, 27>,
               groov::field<"reserved1", std::uint8_t, 26, 24, common::access::ro>,
               groov::field<"i2c3en", common::bittypes::bit_enable, 23, 23>,
               groov::field<"i2c2en", common::bittypes::bit_enable, 22, 22>,
               groov::field<"i2c1en", common::bittypes::bit_enable, 21, 21>,
               groov::field<"uart5en", common::bittypes::bit_enable, 20, 20>,
               groov::field<"uart4en", common::bittypes::bit_enable, 19, 19>,
               groov::field<"usart3en", common::bittypes::bit_enable, 18, 18>,
               groov::field<"usart2en", common::bittypes::bit_enable, 17, 17>,
               groov::field<"spdifrxen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"spi3en", common::bittypes::bit_enable, 15, 15>,
               groov::field<"spi2en", common::bittypes::bit_enable, 14, 14>,
               groov::field<"reserved0", std::uint8_t, 13, 10, common::access::ro>,
               groov::field<"lptim1en", common::bittypes::bit_enable, 9, 9>,
               groov::field<"tim14en", common::bittypes::bit_enable, 8, 8>,
               groov::field<"tim13en", common::bittypes::bit_enable, 7, 7>,
               groov::field<"tim12en", common::bittypes::bit_enable, 6, 6>,
               groov::field<"tim7en", common::bittypes::bit_enable, 5, 5>,
               groov::field<"tim6en", common::bittypes::bit_enable, 4, 4>,
               groov::field<"tim5en", common::bittypes::bit_enable, 3, 3>,
               groov::field<"tim4en", common::bittypes::bit_enable, 2, 2>,
               groov::field<"tim3en", common::bittypes::bit_enable, 1, 1>,
               groov::field<"tim2en", common::bittypes::bit_enable, 0, 0>>;

// rcc_apb1llpenr_v1: APB1LLPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_apb1llpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"usart8lpen", common::bittypes::bit_enable, 31, 31>,
               groov::field<"usart7lpen", common::bittypes::bit_enable, 30, 30>,
               groov::field<"dac12lpen", common::bittypes::bit_enable, 29, 29>,
               groov::field<"reserved2", bool, 28, 28, common::access::ro>,
               groov::field<"hdmiceclpen", common::bittypes::bit_enable, 27, 27>,
               groov::field<"reserved1", std::uint8_t, 26, 24, common::access::ro>,
               groov::field<"i2c3lpen", common::bittypes::bit_enable, 23, 23>,
               groov::field<"i2c2lpen", common::bittypes::bit_enable, 22, 22>,
               groov::field<"i2c1lpen", common::bittypes::bit_enable, 21, 21>,
               groov::field<"uart5lpen", common::bittypes::bit_enable, 20, 20>,
               groov::field<"uart4lpen", common::bittypes::bit_enable, 19, 19>,
               groov::field<"usart3lpen", common::bittypes::bit_enable, 18, 18>,
               groov::field<"usart2lpen", common::bittypes::bit_enable, 17, 17>,
               groov::field<"spdifrxlpen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"spi3lpen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"spi2lpen", common::bittypes::bit_enable, 14, 14>,
               groov::field<"reserved0", std::uint8_t, 13, 10, common::access::ro>,
               groov::field<"lptim1lpen", common::bittypes::bit_enable, 9, 9>,
               groov::field<"tim14lpen", common::bittypes::bit_enable, 8, 8>,
               groov::field<"tim13lpen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"tim12lpen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"tim7lpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"tim6lpen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"tim5lpen", common::bittypes::bit_enable, 3, 3>,
               groov::field<"tim4lpen", common::bittypes::bit_enable, 2, 2>,
               groov::field<"tim3lpen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"tim2lpen", common::bittypes::bit_enable, 0, 0>>;

// rcc_apb1lrstr_v1: APB1LRSTR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_apb1lrstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"usart8rst", common::bittypes::bit_reset, 31, 31>,
               groov::field<"usart7rst", common::bittypes::bit_reset, 30, 30>,
               groov::field<"dac12rst", common::bittypes::bit_reset, 29, 29>,
               groov::field<"reserved2", bool, 28, 28, common::access::ro>,
               groov::field<"cecrst", common::bittypes::bit_reset, 27, 27>,
               groov::field<"reserved1", std::uint8_t, 26, 24, common::access::ro>,
               groov::field<"i2c3rst", common::bittypes::bit_reset, 23, 23>,
               groov::field<"i2c2rst", common::bittypes::bit_reset, 22, 22>,
               groov::field<"i2c1rst", common::bittypes::bit_reset, 21, 21>,
               groov::field<"uart5rst", common::bittypes::bit_reset, 20, 20>,
               groov::field<"uart4rst", common::bittypes::bit_reset, 19, 19>,
               groov::field<"usart3rst", common::bittypes::bit_reset, 18, 18>,
               groov::field<"usart2rst", common::bittypes::bit_reset, 17, 17>,
               groov::field<"spdifrxrst", common::bittypes::bit_reset, 16, 16>,
               groov::field<"spi3rst", common::bittypes::bit_reset, 15, 15>,
               groov::field<"spi2rst", common::bittypes::bit_reset, 14, 14>,
               groov::field<"reserved0", std::uint8_t, 13, 10, common::access::ro>,
               groov::field<"lptim1rst", common::bittypes::bit_reset, 9, 9>,
               groov::field<"tim14rst", common::bittypes::bit_reset, 8, 8>,
               groov::field<"tim13rst", common::bittypes::bit_reset, 7, 7>,
               groov::field<"tim12rst", common::bittypes::bit_reset, 6, 6>,
               groov::field<"tim7rst", common::bittypes::bit_reset, 5, 5>,
               groov::field<"tim6rst", common::bittypes::bit_reset, 4, 4>,
               groov::field<"tim5rst", common::bittypes::bit_reset, 3, 3>,
               groov::field<"tim4rst", common::bittypes::bit_reset, 2, 2>,
               groov::field<"tim3rst", common::bittypes::bit_reset, 1, 1>,
               groov::field<"tim2rst", common::bittypes::bit_reset, 0, 0>>;

// rcc_apb2enr_v1: APB2ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_apb2enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved6", std::uint8_t, 31, 30, common::access::ro>,
               groov::field<"hrtimen", common::bittypes::bit_enable, 29, 29>,
               groov::field<"dfsdm1en", common::bittypes::bit_enable, 28, 28>,
               groov::field<"reserved5", std::uint8_t, 27, 25, common::access::ro>,
               groov::field<"sai3en", common::bittypes::bit_enable, 24, 24>,
               groov::field<"sai2en", common::bittypes::bit_enable, 23, 23>,
               groov::field<"sai1en", common::bittypes::bit_enable, 22, 22>,
               groov::field<"reserved4", bool, 21, 21, common::access::ro>,
               groov::field<"spi5en", common::bittypes::bit_enable, 20, 20>,
               groov::field<"reserved3", bool, 19, 19, common::access::ro>,
               groov::field<"tim17en", common::bittypes::bit_enable, 18, 18>,
               groov::field<"tim16en", common::bittypes::bit_enable, 17, 17>,
               groov::field<"tim15en", common::bittypes::bit_enable, 16, 16>,
               groov::field<"reserved2", std::uint8_t, 15, 14, common::access::ro>,
               groov::field<"spi4en", common::bittypes::bit_enable, 13, 13>,
               groov::field<"spi1en", common::bittypes::bit_enable, 12, 12>,
               groov::field<"reserved1", std::uint8_t, 11, 6, common::access::ro>,
               groov::field<"usart6en", common::bittypes::bit_enable, 5, 5>,
               groov::field<"usart1en", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 2, common::access::ro>,
               groov::field<"tim8en", common::bittypes::bit_enable, 1, 1>,
               groov::field<"tim1en", common::bittypes::bit_enable, 0, 0>>;

// rcc_apb2lpenr_v1: APB2LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_apb2lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved6", std::uint8_t, 31, 30, common::access::ro>,
               groov::field<"hrtimlpen", common::bittypes::bit_enable, 29, 29>,
               groov::field<"dfsdm1lpen", common::bittypes::bit_enable, 28, 28>,
               groov::field<"reserved5", std::uint8_t, 27, 25, common::access::ro>,
               groov::field<"sai3lpen", common::bittypes::bit_enable, 24, 24>,
               groov::field<"sai2lpen", common::bittypes::bit_enable, 23, 23>,
               groov::field<"sai1lpen", common::bittypes::bit_enable, 22, 22>,
               groov::field<"reserved4", bool, 21, 21, common::access::ro>,
               groov::field<"spi5lpen", common::bittypes::bit_enable, 20, 20>,
               groov::field<"reserved3", bool, 19, 19, common::access::ro>,
               groov::field<"tim17lpen", common::bittypes::bit_enable, 18, 18>,
               groov::field<"tim16lpen", common::bittypes::bit_enable, 17, 17>,
               groov::field<"tim15lpen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"reserved2", std::uint8_t, 15, 14, common::access::ro>,
               groov::field<"spi4lpen", common::bittypes::bit_enable, 13, 13>,
               groov::field<"spi1lpen", common::bittypes::bit_enable, 12, 12>,
               groov::field<"reserved1", std::uint8_t, 11, 6, common::access::ro>,
               groov::field<"usart6lpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"usart1lpen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 2, common::access::ro>,
               groov::field<"tim8lpen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"tim1lpen", common::bittypes::bit_enable, 0, 0>>;

// rcc_apb2rstr_v1: APB2RSTR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_apb2rstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved6", std::uint8_t, 31, 30, common::access::ro>,
               groov::field<"hrtimrst", common::bittypes::bit_reset, 29, 29>,
               groov::field<"dfsdm1rst", common::bittypes::bit_reset, 28, 28>,
               groov::field<"reserved5", std::uint8_t, 27, 25, common::access::ro>,
               groov::field<"sai3rst", common::bittypes::bit_reset, 24, 24>,
               groov::field<"sai2rst", common::bittypes::bit_reset, 23, 23>,
               groov::field<"sai1rst", common::bittypes::bit_reset, 22, 22>,
               groov::field<"reserved4", bool, 21, 21, common::access::ro>,
               groov::field<"spi5rst", common::bittypes::bit_reset, 20, 20>,
               groov::field<"reserved3", bool, 19, 19, common::access::ro>,
               groov::field<"tim17rst", common::bittypes::bit_reset, 18, 18>,
               groov::field<"tim16rst", common::bittypes::bit_reset, 17, 17>,
               groov::field<"tim15rst", common::bittypes::bit_reset, 16, 16>,
               groov::field<"reserved2", std::uint8_t, 15, 14, common::access::ro>,
               groov::field<"spi4rst", common::bittypes::bit_reset, 13, 13>,
               groov::field<"spi1rst", common::bittypes::bit_reset, 12, 12>,
               groov::field<"reserved1", std::uint8_t, 11, 6, common::access::ro>,
               groov::field<"usart6rst", common::bittypes::bit_reset, 5, 5>,
               groov::field<"usart1rst", common::bittypes::bit_reset, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 2, common::access::ro>,
               groov::field<"tim8rst", common::bittypes::bit_reset, 1, 1>,
               groov::field<"tim1rst", common::bittypes::bit_reset, 0, 0>>;

// rcc_apb3enr_v1: APB3ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_apb3enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint32_t, 31, 7, common::access::ro>,
               groov::field<"wwdg1en", common::bittypes::bit_enable, 6, 6>,
               groov::field<"reserved1", std::uint8_t, 5, 4, common::access::ro>,
               groov::field<"ltdcen", common::bittypes::bit_enable, 3, 3>,
               groov::field<"reserved0", std::uint8_t, 2, 0, common::access::ro>>;

// rcc_apb3lpenr_v1: APB3LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_apb3lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint32_t, 31, 7, common::access::ro>,
               groov::field<"wwdg1lpen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"reserved1", std::uint8_t, 5, 4, common::access::ro>,
               groov::field<"ltdclpen", common::bittypes::bit_enable, 3, 3>,
               groov::field<"reserved0", std::uint8_t, 2, 0, common::access::ro>>;

// rcc_apb3rstr_v1: APB3RSTR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_apb3rstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint32_t, 31, 4, common::access::ro>,
               groov::field<"ltdcrst", common::bittypes::bit_reset, 3, 3>,
               groov::field<"reserved0", std::uint8_t, 2, 0, common::access::ro>>;

// rcc_apb4enr_v1: APB4ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_apb4enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved7", std::uint16_t, 31, 22, common::access::ro>,
               groov::field<"sai4en", common::bittypes::bit_enable, 21, 21>,
               groov::field<"reserved6", std::uint8_t, 20, 17, common::access::ro>,
               groov::field<"rtcapben", common::bittypes::bit_enable, 16, 16>,
               groov::field<"vrefen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"comp12en", common::bittypes::bit_enable, 14, 14>,
               groov::field<"reserved5", bool, 13, 13, common::access::ro>,
               groov::field<"lptim5en", common::bittypes::bit_enable, 12, 12>,
               groov::field<"lptim4en", common::bittypes::bit_enable, 11, 11>,
               groov::field<"lptim3en", common::bittypes::bit_enable, 10, 10>,
               groov::field<"lptim2en", common::bittypes::bit_enable, 9, 9>,
               groov::field<"reserved4", bool, 8, 8, common::access::ro>,
               groov::field<"i2c4en", common::bittypes::bit_enable, 7, 7>,
               groov::field<"reserved3", bool, 6, 6, common::access::ro>,
               groov::field<"spi6en", common::bittypes::bit_enable, 5, 5>,
               groov::field<"reserved2", bool, 4, 4, common::access::ro>,
               groov::field<"lpuart1en", common::bittypes::bit_enable, 3, 3>,
               groov::field<"reserved1", bool, 2, 2, common::access::ro>,
               groov::field<"syscfgen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"reserved0", bool, 0, 0, common::access::ro>>;

// rcc_apb4lpenr_v1: APB4LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_apb4lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved7", std::uint16_t, 31, 22, common::access::ro>,
               groov::field<"sai4lpen", common::bittypes::bit_enable, 21, 21>,
               groov::field<"reserved6", std::uint8_t, 20, 17, common::access::ro>,
               groov::field<"rtcapblpen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"vreflpen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"comp12lpen", common::bittypes::bit_enable, 14, 14>,
               groov::field<"reserved5", bool, 13, 13, common::access::ro>,
               groov::field<"lptim5lpen", common::bittypes::bit_enable, 12, 12>,
               groov::field<"lptim4lpen", common::bittypes::bit_enable, 11, 11>,
               groov::field<"lptim3lpen", common::bittypes::bit_enable, 10, 10>,
               groov::field<"lptim2lpen", common::bittypes::bit_enable, 9, 9>,
               groov::field<"reserved4", bool, 8, 8, common::access::ro>,
               groov::field<"i2c4lpen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"reserved3", bool, 6, 6, common::access::ro>,
               groov::field<"spi6lpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"reserved2", bool, 4, 4, common::access::ro>,
               groov::field<"lpuart1lpen", common::bittypes::bit_enable, 3, 3>,
               groov::field<"reserved1", bool, 2, 2, common::access::ro>,
               groov::field<"syscfglpen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"reserved0", bool, 0, 0, common::access::ro>>;

// rcc_apb4rstr_v1: APB4RSTR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_apb4rstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved7", std::uint16_t, 31, 22, common::access::ro>,
               groov::field<"sai4rst", common::bittypes::bit_reset, 21, 21>,
               groov::field<"reserved6", std::uint8_t, 20, 16, common::access::ro>,
               groov::field<"vrefrst", common::bittypes::bit_reset, 15, 15>,
               groov::field<"comp12rst", common::bittypes::bit_reset, 14, 14>,
               groov::field<"reserved5", bool, 13, 13, common::access::ro>,
               groov::field<"lptim5rst", common::bittypes::bit_reset, 12, 12>,
               groov::field<"lptim4rst", common::bittypes::bit_reset, 11, 11>,
               groov::field<"lptim3rst", common::bittypes::bit_reset, 10, 10>,
               groov::field<"lptim2rst", common::bittypes::bit_reset, 9, 9>,
               groov::field<"reserved4", bool, 8, 8, common::access::ro>,
               groov::field<"i2c4rst", common::bittypes::bit_reset, 7, 7>,
               groov::field<"reserved3", bool, 6, 6, common::access::ro>,
               groov::field<"spi6rst", common::bittypes::bit_reset, 5, 5>,
               groov::field<"reserved2", bool, 4, 4, common::access::ro>,
               groov::field<"lpuart1rst", common::bittypes::bit_reset, 3, 3>,
               groov::field<"reserved1", bool, 2, 2, common::access::ro>,
               groov::field<"syscfgrst", common::bittypes::bit_reset, 1, 1>,
               groov::field<"reserved0", bool, 0, 0, common::access::ro>>;

// rcc_bdcr_v1: BDCR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_bdcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint16_t, 31, 17, common::access::ro>,
               groov::field<"vswrst", common::bittypes::bit_reset, 16, 16>,
               groov::field<"rtcen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"reserved1", std::uint8_t, 14, 10, common::access::ro>,
               groov::field<"rtcsrc", std::uint8_t, 9, 8>,
               groov::field<"reserved0", bool, 7, 7, common::access::ro>,
               groov::field<"lsecssd", bool, 6, 6>,
               groov::field<"lsecsson", bool, 5, 5>,
               groov::field<"lsedrv", std::uint8_t, 4, 3>,
               groov::field<"lsebyp", bool, 2, 2>,
               groov::field<"lserdy", common::bittypes::bit_ready, 1, 1>,
               groov::field<"lseon", bool, 0, 0>>;

// rcc_c1_ahb1enr_v1: C1_AHB1ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_c1_ahb1enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint8_t, 31, 29, common::access::ro>,
               groov::field<"usb2ulpien", common::bittypes::bit_enable, 28, 28>,
               groov::field<"usb2otgen", common::bittypes::bit_enable, 27, 27>,
               groov::field<"usb1ulpien", common::bittypes::bit_enable, 26, 26>,
               groov::field<"usb1otgen", common::bittypes::bit_enable, 25, 25>,
               groov::field<"reserved2", std::uint8_t, 24, 18, common::access::ro>,
               groov::field<"eth1rxen", common::bittypes::bit_enable, 17, 17>,
               groov::field<"eth1txen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"eth1macen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"reserved1", std::uint16_t, 14, 6, common::access::ro>,
               groov::field<"adc12en", common::bittypes::bit_enable, 5, 5>,
               groov::field<"reserved0", std::uint8_t, 4, 2, common::access::ro>,
               groov::field<"dma2en", common::bittypes::bit_enable, 1, 1>,
               groov::field<"dma1en", common::bittypes::bit_enable, 0, 0>>;

// rcc_c1_ahb1lpenr_v1: C1_AHB1LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_c1_ahb1lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint8_t, 31, 29, common::access::ro>,
               groov::field<"usb2ulpilpen", common::bittypes::bit_enable, 28, 28>,
               groov::field<"usb2otglpen", common::bittypes::bit_enable, 27, 27>,
               groov::field<"usb1ulpilpen", common::bittypes::bit_enable, 26, 26>,
               groov::field<"usb1otglpen", common::bittypes::bit_enable, 25, 25>,
               groov::field<"reserved2", std::uint8_t, 24, 18, common::access::ro>,
               groov::field<"eth1rxlpen", common::bittypes::bit_enable, 17, 17>,
               groov::field<"eth1txlpen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"eth1maclpen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"reserved1", std::uint16_t, 14, 6, common::access::ro>,
               groov::field<"adc12lpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"reserved0", std::uint8_t, 4, 2, common::access::ro>,
               groov::field<"dma2lpen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"dma1lpen", common::bittypes::bit_enable, 0, 0>>;

// rcc_c1_ahb2enr_v1: C1_AHB2ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_c1_ahb2enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"sram3en", common::bittypes::bit_enable, 31, 31>,
               groov::field<"sram2en", common::bittypes::bit_enable, 30, 30>,
               groov::field<"sram1en", common::bittypes::bit_enable, 29, 29>,
               groov::field<"reserved2", std::uint32_t, 28, 10, common::access::ro>,
               groov::field<"sdmmc2en", common::bittypes::bit_enable, 9, 9>,
               groov::field<"reserved1", std::uint8_t, 8, 7, common::access::ro>,
               groov::field<"rngen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"hashen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"crypten", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 1, common::access::ro>,
               groov::field<"camitfen", common::bittypes::bit_enable, 0, 0>>;

// rcc_c1_ahb2lpenr_v1: C1_AHB2LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_c1_ahb2lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"sram3lpen", common::bittypes::bit_enable, 31, 31>,
               groov::field<"sram2lpen", common::bittypes::bit_enable, 30, 30>,
               groov::field<"sram1lpen", common::bittypes::bit_enable, 29, 29>,
               groov::field<"reserved2", std::uint32_t, 28, 10, common::access::ro>,
               groov::field<"sdmmc2lpen", common::bittypes::bit_enable, 9, 9>,
               groov::field<"reserved1", std::uint8_t, 8, 7, common::access::ro>,
               groov::field<"rnglpen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"hashlpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"cryptlpen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 1, common::access::ro>,
               groov::field<"camitflpen", common::bittypes::bit_enable, 0, 0>>;

// rcc_c1_ahb3enr_v1: C1_AHB3ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_c1_ahb3enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved4", std::uint16_t, 31, 17, common::access::ro>,
               groov::field<"sdmmc1en", common::bittypes::bit_enable, 16, 16>,
               groov::field<"reserved3", bool, 15, 15, common::access::ro>,
               groov::field<"qspien", common::bittypes::bit_enable, 14, 14>,
               groov::field<"reserved2", bool, 13, 13, common::access::ro>,
               groov::field<"fmcen", common::bittypes::bit_enable, 12, 12>,
               groov::field<"reserved1", std::uint8_t, 11, 6, common::access::ro>,
               groov::field<"jpgdecen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"dma2den", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 1, common::access::ro>,
               groov::field<"mdmaen", common::bittypes::bit_enable, 0, 0>>;

// rcc_c1_ahb3lpenr_v1: C1_AHB3LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_c1_ahb3lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"axisramlpen", common::bittypes::bit_enable, 31, 31>,
               groov::field<"itcmlpen", common::bittypes::bit_enable, 30, 30>,
               groov::field<"dtcm2lpen", common::bittypes::bit_enable, 29, 29>,
               groov::field<"d1dtcm1lpen", common::bittypes::bit_enable, 28, 28>,
               groov::field<"reserved5", std::uint16_t, 27, 17, common::access::ro>,
               groov::field<"sdmmc1lpen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"reserved4", bool, 15, 15, common::access::ro>,
               groov::field<"qspilpen", common::bittypes::bit_enable, 14, 14>,
               groov::field<"reserved3", bool, 13, 13, common::access::ro>,
               groov::field<"fmclpen", common::bittypes::bit_enable, 12, 12>,
               groov::field<"reserved2", std::uint8_t, 11, 9, common::access::ro>,
               groov::field<"flitflpen", common::bittypes::bit_enable, 8, 8>,
               groov::field<"reserved1", std::uint8_t, 7, 6, common::access::ro>,
               groov::field<"jpgdeclpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"dma2dlpen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 1, common::access::ro>,
               groov::field<"mdmalpen", common::bittypes::bit_enable, 0, 0>>;

// rcc_c1_ahb4enr_v1: C1_AHB4ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_c1_ahb4enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved4", std::uint8_t, 31, 29, common::access::ro>,
               groov::field<"bkpramen", common::bittypes::bit_enable, 28, 28>,
               groov::field<"reserved3", std::uint8_t, 27, 26, common::access::ro>,
               groov::field<"hsemen", common::bittypes::bit_enable, 25, 25>,
               groov::field<"adc3en", common::bittypes::bit_enable, 24, 24>,
               groov::field<"reserved2", std::uint8_t, 23, 22, common::access::ro>,
               groov::field<"bdmaen", common::bittypes::bit_enable, 21, 21>,
               groov::field<"reserved1", bool, 20, 20, common::access::ro>,
               groov::field<"crcen", common::bittypes::bit_enable, 19, 19>,
               groov::field<"reserved0", std::uint8_t, 18, 11, common::access::ro>,
               groov::field<"gpioken", common::bittypes::bit_enable, 10, 10>,
               groov::field<"gpiojen", common::bittypes::bit_enable, 9, 9>,
               groov::field<"gpioien", common::bittypes::bit_enable, 8, 8>,
               groov::field<"gpiohen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"gpiogen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"gpiofen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"gpioeen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"gpioden", common::bittypes::bit_enable, 3, 3>,
               groov::field<"gpiocen", common::bittypes::bit_enable, 2, 2>,
               groov::field<"gpioben", common::bittypes::bit_enable, 1, 1>,
               groov::field<"gpioaen", common::bittypes::bit_enable, 0, 0>>;

// rcc_c1_ahb4lpenr_v1: C1_AHB4LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_c1_ahb4lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved4", std::uint8_t, 31, 30, common::access::ro>,
               groov::field<"sram4lpen", common::bittypes::bit_enable, 29, 29>,
               groov::field<"bkpramlpen", common::bittypes::bit_enable, 28, 28>,
               groov::field<"reserved3", std::uint8_t, 27, 25, common::access::ro>,
               groov::field<"adc3lpen", common::bittypes::bit_enable, 24, 24>,
               groov::field<"reserved2", std::uint8_t, 23, 22, common::access::ro>,
               groov::field<"bdmalpen", common::bittypes::bit_enable, 21, 21>,
               groov::field<"reserved1", bool, 20, 20, common::access::ro>,
               groov::field<"crclpen", common::bittypes::bit_enable, 19, 19>,
               groov::field<"reserved0", std::uint8_t, 18, 11, common::access::ro>,
               groov::field<"gpioklpen", common::bittypes::bit_enable, 10, 10>,
               groov::field<"gpiojlpen", common::bittypes::bit_enable, 9, 9>,
               groov::field<"gpioilpen", common::bittypes::bit_enable, 8, 8>,
               groov::field<"gpiohlpen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"gpioglpen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"gpioflpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"gpioelpen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"gpiodlpen", common::bittypes::bit_enable, 3, 3>,
               groov::field<"gpioclpen", common::bittypes::bit_enable, 2, 2>,
               groov::field<"gpioblpen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"gpioalpen", common::bittypes::bit_enable, 0, 0>>;

// rcc_c1_apb1henr_v1: C1_APB1HENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_c1_apb1henr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint32_t, 31, 9, common::access::ro>,
               groov::field<"fdcanen", common::bittypes::bit_enable, 8, 8>,
               groov::field<"reserved2", std::uint8_t, 7, 6, common::access::ro>,
               groov::field<"mdiosen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"opampen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved1", bool, 3, 3, common::access::ro>,
               groov::field<"swpen", common::bittypes::bit_enable, 2, 2>,
               groov::field<"crsen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"reserved0", bool, 0, 0, common::access::ro>>;

// rcc_c1_apb1hlpenr_v1: C1_APB1HLPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_c1_apb1hlpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint32_t, 31, 9, common::access::ro>,
               groov::field<"fdcanlpen", common::bittypes::bit_enable, 8, 8>,
               groov::field<"reserved2", std::uint8_t, 7, 6, common::access::ro>,
               groov::field<"mdioslpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"opamplpen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved1", bool, 3, 3, common::access::ro>,
               groov::field<"swplpen", common::bittypes::bit_enable, 2, 2>,
               groov::field<"crslpen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"reserved0", bool, 0, 0, common::access::ro>>;

// rcc_c1_apb1lenr_v1: C1_APB1LENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_c1_apb1lenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"usart8en", common::bittypes::bit_enable, 31, 31>,
               groov::field<"usart7en", common::bittypes::bit_enable, 30, 30>,
               groov::field<"dac12en", common::bittypes::bit_enable, 29, 29>,
               groov::field<"reserved2", bool, 28, 28, common::access::ro>,
               groov::field<"hdmicecen", common::bittypes::bit_enable, 27, 27>,
               groov::field<"reserved1", std::uint8_t, 26, 24, common::access::ro>,
               groov::field<"i2c3en", common::bittypes::bit_enable, 23, 23>,
               groov::field<"i2c2en", common::bittypes::bit_enable, 22, 22>,
               groov::field<"i2c1en", common::bittypes::bit_enable, 21, 21>,
               groov::field<"uart5en", common::bittypes::bit_enable, 20, 20>,
               groov::field<"uart4en", common::bittypes::bit_enable, 19, 19>,
               groov::field<"usart3en", common::bittypes::bit_enable, 18, 18>,
               groov::field<"usart2en", common::bittypes::bit_enable, 17, 17>,
               groov::field<"spdifrxen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"spi3en", common::bittypes::bit_enable, 15, 15>,
               groov::field<"spi2en", common::bittypes::bit_enable, 14, 14>,
               groov::field<"reserved0", std::uint8_t, 13, 10, common::access::ro>,
               groov::field<"lptim1en", common::bittypes::bit_enable, 9, 9>,
               groov::field<"tim14en", common::bittypes::bit_enable, 8, 8>,
               groov::field<"tim13en", common::bittypes::bit_enable, 7, 7>,
               groov::field<"tim12en", common::bittypes::bit_enable, 6, 6>,
               groov::field<"tim7en", common::bittypes::bit_enable, 5, 5>,
               groov::field<"tim6en", common::bittypes::bit_enable, 4, 4>,
               groov::field<"tim5en", common::bittypes::bit_enable, 3, 3>,
               groov::field<"tim4en", common::bittypes::bit_enable, 2, 2>,
               groov::field<"tim3en", common::bittypes::bit_enable, 1, 1>,
               groov::field<"tim2en", common::bittypes::bit_enable, 0, 0>>;

// rcc_c1_apb1llpenr_v1: C1_APB1LLPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_c1_apb1llpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"usart8lpen", common::bittypes::bit_enable, 31, 31>,
               groov::field<"usart7lpen", common::bittypes::bit_enable, 30, 30>,
               groov::field<"dac12lpen", common::bittypes::bit_enable, 29, 29>,
               groov::field<"reserved2", bool, 28, 28, common::access::ro>,
               groov::field<"hdmiceclpen", common::bittypes::bit_enable, 27, 27>,
               groov::field<"reserved1", std::uint8_t, 26, 24, common::access::ro>,
               groov::field<"i2c3lpen", common::bittypes::bit_enable, 23, 23>,
               groov::field<"i2c2lpen", common::bittypes::bit_enable, 22, 22>,
               groov::field<"i2c1lpen", common::bittypes::bit_enable, 21, 21>,
               groov::field<"uart5lpen", common::bittypes::bit_enable, 20, 20>,
               groov::field<"uart4lpen", common::bittypes::bit_enable, 19, 19>,
               groov::field<"usart3lpen", common::bittypes::bit_enable, 18, 18>,
               groov::field<"usart2lpen", common::bittypes::bit_enable, 17, 17>,
               groov::field<"spdifrxlpen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"spi3lpen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"spi2lpen", common::bittypes::bit_enable, 14, 14>,
               groov::field<"reserved0", std::uint8_t, 13, 10, common::access::ro>,
               groov::field<"lptim1lpen", common::bittypes::bit_enable, 9, 9>,
               groov::field<"tim14lpen", common::bittypes::bit_enable, 8, 8>,
               groov::field<"tim13lpen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"tim12lpen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"tim7lpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"tim6lpen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"tim5lpen", common::bittypes::bit_enable, 3, 3>,
               groov::field<"tim4lpen", common::bittypes::bit_enable, 2, 2>,
               groov::field<"tim3lpen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"tim2lpen", common::bittypes::bit_enable, 0, 0>>;

// rcc_c1_apb2enr_v1: C1_APB2ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_c1_apb2enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved6", std::uint8_t, 31, 30, common::access::ro>,
               groov::field<"hrtimen", common::bittypes::bit_enable, 29, 29>,
               groov::field<"dfsdm1en", common::bittypes::bit_enable, 28, 28>,
               groov::field<"reserved5", std::uint8_t, 27, 25, common::access::ro>,
               groov::field<"sai3en", common::bittypes::bit_enable, 24, 24>,
               groov::field<"sai2en", common::bittypes::bit_enable, 23, 23>,
               groov::field<"sai1en", common::bittypes::bit_enable, 22, 22>,
               groov::field<"reserved4", bool, 21, 21, common::access::ro>,
               groov::field<"spi5en", common::bittypes::bit_enable, 20, 20>,
               groov::field<"reserved3", bool, 19, 19, common::access::ro>,
               groov::field<"tim17en", common::bittypes::bit_enable, 18, 18>,
               groov::field<"tim16en", common::bittypes::bit_enable, 17, 17>,
               groov::field<"tim15en", common::bittypes::bit_enable, 16, 16>,
               groov::field<"reserved2", std::uint8_t, 15, 14, common::access::ro>,
               groov::field<"spi4en", common::bittypes::bit_enable, 13, 13>,
               groov::field<"spi1en", common::bittypes::bit_enable, 12, 12>,
               groov::field<"reserved1", std::uint8_t, 11, 6, common::access::ro>,
               groov::field<"usart6en", common::bittypes::bit_enable, 5, 5>,
               groov::field<"usart1en", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 2, common::access::ro>,
               groov::field<"tim8en", common::bittypes::bit_enable, 1, 1>,
               groov::field<"tim1en", common::bittypes::bit_enable, 0, 0>>;

// rcc_c1_apb2lpenr_v1: C1_APB2LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_c1_apb2lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved6", std::uint8_t, 31, 30, common::access::ro>,
               groov::field<"hrtimlpen", common::bittypes::bit_enable, 29, 29>,
               groov::field<"dfsdm1lpen", common::bittypes::bit_enable, 28, 28>,
               groov::field<"reserved5", std::uint8_t, 27, 25, common::access::ro>,
               groov::field<"sai3lpen", common::bittypes::bit_enable, 24, 24>,
               groov::field<"sai2lpen", common::bittypes::bit_enable, 23, 23>,
               groov::field<"sai1lpen", common::bittypes::bit_enable, 22, 22>,
               groov::field<"reserved4", bool, 21, 21, common::access::ro>,
               groov::field<"spi5lpen", common::bittypes::bit_enable, 20, 20>,
               groov::field<"reserved3", bool, 19, 19, common::access::ro>,
               groov::field<"tim17lpen", common::bittypes::bit_enable, 18, 18>,
               groov::field<"tim16lpen", common::bittypes::bit_enable, 17, 17>,
               groov::field<"tim15lpen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"reserved2", std::uint8_t, 15, 14, common::access::ro>,
               groov::field<"spi4lpen", common::bittypes::bit_enable, 13, 13>,
               groov::field<"spi1lpen", common::bittypes::bit_enable, 12, 12>,
               groov::field<"reserved1", std::uint8_t, 11, 6, common::access::ro>,
               groov::field<"usart6lpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"usart1lpen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 2, common::access::ro>,
               groov::field<"tim8lpen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"tim1lpen", common::bittypes::bit_enable, 0, 0>>;

// rcc_c1_apb3enr_v1: C1_APB3ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_c1_apb3enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint32_t, 31, 7, common::access::ro>,
               groov::field<"wwdg1en", common::bittypes::bit_enable, 6, 6>,
               groov::field<"reserved1", std::uint8_t, 5, 4, common::access::ro>,
               groov::field<"ltdcen", common::bittypes::bit_enable, 3, 3>,
               groov::field<"reserved0", std::uint8_t, 2, 0, common::access::ro>>;

// rcc_c1_apb3lpenr_v1: C1_APB3LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_c1_apb3lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint32_t, 31, 7, common::access::ro>,
               groov::field<"wwdg1lpen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"reserved1", std::uint8_t, 5, 4, common::access::ro>,
               groov::field<"ltdclpen", common::bittypes::bit_enable, 3, 3>,
               groov::field<"reserved0", std::uint8_t, 2, 0, common::access::ro>>;

// rcc_c1_apb4enr_v1: C1_APB4ENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_c1_apb4enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved7", std::uint16_t, 31, 22, common::access::ro>,
               groov::field<"sai4en", common::bittypes::bit_enable, 21, 21>,
               groov::field<"reserved6", std::uint8_t, 20, 17, common::access::ro>,
               groov::field<"rtcapben", common::bittypes::bit_enable, 16, 16>,
               groov::field<"vrefen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"comp12en", common::bittypes::bit_enable, 14, 14>,
               groov::field<"reserved5", bool, 13, 13, common::access::ro>,
               groov::field<"lptim5en", common::bittypes::bit_enable, 12, 12>,
               groov::field<"lptim4en", common::bittypes::bit_enable, 11, 11>,
               groov::field<"lptim3en", common::bittypes::bit_enable, 10, 10>,
               groov::field<"lptim2en", common::bittypes::bit_enable, 9, 9>,
               groov::field<"reserved4", bool, 8, 8, common::access::ro>,
               groov::field<"i2c4en", common::bittypes::bit_enable, 7, 7>,
               groov::field<"reserved3", bool, 6, 6, common::access::ro>,
               groov::field<"spi6en", common::bittypes::bit_enable, 5, 5>,
               groov::field<"reserved2", bool, 4, 4, common::access::ro>,
               groov::field<"lpuart1en", common::bittypes::bit_enable, 3, 3>,
               groov::field<"reserved1", bool, 2, 2, common::access::ro>,
               groov::field<"syscfgen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"reserved0", bool, 0, 0, common::access::ro>>;

// rcc_c1_apb4lpenr_v1: C1_APB4LPENR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_c1_apb4lpenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved7", std::uint16_t, 31, 22, common::access::ro>,
               groov::field<"sai4lpen", common::bittypes::bit_enable, 21, 21>,
               groov::field<"reserved6", std::uint8_t, 20, 17, common::access::ro>,
               groov::field<"rtcapblpen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"vreflpen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"comp12lpen", common::bittypes::bit_enable, 14, 14>,
               groov::field<"reserved5", bool, 13, 13, common::access::ro>,
               groov::field<"lptim5lpen", common::bittypes::bit_enable, 12, 12>,
               groov::field<"lptim4lpen", common::bittypes::bit_enable, 11, 11>,
               groov::field<"lptim3lpen", common::bittypes::bit_enable, 10, 10>,
               groov::field<"lptim2lpen", common::bittypes::bit_enable, 9, 9>,
               groov::field<"reserved4", bool, 8, 8, common::access::ro>,
               groov::field<"i2c4lpen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"reserved3", bool, 6, 6, common::access::ro>,
               groov::field<"spi6lpen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"reserved2", bool, 4, 4, common::access::ro>,
               groov::field<"lpuart1lpen", common::bittypes::bit_enable, 3, 3>,
               groov::field<"reserved1", bool, 2, 2, common::access::ro>,
               groov::field<"syscfglpen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"reserved0", bool, 0, 0, common::access::ro>>;

// rcc_c1_rsr_v1: C1_RSR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_c1_rsr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved5", bool, 31, 31, common::access::ro>,
               groov::field<"lpwrrstf", bool, 30, 30>,
               groov::field<"reserved4", bool, 29, 29, common::access::ro>,
               groov::field<"wwdg1rstf", bool, 28, 28>,
               groov::field<"reserved3", bool, 27, 27, common::access::ro>,
               groov::field<"iwdg1rstf", bool, 26, 26>,
               groov::field<"reserved2", bool, 25, 25, common::access::ro>,
               groov::field<"sftrstf", bool, 24, 24>,
               groov::field<"porrstf", bool, 23, 23>,
               groov::field<"pinrstf", bool, 22, 22>,
               groov::field<"borrstf", bool, 21, 21>,
               groov::field<"d2rstf", bool, 20, 20>,
               groov::field<"d1rstf", bool, 19, 19>,
               groov::field<"reserved1", bool, 18, 18, common::access::ro>,
               groov::field<"cpurstf", bool, 17, 17>,
               groov::field<"rmvf", bool, 16, 16>,
               groov::field<"reserved0", std::uint16_t, 15, 0, common::access::ro>>;

// rcc_cfgr_v1: CFGR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_cfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"mco2sel", std::uint8_t, 31, 29>,
               groov::field<"mco2pre", std::uint8_t, 28, 25>,
               groov::field<"mco1sel", std::uint8_t, 24, 22>,
               groov::field<"mco1pre", std::uint8_t, 21, 18>,
               groov::field<"reserved0", std::uint8_t, 17, 16, common::access::ro>,
               groov::field<"timpre", bool, 15, 15>,
               groov::field<"hrtimsel", bool, 14, 14>,
               groov::field<"rtcpre", std::uint8_t, 13, 8>,
               groov::field<"stopkerwuck", bool, 7, 7>,
               groov::field<"stopwuck", bool, 6, 6>,
               groov::field<"sws", std::uint8_t, 5, 3>,
               groov::field<"sw", std::uint8_t, 2, 0>>;

// rcc_cicr_v1: CICR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_cicr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 11, common::access::ro>,
               groov::field<"hsecssc", bool, 10, 10>,
               groov::field<"lsecssc", bool, 9, 9>,
               groov::field<"pll3rdyc", common::bittypes::bit_ready, 8, 8>,
               groov::field<"pll2rdyc", common::bittypes::bit_ready, 7, 7>,
               groov::field<"pll1rdyc", common::bittypes::bit_ready, 6, 6>,
               groov::field<"rc48rdyc", common::bittypes::bit_ready, 5, 5>,
               groov::field<"hse_ready_interrupt_clear", bool, 4, 4>,
               groov::field<"hserdyc", common::bittypes::bit_ready, 3, 3>,
               groov::field<"hsirdyc", common::bittypes::bit_ready, 2, 2>,
               groov::field<"lserdyc", common::bittypes::bit_ready, 1, 1>,
               groov::field<"lsirdyc", common::bittypes::bit_ready, 0, 0>>;

// rcc_cier_v1: CIER
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_cier_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 10, common::access::ro>,
               groov::field<"lsecssie", common::bittypes::bit_enable, 9, 9>,
               groov::field<"pll3rdyie", common::bittypes::bit_ready, 8, 8>,
               groov::field<"pll2rdyie", common::bittypes::bit_ready, 7, 7>,
               groov::field<"pll1rdyie", common::bittypes::bit_ready, 6, 6>,
               groov::field<"rc48rdyie", common::bittypes::bit_ready, 5, 5>,
               groov::field<"csirdyie", common::bittypes::bit_ready, 4, 4>,
               groov::field<"hserdyie", common::bittypes::bit_ready, 3, 3>,
               groov::field<"hsirdyie", common::bittypes::bit_ready, 2, 2>,
               groov::field<"lserdyie", common::bittypes::bit_ready, 1, 1>,
               groov::field<"lsirdyie", common::bittypes::bit_ready, 0, 0>>;

// rcc_cifr_v1: CIFR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_cifr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 11, common::access::ro>,
               groov::field<"hsecssf", bool, 10, 10>,
               groov::field<"lsecssf", bool, 9, 9>,
               groov::field<"pll3rdyf", common::bittypes::bit_ready, 8, 8>,
               groov::field<"pll2rdyf", common::bittypes::bit_ready, 7, 7>,
               groov::field<"pll1rdyf", common::bittypes::bit_ready, 6, 6>,
               groov::field<"rc48rdyf", common::bittypes::bit_ready, 5, 5>,
               groov::field<"csirdy", common::bittypes::bit_ready, 4, 4>,
               groov::field<"hserdyf", common::bittypes::bit_ready, 3, 3>,
               groov::field<"hsirdyf", common::bittypes::bit_ready, 2, 2>,
               groov::field<"lserdyf", common::bittypes::bit_ready, 1, 1>,
               groov::field<"lsirdyf", common::bittypes::bit_ready, 0, 0>>;

// rcc_cr_v1: CR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_cr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint8_t, 31, 30, common::access::ro>,
               groov::field<"pll3rdy", common::bittypes::bit_ready, 29, 29>,
               groov::field<"pll3on", bool, 28, 28>,
               groov::field<"pll2rdy", common::bittypes::bit_ready, 27, 27>,
               groov::field<"pll2on", bool, 26, 26>,
               groov::field<"pll1rdy", common::bittypes::bit_ready, 25, 25>,
               groov::field<"pll1on", bool, 24, 24>,
               groov::field<"reserved2", std::uint8_t, 23, 20, common::access::ro>,
               groov::field<"hsecsson", bool, 19, 19>,
               groov::field<"hsebyp", bool, 18, 18>,
               groov::field<"hserdy", common::bittypes::bit_ready, 17, 17>,
               groov::field<"hseon", bool, 16, 16>,
               groov::field<"d2ckrdy", common::bittypes::bit_ready, 15, 15>,
               groov::field<"d1ckrdy", common::bittypes::bit_ready, 14, 14>,
               groov::field<"rc48rdy", common::bittypes::bit_ready, 13, 13>,
               groov::field<"rc48on", bool, 12, 12>,
               groov::field<"reserved1", std::uint8_t, 11, 10, common::access::ro>,
               groov::field<"csikeron", bool, 9, 9>,
               groov::field<"csirdy", common::bittypes::bit_ready, 8, 8>,
               groov::field<"csion", bool, 7, 7>,
               groov::field<"reserved0", bool, 6, 6, common::access::ro>,
               groov::field<"hsidivf", bool, 5, 5>,
               groov::field<"hsidiv", std::uint8_t, 4, 3>,
               groov::field<"hsirdy", common::bittypes::bit_ready, 2, 2>,
               groov::field<"hsikeron", bool, 1, 1>,
               groov::field<"hsion", bool, 0, 0>>;

// rcc_crrcr_v1: CRRCR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_crrcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::ro,
               groov::field<"reserved0", std::uint32_t, 31, 10>,
               groov::field<"rc48cal", std::uint16_t, 9, 0>>;

// rcc_csr_v1: CSR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_csr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 2, common::access::ro>,
               groov::field<"lsirdy", common::bittypes::bit_ready, 1, 1>,
               groov::field<"lsion", bool, 0, 0>>;

// rcc_d1ccipr_v1: D1CCIPR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_d1ccipr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint8_t, 31, 30, common::access::ro>,
               groov::field<"ckpersrc", std::uint8_t, 29, 28>,
               groov::field<"reserved2", std::uint16_t, 27, 17, common::access::ro>,
               groov::field<"sdmmcsrc", bool, 16, 16>,
               groov::field<"reserved1", std::uint16_t, 15, 6, common::access::ro>,
               groov::field<"qspisrc", std::uint8_t, 5, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 2, common::access::ro>,
               groov::field<"fmcsrc", std::uint8_t, 1, 0>>;

// rcc_d1cfgr_v1: D1CFGR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_d1cfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint32_t, 31, 12, common::access::ro>,
               groov::field<"d1cpre", std::uint8_t, 11, 8>,
               groov::field<"reserved0", bool, 7, 7, common::access::ro>,
               groov::field<"d1ppre", std::uint8_t, 6, 4>,
               groov::field<"hpre", std::uint8_t, 3, 0>>;

// rcc_d2ccip1r_v1: D2CCIP1R
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_d2ccip1r_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"swpsrc", bool, 31, 31>,
               groov::field<"reserved6", bool, 30, 30, common::access::ro>,
               groov::field<"fdcansrc", std::uint8_t, 29, 28>,
               groov::field<"reserved5", std::uint8_t, 27, 25, common::access::ro>,
               groov::field<"dfsdm1src", bool, 24, 24>,
               groov::field<"reserved4", std::uint8_t, 23, 22, common::access::ro>,
               groov::field<"spdifsrc", std::uint8_t, 21, 20>,
               groov::field<"reserved3", bool, 19, 19, common::access::ro>,
               groov::field<"spi45src", std::uint8_t, 18, 16>,
               groov::field<"reserved2", bool, 15, 15, common::access::ro>,
               groov::field<"spi123src", std::uint8_t, 14, 12>,
               groov::field<"reserved1", std::uint8_t, 11, 9, common::access::ro>,
               groov::field<"sai23src", std::uint8_t, 8, 6>,
               groov::field<"reserved0", std::uint8_t, 5, 3, common::access::ro>,
               groov::field<"sai1src", std::uint8_t, 2, 0>>;

// rcc_d2ccip2r_v1: D2CCIP2R
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_d2ccip2r_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved4", bool, 31, 31, common::access::ro>,
               groov::field<"lptim1src", std::uint8_t, 30, 28>,
               groov::field<"reserved3", std::uint8_t, 27, 24, common::access::ro>,
               groov::field<"cecsrc", std::uint8_t, 23, 22>,
               groov::field<"usbsrc", std::uint8_t, 21, 20>,
               groov::field<"reserved2", std::uint8_t, 19, 14, common::access::ro>,
               groov::field<"i2c123src", std::uint8_t, 13, 12>,
               groov::field<"reserved1", std::uint8_t, 11, 10, common::access::ro>,
               groov::field<"rngsrc", std::uint8_t, 9, 8>,
               groov::field<"reserved0", std::uint8_t, 7, 6, common::access::ro>,
               groov::field<"usart16src", std::uint8_t, 5, 3>,
               groov::field<"usart234578src", std::uint8_t, 2, 0>>;

// rcc_d2cfgr_v1: D2CFGR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_d2cfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint32_t, 31, 11, common::access::ro>,
               groov::field<"d2ppre2", std::uint8_t, 10, 8>,
               groov::field<"reserved1", bool, 7, 7, common::access::ro>,
               groov::field<"d2ppre1", std::uint8_t, 6, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 0, common::access::ro>>;

// rcc_d3amr_v1: D3AMR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_d3amr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved9", std::uint8_t, 31, 30, common::access::ro>,
               groov::field<"sram4amen", common::bittypes::bit_enable, 29, 29>,
               groov::field<"bkpramamen", common::bittypes::bit_enable, 28, 28>,
               groov::field<"reserved8", std::uint8_t, 27, 25, common::access::ro>,
               groov::field<"adc3amen", common::bittypes::bit_enable, 24, 24>,
               groov::field<"reserved7", std::uint8_t, 23, 22, common::access::ro>,
               groov::field<"sai4amen", common::bittypes::bit_enable, 21, 21>,
               groov::field<"reserved6", bool, 20, 20, common::access::ro>,
               groov::field<"crcamen", common::bittypes::bit_enable, 19, 19>,
               groov::field<"reserved5", std::uint8_t, 18, 17, common::access::ro>,
               groov::field<"rtcamen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"vrefamen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"comp12amen", common::bittypes::bit_enable, 14, 14>,
               groov::field<"reserved4", bool, 13, 13, common::access::ro>,
               groov::field<"lptim5amen", common::bittypes::bit_enable, 12, 12>,
               groov::field<"lptim4amen", common::bittypes::bit_enable, 11, 11>,
               groov::field<"lptim3amen", common::bittypes::bit_enable, 10, 10>,
               groov::field<"lptim2amen", common::bittypes::bit_enable, 9, 9>,
               groov::field<"reserved3", bool, 8, 8, common::access::ro>,
               groov::field<"i2c4amen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"reserved2", bool, 6, 6, common::access::ro>,
               groov::field<"spi6amen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"reserved1", bool, 4, 4, common::access::ro>,
               groov::field<"lpuart1amen", common::bittypes::bit_enable, 3, 3>,
               groov::field<"reserved0", std::uint8_t, 2, 1, common::access::ro>,
               groov::field<"bdmaamen", common::bittypes::bit_enable, 0, 0>>;

// rcc_d3ccipr_v1: D3CCIPR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_d3ccipr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", bool, 31, 31, common::access::ro>,
               groov::field<"spi6src", std::uint8_t, 30, 28>,
               groov::field<"reserved2", bool, 27, 27, common::access::ro>,
               groov::field<"sai4bsrc", std::uint8_t, 26, 24>,
               groov::field<"sai4asrc", std::uint8_t, 23, 21>,
               groov::field<"reserved1", std::uint8_t, 20, 18, common::access::ro>,
               groov::field<"adcsrc", std::uint8_t, 17, 16>,
               groov::field<"lptim345src", std::uint8_t, 15, 13>,
               groov::field<"lptim2src", std::uint8_t, 12, 10>,
               groov::field<"i2c4src", std::uint8_t, 9, 8>,
               groov::field<"reserved0", std::uint8_t, 7, 3, common::access::ro>,
               groov::field<"lpuart1src", std::uint8_t, 2, 0>>;

// rcc_d3cfgr_v1: D3CFGR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_d3cfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint32_t, 31, 7, common::access::ro>,
               groov::field<"d3ppre", std::uint8_t, 6, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 0, common::access::ro>>;

// rcc_gcr_v1: GCR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_gcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 1, common::access::ro>,
               groov::field<"ww1rsc", bool, 0, 0>>;

// rcc_icscr_v1: ICSCR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_icscr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", bool, 31, 31, common::access::ro>,
               groov::field<"csitrim", std::uint8_t, 30, 26>,
               groov::field<"csical", std::uint8_t, 25, 18, common::access::ro>,
               groov::field<"hsitrim", std::uint8_t, 17, 12>,
               groov::field<"hsical", std::uint16_t, 11, 0, common::access::ro>>;

// rcc_pll1divr_v1: PLL1DIVR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_pll1divr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", bool, 31, 31, common::access::ro>,
               groov::field<"divr1", std::uint8_t, 30, 24>,
               groov::field<"reserved0", bool, 23, 23, common::access::ro>,
               groov::field<"divq1", std::uint8_t, 22, 16>,
               groov::field<"divp1", std::uint8_t, 15, 9>,
               groov::field<"divn1", std::uint16_t, 8, 0>>;

// rcc_pll1fracr_v1: PLL1FRACR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_pll1fracr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint16_t, 31, 16, common::access::ro>,
               groov::field<"fracn1", std::uint16_t, 15, 3>,
               groov::field<"reserved0", std::uint8_t, 2, 0, common::access::ro>>;

// rcc_pll2divr_v1: PLL2DIVR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_pll2divr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", bool, 31, 31, common::access::ro>,
               groov::field<"divr1", std::uint8_t, 30, 24>,
               groov::field<"reserved0", bool, 23, 23, common::access::ro>,
               groov::field<"divq1", std::uint8_t, 22, 16>,
               groov::field<"divp1", std::uint8_t, 15, 9>,
               groov::field<"divn1", std::uint16_t, 8, 0>>;

// rcc_pll2fracr_v1: PLL2FRACR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_pll2fracr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint16_t, 31, 16, common::access::ro>,
               groov::field<"fracn2", std::uint16_t, 15, 3>,
               groov::field<"reserved0", std::uint8_t, 2, 0, common::access::ro>>;

// rcc_pll3divr_v1: PLL3DIVR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_pll3divr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", bool, 31, 31, common::access::ro>,
               groov::field<"divr3", std::uint8_t, 30, 24>,
               groov::field<"reserved0", bool, 23, 23, common::access::ro>,
               groov::field<"divq3", std::uint8_t, 22, 16>,
               groov::field<"divp3", std::uint8_t, 15, 9>,
               groov::field<"divn3", std::uint16_t, 8, 0>>;

// rcc_pll3fracr_v1: PLL3FRACR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_pll3fracr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint16_t, 31, 16, common::access::ro>,
               groov::field<"fracn3", std::uint16_t, 15, 3>,
               groov::field<"reserved0", std::uint8_t, 2, 0, common::access::ro>>;

// rcc_pllcfgr_v1: PLLCFGR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_pllcfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint8_t, 31, 25, common::access::ro>,
               groov::field<"divr3en", common::bittypes::bit_enable, 24, 24>,
               groov::field<"divq3en", common::bittypes::bit_enable, 23, 23>,
               groov::field<"divp3en", common::bittypes::bit_enable, 22, 22>,
               groov::field<"divr2en", common::bittypes::bit_enable, 21, 21>,
               groov::field<"divq2en", common::bittypes::bit_enable, 20, 20>,
               groov::field<"divp2en", common::bittypes::bit_enable, 19, 19>,
               groov::field<"divr1en", common::bittypes::bit_enable, 18, 18>,
               groov::field<"divq1en", common::bittypes::bit_enable, 17, 17>,
               groov::field<"divp1en", common::bittypes::bit_enable, 16, 16>,
               groov::field<"reserved0", std::uint8_t, 15, 12, common::access::ro>,
               groov::field<"pll3rge", std::uint8_t, 11, 10>,
               groov::field<"pll3vcosel", bool, 9, 9>,
               groov::field<"pll3fracen", common::bittypes::bit_enable, 8, 8>,
               groov::field<"pll2rge", std::uint8_t, 7, 6>,
               groov::field<"pll2vcosel", bool, 5, 5>,
               groov::field<"pll2fracen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"pll1rge", std::uint8_t, 3, 2>,
               groov::field<"pll1vcosel", bool, 1, 1>,
               groov::field<"pll1fracen", common::bittypes::bit_enable, 0, 0>>;

// rcc_pllckselr_v1: PLLCKSELR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_pllckselr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint8_t, 31, 26, common::access::ro>,
               groov::field<"divm3", std::uint8_t, 25, 20>,
               groov::field<"reserved2", std::uint8_t, 19, 18, common::access::ro>,
               groov::field<"divm2", std::uint8_t, 17, 12>,
               groov::field<"reserved1", std::uint8_t, 11, 10, common::access::ro>,
               groov::field<"divm1", std::uint8_t, 9, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 2, common::access::ro>,
               groov::field<"pllsrc", std::uint8_t, 1, 0>>;

// rcc_rsr_v1: RSR
// Used by: RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rsr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved5", bool, 31, 31, common::access::ro>,
               groov::field<"lpwrrstf", bool, 30, 30>,
               groov::field<"reserved4", bool, 29, 29, common::access::ro>,
               groov::field<"wwdg1rstf", bool, 28, 28>,
               groov::field<"reserved3", bool, 27, 27, common::access::ro>,
               groov::field<"iwdg1rstf", bool, 26, 26>,
               groov::field<"reserved2", bool, 25, 25, common::access::ro>,
               groov::field<"sftrstf", bool, 24, 24>,
               groov::field<"porrstf", bool, 23, 23>,
               groov::field<"pinrstf", bool, 22, 22>,
               groov::field<"borrstf", bool, 21, 21>,
               groov::field<"d2rstf", bool, 20, 20>,
               groov::field<"d1rstf", bool, 19, 19>,
               groov::field<"reserved1", bool, 18, 18, common::access::ro>,
               groov::field<"cpurstf", bool, 17, 17>,
               groov::field<"rmvf", bool, 16, 16>,
               groov::field<"reserved0", std::uint16_t, 15, 0, common::access::ro>>;

} // namespace stm32::regs
