

================================================================
== Synthesis Summary Report of 'carry_lookahead_adder'
================================================================
+ General Information: 
    * Date:           Sat Jan  6 01:27:44 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        adder
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a100t-csg324-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+----------+-----+
    |         Modules         | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |          |          |     |
    |         & Loops         | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT   | URAM|
    +-------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+----------+-----+
    |+ carry_lookahead_adder  |     -|  1.04|       18|  180.000|         -|       19|     -|        no|     -|   -|  14 (~0%)|  77 (~0%)|    -|
    | o VITIS_LOOP_15_1       |     -|  7.30|       16|  160.000|         2|        1|    16|       yes|     -|   -|         -|         -|    -|
    +-------------------------+------+------+---------+---------+----------+---------+------+----------+------+----+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+----------+
| Interface    | Bitwidth |
+--------------+----------+
| a_address0   | 4        |
| a_q0         | 1        |
| b_address0   | 4        |
| b_q0         | 1        |
| sum_address0 | 4        |
| sum_d0       | 1        |
+--------------+----------+

* REGISTER
+-----------+----------+
| Interface | Bitwidth |
+-----------+----------+
| ap_return | 1        |
+-----------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+--------+
| Interface | Type         | Ports  |
+-----------+--------------+--------+
| ap_clk    | clock        | ap_clk |
| ap_rst    | reset        | ap_rst |
| ap_ctrl   | ap_ctrl_none |        |
+-----------+--------------+--------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | bool*    |
| b        | in        | bool*    |
| sum      | out       | bool*    |
| return   | out       | bool     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| a        | a_address0   | port    | offset   |
| a        | a_ce0        | port    |          |
| a        | a_q0         | port    |          |
| b        | b_address0   | port    | offset   |
| b        | b_ce0        | port    |          |
| b        | b_q0         | port    |          |
| sum      | sum_address0 | port    | offset   |
| sum      | sum_ce0      | port    |          |
| sum      | sum_we0      | port    |          |
| sum      | sum_d0       | port    |          |
| return   | ap_return    | port    |          |
+----------+--------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+----------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------------------+-----+--------+----------+-----+--------+---------+
| + carry_lookahead_adder | 0   |        |          |     |        |         |
|   add_ln15_fu_116_p2    | -   |        | add_ln15 | add | fabric | 0       |
+-------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+-----------------------+-----------------------------------------------------------------+-------------------------------------------------------------------------+
| Type      | Options               | Location                                                        | Messages                                                                |
+-----------+-----------------------+-----------------------------------------------------------------+-------------------------------------------------------------------------+
| interface | mode=ap_none port=a   | adder/carry_lookahead_adder.cpp:6 in carry_lookahead_adder, a   | Unsupported interface port data type in '#pragma HLS interface ap_none' |
| interface | mode=ap_none port=b   | adder/carry_lookahead_adder.cpp:7 in carry_lookahead_adder, b   | Unsupported interface port data type in '#pragma HLS interface ap_none' |
| interface | mode=ap_none port=sum | adder/carry_lookahead_adder.cpp:8 in carry_lookahead_adder, sum | Unsupported interface port data type in '#pragma HLS interface ap_none' |
+-----------+-----------------------+-----------------------------------------------------------------+-------------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------+-------------------------------+--------------------------------------------------------------------+
| Type      | Options                       | Location                                                           |
+-----------+-------------------------------+--------------------------------------------------------------------+
| interface | mode=ap_ctrl_none port=return | adder/carry_lookahead_adder.cpp:5 in carry_lookahead_adder, return |
+-----------+-------------------------------+--------------------------------------------------------------------+


