// Seed: 2280888779
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    module_0,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output logic [7:0] id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6[-1] = 1 ? id_11 : id_20;
endmodule
module module_0 #(
    parameter id_9 = 32'd22
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout logic [7:0] id_7;
  input wire id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_3,
      id_3,
      id_4,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1,
      id_3,
      id_5,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  input wire id_2;
  input wire id_1;
  logic id_8;
  final $signed(70);
  ;
  wire _id_9;
  assign id_4[module_1] = id_7[id_9+-1 : 1] + (id_6);
endmodule
