

================================================================
== Vivado HLS Report for 'AXI_DMA_SLAVE'
================================================================
* Date:           Sat Aug  1 10:34:05 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_op.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 2  |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|     18|       0|    288|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    197|
|Register         |        -|      -|     508|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     18|     508|    485|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      8|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |IFM_bound_fu_135_p2                  |     *    |      3|  0|  20|          32|          32|
    |KER_bound_fu_120_p2                  |     *    |      3|  0|  20|          32|          32|
    |tmp1_fu_111_p2                       |     *    |      3|  0|  20|          32|          32|
    |tmp2_fu_116_p2                       |     *    |      3|  0|  20|          32|          32|
    |tmp3_fu_103_p2                       |     *    |      3|  0|  20|          32|          32|
    |tmp4_fu_107_p2                       |     *    |      3|  0|  20|          32|          32|
    |i_11_fu_144_p2                       |     +    |      0|  0|  39|          32|           1|
    |i_1_fu_129_p2                        |     +    |      0|  0|  39|          32|           1|
    |ap_block_state10_pp0_stage0_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage0_iter1    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state14_pp1_stage0_iter0    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state15_pp1_stage0_iter1    |    and   |      0|  0|   2|           1|           1|
    |in_stream_V_data_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |in_stream_V_data_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond6_fu_139_p2                  |   icmp   |      0|  0|  18|          32|          32|
    |exitcond_fu_124_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |in_stream_V_data_V_0_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_s_fu_97_p2                       |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_01001            |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001            |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                      |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1              |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |     18|  0| 288|         370|         276|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  59|         14|    1|         14|
    |ap_done                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1        |  15|          3|    1|          3|
    |i1_reg_65                      |   9|          2|   32|         64|
    |i_reg_76                       |   9|          2|   32|         64|
    |in_stream_TDATA_blk_n          |   9|          2|    1|          2|
    |in_stream_V_data_V_0_data_out  |   9|          2|   32|         64|
    |in_stream_V_data_V_0_state     |  15|          3|    2|          6|
    |in_stream_V_last_0_state       |  15|          3|    2|          6|
    |out_stream_V_V_blk_n           |   9|          2|    1|          2|
    |out_stream_V_V_din             |  15|          3|   32|         96|
    |real_start                     |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 197|         43|  139|        328|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |IFM_bound_reg_211               |  32|   0|   32|          0|
    |KER_bound_reg_197               |  32|   0|   32|          0|
    |ap_CS_fsm                       |  13|   0|   13|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |   1|   0|    1|          0|
    |exitcond6_reg_216               |   1|   0|    1|          0|
    |exitcond_reg_202                |   1|   0|    1|          0|
    |i1_reg_65                       |  32|   0|   32|          0|
    |i_reg_76                        |  32|   0|   32|          0|
    |in_stream_V_data_V_0_payload_A  |  32|   0|   32|          0|
    |in_stream_V_data_V_0_payload_B  |  32|   0|   32|          0|
    |in_stream_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |in_stream_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |in_stream_V_data_V_0_state      |   2|   0|    2|          0|
    |in_stream_V_last_0_state        |   2|   0|    2|          0|
    |reg_92                          |  32|   0|   32|          0|
    |start_once_reg                  |   1|   0|    1|          0|
    |tmp1_reg_187                    |  32|   0|   32|          0|
    |tmp2_reg_192                    |  32|   0|   32|          0|
    |tmp3_reg_177                    |  32|   0|   32|          0|
    |tmp4_reg_182                    |  32|   0|   32|          0|
    |tmp_data_V_2_reg_154            |  32|   0|   32|          0|
    |tmp_data_V_3_reg_160            |  32|   0|   32|          0|
    |tmp_data_V_4_reg_166            |  32|   0|   32|          0|
    |tmp_data_V_5_reg_172            |  32|   0|   32|          0|
    |tmp_s_reg_150                   |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 508|   0|  508|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|start_full_n           |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_continue            |  in |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|start_out              | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|start_write            | out |    1| ap_ctrl_hs |    AXI_DMA_SLAVE   | return value |
|in_stream_TDATA        |  in |   32|    axis    | in_stream_V_data_V |    pointer   |
|in_stream_TVALID       |  in |    1|    axis    |  in_stream_V_last  |    pointer   |
|in_stream_TREADY       | out |    1|    axis    |  in_stream_V_last  |    pointer   |
|in_stream_TLAST        |  in |    1|    axis    |  in_stream_V_last  |    pointer   |
|out_stream_V_V_din     | out |   32|   ap_fifo  |   out_stream_V_V   |    pointer   |
|out_stream_V_V_full_n  |  in |    1|   ap_fifo  |   out_stream_V_V   |    pointer   |
|out_stream_V_V_write   | out |    1|   ap_fifo  |   out_stream_V_V   |    pointer   |
+-----------------------+-----+-----+------------+--------------------+--------------+

