
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003345                       # Number of seconds simulated
sim_ticks                                  3345437961                       # Number of ticks simulated
final_tick                               574848361080                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58096                       # Simulator instruction rate (inst/s)
host_op_rate                                    76317                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  92372                       # Simulator tick rate (ticks/s)
host_mem_usage                               16895040                       # Number of bytes of host memory used
host_seconds                                 36217.17                       # Real time elapsed on the host
sim_insts                                  2104080614                       # Number of instructions simulated
sim_ops                                    2763985868                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       192256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        62208                       # Number of bytes read from this memory
system.physmem.bytes_read::total               258304                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        72576                       # Number of bytes written to this memory
system.physmem.bytes_written::total             72576                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1502                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          486                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2018                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             567                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  567                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       612177                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     57468111                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       535655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18594875                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                77210818                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       612177                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       535655                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1147832                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21694021                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21694021                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21694021                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       612177                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     57468111                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       535655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18594875                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               98904838                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8022634                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2870063                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2505948                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       184871                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1414584                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1373479                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207170                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5931                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3379725                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15962552                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2870063                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1580649                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3286333                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         905001                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        406131                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1666388                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74144                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7791298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.360089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171566                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4504965     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163709      2.10%     59.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          297985      3.82%     63.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280372      3.60%     67.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456399      5.86%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475592      6.10%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          114111      1.46%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86181      1.11%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1411984     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7791298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357746                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.989690                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3488957                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       393003                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3178254                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12693                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        718381                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       314499                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          726                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17860316                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        718381                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3638438                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         145751                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        44029                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3040172                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       204518                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17375401                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69856                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82838                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23083591                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79100086                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79100086                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8170541                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2038                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1001                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           547507                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2661259                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582044                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9540                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       197151                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16429143                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13834031                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17719                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5000363                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13695467                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7791298                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.775575                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840589                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2728766     35.02%     35.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1448869     18.60%     53.62% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1257783     16.14%     69.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       772878      9.92%     79.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       803897     10.32%     90.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       472752      6.07%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211487      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56236      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38630      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7791298                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54821     66.46%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17571     21.30%     87.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10097     12.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10857487     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109625      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2370879     17.14%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495040      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13834031                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.724375                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82489                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005963                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35559567                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21431557                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13374834                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13916520                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34788                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       776305                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143103                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        718381                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          85553                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5927                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16431147                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        20219                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2661259                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582044                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3075                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           36                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97486                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       109979                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207465                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13569306                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2277667                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264724                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2760468                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048133                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482801                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.691378                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13390285                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13374834                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8216785                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20093125                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.667138                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408935                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5059432                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185162                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7072917                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.607792                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.308888                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3276707     46.33%     46.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494064     21.12%     67.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834204     11.79%     79.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       284057      4.02%     83.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       271890      3.84%     87.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113900      1.61%     88.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       297991      4.21%     92.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88703      1.25%     94.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411401      5.82%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7072917                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411401                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23092726                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33581412                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3060                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 231336                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.802263                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.802263                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.246474                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.246474                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62748180                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17541958                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18388193                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8022634                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2954524                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2409849                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199062                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1239346                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1148898                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          317377                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8837                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2954014                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16229961                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2954524                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1466275                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3599089                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1054495                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        491890                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1457654                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96195                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7898065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.296571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4298976     54.43%     54.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          237297      3.00%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          440192      5.57%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          443585      5.62%     68.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          274266      3.47%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          220855      2.80%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          137246      1.74%     76.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          128493      1.63%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1717155     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7898065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368274                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.023021                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3081340                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       486481                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3456166                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21325                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        852752                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       498728                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19459442                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1363                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        852752                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3306162                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          95897                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        84762                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3248458                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       310030                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18755713                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        129121                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        94982                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26359115                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87472053                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87472053                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16224094                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10135021                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3328                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1598                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           866101                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1733703                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       881391                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11170                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       276994                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17668316                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3196                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14053356                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28057                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6011411                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18367844                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      7898065                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.779342                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898068                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2711221     34.33%     34.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1721831     21.80%     56.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1121838     14.20%     70.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       742727      9.40%     79.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       786777      9.96%     89.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       375276      4.75%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       301573      3.82%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67834      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        68988      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7898065                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          87434     72.40%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.40% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16601     13.75%     86.15% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16723     13.85%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11754634     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188652      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1597      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1359530      9.67%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       748943      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14053356                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.751713                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             120758                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008593                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36153592                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23682959                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13727844                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14174114                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        44412                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       676234                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          204                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       211510                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        852752                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          49050                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8387                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17671519                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        35861                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1733703                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       881391                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1598                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6573                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       123757                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110854                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       234611                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13864050                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1296494                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       189306                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2027111                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1964630                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            730617                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.728117                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13732313                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13727844                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8742486                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25087298                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.711139                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348483                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9448575                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11633611                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6037975                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       201200                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7045313                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.651255                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148649                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2677299     38.00%     38.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1973312     28.01%     66.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       820238     11.64%     77.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       408211      5.79%     83.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       406552      5.77%     89.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       163780      2.32%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       164474      2.33%     93.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88338      1.25%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       343109      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7045313                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9448575                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11633611                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1727350                       # Number of memory references committed
system.switch_cpus1.commit.loads              1057469                       # Number of loads committed
system.switch_cpus1.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1679030                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10481068                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       239905                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       343109                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24373790                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36196519                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3074                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 124569                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9448575                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11633611                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9448575                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.849084                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.849084                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.177740                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.177740                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62274764                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19077688                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17881388                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3196                       # number of misc regfile writes
system.l20.replacements                          1518                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          173273                       # Total number of references to valid blocks.
system.l20.sampled_refs                          9710                       # Sample count of references to valid blocks.
system.l20.avg_refs                         17.844799                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks                 192                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.056408                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   766.053928                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7218.889664                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023438                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001838                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.093512                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.881212                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3543                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3543                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             972                       # number of Writeback hits
system.l20.Writeback_hits::total                  972                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3543                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3543                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3543                       # number of overall hits
system.l20.overall_hits::total                   3543                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1502                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1518                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1502                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1518                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1502                       # number of overall misses
system.l20.overall_misses::total                 1518                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2113841                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    149412633                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      151526474                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2113841                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    149412633                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       151526474                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2113841                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    149412633                       # number of overall miss cycles
system.l20.overall_miss_latency::total      151526474                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5045                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5061                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          972                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              972                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5045                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5061                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5045                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5061                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.297721                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.299941                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.297721                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.299941                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.297721                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.299941                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 132115.062500                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99475.787617                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99819.811594                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 132115.062500                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99475.787617                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99819.811594                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 132115.062500                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99475.787617                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99819.811594                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 224                       # number of writebacks
system.l20.writebacks::total                      224                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1502                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1518                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1502                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1518                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1502                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1518                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1992652                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    138160290                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    140152942                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1992652                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    138160290                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    140152942                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1992652                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    138160290                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    140152942                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.297721                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.299941                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.297721                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.299941                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.297721                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.299941                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 124540.750000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91984.214381                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92327.366271                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 124540.750000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 91984.214381                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92327.366271                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 124540.750000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 91984.214381                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92327.366271                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           500                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          347085                       # Total number of references to valid blocks.
system.l21.sampled_refs                          8692                       # Sample count of references to valid blocks.
system.l21.avg_refs                         39.931546                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          264.671475                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.958370                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   242.641191                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7670.728964                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.032309                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001704                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.029619                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.936368                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3256                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3256                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             992                       # number of Writeback hits
system.l21.Writeback_hits::total                  992                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3256                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3256                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3256                       # number of overall hits
system.l21.overall_hits::total                   3256                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          486                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  500                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          486                       # number of demand (read+write) misses
system.l21.demand_misses::total                   500                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          486                       # number of overall misses
system.l21.overall_misses::total                  500                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1269234                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     50015091                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       51284325                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1269234                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     50015091                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        51284325                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1269234                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     50015091                       # number of overall miss cycles
system.l21.overall_miss_latency::total       51284325                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3742                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3756                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          992                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              992                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3742                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3756                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3742                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3756                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.129877                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.133120                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.129877                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.133120                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.129877                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.133120                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 90659.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 102911.709877                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 102568.650000                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 90659.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 102911.709877                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 102568.650000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 90659.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 102911.709877                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 102568.650000                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 343                       # number of writebacks
system.l21.writebacks::total                      343                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          486                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             500                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          486                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              500                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          486                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             500                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1163672                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     46286941                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     47450613                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1163672                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     46286941                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     47450613                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1163672                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     46286941                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     47450613                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.129877                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.133120                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.129877                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.133120                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.129877                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.133120                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 83119.428571                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95240.619342                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 94901.226000                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 83119.428571                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 95240.619342                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 94901.226000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 83119.428571                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 95240.619342                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 94901.226000                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.056372                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001698483                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844748.587477                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.056372                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024129                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868680                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1666369                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1666369                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1666369                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1666369                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1666369                       # number of overall hits
system.cpu0.icache.overall_hits::total        1666369                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2864990                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2864990                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2864990                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2864990                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2864990                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2864990                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1666388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1666388                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1666388                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1666388                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1666388                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1666388                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 150788.947368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 150788.947368                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 150788.947368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 150788.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 150788.947368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 150788.947368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2130118                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2130118                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2130118                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2130118                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2130118                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2130118                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 133132.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 133132.375000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 133132.375000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 133132.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 133132.375000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 133132.375000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5045                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223933382                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5301                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42243.611017                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.026863                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.973137                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777449                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222551                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2065025                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2065025                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2501965                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2501965                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2501965                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2501965                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16042                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16042                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16042                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16042                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16042                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16042                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1038286125                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1038286125                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1038286125                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1038286125                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1038286125                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1038286125                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2081067                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2081067                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2518007                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2518007                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2518007                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2518007                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007709                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007709                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006371                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006371                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006371                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006371                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 64722.984977                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64722.984977                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 64722.984977                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64722.984977                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 64722.984977                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64722.984977                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          972                       # number of writebacks
system.cpu0.dcache.writebacks::total              972                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10997                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10997                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10997                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10997                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10997                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10997                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5045                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5045                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5045                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5045                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5045                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5045                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    175485122                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    175485122                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    175485122                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    175485122                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    175485122                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    175485122                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002424                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002424                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002004                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002004                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002004                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002004                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 34783.968682                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34783.968682                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 34783.968682                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 34783.968682                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 34783.968682                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34783.968682                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.958338                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086097322                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2345782.552916                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.958338                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022369                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741920                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1457638                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1457638                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1457638                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1457638                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1457638                       # number of overall hits
system.cpu1.icache.overall_hits::total        1457638                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1537551                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1537551                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1537551                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1537551                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1537551                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1537551                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1457654                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1457654                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1457654                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1457654                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1457654                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1457654                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 96096.937500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 96096.937500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 96096.937500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 96096.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 96096.937500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 96096.937500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1283234                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1283234                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1283234                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1283234                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1283234                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1283234                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 91659.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 91659.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 91659.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 91659.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 91659.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 91659.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3742                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166215216                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3998                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              41574.591296                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   219.150610                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    36.849390                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.856057                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.143943                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       988842                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         988842                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       666736                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        666736                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1598                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1598                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1598                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1655578                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1655578                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1655578                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1655578                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9746                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9746                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         9746                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9746                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         9746                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9746                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    392139431                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    392139431                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    392139431                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    392139431                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    392139431                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    392139431                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       998588                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       998588                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       666736                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       666736                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1665324                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1665324                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1665324                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1665324                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009760                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009760                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005852                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005852                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005852                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005852                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40235.935871                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40235.935871                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40235.935871                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40235.935871                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40235.935871                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40235.935871                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          992                       # number of writebacks
system.cpu1.dcache.writebacks::total              992                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6004                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6004                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6004                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6004                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6004                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6004                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3742                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3742                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3742                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3742                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3742                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3742                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     71342026                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     71342026                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     71342026                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     71342026                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     71342026                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     71342026                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003747                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003747                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002247                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002247                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002247                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002247                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19065.212720                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19065.212720                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19065.212720                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19065.212720                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19065.212720                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19065.212720                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
