#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000138554e7070 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000138554e7200 .scope module, "statevector_controller" "statevector_controller" 3 85;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "gate_start";
    .port_info 3 /INPUT 5 "qubit_mask";
    .port_info 4 /OUTPUT 1 "gate_ready";
    .port_info 5 /OUTPUT 1 "mem_porta_en";
    .port_info 6 /OUTPUT 1 "mem_porta_we";
    .port_info 7 /OUTPUT 5 "mem_porta_addr";
    .port_info 8 /OUTPUT 32 "mem_porta_din_re";
    .port_info 9 /OUTPUT 32 "mem_porta_din_im";
    .port_info 10 /INPUT 32 "mem_porta_dout_re";
    .port_info 11 /INPUT 32 "mem_porta_dout_im";
P_0000013855512be0 .param/l "AMPLITUDE_WIDTH" 0 3 87, +C4<00000000000000000000000000100000>;
P_0000013855512c18 .param/l "NUM_QUBITS" 0 3 86, +C4<00000000000000000000000000000101>;
enum00000138554fce60 .enum4 (2)
   "IDLE" 2'b00,
   "COMPUTE_ADDR" 2'b01,
   "ACCESS" 2'b10,
   "DONE" 2'b11
 ;
L_00000138554eff10 .functor OR 5, v00000138554e7390_0, v0000013855565340_0, C4<00000>, C4<00000>;
L_00000138559c0088 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000138554dc910_0 .net/2u *"_ivl_2", 1 0, L_00000138559c0088;  1 drivers
L_00000138559c00d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000138554dc9b0_0 .net/2u *"_ivl_6", 1 0, L_00000138559c00d0;  1 drivers
v00000138554e7390_0 .var "base_addr", 4 0;
o0000013855513968 .functor BUFZ 1, C4<z>; HiZ drive
v00000138554e7430_0 .net "clk", 0 0, o0000013855513968;  0 drivers
v00000138559b6360_0 .net "gate_ready", 0 0, L_00000138555772b0;  1 drivers
o00000138555139c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000138559b6400_0 .net "gate_start", 0 0, o00000138555139c8;  0 drivers
v00000138559b64a0_0 .net "mem_porta_addr", 4 0, L_00000138554eff10;  1 drivers
v00000138555652a0_0 .var "mem_porta_din_im", 31 0;
v0000013855565c00_0 .var "mem_porta_din_re", 31 0;
o0000013855513a88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000013855565f20_0 .net "mem_porta_dout_im", 31 0, o0000013855513a88;  0 drivers
o0000013855513ab8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000138555657a0_0 .net "mem_porta_dout_re", 31 0, o0000013855513ab8;  0 drivers
v0000013855565b60_0 .net "mem_porta_en", 0 0, L_0000013855578890;  1 drivers
v0000013855565ac0_0 .var "mem_porta_we", 0 0;
v0000013855566060_0 .var "next_state", 1 0;
v0000013855565340_0 .var "offset_addr", 4 0;
o0000013855513ba8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000013855565480_0 .net "qubit_mask", 4 0, o0000013855513ba8;  0 drivers
o0000013855513bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000013855565de0_0 .net "rst_n", 0 0, o0000013855513bd8;  0 drivers
v00000138555653e0_0 .var "state", 1 0;
E_00000138555055b0 .event posedge, v00000138554e7430_0;
E_0000013855506030 .event anyedge, v00000138555653e0_0, v00000138559b6400_0;
E_0000013855505270/0 .event negedge, v0000013855565de0_0;
E_0000013855505270/1 .event posedge, v00000138554e7430_0;
E_0000013855505270 .event/or E_0000013855505270/0, E_0000013855505270/1;
L_0000013855578890 .cmp/eq 2, v00000138555653e0_0, L_00000138559c0088;
L_00000138555772b0 .cmp/eq 2, v00000138555653e0_0, L_00000138559c00d0;
S_00000138554dc780 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 148, 3 148 0, S_00000138554e7200;
 .timescale 0 0;
v0000013855509dc0_0 .var/2s "i", 31 0;
S_00000138554dc5f0 .scope module, "statevector_memory_tb" "statevector_memory_tb" 4 9;
 .timescale -9 -12;
P_00000138559b6aa0 .param/l "AMPLITUDE_WIDTH" 0 4 12, +C4<00000000000000000000000000100000>;
P_00000138559b6ad8 .param/l "NUM_QUBITS" 0 4 11, +C4<00000000000000000000000000000011>;
P_00000138559b6b10 .param/l "NUM_STATES" 0 4 13, +C4<00000000000000000000000000001000>;
v0000013855578110_0 .var "clk", 0 0;
v00000138555781b0_0 .var/i "errors", 31 0;
v0000013855577170_0 .var/i "i", 31 0;
v0000013855578250_0 .var "porta_addr", 2 0;
v0000013855577210_0 .var "porta_din_im", 31 0;
v0000013855578570_0 .var "porta_din_re", 31 0;
v00000138555787f0_0 .net "porta_dout_im", 31 0, v00000138555655c0_0;  1 drivers
v00000138555782f0_0 .net "porta_dout_re", 31 0, v0000013855565d40_0;  1 drivers
v00000138555773f0_0 .var "porta_en", 0 0;
v0000013855578750_0 .var "porta_we", 0 0;
v0000013855576d10_0 .var "portb_addr", 2 0;
v00000138555778f0_0 .net "portb_dout_im", 31 0, v0000013855565fc0_0;  1 drivers
v0000013855577350_0 .net "portb_dout_re", 31 0, v0000013855565200_0;  1 drivers
v0000013855576db0_0 .var "portb_en", 0 0;
S_00000138559b6650 .scope module, "dut" "statevector_memory" 4 36, 3 14 0, S_00000138554dc5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "porta_en";
    .port_info 2 /INPUT 1 "porta_we";
    .port_info 3 /INPUT 3 "porta_addr";
    .port_info 4 /INPUT 32 "porta_din_re";
    .port_info 5 /INPUT 32 "porta_din_im";
    .port_info 6 /OUTPUT 32 "porta_dout_re";
    .port_info 7 /OUTPUT 32 "porta_dout_im";
    .port_info 8 /INPUT 1 "portb_en";
    .port_info 9 /INPUT 3 "portb_addr";
    .port_info 10 /OUTPUT 32 "portb_dout_re";
    .port_info 11 /OUTPUT 32 "portb_dout_im";
P_00000138555661c0 .param/l "AMPLITUDE_WIDTH" 0 3 16, +C4<00000000000000000000000000100000>;
P_00000138555661f8 .param/l "NUM_QUBITS" 0 3 15, +C4<00000000000000000000000000000011>;
P_0000013855566230 .param/l "NUM_STATES" 0 3 17, +C4<00000000000000000000000000001000>;
v0000013855565ca0 .array "bram_im", 7 0, 31 0;
v0000013855565840 .array "bram_re", 7 0, 31 0;
v00000138555658e0_0 .net "clk", 0 0, v0000013855578110_0;  1 drivers
v0000013855565980_0 .net "porta_addr", 2 0, v0000013855578250_0;  1 drivers
v0000013855566100_0 .net "porta_din_im", 31 0, v0000013855577210_0;  1 drivers
v0000013855565520_0 .net "porta_din_re", 31 0, v0000013855578570_0;  1 drivers
v00000138555655c0_0 .var "porta_dout_im", 31 0;
v0000013855565d40_0 .var "porta_dout_re", 31 0;
v0000013855565660_0 .net "porta_en", 0 0, v00000138555773f0_0;  1 drivers
v0000013855565e80_0 .net "porta_we", 0 0, v0000013855578750_0;  1 drivers
v0000013855565700_0 .net "portb_addr", 2 0, v0000013855576d10_0;  1 drivers
v0000013855565fc0_0 .var "portb_dout_im", 31 0;
v0000013855565200_0 .var "portb_dout_re", 31 0;
v00000138555770d0_0 .net "portb_en", 0 0, v0000013855576db0_0;  1 drivers
E_0000013855505670 .event posedge, v00000138555658e0_0;
S_0000013855566750 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 45, 3 45 0, S_00000138559b6650;
 .timescale 0 0;
v0000013855565a20_0 .var/2s "i", 31 0;
    .scope S_00000138554e7200;
T_0 ;
    %wait E_0000013855505270;
    %load/vec4 v0000013855565de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000138555653e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000013855566060_0;
    %assign/vec4 v00000138555653e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000138554e7200;
T_1 ;
Ewait_0 .event/or E_0000013855506030, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000138555653e0_0;
    %store/vec4 v0000013855566060_0, 0, 2;
    %load/vec4 v00000138555653e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000013855566060_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v00000138559b6400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000013855566060_0, 0, 2;
T_1.6 ;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000013855566060_0, 0, 2;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000013855566060_0, 0, 2;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000013855566060_0, 0, 2;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000138554e7200;
T_2 ;
    %wait E_00000138555055b0;
    %load/vec4 v00000138555653e0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v00000138554e7390_0;
    %load/vec4 v0000013855565480_0;
    %inv;
    %and;
    %assign/vec4 v00000138554e7390_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000013855565340_0, 0;
    %fork t_1, S_00000138554dc780;
    %jmp t_0;
    .scope S_00000138554dc780;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013855509dc0_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000013855509dc0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_2.3, 5;
    %load/vec4 v0000013855565480_0;
    %load/vec4 v0000013855509dc0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0000013855509dc0_0;
    %assign/vec4/off/d v0000013855565340_0, 4, 5;
T_2.4 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000013855509dc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000013855509dc0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_00000138554e7200;
t_0 %join;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000138559b6650;
T_3 ;
    %fork t_3, S_0000013855566750;
    %jmp t_2;
    .scope S_0000013855566750;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013855565a20_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000013855565a20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0000013855565a20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1073741824, 0, 32;
    %ix/getv/s 4, v0000013855565a20_0;
    %store/vec4a v0000013855565840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000013855565a20_0;
    %store/vec4a v0000013855565ca0, 4, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000013855565a20_0;
    %store/vec4a v0000013855565840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000013855565a20_0;
    %store/vec4a v0000013855565ca0, 4, 0;
T_3.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000013855565a20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000013855565a20_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_00000138559b6650;
t_2 %join;
    %end;
    .thread T_3;
    .scope S_00000138559b6650;
T_4 ;
    %wait E_0000013855505670;
    %load/vec4 v0000013855565660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000013855565e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000013855565520_0;
    %load/vec4 v0000013855565980_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013855565840, 0, 4;
    %load/vec4 v0000013855566100_0;
    %load/vec4 v0000013855565980_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013855565ca0, 0, 4;
T_4.2 ;
    %load/vec4 v0000013855565980_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000013855565840, 4;
    %assign/vec4 v0000013855565d40_0, 0;
    %load/vec4 v0000013855565980_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000013855565ca0, 4;
    %assign/vec4 v00000138555655c0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000138559b6650;
T_5 ;
    %wait E_0000013855505670;
    %load/vec4 v00000138555770d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000013855565700_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000013855565840, 4;
    %assign/vec4 v0000013855565200_0, 0;
    %load/vec4 v0000013855565700_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000013855565ca0, 4;
    %assign/vec4 v0000013855565fc0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000138554dc5f0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013855578110_0, 0, 1;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v0000013855578110_0;
    %inv;
    %store/vec4 v0000013855578110_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_00000138554dc5f0;
T_7 ;
    %vpi_call/w 4 63 "$display", "=== Statevector Memory Testbench ===" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000138555773f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013855578750_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000013855578250_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013855578570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013855577210_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013855576db0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000013855576d10_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000138555781b0_0, 0, 32;
    %delay 20000, 0;
    %vpi_call/w 4 78 "$display", "\012[Test 1] Read initial state" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000138555773f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000013855578250_0, 0, 3;
    %delay 10000, 0;
    %load/vec4 v00000138555782f0_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.2, 4;
    %load/vec4 v00000138555787f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %vpi_call/w 4 83 "$display", "  PASS: Initial state is |000\342\237\251" {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 4 85 "$display", "  FAIL: Initial state incorrect" {0 0 0};
T_7.1 ;
    %vpi_call/w 4 89 "$display", "\012[Test 2] Write amplitude" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013855578750_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000013855578250_0, 0, 3;
    %pushi/vec4 1056964608, 0, 32;
    %store/vec4 v0000013855578570_0, 0, 32;
    %pushi/vec4 1056964608, 0, 32;
    %store/vec4 v0000013855577210_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013855578750_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 4 99 "$display", "\012[Test 3] Read back written value" {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000013855578250_0, 0, 3;
    %delay 10000, 0;
    %load/vec4 v00000138555782f0_0;
    %cmpi/e 1056964608, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_7.5, 4;
    %load/vec4 v00000138555787f0_0;
    %pushi/vec4 1056964608, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.3, 8;
    %vpi_call/w 4 103 "$display", "  PASS: Read matches write" {0 0 0};
    %jmp T_7.4;
T_7.3 ;
    %vpi_call/w 4 105 "$display", "  FAIL: Read doesn't match write" {0 0 0};
T_7.4 ;
    %vpi_call/w 4 109 "$display", "\012[Test 4] Dual-port simultaneous read" {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000013855578250_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013855576db0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000013855576d10_0, 0, 3;
    %delay 10000, 0;
    %vpi_call/w 4 114 "$display", "  Port A[0]: re=%h im=%h", v00000138555782f0_0, v00000138555787f0_0 {0 0 0};
    %vpi_call/w 4 115 "$display", "  Port B[1]: re=%h im=%h", v0000013855577350_0, v00000138555778f0_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "\012[Test 5] Write all memory locations" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013855577170_0, 0, 32;
T_7.6 ;
    %load/vec4 v0000013855577170_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.7, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013855578750_0, 0, 1;
    %load/vec4 v0000013855577170_0;
    %pad/s 3;
    %store/vec4 v0000013855578250_0, 0, 3;
    %load/vec4 v0000013855577170_0;
    %muli 100, 0, 32;
    %store/vec4 v0000013855578570_0, 0, 32;
    %load/vec4 v0000013855577170_0;
    %muli 200, 0, 32;
    %store/vec4 v0000013855577210_0, 0, 32;
    %delay 10000, 0;
    %load/vec4 v0000013855577170_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013855577170_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013855578750_0, 0, 1;
    %vpi_call/w 4 129 "$display", "\012[Test 6] Verify all memory locations" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000138555781b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013855577170_0, 0, 32;
T_7.8 ;
    %load/vec4 v0000013855577170_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.9, 5;
    %load/vec4 v0000013855577170_0;
    %pad/s 3;
    %store/vec4 v0000013855578250_0, 0, 3;
    %delay 10000, 0;
    %load/vec4 v00000138555782f0_0;
    %load/vec4 v0000013855577170_0;
    %muli 100, 0, 32;
    %cmp/ne;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000138555787f0_0;
    %load/vec4 v0000013855577170_0;
    %muli 200, 0, 32;
    %cmp/ne;
    %flag_or 4, 8;
T_7.12;
    %jmp/0xz  T_7.10, 4;
    %vpi_call/w 4 135 "$display", "  ERROR at address %0d", v0000013855577170_0 {0 0 0};
    %load/vec4 v00000138555781b0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000138555781b0_0, 0, 32;
T_7.10 ;
    %load/vec4 v0000013855577170_0;
    %addi 1, 0, 32;
    %store/vec4 v0000013855577170_0, 0, 32;
    %jmp T_7.8;
T_7.9 ;
    %load/vec4 v00000138555781b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.13, 4;
    %vpi_call/w 4 141 "$display", "  PASS: All locations verified" {0 0 0};
    %jmp T_7.14;
T_7.13 ;
    %vpi_call/w 4 143 "$display", "  FAIL: %0d errors found", v00000138555781b0_0 {0 0 0};
T_7.14 ;
    %vpi_call/w 4 146 "$display", "\012=== All memory tests completed ===" {0 0 0};
    %vpi_call/w 4 147 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000138554dc5f0;
T_8 ;
    %delay 5000000, 0;
    %vpi_call/w 4 153 "$display", "ERROR: Testbench timeout!" {0 0 0};
    %vpi_call/w 4 154 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "../statevector_memory.sv";
    "statevector_memory_tb.sv";
