# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../1_And_gate.srcs/sources_1/new/And_gate.vhd" \
"../../../../1_And_gate.srcs/sim_1/new/And_gate_tb.vhd" \

# Do not sort compile order
nosort
