Loading plugins phase: Elapsed time ==> 0s.287ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\antoi\Documents\PSoC Creator\ProjetDino\ProjetDino.cydsn\ProjetDino.cyprj -d CY8C5888LTI-LP097 -s C:\Users\antoi\Documents\PSoC Creator\ProjetDino\ProjetDino.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.132ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.108ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  ProjetDino.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\antoi\Documents\PSoC Creator\ProjetDino\ProjetDino.cydsn\ProjetDino.cyprj -dcpsoc3 ProjetDino.v -verilog
======================================================================

======================================================================
Compiling:  ProjetDino.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\antoi\Documents\PSoC Creator\ProjetDino\ProjetDino.cydsn\ProjetDino.cyprj -dcpsoc3 ProjetDino.v -verilog
======================================================================

======================================================================
Compiling:  ProjetDino.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\antoi\Documents\PSoC Creator\ProjetDino\ProjetDino.cydsn\ProjetDino.cyprj -dcpsoc3 -verilog ProjetDino.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon May 02 10:55:17 2022


======================================================================
Compiling:  ProjetDino.v
Program  :   vpp
Options  :    -yv2 -q10 ProjetDino.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon May 02 10:55:17 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'ProjetDino.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  ProjetDino.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\antoi\Documents\PSoC Creator\ProjetDino\ProjetDino.cydsn\ProjetDino.cyprj -dcpsoc3 -verilog ProjetDino.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon May 02 10:55:17 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\antoi\Documents\PSoC Creator\ProjetDino\ProjetDino.cydsn\codegentemp\ProjetDino.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\antoi\Documents\PSoC Creator\ProjetDino\ProjetDino.cydsn\codegentemp\ProjetDino.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  ProjetDino.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\antoi\Documents\PSoC Creator\ProjetDino\ProjetDino.cydsn\ProjetDino.cyprj -dcpsoc3 -verilog ProjetDino.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon May 02 10:55:18 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\antoi\Documents\PSoC Creator\ProjetDino\ProjetDino.cydsn\codegentemp\ProjetDino.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\antoi\Documents\PSoC Creator\ProjetDino\ProjetDino.cydsn\codegentemp\ProjetDino.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_JUMP:PWMUDB:km_run\
	\PWM_JUMP:PWMUDB:ctrl_cmpmode2_2\
	\PWM_JUMP:PWMUDB:ctrl_cmpmode2_1\
	\PWM_JUMP:PWMUDB:ctrl_cmpmode2_0\
	\PWM_JUMP:PWMUDB:ctrl_cmpmode1_2\
	\PWM_JUMP:PWMUDB:ctrl_cmpmode1_1\
	\PWM_JUMP:PWMUDB:ctrl_cmpmode1_0\
	\PWM_JUMP:PWMUDB:capt_rising\
	\PWM_JUMP:PWMUDB:capt_falling\
	\PWM_JUMP:PWMUDB:trig_rise\
	\PWM_JUMP:PWMUDB:trig_fall\
	\PWM_JUMP:PWMUDB:sc_kill\
	\PWM_JUMP:PWMUDB:min_kill\
	\PWM_JUMP:PWMUDB:km_tc\
	\PWM_JUMP:PWMUDB:db_tc\
	\PWM_JUMP:PWMUDB:dith_sel\
	\PWM_JUMP:PWMUDB:compare2\
	\PWM_JUMP:Net_101\
	Net_388
	Net_389
	\PWM_JUMP:PWMUDB:MODULE_1:b_31\
	\PWM_JUMP:PWMUDB:MODULE_1:b_30\
	\PWM_JUMP:PWMUDB:MODULE_1:b_29\
	\PWM_JUMP:PWMUDB:MODULE_1:b_28\
	\PWM_JUMP:PWMUDB:MODULE_1:b_27\
	\PWM_JUMP:PWMUDB:MODULE_1:b_26\
	\PWM_JUMP:PWMUDB:MODULE_1:b_25\
	\PWM_JUMP:PWMUDB:MODULE_1:b_24\
	\PWM_JUMP:PWMUDB:MODULE_1:b_23\
	\PWM_JUMP:PWMUDB:MODULE_1:b_22\
	\PWM_JUMP:PWMUDB:MODULE_1:b_21\
	\PWM_JUMP:PWMUDB:MODULE_1:b_20\
	\PWM_JUMP:PWMUDB:MODULE_1:b_19\
	\PWM_JUMP:PWMUDB:MODULE_1:b_18\
	\PWM_JUMP:PWMUDB:MODULE_1:b_17\
	\PWM_JUMP:PWMUDB:MODULE_1:b_16\
	\PWM_JUMP:PWMUDB:MODULE_1:b_15\
	\PWM_JUMP:PWMUDB:MODULE_1:b_14\
	\PWM_JUMP:PWMUDB:MODULE_1:b_13\
	\PWM_JUMP:PWMUDB:MODULE_1:b_12\
	\PWM_JUMP:PWMUDB:MODULE_1:b_11\
	\PWM_JUMP:PWMUDB:MODULE_1:b_10\
	\PWM_JUMP:PWMUDB:MODULE_1:b_9\
	\PWM_JUMP:PWMUDB:MODULE_1:b_8\
	\PWM_JUMP:PWMUDB:MODULE_1:b_7\
	\PWM_JUMP:PWMUDB:MODULE_1:b_6\
	\PWM_JUMP:PWMUDB:MODULE_1:b_5\
	\PWM_JUMP:PWMUDB:MODULE_1:b_4\
	\PWM_JUMP:PWMUDB:MODULE_1:b_3\
	\PWM_JUMP:PWMUDB:MODULE_1:b_2\
	\PWM_JUMP:PWMUDB:MODULE_1:b_1\
	\PWM_JUMP:PWMUDB:MODULE_1:b_0\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_384
	Net_391
	\PWM_JUMP:Net_113\
	\PWM_JUMP:Net_107\
	\PWM_JUMP:Net_114\
	\PWM_DUCK:PWMUDB:km_run\
	\PWM_DUCK:PWMUDB:ctrl_cmpmode2_2\
	\PWM_DUCK:PWMUDB:ctrl_cmpmode2_1\
	\PWM_DUCK:PWMUDB:ctrl_cmpmode2_0\
	\PWM_DUCK:PWMUDB:ctrl_cmpmode1_2\
	\PWM_DUCK:PWMUDB:ctrl_cmpmode1_1\
	\PWM_DUCK:PWMUDB:ctrl_cmpmode1_0\
	\PWM_DUCK:PWMUDB:capt_rising\
	\PWM_DUCK:PWMUDB:capt_falling\
	\PWM_DUCK:PWMUDB:trig_rise\
	\PWM_DUCK:PWMUDB:trig_fall\
	\PWM_DUCK:PWMUDB:sc_kill\
	\PWM_DUCK:PWMUDB:min_kill\
	\PWM_DUCK:PWMUDB:km_tc\
	\PWM_DUCK:PWMUDB:db_tc\
	\PWM_DUCK:PWMUDB:dith_sel\
	\PWM_DUCK:PWMUDB:compare2\
	\PWM_DUCK:Net_101\
	Net_400
	Net_401
	\PWM_DUCK:PWMUDB:MODULE_2:b_31\
	\PWM_DUCK:PWMUDB:MODULE_2:b_30\
	\PWM_DUCK:PWMUDB:MODULE_2:b_29\
	\PWM_DUCK:PWMUDB:MODULE_2:b_28\
	\PWM_DUCK:PWMUDB:MODULE_2:b_27\
	\PWM_DUCK:PWMUDB:MODULE_2:b_26\
	\PWM_DUCK:PWMUDB:MODULE_2:b_25\
	\PWM_DUCK:PWMUDB:MODULE_2:b_24\
	\PWM_DUCK:PWMUDB:MODULE_2:b_23\
	\PWM_DUCK:PWMUDB:MODULE_2:b_22\
	\PWM_DUCK:PWMUDB:MODULE_2:b_21\
	\PWM_DUCK:PWMUDB:MODULE_2:b_20\
	\PWM_DUCK:PWMUDB:MODULE_2:b_19\
	\PWM_DUCK:PWMUDB:MODULE_2:b_18\
	\PWM_DUCK:PWMUDB:MODULE_2:b_17\
	\PWM_DUCK:PWMUDB:MODULE_2:b_16\
	\PWM_DUCK:PWMUDB:MODULE_2:b_15\
	\PWM_DUCK:PWMUDB:MODULE_2:b_14\
	\PWM_DUCK:PWMUDB:MODULE_2:b_13\
	\PWM_DUCK:PWMUDB:MODULE_2:b_12\
	\PWM_DUCK:PWMUDB:MODULE_2:b_11\
	\PWM_DUCK:PWMUDB:MODULE_2:b_10\
	\PWM_DUCK:PWMUDB:MODULE_2:b_9\
	\PWM_DUCK:PWMUDB:MODULE_2:b_8\
	\PWM_DUCK:PWMUDB:MODULE_2:b_7\
	\PWM_DUCK:PWMUDB:MODULE_2:b_6\
	\PWM_DUCK:PWMUDB:MODULE_2:b_5\
	\PWM_DUCK:PWMUDB:MODULE_2:b_4\
	\PWM_DUCK:PWMUDB:MODULE_2:b_3\
	\PWM_DUCK:PWMUDB:MODULE_2:b_2\
	\PWM_DUCK:PWMUDB:MODULE_2:b_1\
	\PWM_DUCK:PWMUDB:MODULE_2:b_0\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_31\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_30\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_29\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_28\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_27\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_26\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_25\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_24\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_31\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_30\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_29\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_28\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_27\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_26\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_25\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_24\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_23\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_22\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_21\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_20\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_19\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_18\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_17\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_16\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_15\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_14\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_13\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_12\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_11\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_10\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_9\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_8\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_7\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_6\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_5\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_4\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_3\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_2\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_1\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:b_0\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_31\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_30\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_29\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_28\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_27\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_26\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_25\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_24\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_23\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_22\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_21\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_20\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_19\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_18\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_17\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_16\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_15\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_14\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_13\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_12\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_11\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_10\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_9\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_8\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_7\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_6\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_5\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_4\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_3\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_2\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_396
	Net_403
	\PWM_DUCK:Net_113\
	\PWM_DUCK:Net_107\
	\PWM_DUCK:Net_114\
	\ADC:Net_268\
	\ADC:Net_270\

    Synthesized names
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_31\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_30\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_29\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_28\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_27\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_26\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_25\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_24\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_23\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_22\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_21\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_20\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_19\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_18\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_17\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_16\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_15\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_14\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_13\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_12\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_11\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_10\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_9\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_8\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_7\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_6\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_5\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_4\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_3\
	\PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 270 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SW1_net_0
Aliasing tmpOE__SW2_net_0 to tmpOE__SW1_net_0
Aliasing tmpOE__SW3_net_0 to tmpOE__SW1_net_0
Aliasing tmpOE__LED1_net_0 to tmpOE__SW1_net_0
Aliasing tmpOE__LED2_net_0 to tmpOE__SW1_net_0
Aliasing tmpOE__LED3_net_0 to tmpOE__SW1_net_0
Aliasing tmpOE__LED4_net_0 to tmpOE__SW1_net_0
Aliasing \PWM_JUMP:PWMUDB:hwCapture\ to zero
Aliasing \PWM_JUMP:PWMUDB:trig_out\ to tmpOE__SW1_net_0
Aliasing \PWM_JUMP:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_JUMP:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_JUMP:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_JUMP:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_JUMP:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_JUMP:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_JUMP:PWMUDB:final_kill\ to tmpOE__SW1_net_0
Aliasing \PWM_JUMP:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_JUMP:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_JUMP:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_JUMP:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_JUMP:PWMUDB:reset\ to zero
Aliasing \PWM_JUMP:PWMUDB:status_6\ to zero
Aliasing \PWM_JUMP:PWMUDB:status_4\ to zero
Aliasing \PWM_JUMP:PWMUDB:cmp2\ to zero
Aliasing \PWM_JUMP:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_JUMP:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_JUMP:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_JUMP:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_JUMP:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_JUMP:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_JUMP:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_JUMP:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_JUMP:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SW1_net_0
Aliasing tmpOE__DUCK_SERVO_net_0 to tmpOE__SW1_net_0
Aliasing tmpOE__JUMP_SERVO_net_0 to tmpOE__SW1_net_0
Aliasing \PWM_DUCK:PWMUDB:hwCapture\ to zero
Aliasing \PWM_DUCK:PWMUDB:trig_out\ to tmpOE__SW1_net_0
Aliasing \PWM_DUCK:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_DUCK:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_DUCK:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_DUCK:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_DUCK:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_DUCK:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_DUCK:PWMUDB:final_kill\ to tmpOE__SW1_net_0
Aliasing \PWM_DUCK:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_DUCK:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_DUCK:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_DUCK:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_DUCK:PWMUDB:reset\ to zero
Aliasing \PWM_DUCK:PWMUDB:status_6\ to zero
Aliasing \PWM_DUCK:PWMUDB:status_4\ to zero
Aliasing \PWM_DUCK:PWMUDB:cmp2\ to zero
Aliasing \PWM_DUCK:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_DUCK:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_DUCK:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_DUCK:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_DUCK:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_DUCK:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_DUCK:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_DUCK:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_DUCK:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SW1_net_0
Aliasing \ADC:Net_482\ to zero
Aliasing \ADC:Net_252\ to zero
Aliasing \ADC:soc\ to tmpOE__SW1_net_0
Aliasing tmpOE__Pin_1_net_0 to tmpOE__SW1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_6\ to tmpOE__SW1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_5\ to tmpOE__SW1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_4\ to tmpOE__SW1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_3\ to tmpOE__SW1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_2\ to tmpOE__SW1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_1\ to tmpOE__SW1_net_0
Aliasing \LCD:tmpOE__LCDPort_net_0\ to tmpOE__SW1_net_0
Aliasing \PWM_JUMP:PWMUDB:min_kill_reg\\D\ to tmpOE__SW1_net_0
Aliasing \PWM_JUMP:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_JUMP:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_JUMP:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SW1_net_0
Aliasing \PWM_JUMP:PWMUDB:prevCompare1\\D\ to \PWM_JUMP:PWMUDB:pwm_temp\
Aliasing \PWM_JUMP:PWMUDB:tc_i_reg\\D\ to \PWM_JUMP:PWMUDB:status_2\
Aliasing \PWM_DUCK:PWMUDB:min_kill_reg\\D\ to tmpOE__SW1_net_0
Aliasing \PWM_DUCK:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_DUCK:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_DUCK:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SW1_net_0
Aliasing \PWM_DUCK:PWMUDB:prevCompare1\\D\ to \PWM_DUCK:PWMUDB:pwm_temp\
Aliasing \PWM_DUCK:PWMUDB:tc_i_reg\\D\ to \PWM_DUCK:PWMUDB:status_2\
Removing Lhs of wire one[6] = tmpOE__SW1_net_0[1]
Removing Lhs of wire tmpOE__SW2_net_0[9] = tmpOE__SW1_net_0[1]
Removing Lhs of wire tmpOE__SW3_net_0[15] = tmpOE__SW1_net_0[1]
Removing Lhs of wire tmpOE__LED1_net_0[21] = tmpOE__SW1_net_0[1]
Removing Lhs of wire tmpOE__LED2_net_0[27] = tmpOE__SW1_net_0[1]
Removing Lhs of wire tmpOE__LED3_net_0[33] = tmpOE__SW1_net_0[1]
Removing Lhs of wire tmpOE__LED4_net_0[39] = tmpOE__SW1_net_0[1]
Removing Lhs of wire \PWM_JUMP:PWMUDB:ctrl_enable\[58] = \PWM_JUMP:PWMUDB:control_7\[50]
Removing Lhs of wire \PWM_JUMP:PWMUDB:hwCapture\[68] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:hwEnable\[69] = \PWM_JUMP:PWMUDB:control_7\[50]
Removing Lhs of wire \PWM_JUMP:PWMUDB:trig_out\[73] = tmpOE__SW1_net_0[1]
Removing Lhs of wire \PWM_JUMP:PWMUDB:runmode_enable\\R\[75] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:runmode_enable\\S\[76] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:final_enable\[77] = \PWM_JUMP:PWMUDB:runmode_enable\[74]
Removing Lhs of wire \PWM_JUMP:PWMUDB:ltch_kill_reg\\R\[81] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:ltch_kill_reg\\S\[82] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:min_kill_reg\\R\[83] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:min_kill_reg\\S\[84] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:final_kill\[87] = tmpOE__SW1_net_0[1]
Removing Lhs of wire \PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_1\[91] = \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_1\[379]
Removing Lhs of wire \PWM_JUMP:PWMUDB:add_vi_vv_MODGEN_1_0\[93] = \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_0\[380]
Removing Lhs of wire \PWM_JUMP:PWMUDB:dith_count_1\\R\[94] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:dith_count_1\\S\[95] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:dith_count_0\\R\[96] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:dith_count_0\\S\[97] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:reset\[100] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:status_6\[101] = zero[2]
Removing Rhs of wire \PWM_JUMP:PWMUDB:status_5\[102] = \PWM_JUMP:PWMUDB:final_kill_reg\[116]
Removing Lhs of wire \PWM_JUMP:PWMUDB:status_4\[103] = zero[2]
Removing Rhs of wire \PWM_JUMP:PWMUDB:status_3\[104] = \PWM_JUMP:PWMUDB:fifo_full\[123]
Removing Rhs of wire \PWM_JUMP:PWMUDB:status_1\[106] = \PWM_JUMP:PWMUDB:cmp2_status_reg\[115]
Removing Rhs of wire \PWM_JUMP:PWMUDB:status_0\[107] = \PWM_JUMP:PWMUDB:cmp1_status_reg\[114]
Removing Lhs of wire \PWM_JUMP:PWMUDB:cmp2_status\[112] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:cmp2\[113] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:cmp1_status_reg\\R\[117] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:cmp1_status_reg\\S\[118] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:cmp2_status_reg\\R\[119] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:cmp2_status_reg\\S\[120] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:final_kill_reg\\R\[121] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:final_kill_reg\\S\[122] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:cs_addr_2\[124] = \PWM_JUMP:PWMUDB:tc_i\[79]
Removing Lhs of wire \PWM_JUMP:PWMUDB:cs_addr_1\[125] = \PWM_JUMP:PWMUDB:runmode_enable\[74]
Removing Lhs of wire \PWM_JUMP:PWMUDB:cs_addr_0\[126] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:compare1\[207] = \PWM_JUMP:PWMUDB:cmp1_less\[178]
Removing Lhs of wire \PWM_JUMP:PWMUDB:pwm1_i\[212] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:pwm2_i\[214] = zero[2]
Removing Rhs of wire \PWM_JUMP:Net_96\[217] = \PWM_JUMP:PWMUDB:pwm_i_reg\[209]
Removing Lhs of wire \PWM_JUMP:PWMUDB:pwm_temp\[220] = \PWM_JUMP:PWMUDB:cmp1\[110]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_23\[261] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_22\[262] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_21\[263] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_20\[264] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_19\[265] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_18\[266] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_17\[267] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_16\[268] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_15\[269] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_14\[270] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_13\[271] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_12\[272] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_11\[273] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_10\[274] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_9\[275] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_8\[276] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_7\[277] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_6\[278] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_5\[279] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_4\[280] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_3\[281] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_2\[282] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_1\[283] = \PWM_JUMP:PWMUDB:MODIN1_1\[284]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODIN1_1\[284] = \PWM_JUMP:PWMUDB:dith_count_1\[90]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:a_0\[285] = \PWM_JUMP:PWMUDB:MODIN1_0\[286]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODIN1_0\[286] = \PWM_JUMP:PWMUDB:dith_count_0\[92]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[418] = tmpOE__SW1_net_0[1]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[419] = tmpOE__SW1_net_0[1]
Removing Rhs of wire Net_216[420] = \PWM_JUMP:Net_96\[217]
Removing Lhs of wire tmpOE__DUCK_SERVO_net_0[427] = tmpOE__SW1_net_0[1]
Removing Rhs of wire Net_327[428] = \PWM_DUCK:Net_96\[613]
Removing Rhs of wire Net_327[428] = \PWM_DUCK:PWMUDB:pwm_i_reg\[605]
Removing Lhs of wire tmpOE__JUMP_SERVO_net_0[435] = tmpOE__SW1_net_0[1]
Removing Lhs of wire \PWM_DUCK:PWMUDB:ctrl_enable\[454] = \PWM_DUCK:PWMUDB:control_7\[446]
Removing Lhs of wire \PWM_DUCK:PWMUDB:hwCapture\[464] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:hwEnable\[465] = \PWM_DUCK:PWMUDB:control_7\[446]
Removing Lhs of wire \PWM_DUCK:PWMUDB:trig_out\[469] = tmpOE__SW1_net_0[1]
Removing Lhs of wire \PWM_DUCK:PWMUDB:runmode_enable\\R\[471] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:runmode_enable\\S\[472] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:final_enable\[473] = \PWM_DUCK:PWMUDB:runmode_enable\[470]
Removing Lhs of wire \PWM_DUCK:PWMUDB:ltch_kill_reg\\R\[477] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:ltch_kill_reg\\S\[478] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:min_kill_reg\\R\[479] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:min_kill_reg\\S\[480] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:final_kill\[483] = tmpOE__SW1_net_0[1]
Removing Lhs of wire \PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_1\[487] = \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_1\[775]
Removing Lhs of wire \PWM_DUCK:PWMUDB:add_vi_vv_MODGEN_2_0\[489] = \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_0\[776]
Removing Lhs of wire \PWM_DUCK:PWMUDB:dith_count_1\\R\[490] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:dith_count_1\\S\[491] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:dith_count_0\\R\[492] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:dith_count_0\\S\[493] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:reset\[496] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:status_6\[497] = zero[2]
Removing Rhs of wire \PWM_DUCK:PWMUDB:status_5\[498] = \PWM_DUCK:PWMUDB:final_kill_reg\[512]
Removing Lhs of wire \PWM_DUCK:PWMUDB:status_4\[499] = zero[2]
Removing Rhs of wire \PWM_DUCK:PWMUDB:status_3\[500] = \PWM_DUCK:PWMUDB:fifo_full\[519]
Removing Rhs of wire \PWM_DUCK:PWMUDB:status_1\[502] = \PWM_DUCK:PWMUDB:cmp2_status_reg\[511]
Removing Rhs of wire \PWM_DUCK:PWMUDB:status_0\[503] = \PWM_DUCK:PWMUDB:cmp1_status_reg\[510]
Removing Lhs of wire \PWM_DUCK:PWMUDB:cmp2_status\[508] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:cmp2\[509] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:cmp1_status_reg\\R\[513] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:cmp1_status_reg\\S\[514] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:cmp2_status_reg\\R\[515] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:cmp2_status_reg\\S\[516] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:final_kill_reg\\R\[517] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:final_kill_reg\\S\[518] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:cs_addr_2\[520] = \PWM_DUCK:PWMUDB:tc_i\[475]
Removing Lhs of wire \PWM_DUCK:PWMUDB:cs_addr_1\[521] = \PWM_DUCK:PWMUDB:runmode_enable\[470]
Removing Lhs of wire \PWM_DUCK:PWMUDB:cs_addr_0\[522] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:compare1\[603] = \PWM_DUCK:PWMUDB:cmp1_less\[574]
Removing Lhs of wire \PWM_DUCK:PWMUDB:pwm1_i\[608] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:pwm2_i\[610] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:pwm_temp\[616] = \PWM_DUCK:PWMUDB:cmp1\[506]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_23\[657] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_22\[658] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_21\[659] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_20\[660] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_19\[661] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_18\[662] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_17\[663] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_16\[664] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_15\[665] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_14\[666] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_13\[667] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_12\[668] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_11\[669] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_10\[670] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_9\[671] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_8\[672] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_7\[673] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_6\[674] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_5\[675] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_4\[676] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_3\[677] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_2\[678] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_1\[679] = \PWM_DUCK:PWMUDB:MODIN2_1\[680]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODIN2_1\[680] = \PWM_DUCK:PWMUDB:dith_count_1\[486]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:a_0\[681] = \PWM_DUCK:PWMUDB:MODIN2_0\[682]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODIN2_0\[682] = \PWM_DUCK:PWMUDB:dith_count_0\[488]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[814] = tmpOE__SW1_net_0[1]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[815] = tmpOE__SW1_net_0[1]
Removing Rhs of wire \ADC:Net_488\[834] = \ADC:Net_250\[870]
Removing Lhs of wire \ADC:Net_481\[837] = zero[2]
Removing Lhs of wire \ADC:Net_482\[838] = zero[2]
Removing Lhs of wire \ADC:Net_252\[872] = zero[2]
Removing Lhs of wire \ADC:soc\[874] = tmpOE__SW1_net_0[1]
Removing Lhs of wire tmpOE__Pin_1_net_0[878] = tmpOE__SW1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[884] = tmpOE__SW1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[885] = tmpOE__SW1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[886] = tmpOE__SW1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[887] = tmpOE__SW1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[888] = tmpOE__SW1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[889] = tmpOE__SW1_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[890] = tmpOE__SW1_net_0[1]
Removing Lhs of wire \PWM_JUMP:PWMUDB:min_kill_reg\\D\[907] = tmpOE__SW1_net_0[1]
Removing Lhs of wire \PWM_JUMP:PWMUDB:prevCapture\\D\[908] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:trig_last\\D\[909] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:ltch_kill_reg\\D\[912] = tmpOE__SW1_net_0[1]
Removing Lhs of wire \PWM_JUMP:PWMUDB:prevCompare1\\D\[915] = \PWM_JUMP:PWMUDB:cmp1\[110]
Removing Lhs of wire \PWM_JUMP:PWMUDB:cmp1_status_reg\\D\[916] = \PWM_JUMP:PWMUDB:cmp1_status\[111]
Removing Lhs of wire \PWM_JUMP:PWMUDB:cmp2_status_reg\\D\[917] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:pwm_i_reg\\D\[919] = \PWM_JUMP:PWMUDB:pwm_i\[210]
Removing Lhs of wire \PWM_JUMP:PWMUDB:pwm1_i_reg\\D\[920] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:pwm2_i_reg\\D\[921] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:tc_i_reg\\D\[922] = \PWM_JUMP:PWMUDB:status_2\[105]
Removing Lhs of wire \PWM_DUCK:PWMUDB:min_kill_reg\\D\[923] = tmpOE__SW1_net_0[1]
Removing Lhs of wire \PWM_DUCK:PWMUDB:prevCapture\\D\[924] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:trig_last\\D\[925] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:ltch_kill_reg\\D\[928] = tmpOE__SW1_net_0[1]
Removing Lhs of wire \PWM_DUCK:PWMUDB:prevCompare1\\D\[931] = \PWM_DUCK:PWMUDB:cmp1\[506]
Removing Lhs of wire \PWM_DUCK:PWMUDB:cmp1_status_reg\\D\[932] = \PWM_DUCK:PWMUDB:cmp1_status\[507]
Removing Lhs of wire \PWM_DUCK:PWMUDB:cmp2_status_reg\\D\[933] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:pwm_i_reg\\D\[935] = \PWM_DUCK:PWMUDB:pwm_i\[606]
Removing Lhs of wire \PWM_DUCK:PWMUDB:pwm1_i_reg\\D\[936] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:pwm2_i_reg\\D\[937] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:tc_i_reg\\D\[938] = \PWM_DUCK:PWMUDB:status_2\[501]

------------------------------------------------------
Aliased 0 equations, 184 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SW1_net_0' (cost = 0):
tmpOE__SW1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_JUMP:PWMUDB:cmp1\' (cost = 0):
\PWM_JUMP:PWMUDB:cmp1\ <= (\PWM_JUMP:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_JUMP:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_JUMP:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_JUMP:PWMUDB:dith_count_1\ and \PWM_JUMP:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_DUCK:PWMUDB:cmp1\' (cost = 0):
\PWM_DUCK:PWMUDB:cmp1\ <= (\PWM_DUCK:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_DUCK:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \PWM_DUCK:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_DUCK:PWMUDB:dith_count_1\ and \PWM_DUCK:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_JUMP:PWMUDB:dith_count_0\ and \PWM_JUMP:PWMUDB:dith_count_1\)
	OR (not \PWM_JUMP:PWMUDB:dith_count_1\ and \PWM_JUMP:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \PWM_DUCK:PWMUDB:dith_count_0\ and \PWM_DUCK:PWMUDB:dith_count_1\)
	OR (not \PWM_DUCK:PWMUDB:dith_count_1\ and \PWM_DUCK:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 50 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_JUMP:PWMUDB:final_capture\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_DUCK:PWMUDB:final_capture\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_JUMP:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_DUCK:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_JUMP:PWMUDB:final_capture\[128] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[389] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[399] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[409] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:final_capture\[524] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[785] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[795] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[805] = zero[2]
Removing Lhs of wire \PWM_JUMP:PWMUDB:runmode_enable\\D\[910] = \PWM_JUMP:PWMUDB:control_7\[50]
Removing Lhs of wire \PWM_JUMP:PWMUDB:final_kill_reg\\D\[918] = zero[2]
Removing Lhs of wire \PWM_DUCK:PWMUDB:runmode_enable\\D\[926] = \PWM_DUCK:PWMUDB:control_7\[446]
Removing Lhs of wire \PWM_DUCK:PWMUDB:final_kill_reg\\D\[934] = zero[2]

------------------------------------------------------
Aliased 0 equations, 12 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\antoi\Documents\PSoC Creator\ProjetDino\ProjetDino.cydsn\ProjetDino.cyprj" -dcpsoc3 ProjetDino.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.651ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Monday, 02 May 2022 10:55:19
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\antoi\Documents\PSoC Creator\ProjetDino\ProjetDino.cydsn\ProjetDino.cyprj -d CY8C5888LTI-LP097 ProjetDino.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_JUMP:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_DUCK:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_JUMP:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_JUMP:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_JUMP:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_JUMP:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_JUMP:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_JUMP:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DUCK:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DUCK:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DUCK:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DUCK:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DUCK:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DUCK:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_94
    Digital Clock 1: Automatic-assigning  clock 'ADC_Ext_CP_Clk'. Fanout=1, Signal=\ADC:Net_93\
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_165
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=1, Signal=\ADC:Net_488\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_JUMP:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_DUCK:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 7 pin(s) will be assigned a location by the fitter: \LCD:LCDPort(0)\, \LCD:LCDPort(1)\, \LCD:LCDPort(2)\, \LCD:LCDPort(3)\, \LCD:LCDPort(4)\, \LCD:LCDPort(5)\, \LCD:LCDPort(6)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            pad => SW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW2(0)__PA ,
            pad => SW2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW3(0)__PA ,
            pad => SW3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED1(0)__PA ,
            pad => LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED2(0)__PA ,
            pad => LED2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED3(0)__PA ,
            pad => LED3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED4(0)__PA ,
            pad => LED4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DUCK_SERVO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DUCK_SERVO(0)__PA ,
            pin_input => Net_327 ,
            pad => DUCK_SERVO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = JUMP_SERVO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => JUMP_SERVO(0)__PA ,
            pin_input => Net_216 ,
            pad => JUMP_SERVO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            analog_term => Net_415 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_JUMP:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_JUMP:PWMUDB:runmode_enable\ * \PWM_JUMP:PWMUDB:tc_i\
        );
        Output = \PWM_JUMP:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_DUCK:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DUCK:PWMUDB:runmode_enable\ * \PWM_DUCK:PWMUDB:tc_i\
        );
        Output = \PWM_DUCK:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\PWM_JUMP:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_JUMP:PWMUDB:control_7\
        );
        Output = \PWM_JUMP:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_JUMP:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_JUMP:PWMUDB:cmp1_less\
        );
        Output = \PWM_JUMP:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_JUMP:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_JUMP:PWMUDB:prevCompare1\ * \PWM_JUMP:PWMUDB:cmp1_less\
        );
        Output = \PWM_JUMP:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_216, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_JUMP:PWMUDB:runmode_enable\ * \PWM_JUMP:PWMUDB:cmp1_less\
        );
        Output = Net_216 (fanout=1)

    MacroCell: Name=\PWM_DUCK:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_165) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DUCK:PWMUDB:control_7\
        );
        Output = \PWM_DUCK:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_DUCK:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_165) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DUCK:PWMUDB:cmp1_less\
        );
        Output = \PWM_DUCK:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_DUCK:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_165) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_DUCK:PWMUDB:prevCompare1\ * \PWM_DUCK:PWMUDB:cmp1_less\
        );
        Output = \PWM_DUCK:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_327, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_165) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DUCK:PWMUDB:runmode_enable\ * \PWM_DUCK:PWMUDB:cmp1_less\
        );
        Output = Net_327 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_JUMP:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_94 ,
            cs_addr_2 => \PWM_JUMP:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_JUMP:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_JUMP:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_JUMP:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_JUMP:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_94 ,
            cs_addr_2 => \PWM_JUMP:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_JUMP:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_JUMP:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_JUMP:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_JUMP:PWMUDB:status_3\ ,
            chain_in => \PWM_JUMP:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_JUMP:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_DUCK:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_165 ,
            cs_addr_2 => \PWM_DUCK:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_DUCK:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_DUCK:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_DUCK:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_DUCK:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_165 ,
            cs_addr_2 => \PWM_DUCK:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_DUCK:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_DUCK:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_DUCK:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_DUCK:PWMUDB:status_3\ ,
            chain_in => \PWM_DUCK:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_DUCK:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_JUMP:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_94 ,
            status_3 => \PWM_JUMP:PWMUDB:status_3\ ,
            status_2 => \PWM_JUMP:PWMUDB:status_2\ ,
            status_0 => \PWM_JUMP:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_DUCK:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_165 ,
            status_3 => \PWM_DUCK:PWMUDB:status_3\ ,
            status_2 => \PWM_DUCK:PWMUDB:status_2\ ,
            status_0 => \PWM_DUCK:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_JUMP:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_94 ,
            control_7 => \PWM_JUMP:PWMUDB:control_7\ ,
            control_6 => \PWM_JUMP:PWMUDB:control_6\ ,
            control_5 => \PWM_JUMP:PWMUDB:control_5\ ,
            control_4 => \PWM_JUMP:PWMUDB:control_4\ ,
            control_3 => \PWM_JUMP:PWMUDB:control_3\ ,
            control_2 => \PWM_JUMP:PWMUDB:control_2\ ,
            control_1 => \PWM_JUMP:PWMUDB:control_1\ ,
            control_0 => \PWM_JUMP:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_DUCK:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_165 ,
            control_7 => \PWM_DUCK:PWMUDB:control_7\ ,
            control_6 => \PWM_DUCK:PWMUDB:control_6\ ,
            control_5 => \PWM_DUCK:PWMUDB:control_5\ ,
            control_4 => \PWM_DUCK:PWMUDB:control_4\ ,
            control_3 => \PWM_DUCK:PWMUDB:control_3\ ,
            control_2 => \PWM_DUCK:PWMUDB:control_2\ ,
            control_1 => \PWM_DUCK:PWMUDB:control_1\ ,
            control_0 => \PWM_DUCK:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_411 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   20 :   28 :   48 : 41.67 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   11 :  181 :  192 :  5.73 %
  Unique P-terms              :   10 :  374 :  384 :  2.60 %
  Total P-terms               :   10 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.174ms
Tech Mapping phase: Elapsed time ==> 0s.292ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_2@[IOP=(1)][IoId=(2)] : DUCK_SERVO(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : JUMP_SERVO(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : LED1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : LED2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : LED3(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED4(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Pin_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SW1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SW2(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : SW3(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\
Analog Placement Results:
IO_2@[IOP=(1)][IoId=(2)] : DUCK_SERVO(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : JUMP_SERVO(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : LED1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : LED2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : LED3(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED4(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Pin_1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SW1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SW2(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : SW3(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC:vRef_2\

Analog Placement phase: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC:Net_244\ {
    common_vssa
  }
  Net: \ADC:Net_35\ {
  }
  Net: Net_415 {
    dsm_0_vplus
    agl0_x_dsm_0_vplus
    agl0
    agl0_x_agr0
    agr0
    agr0_x_p1_4
    p1_4
  }
  Net: \ADC:Net_249\ {
  }
  Net: \ADC:Net_257\ {
  }
  Net: \ADC:Net_109\ {
  }
  Net: \ADC:Net_34\ {
  }
  Net: AmuxNet::\ADC:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_415
  agl0_x_dsm_0_vplus                               -> Net_415
  agl0                                             -> Net_415
  agl0_x_agr0                                      -> Net_415
  agr0                                             -> Net_415
  agr0_x_p1_4                                      -> Net_415
  p1_4                                             -> Net_415
  dsm_0_vminus                                     -> \ADC:Net_20\
  common_vssa                                      -> \ADC:Net_244\
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC:AMux\
}
Mux Info {
  Mux: \ADC:AMux\ {
     Mouth: \ADC:Net_20\
     Guts:  AmuxNet::\ADC:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.403ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    5 :   43 :   48 :  10.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.40
                   Pterms :            2.00
               Macrocells :            2.20
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          5 :       2.00 :       2.20
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
datapathcell: Name =\PWM_DUCK:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_165 ,
        cs_addr_2 => \PWM_DUCK:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_DUCK:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_DUCK:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_DUCK:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_JUMP:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_JUMP:PWMUDB:control_7\
        );
        Output = \PWM_JUMP:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_JUMP:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_JUMP:PWMUDB:runmode_enable\ * \PWM_JUMP:PWMUDB:tc_i\
        );
        Output = \PWM_JUMP:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_216, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_JUMP:PWMUDB:runmode_enable\ * \PWM_JUMP:PWMUDB:cmp1_less\
        );
        Output = Net_216 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_JUMP:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_JUMP:PWMUDB:cmp1_less\
        );
        Output = \PWM_JUMP:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_JUMP:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_94) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_JUMP:PWMUDB:prevCompare1\ * \PWM_JUMP:PWMUDB:cmp1_less\
        );
        Output = \PWM_JUMP:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_JUMP:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_94 ,
        cs_addr_2 => \PWM_JUMP:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_JUMP:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_JUMP:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_JUMP:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_JUMP:PWMUDB:status_3\ ,
        chain_in => \PWM_JUMP:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_JUMP:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_JUMP:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_94 ,
        status_3 => \PWM_JUMP:PWMUDB:status_3\ ,
        status_2 => \PWM_JUMP:PWMUDB:status_2\ ,
        status_0 => \PWM_JUMP:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_JUMP:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_94 ,
        control_7 => \PWM_JUMP:PWMUDB:control_7\ ,
        control_6 => \PWM_JUMP:PWMUDB:control_6\ ,
        control_5 => \PWM_JUMP:PWMUDB:control_5\ ,
        control_4 => \PWM_JUMP:PWMUDB:control_4\ ,
        control_3 => \PWM_JUMP:PWMUDB:control_3\ ,
        control_2 => \PWM_JUMP:PWMUDB:control_2\ ,
        control_1 => \PWM_JUMP:PWMUDB:control_1\ ,
        control_0 => \PWM_JUMP:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_DUCK:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_165) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DUCK:PWMUDB:control_7\
        );
        Output = \PWM_DUCK:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_DUCK:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DUCK:PWMUDB:runmode_enable\ * \PWM_DUCK:PWMUDB:tc_i\
        );
        Output = \PWM_DUCK:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_327, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_165) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DUCK:PWMUDB:runmode_enable\ * \PWM_DUCK:PWMUDB:cmp1_less\
        );
        Output = Net_327 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_DUCK:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_165) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DUCK:PWMUDB:cmp1_less\
        );
        Output = \PWM_DUCK:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_DUCK:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_165) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_DUCK:PWMUDB:prevCompare1\ * \PWM_DUCK:PWMUDB:cmp1_less\
        );
        Output = \PWM_DUCK:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_DUCK:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_165 ,
        cs_addr_2 => \PWM_DUCK:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_DUCK:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_DUCK:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_DUCK:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_DUCK:PWMUDB:status_3\ ,
        chain_in => \PWM_DUCK:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_DUCK:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_DUCK:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_165 ,
        status_3 => \PWM_DUCK:PWMUDB:status_3\ ,
        status_2 => \PWM_DUCK:PWMUDB:status_2\ ,
        status_0 => \PWM_DUCK:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_DUCK:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_165 ,
        control_7 => \PWM_DUCK:PWMUDB:control_7\ ,
        control_6 => \PWM_DUCK:PWMUDB:control_6\ ,
        control_5 => \PWM_DUCK:PWMUDB:control_5\ ,
        control_4 => \PWM_DUCK:PWMUDB:control_4\ ,
        control_3 => \PWM_DUCK:PWMUDB:control_3\ ,
        control_2 => \PWM_DUCK:PWMUDB:control_2\ ,
        control_1 => \PWM_DUCK:PWMUDB:control_1\ ,
        control_0 => \PWM_DUCK:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
datapathcell: Name =\PWM_JUMP:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_94 ,
        cs_addr_2 => \PWM_JUMP:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_JUMP:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_JUMP:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_JUMP:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_411 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED1(0)__PA ,
        pad => LED1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED2(0)__PA ,
        pad => LED2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED3(0)__PA ,
        pad => LED3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED4(0)__PA ,
        pad => LED4(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = DUCK_SERVO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DUCK_SERVO(0)__PA ,
        pin_input => Net_327 ,
        pad => DUCK_SERVO(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        analog_term => Net_415 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = JUMP_SERVO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => JUMP_SERVO(0)__PA ,
        pin_input => Net_216 ,
        pad => JUMP_SERVO(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=3]: 
Pin : Name = SW3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW3(0)__PA ,
        pad => SW3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW2(0)__PA ,
        pad => SW2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1(0)__PA ,
        pad => SW1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_94 ,
            dclk_0 => Net_94_local ,
            dclk_glb_1 => \ADC:Net_93\ ,
            dclk_1 => \ADC:Net_93_local\ ,
            dclk_glb_2 => Net_165 ,
            dclk_2 => Net_165_local ,
            aclk_glb_0 => \ADC:Net_488\ ,
            aclk_0 => \ADC:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\ ,
            clk_a_dig_0 => \ADC:Net_488_adig_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC:DSM\
        PORT MAP (
            aclock => \ADC:Net_488\ ,
            vplus => Net_415 ,
            vminus => \ADC:Net_20\ ,
            reset_dec => \ADC:mod_reset\ ,
            extclk_cp_udb => \ADC:Net_93_local\ ,
            ext_pin_1 => \ADC:Net_249\ ,
            ext_pin_2 => \ADC:Net_257\ ,
            ext_vssa => \ADC:Net_109\ ,
            qtz_ref => \ADC:Net_34\ ,
            dec_clock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            dout_udb_7 => \ADC:Net_245_7\ ,
            dout_udb_6 => \ADC:Net_245_6\ ,
            dout_udb_5 => \ADC:Net_245_5\ ,
            dout_udb_4 => \ADC:Net_245_4\ ,
            dout_udb_3 => \ADC:Net_245_3\ ,
            dout_udb_2 => \ADC:Net_245_2\ ,
            dout_udb_1 => \ADC:Net_245_1\ ,
            dout_udb_0 => \ADC:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC:DEC\
        PORT MAP (
            aclock => \ADC:aclock\ ,
            mod_dat_3 => \ADC:mod_dat_3\ ,
            mod_dat_2 => \ADC:mod_dat_2\ ,
            mod_dat_1 => \ADC:mod_dat_1\ ,
            mod_dat_0 => \ADC:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC:mod_reset\ ,
            interrupt => Net_411 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC:vRef_2\
        PORT MAP (
            vout => \ADC:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC:AMux\
        PORT MAP (
            muxin_1 => \ADC:Net_35\ ,
            muxin_0 => \ADC:Net_244\ ,
            vout => \ADC:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+----------------
   0 |   0 |     * |      NONE |         CMOS_OUT |          LED1(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |          LED2(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |          LED3(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |          LED4(0) | 
-----+-----+-------+-----------+------------------+------------------+----------------
   1 |   2 |     * |      NONE |         CMOS_OUT |    DUCK_SERVO(0) | In(Net_327)
     |   4 |     * |      NONE |      HI_Z_ANALOG |         Pin_1(0) | Analog(Net_415)
-----+-----+-------+-----------+------------------+------------------+----------------
   2 |   0 |       |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |       |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |       |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |       |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |       |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |       |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |       |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
     |   7 |     * |      NONE |         CMOS_OUT |    JUMP_SERVO(0) | In(Net_216)
-----+-----+-------+-----------+------------------+------------------+----------------
  12 |   3 |     * |      NONE |     HI_Z_DIGITAL |           SW3(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |           SW2(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |           SW1(0) | 
--------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.053ms
Digital Placement phase: Elapsed time ==> 1s.682ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "ProjetDino_r.vh2" --pcf-path "ProjetDino.pco" --des-name "ProjetDino" --dsf-path "ProjetDino.dsf" --sdc-path "ProjetDino.sdc" --lib-path "ProjetDino_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.532ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.230ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.038ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in ProjetDino_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.400ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.314ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.077ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.078ms
API generation phase: Elapsed time ==> 1s.843ms
Dependency generation phase: Elapsed time ==> 0s.020ms
Cleanup phase: Elapsed time ==> 0s.000ms
