Archive member included to satisfy reference by file (symbol)

../prueba_sdram_buena_bsp//libhal_bsp.a(alt_load.o)
                              ../prueba_sdram_buena_bsp//obj/HAL/src/crt0.o (alt_load)
../prueba_sdram_buena_bsp//libhal_bsp.a(alt_main.o)
                              ../prueba_sdram_buena_bsp//obj/HAL/src/crt0.o (alt_main)
../prueba_sdram_buena_bsp//libhal_bsp.a(alt_putstr.o)
                              obj/default/hello_world_small.o (alt_putstr)
../prueba_sdram_buena_bsp//libhal_bsp.a(alt_usleep.o)
                              obj/default/hello_world_small.o (usleep)
../prueba_sdram_buena_bsp//libhal_bsp.a(alt_sys_init.o)
                              ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_main.o) (alt_irq_init)
../prueba_sdram_buena_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
                              ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_putstr.o) (altera_avalon_jtag_uart_write)
../prueba_sdram_buena_bsp//libhal_bsp.a(alt_busy_sleep.o)
                              ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_usleep.o) (alt_busy_sleep)
../prueba_sdram_buena_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
                              ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_load.o) (alt_dcache_flush_all)
../prueba_sdram_buena_bsp//libhal_bsp.a(alt_icache_flush_all.o)
                              ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_load.o) (alt_icache_flush_all)
../prueba_sdram_buena_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
                              ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_sys_init.o) (altera_nios2_gen2_irq_init)
/home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
                              ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_putstr.o) (strlen)
/home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
                              ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_busy_sleep.o) (__udivsi3)
/home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
                              ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_busy_sleep.o) (__mulsi3)

Memory Configuration

Name             Origin             Length             Attributes
sdram            0x0000000004000000 0x0000000004000000
reset            0x0000000008001000 0x0000000000000020
onchip           0x0000000008001020 0x0000000000000fe0
*default*        0x0000000000000000 0xffffffffffffffff

Linker script and memory map

LOAD ../prueba_sdram_buena_bsp//obj/HAL/src/crt0.o
LOAD obj/default/hello_world_small.o
LOAD /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libstdc++.a
LOAD /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libm.a
LOAD /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a
START GROUP
LOAD /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a
LOAD /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a
LOAD ../prueba_sdram_buena_bsp//libhal_bsp.a
LOAD /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libm.a
END GROUP
LOAD /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a
                0x0000000004000000                __alt_mem_sdram = 0x4000000
                0x0000000008001000                __alt_mem_onchip = 0x8001000

.entry          0x0000000008001000       0x20
 *(.entry)
 .entry         0x0000000008001000       0x20 ../prueba_sdram_buena_bsp//obj/HAL/src/crt0.o
                0x0000000008001000                __reset
                0x000000000800100c                _exit

.exceptions     0x0000000008001020        0x0 load address 0x0000000004000000
                0x0000000008001020                PROVIDE (__ram_exceptions_start, ABSOLUTE (.))
                0x0000000008001020                . = ALIGN (0x20)
 *(.irq)
 *(.exceptions.entry.label)
 *(.exceptions.entry.user)
 *(.exceptions.entry.ecc_fatal)
 *(.exceptions.entry)
 *(.exceptions.irqtest.user)
 *(.exceptions.irqtest)
 *(.exceptions.irqhandler.user)
 *(.exceptions.irqhandler)
 *(.exceptions.irqreturn.user)
 *(.exceptions.irqreturn)
 *(.exceptions.notirq.label)
 *(.exceptions.notirq.user)
 *(.exceptions.notirq)
 *(.exceptions.soft.user)
 *(.exceptions.soft)
 *(.exceptions.unknown.user)
 *(.exceptions.unknown)
 *(.exceptions.exit.label)
 *(.exceptions.exit.user)
 *(.exceptions.exit)
 *(.exceptions)
                0x0000000008001020                PROVIDE (__ram_exceptions_end, ABSOLUTE (.))
                0x0000000004000000                PROVIDE (__flash_exceptions_start, LOADADDR (.exceptions))

.text           0x0000000004000000      0x510
                [!provide]                        PROVIDE (stext, ABSOLUTE (.))
 *(.interp)
 *(.hash)
 *(.dynsym)
 *(.dynstr)
 *(.gnu.version)
 *(.gnu.version_d)
 *(.gnu.version_r)
 *(.rel.init)
 *(.rela.init)
 *(.rel.text .rel.text.* .rel.gnu.linkonce.t.*)
 *(.rela.text .rela.text.* .rela.gnu.linkonce.t.*)
 *(.rel.fini)
 *(.rela.fini)
 *(.rel.rodata .rel.rodata.* .rel.gnu.linkonce.r.*)
 *(.rela.rodata .rela.rodata.* .rela.gnu.linkonce.r.*)
 *(.rel.data .rel.data.* .rel.gnu.linkonce.d.*)
 *(.rela.data .rela.data.* .rela.gnu.linkonce.d.*)
 *(.rel.tdata .rel.tdata.* .rel.gnu.linkonce.td.*)
 *(.rela.tdata .rela.tdata.* .rela.gnu.linkonce.td.*)
 *(.rel.tbss .rel.tbss.* .rel.gnu.linkonce.tb.*)
 *(.rela.tbss .rela.tbss.* .rela.gnu.linkonce.tb.*)
 *(.rel.ctors)
 *(.rela.ctors)
 *(.rel.dtors)
 *(.rela.dtors)
 *(.rel.got)
 *(.rela.got)
 *(.rel.sdata .rel.sdata.* .rel.gnu.linkonce.s.*)
 *(.rela.sdata .rela.sdata.* .rela.gnu.linkonce.s.*)
 *(.rel.sbss .rel.sbss.* .rel.gnu.linkonce.sb.*)
 *(.rela.sbss .rela.sbss.* .rela.gnu.linkonce.sb.*)
 *(.rel.sdata2 .rel.sdata2.* .rel.gnu.linkonce.s2.*)
 *(.rela.sdata2 .rela.sdata2.* .rela.gnu.linkonce.s2.*)
 *(.rel.sbss2 .rel.sbss2.* .rel.gnu.linkonce.sb2.*)
 *(.rela.sbss2 .rela.sbss2.* .rela.gnu.linkonce.sb2.*)
 *(.rel.bss .rel.bss.* .rel.gnu.linkonce.b.*)
 *(.rela.bss .rela.bss.* .rela.gnu.linkonce.b.*)
 *(.rel.plt)
 *(.rela.plt)
 *(.rel.dyn)
 *(.init)
 *(.plt)
 *(.text .stub .text.* .gnu.linkonce.t.*)
 .text          0x0000000004000000       0x3c ../prueba_sdram_buena_bsp//obj/HAL/src/crt0.o
                0x0000000004000000                _start
 .text          0x000000000400003c        0x0 obj/default/hello_world_small.o
 .text.startup  0x000000000400003c       0xa4 obj/default/hello_world_small.o
                0x000000000400003c                main
 .text          0x00000000040000e0       0xe0 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_load.o)
                0x00000000040000e0                alt_load
 .text          0x00000000040001c0       0x2c ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_main.o)
                0x00000000040001c0                alt_main
 .text          0x00000000040001ec       0x38 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_putstr.o)
                0x00000000040001ec                alt_putstr
 .text          0x0000000004000224        0x4 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_usleep.o)
                0x0000000004000224                usleep
 .text          0x0000000004000228       0x24 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_sys_init.o)
                0x0000000004000228                alt_irq_init
                0x0000000004000248                alt_sys_init
 .text          0x000000000400024c       0x34 ../prueba_sdram_buena_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
                0x000000000400024c                altera_avalon_jtag_uart_write
 .text          0x0000000004000280       0x88 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_busy_sleep.o)
                0x0000000004000280                alt_busy_sleep
 .text          0x0000000004000308        0x4 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
                0x0000000004000308                alt_dcache_flush_all
 .text          0x000000000400030c        0x4 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_icache_flush_all.o)
                0x000000000400030c                alt_icache_flush_all
 .text          0x0000000004000310        0x8 ../prueba_sdram_buena_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
                0x0000000004000310                altera_nios2_gen2_irq_init
 .text          0x0000000004000318        0x0 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 .text.strlen   0x0000000004000318       0x1c /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
                0x0000000004000318                strlen
 .text          0x0000000004000334      0x1b4 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
                0x0000000004000334                __divsi3
                0x00000000040003b8                __modsi3
                0x000000000400042c                __udivsi3
                0x0000000004000490                __umodsi3
 .text          0x00000000040004e8       0x28 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
                0x00000000040004e8                __mulsi3
 *(.gnu.warning.*)
 *(.fini)
                [!provide]                        PROVIDE (__etext, ABSOLUTE (.))
                [!provide]                        PROVIDE (_etext, ABSOLUTE (.))
                [!provide]                        PROVIDE (etext, ABSOLUTE (.))
 *(.eh_frame_hdr)
                0x0000000004000510                . = ALIGN (0x4)
                [!provide]                        PROVIDE (__preinit_array_start, ABSOLUTE (.))
 *(.preinit_array)
                [!provide]                        PROVIDE (__preinit_array_end, ABSOLUTE (.))
                [!provide]                        PROVIDE (__init_array_start, ABSOLUTE (.))
 *(.init_array)
                [!provide]                        PROVIDE (__init_array_end, ABSOLUTE (.))
                [!provide]                        PROVIDE (__fini_array_start, ABSOLUTE (.))
 *(.fini_array)
                [!provide]                        PROVIDE (__fini_array_end, ABSOLUTE (.))
 *(.eh_frame)
 *(.gcc_except_table .gcc_except_table.*)
 *(.dynamic)
                [!provide]                        PROVIDE (__CTOR_LIST__, ABSOLUTE (.))
 *(.ctors)
 *(SORT(.ctors.*))
                [!provide]                        PROVIDE (__CTOR_END__, ABSOLUTE (.))
                [!provide]                        PROVIDE (__DTOR_LIST__, ABSOLUTE (.))
 *(.dtors)
 *(SORT(.dtors.*))
                [!provide]                        PROVIDE (__DTOR_END__, ABSOLUTE (.))
 *(.jcr)
                0x0000000004000510                . = ALIGN (0x4)

.rodata         0x0000000004000510       0x18
                0x0000000004000510                PROVIDE (__ram_rodata_start, ABSOLUTE (.))
                0x0000000004000510                . = ALIGN (0x4)
 *(.rodata .rodata.* .gnu.linkonce.r.*)
 .rodata.str1.4
                0x0000000004000510       0x18 obj/default/hello_world_small.o
                                         0x15 (size before relaxing)
 *(.rodata1)
                0x0000000004000528                . = ALIGN (0x4)
                0x0000000004000528                PROVIDE (__ram_rodata_end, ABSOLUTE (.))
                0x0000000004000510                PROVIDE (__flash_rodata_start, LOADADDR (.rodata))

.rwdata         0x0000000004000528        0x4 load address 0x000000000400052c
                0x0000000004000528                PROVIDE (__ram_rwdata_start, ABSOLUTE (.))
                0x0000000004000528                . = ALIGN (0x4)
 *(.got.plt)
 *(.got)
 *(.data1)
 *(.data .data.* .gnu.linkonce.d.*)
 .data          0x0000000004000528        0x0 ../prueba_sdram_buena_bsp//obj/HAL/src/crt0.o
 .data          0x0000000004000528        0x0 obj/default/hello_world_small.o
 .data          0x0000000004000528        0x0 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_load.o)
 .data          0x0000000004000528        0x0 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_main.o)
 .data          0x0000000004000528        0x0 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_putstr.o)
 .data          0x0000000004000528        0x0 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_usleep.o)
 .data          0x0000000004000528        0x0 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_sys_init.o)
 .data          0x0000000004000528        0x0 ../prueba_sdram_buena_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .data          0x0000000004000528        0x0 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .data          0x0000000004000528        0x0 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .data          0x0000000004000528        0x0 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .data          0x0000000004000528        0x0 ../prueba_sdram_buena_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .data          0x0000000004000528        0x0 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 .data          0x0000000004000528        0x0 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .data          0x0000000004000528        0x0 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
                0x0000000004008528                _gp = ABSOLUTE ((. + 0x8000))
                [!provide]                        PROVIDE (gp, _gp)
 *(.rwdata .rwdata.*)
 *(.sdata .sdata.* .gnu.linkonce.s.*)
 .sdata         0x0000000004000528        0x4 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_sys_init.o)
                0x0000000004000528                jtag_uart_0
 *(.sdata2 .sdata2.* .gnu.linkonce.s2.*)
                0x000000000400052c                . = ALIGN (0x4)
                0x000000000400052c                _edata = ABSOLUTE (.)
                [!provide]                        PROVIDE (edata, ABSOLUTE (.))
                0x000000000400052c                PROVIDE (__ram_rwdata_end, ABSOLUTE (.))
                0x000000000400052c                PROVIDE (__flash_rwdata_start, LOADADDR (.rwdata))

.bss            0x0000000004000530        0xc
                0x0000000004000530                __bss_start = ABSOLUTE (.)
                [!provide]                        PROVIDE (__sbss_start, ABSOLUTE (.))
                [!provide]                        PROVIDE (___sbss_start, ABSOLUTE (.))
 *(.dynsbss)
 *(.sbss .sbss.* .gnu.linkonce.sb.*)
 .sbss          0x0000000004000530        0xc ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_main.o)
                0x0000000004000530                alt_envp
                0x0000000004000534                alt_argv
                0x0000000004000538                alt_argc
 *(.sbss2 .sbss2.* .gnu.linkonce.sb2.*)
 *(.scommon)
                [!provide]                        PROVIDE (__sbss_end, ABSOLUTE (.))
                [!provide]                        PROVIDE (___sbss_end, ABSOLUTE (.))
 *(.dynbss)
 *(.bss .bss.* .gnu.linkonce.b.*)
 .bss           0x000000000400053c        0x0 ../prueba_sdram_buena_bsp//obj/HAL/src/crt0.o
 .bss           0x000000000400053c        0x0 obj/default/hello_world_small.o
 .bss           0x000000000400053c        0x0 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_load.o)
 .bss           0x000000000400053c        0x0 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_main.o)
 .bss           0x000000000400053c        0x0 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_putstr.o)
 .bss           0x000000000400053c        0x0 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_usleep.o)
 .bss           0x000000000400053c        0x0 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_sys_init.o)
 .bss           0x000000000400053c        0x0 ../prueba_sdram_buena_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .bss           0x000000000400053c        0x0 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .bss           0x000000000400053c        0x0 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .bss           0x000000000400053c        0x0 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .bss           0x000000000400053c        0x0 ../prueba_sdram_buena_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .bss           0x000000000400053c        0x0 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 .bss           0x000000000400053c        0x0 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .bss           0x000000000400053c        0x0 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
 *(COMMON)
                0x000000000400053c                . = ALIGN (0x4)
                0x000000000400053c                __bss_end = ABSOLUTE (.)

.sdram          0x000000000400053c        0x0
                [!provide]                        PROVIDE (_alt_partition_sdram_start, ABSOLUTE (.))
 *(.sdram .sdram. sdram.*)
                0x000000000400053c                . = ALIGN (0x4)
                [!provide]                        PROVIDE (_alt_partition_sdram_end, ABSOLUTE (.))
                0x000000000400053c                _end = ABSOLUTE (.)
                0x000000000400053c                end = ABSOLUTE (.)
                0x000000000400053c                __alt_stack_base = ABSOLUTE (.)
                [!provide]                        PROVIDE (_alt_partition_sdram_load_addr, LOADADDR (.sdram))

.onchip         0x0000000008001020        0x0 load address 0x000000000400053c
                [!provide]                        PROVIDE (_alt_partition_onchip_start, ABSOLUTE (.))
 *(.onchip .onchip. onchip.*)
                0x0000000008001020                . = ALIGN (0x4)
                [!provide]                        PROVIDE (_alt_partition_onchip_end, ABSOLUTE (.))
                [!provide]                        PROVIDE (_alt_partition_onchip_load_addr, LOADADDR (.onchip))

.stab
 *(.stab)

.stabstr
 *(.stabstr)

.stab.excl
 *(.stab.excl)

.stab.exclstr
 *(.stab.exclstr)

.stab.index
 *(.stab.index)

.stab.indexstr
 *(.stab.indexstr)

.comment        0x0000000000000000       0x23
 *(.comment)
 .comment       0x0000000000000000       0x23 obj/default/hello_world_small.o
                                         0x24 (size before relaxing)
 .comment       0x0000000000000023       0x24 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_load.o)
 .comment       0x0000000000000023       0x24 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_main.o)
 .comment       0x0000000000000023       0x24 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_putstr.o)
 .comment       0x0000000000000023       0x24 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_usleep.o)
 .comment       0x0000000000000023       0x24 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_sys_init.o)
 .comment       0x0000000000000023       0x24 ../prueba_sdram_buena_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .comment       0x0000000000000023       0x24 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .comment       0x0000000000000023       0x24 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .comment       0x0000000000000023       0x24 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .comment       0x0000000000000023       0x24 ../prueba_sdram_buena_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .comment       0x0000000000000023       0x24 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 .comment       0x0000000000000023       0x24 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .comment       0x0000000000000023       0x24 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)

.debug
 *(.debug)

.line
 *(.line)

.debug_srcinfo
 *(.debug_srcinfo)

.debug_sfnames
 *(.debug_sfnames)

.debug_aranges  0x0000000000000000      0x1e8
 *(.debug_aranges)
 .debug_aranges
                0x0000000000000000       0x28 ../prueba_sdram_buena_bsp//obj/HAL/src/crt0.o
 .debug_aranges
                0x0000000000000028       0x20 obj/default/hello_world_small.o
 .debug_aranges
                0x0000000000000048       0x20 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_load.o)
 .debug_aranges
                0x0000000000000068       0x20 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_main.o)
 .debug_aranges
                0x0000000000000088       0x20 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_putstr.o)
 .debug_aranges
                0x00000000000000a8       0x20 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_usleep.o)
 .debug_aranges
                0x00000000000000c8       0x20 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_aranges
                0x00000000000000e8       0x20 ../prueba_sdram_buena_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_aranges
                0x0000000000000108       0x20 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .debug_aranges
                0x0000000000000128       0x20 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_aranges
                0x0000000000000148       0x20 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_aranges
                0x0000000000000168       0x20 ../prueba_sdram_buena_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_aranges
                0x0000000000000188       0x20 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 .debug_aranges
                0x00000000000001a8       0x20 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .debug_aranges
                0x00000000000001c8       0x20 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)

.debug_pubnames
 *(.debug_pubnames)

.debug_info     0x0000000000000000     0x10ec
 *(.debug_info .gnu.linkonce.wi.*)
 .debug_info    0x0000000000000000       0xae ../prueba_sdram_buena_bsp//obj/HAL/src/crt0.o
 .debug_info    0x00000000000000ae      0x114 obj/default/hello_world_small.o
 .debug_info    0x00000000000001c2      0x1c9 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_load.o)
 .debug_info    0x000000000000038b      0x169 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_main.o)
 .debug_info    0x00000000000004f4      0x13a ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_putstr.o)
 .debug_info    0x000000000000062e       0xd1 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_usleep.o)
 .debug_info    0x00000000000006ff      0x185 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_info    0x0000000000000884      0x197 ../prueba_sdram_buena_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_info    0x0000000000000a1b       0xd8 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .debug_info    0x0000000000000af3       0x92 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_info    0x0000000000000b85       0x92 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_info    0x0000000000000c17       0x92 ../prueba_sdram_buena_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_info    0x0000000000000ca9       0xc9 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 .debug_info    0x0000000000000d72      0x2c6 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .debug_info    0x0000000000001038       0xb4 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)

.debug_abbrev   0x0000000000000000      0x8f7
 *(.debug_abbrev)
 .debug_abbrev  0x0000000000000000       0x12 ../prueba_sdram_buena_bsp//obj/HAL/src/crt0.o
 .debug_abbrev  0x0000000000000012       0x94 obj/default/hello_world_small.o
 .debug_abbrev  0x00000000000000a6       0xd8 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_load.o)
 .debug_abbrev  0x000000000000017e       0xee ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_main.o)
 .debug_abbrev  0x000000000000026c       0xd3 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_putstr.o)
 .debug_abbrev  0x000000000000033f       0x8d ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_usleep.o)
 .debug_abbrev  0x00000000000003cc      0x107 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_abbrev  0x00000000000004d3       0xd5 ../prueba_sdram_buena_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_abbrev  0x00000000000005a8       0x8d ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .debug_abbrev  0x0000000000000635       0x42 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_abbrev  0x0000000000000677       0x42 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_abbrev  0x00000000000006b9       0x42 ../prueba_sdram_buena_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_abbrev  0x00000000000006fb       0x7f /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 .debug_abbrev  0x000000000000077a      0x10e /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .debug_abbrev  0x0000000000000888       0x6f /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)

.debug_line     0x0000000000000000      0xae5
 *(.debug_line)
 .debug_line    0x0000000000000000       0x66 ../prueba_sdram_buena_bsp//obj/HAL/src/crt0.o
 .debug_line    0x0000000000000066      0x114 obj/default/hello_world_small.o
 .debug_line    0x000000000000017a       0xa4 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_load.o)
 .debug_line    0x000000000000021e       0xbd ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_main.o)
 .debug_line    0x00000000000002db       0xb4 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_putstr.o)
 .debug_line    0x000000000000038f       0xe3 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_usleep.o)
 .debug_line    0x0000000000000472      0x101 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_line    0x0000000000000573       0xf0 ../prueba_sdram_buena_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_line    0x0000000000000663       0xb5 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .debug_line    0x0000000000000718       0x4e ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_line    0x0000000000000766       0x4e ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_line    0x00000000000007b4       0x50 ../prueba_sdram_buena_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_line    0x0000000000000804      0x15c /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 .debug_line    0x0000000000000960      0x105 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .debug_line    0x0000000000000a65       0x80 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)

.debug_frame    0x0000000000000000      0x254
 *(.debug_frame)
 .debug_frame   0x0000000000000000       0x2c obj/default/hello_world_small.o
 .debug_frame   0x000000000000002c       0x30 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_load.o)
 .debug_frame   0x000000000000005c       0x2c ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_main.o)
 .debug_frame   0x0000000000000088       0x30 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_putstr.o)
 .debug_frame   0x00000000000000b8       0x20 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_usleep.o)
 .debug_frame   0x00000000000000d8       0x3c ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_frame   0x0000000000000114       0x20 ../prueba_sdram_buena_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_frame   0x0000000000000134       0x30 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .debug_frame   0x0000000000000164       0x20 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_frame   0x0000000000000184       0x20 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_frame   0x00000000000001a4       0x20 ../prueba_sdram_buena_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_frame   0x00000000000001c4       0x20 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 .debug_frame   0x00000000000001e4       0x50 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .debug_frame   0x0000000000000234       0x20 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)

.debug_str      0x0000000000000000      0x86b
 *(.debug_str)
 .debug_str     0x0000000000000000      0x15e obj/default/hello_world_small.o
                                        0x19c (size before relaxing)
 .debug_str     0x000000000000015e      0x195 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_load.o)
                                        0x27c (size before relaxing)
 .debug_str     0x00000000000002f3       0x8f ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_main.o)
                                        0x1f5 (size before relaxing)
 .debug_str     0x0000000000000382       0x66 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_putstr.o)
                                        0x1d2 (size before relaxing)
 .debug_str     0x00000000000003e8       0x2f ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_usleep.o)
                                        0x197 (size before relaxing)
 .debug_str     0x0000000000000417       0x81 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_sys_init.o)
                                        0x266 (size before relaxing)
 .debug_str     0x0000000000000498       0x3f ../prueba_sdram_buena_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
                                        0x255 (size before relaxing)
 .debug_str     0x00000000000004d7       0x33 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_busy_sleep.o)
                                        0x1ab (size before relaxing)
 .debug_str     0x000000000000050a       0x1f ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
                                        0x195 (size before relaxing)
 .debug_str     0x0000000000000529       0x1f ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_icache_flush_all.o)
                                        0x195 (size before relaxing)
 .debug_str     0x0000000000000548       0x20 ../prueba_sdram_buena_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
                                        0x19c (size before relaxing)
 .debug_str     0x0000000000000568      0x13b /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
                                        0x1e6 (size before relaxing)
 .debug_str     0x00000000000006a3      0x188 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
                                        0x1d3 (size before relaxing)
 .debug_str     0x000000000000082b       0x40 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
                                        0x194 (size before relaxing)

.debug_loc      0x0000000000000000      0x6ea
 *(.debug_loc)
 .debug_loc     0x0000000000000000       0x37 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_putstr.o)
 .debug_loc     0x0000000000000037       0x21 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_usleep.o)
 .debug_loc     0x0000000000000058       0x21 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_loc     0x0000000000000079       0x8b ../prueba_sdram_buena_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_loc     0x0000000000000104       0x67 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_busy_sleep.o)
 .debug_loc     0x000000000000016b       0x1e /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 .debug_loc     0x0000000000000189      0x4ce /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
 .debug_loc     0x0000000000000657       0x93 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)

.debug_macinfo
 *(.debug_macinfo)

.debug_weaknames
 *(.debug_weaknames)

.debug_funcnames
 *(.debug_funcnames)

.debug_typenames
 *(.debug_typenames)

.debug_varnames
 *(.debug_varnames)

.debug_alt_sim_info
                0x0000000000000000       0x40
 *(.debug_alt_sim_info)
 .debug_alt_sim_info
                0x0000000000000000       0x10 ../prueba_sdram_buena_bsp//obj/HAL/src/crt0.o
 .debug_alt_sim_info
                0x0000000000000010       0x30 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_busy_sleep.o)
                0x0000000008000000                __alt_data_end = 0x8000000
                0x0000000008000000                PROVIDE (__alt_stack_pointer, __alt_data_end)
                [!provide]                        PROVIDE (__alt_stack_limit, __alt_stack_base)
                [!provide]                        PROVIDE (__alt_heap_start, end)
                [!provide]                        PROVIDE (__alt_heap_limit, 0x8000000)
OUTPUT(prueba_sdram_buena.elf elf32-littlenios2)

.debug_ranges   0x0000000000000000       0xe8
 .debug_ranges  0x0000000000000000       0x20 ../prueba_sdram_buena_bsp//obj/HAL/src/crt0.o
 .debug_ranges  0x0000000000000020       0x10 obj/default/hello_world_small.o
 .debug_ranges  0x0000000000000030       0x48 ../prueba_sdram_buena_bsp//libhal_bsp.a(alt_load.o)
 .debug_ranges  0x0000000000000078       0x10 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-strlen.o)
 .debug_ranges  0x0000000000000088       0x60 /home/sebastian95/intelFPGA_lite/16.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-divmod.o)
