v {xschem version=3.4.3 file_version=1.2
}
G {}
K {}
V {}
S {}
E {}
N 130 -130 250 -130 {
lab=#net1}
N 130 -210 220 -210 {
lab=Iin}
N 100 -180 250 -180 {
lab=Vgate}
N 360 -130 480 -130 {
lab=#net2}
N 360 -210 450 -210 {
lab=#net3}
N 330 -180 480 -180 {
lab=Vgate}
N 280 -210 360 -210 {
lab=#net3}
N 250 -180 330 -180 {
lab=Vgate}
N 130 -40 130 -30 {
lab=#net4}
N 130 -30 360 -30 {
lab=#net4}
N 360 -40 360 -30 {
lab=#net4}
N 250 -40 250 -10 {
lab=#net5}
N 250 -10 480 -10 {
lab=#net5}
N 480 -40 480 -10 {
lab=#net5}
N 100 -70 100 40 {
lab=#net6}
N 220 -70 220 40 {
lab=#net7}
N 330 -70 330 40 {
lab=#net8}
N 450 -70 450 40 {
lab=#net9}
N 590 -130 710 -130 {
lab=#net10}
N 590 -210 680 -210 {
lab=#net11}
N 560 -180 710 -180 {
lab=Vgate}
N 820 -130 940 -130 {
lab=#net12}
N 820 -210 910 -210 {
lab=#net13}
N 790 -180 940 -180 {
lab=Vgate}
N 740 -210 820 -210 {
lab=#net13}
N 710 -180 790 -180 {
lab=Vgate}
N 590 -40 590 -30 {
lab=#net4}
N 590 -30 820 -30 {
lab=#net4}
N 820 -40 820 -30 {
lab=#net4}
N 710 -40 710 -10 {
lab=#net5}
N 710 -10 940 -10 {
lab=#net5}
N 940 -40 940 -10 {
lab=#net5}
N 560 -70 560 40 {
lab=#net14}
N 680 -70 680 40 {
lab=#net15}
N 790 -70 790 40 {
lab=#net16}
N 910 -70 910 40 {
lab=#net17}
N 480 -180 560 -180 {
lab=Vgate}
N 510 -210 590 -210 {
lab=#net11}
N 1050 -130 1170 -130 {
lab=#net18}
N 1050 -210 1140 -210 {
lab=#net19}
N 1020 -180 1170 -180 {
lab=Vgate}
N 1280 -130 1400 -130 {
lab=#net20}
N 1280 -210 1370 -210 {
lab=#net21}
N 1250 -180 1400 -180 {
lab=Vgate}
N 1200 -210 1280 -210 {
lab=#net21}
N 1170 -180 1250 -180 {
lab=Vgate}
N 1050 -40 1050 -30 {
lab=#net4}
N 1050 -30 1280 -30 {
lab=#net4}
N 1280 -40 1280 -30 {
lab=#net4}
N 1170 -40 1170 -10 {
lab=#net5}
N 1170 -10 1400 -10 {
lab=#net5}
N 1400 -40 1400 -10 {
lab=#net5}
N 1020 -70 1020 40 {
lab=#net22}
N 1140 -70 1140 40 {
lab=#net23}
N 1250 -70 1250 40 {
lab=#net24}
N 1370 -70 1370 40 {
lab=#net25}
N 1510 -130 1630 -130 {
lab=#net26}
N 1510 -210 1600 -210 {
lab=#net27}
N 1480 -180 1630 -180 {
lab=Vgate}
N 1660 -210 1740 -210 {
lab=#net28}
N 1630 -180 1710 -180 {
lab=Vgate}
N 1510 -40 1510 -30 {
lab=#net4}
N 1630 -40 1630 -10 {
lab=#net5}
N 1480 -70 1480 40 {
lab=#net29}
N 1600 -70 1600 40 {
lab=#net30}
N 1400 -180 1480 -180 {
lab=Vgate}
N 1430 -210 1510 -210 {
lab=#net27}
N 940 -180 1020 -180 {
lab=Vgate}
N 970 -210 1050 -210 {
lab=#net19}
N 360 -30 590 -30 {
lab=#net4}
N 480 -10 710 -10 {
lab=#net5}
N 820 -30 1050 -30 {
lab=#net4}
N 940 -10 1170 -10 {
lab=#net5}
N 1280 -30 1510 -30 {
lab=#net4}
N 1740 -150 1740 -10 {
lab=#net5}
N 1400 -10 1740 -10 {
lab=#net5}
N 1740 -10 1740 20 {
lab=#net5}
N 1740 30 1740 40 {
lab=GND}
N 50 -210 130 -210 {
lab=Iin}
N 1510 -30 1800 -30 {
lab=#net4}
N 130 -150 130 -110 {
lab=#net1}
N 250 -130 250 -110 {
lab=#net1}
N 360 -150 360 -110 {
lab=#net2}
N 480 -130 480 -110 {
lab=#net2}
N 590 -150 590 -110 {
lab=#net10}
N 710 -130 710 -110 {
lab=#net10}
N 820 -150 820 -110 {
lab=#net12}
N 940 -130 940 -110 {
lab=#net12}
N 1050 -150 1050 -110 {
lab=#net18}
N 1170 -130 1170 -110 {
lab=#net18}
N 1280 -150 1280 -110 {
lab=#net20}
N 1400 -130 1400 -110 {
lab=#net20}
N 1510 -150 1510 -110 {
lab=#net26}
N 1630 -130 1630 -110 {
lab=#net26}
N 1520 70 1640 70 {
lab=b0}
N 1290 70 1410 70 {
lab=b1}
N 1060 70 1180 70 {
lab=b2}
N 830 70 950 70 {
lab=b3}
N 600 70 720 70 {
lab=b4}
N 370 70 490 70 {
lab=b5}
N 140 70 260 70 {
lab=b6}
C {madvlsi/nmos3.sym} 130 -180 0 0 {name=M1
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 250 -210 3 0 {name=M2
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 130 -70 0 0 {name=M3
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 250 -70 0 0 {name=M4
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 360 -180 0 0 {name=M5
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 480 -210 3 0 {name=M6
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 360 -70 0 0 {name=M7
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 480 -70 0 0 {name=M8
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 590 -180 0 0 {name=M9
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 710 -210 3 0 {name=M10
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 590 -70 0 0 {name=M11
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 710 -70 0 0 {name=M12
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 820 -180 0 0 {name=M13
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 940 -210 3 0 {name=M14
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 820 -70 0 0 {name=M15
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 940 -70 0 0 {name=M16
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1050 -180 0 0 {name=M17
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1170 -210 3 0 {name=M18
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1050 -70 0 0 {name=M19
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1170 -70 0 0 {name=M20
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1280 -180 0 0 {name=M21
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1400 -210 3 0 {name=M22
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1280 -70 0 0 {name=M23
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1400 -70 0 0 {name=M24
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1510 -180 0 0 {name=M25
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1630 -210 3 0 {name=M26
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1510 -70 0 0 {name=M27
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1630 -70 0 0 {name=M28
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1740 -180 0 0 {name=M29
L=\{L\}
W=\{W\}
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/ammeter1.sym} 1740 20 0 0 {name=Vdump}
C {madvlsi/vsource.sym} -170 -170 0 0 {name=Vgate
value=0.8}
C {madvlsi/gnd.sym} -170 -140 0 0 {name=l5 lab=GND}
C {devices/lab_pin.sym} -170 -200 1 0 {name=p1 sig_type=std_logic lab=Vgate
}
C {devices/lab_pin.sym} 100 -180 0 0 {name=p2 sig_type=std_logic lab=Vgate
}
C {madvlsi/ammeter1.sym} 1510 -110 0 0 {name=Vb0}
C {madvlsi/ammeter1.sym} 1630 -110 0 0 {name=Vbn0}
C {madvlsi/ammeter1.sym} 360 -110 0 0 {name=Vb5}
C {madvlsi/ammeter1.sym} 130 -110 0 0 {name=Vb6}
C {devices/lab_pin.sym} 1500 100 3 0 {name=p3 sig_type=std_logic lab=Vgate
}
C {madvlsi/gnd.sym} 1460 100 0 0 {name=l6 lab=GND}
C {madvlsi/tt_models.sym} -80 -30 0 0 {
name=TT_MODELS
only_toplevel=false
value=".option wnflag=1
.param MC_SWITCH=0.0
.lib ~/skywater/skywater-pdk/libraries/sky130_fd_pr_ngspice/latest/models/sky130.lib.spice tt"
}
C {devices/lab_pin.sym} 50 -210 0 0 {name=p10 sig_type=std_logic lab=Iin}
C {madvlsi/isource.sym} -90 -170 2 1 {name=Iin
value=10u}
C {madvlsi/gnd.sym} -90 -140 0 0 {name=l13 lab=GND}
C {devices/lab_pin.sym} -90 -200 1 0 {name=p11 sig_type=std_logic lab=Iin}
C {madvlsi/gnd.sym} 1810 -30 0 0 {name=l1 lab=GND}
C {madvlsi/gnd.sym} 1740 40 0 0 {name=l2 lab=GND}
C {madvlsi/ammeter1.sym} 1800 -30 3 0 {name=Vout}
C {madvlsi/ammeter1.sym} 1280 -110 0 0 {name=Vb1}
C {madvlsi/ammeter1.sym} 1050 -110 0 0 {name=Vb2}
C {madvlsi/ammeter1.sym} 820 -110 0 0 {name=Vb3}
C {madvlsi/ammeter1.sym} 590 -110 0 0 {name=Vb4}
C {madvlsi/ammeter1.sym} 1400 -110 0 0 {name=Vbn1}
C {madvlsi/ammeter1.sym} 1170 -110 0 0 {name=Vbn2}
C {madvlsi/ammeter1.sym} 940 -110 0 0 {name=Vbn3}
C {madvlsi/ammeter1.sym} 710 -110 0 0 {name=Vbn4}
C {madvlsi/ammeter1.sym} 480 -110 0 0 {name=Vbn5}
C {madvlsi/ammeter1.sym} 250 -110 0 0 {name=Vbn6}
C {/home/madvlsi/Documents/current-output-dac-vlsi/schematics/mux.sym} 1480 140 3 0 {name=X1}
C {/home/madvlsi/Documents/current-output-dac-vlsi/schematics/mux.sym} 1600 140 3 0 {name=X2}
C {madvlsi/gnd.sym} 1620 100 0 0 {name=l3 lab=GND}
C {devices/lab_pin.sym} 1580 100 3 0 {name=p12 sig_type=std_logic lab=Vgate
}
C {madvlsi/vsource.sym} 1640 210 0 0 {name=V0
value=1.8}
C {madvlsi/gnd.sym} 1640 240 0 0 {name=l4 lab=GND}
C {devices/lab_pin.sym} 1270 100 3 0 {name=p4 sig_type=std_logic lab=Vgate
}
C {madvlsi/gnd.sym} 1230 100 0 0 {name=l7 lab=GND}
C {/home/madvlsi/Documents/current-output-dac-vlsi/schematics/mux.sym} 1250 140 3 0 {name=X3}
C {/home/madvlsi/Documents/current-output-dac-vlsi/schematics/mux.sym} 1370 140 3 0 {name=X4}
C {madvlsi/gnd.sym} 1390 100 0 0 {name=l8 lab=GND}
C {devices/lab_pin.sym} 1350 100 3 0 {name=p5 sig_type=std_logic lab=Vgate
}
C {madvlsi/vsource.sym} 1410 210 0 0 {name=V1
value=1.8}
C {madvlsi/gnd.sym} 1410 240 0 0 {name=l9 lab=GND}
C {devices/lab_pin.sym} 1040 100 3 0 {name=p6 sig_type=std_logic lab=Vgate
}
C {madvlsi/gnd.sym} 1000 100 0 0 {name=l10 lab=GND}
C {/home/madvlsi/Documents/current-output-dac-vlsi/schematics/mux.sym} 1020 140 3 0 {name=X5}
C {/home/madvlsi/Documents/current-output-dac-vlsi/schematics/mux.sym} 1140 140 3 0 {name=X6}
C {madvlsi/gnd.sym} 1160 100 0 0 {name=l11 lab=GND}
C {devices/lab_pin.sym} 1120 100 3 0 {name=p7 sig_type=std_logic lab=Vgate
}
C {madvlsi/vsource.sym} 1180 210 0 0 {name=V2
value=1.8}
C {madvlsi/gnd.sym} 1180 240 0 0 {name=l12 lab=GND}
C {devices/lab_pin.sym} 810 100 3 0 {name=p8 sig_type=std_logic lab=Vgate
}
C {madvlsi/gnd.sym} 770 100 0 0 {name=l14 lab=GND}
C {/home/madvlsi/Documents/current-output-dac-vlsi/schematics/mux.sym} 790 140 3 0 {name=X7}
C {/home/madvlsi/Documents/current-output-dac-vlsi/schematics/mux.sym} 910 140 3 0 {name=X8}
C {madvlsi/gnd.sym} 930 100 0 0 {name=l15 lab=GND}
C {devices/lab_pin.sym} 890 100 3 0 {name=p9 sig_type=std_logic lab=Vgate
}
C {madvlsi/vsource.sym} 950 210 0 0 {name=V3
value=1.8}
C {madvlsi/gnd.sym} 950 240 0 0 {name=l16 lab=GND}
C {devices/lab_pin.sym} 580 100 3 0 {name=p13 sig_type=std_logic lab=Vgate
}
C {madvlsi/gnd.sym} 540 100 0 0 {name=l17 lab=GND}
C {/home/madvlsi/Documents/current-output-dac-vlsi/schematics/mux.sym} 560 140 3 0 {name=X9}
C {/home/madvlsi/Documents/current-output-dac-vlsi/schematics/mux.sym} 680 140 3 0 {name=X10}
C {madvlsi/gnd.sym} 700 100 0 0 {name=l18 lab=GND}
C {devices/lab_pin.sym} 660 100 3 0 {name=p14 sig_type=std_logic lab=Vgate
}
C {madvlsi/vsource.sym} 720 210 0 0 {name=V4
value=1.8}
C {madvlsi/gnd.sym} 720 240 0 0 {name=l19 lab=GND}
C {devices/lab_pin.sym} 350 100 3 0 {name=p15 sig_type=std_logic lab=Vgate
}
C {madvlsi/gnd.sym} 310 100 0 0 {name=l20 lab=GND}
C {/home/madvlsi/Documents/current-output-dac-vlsi/schematics/mux.sym} 330 140 3 0 {name=X11}
C {/home/madvlsi/Documents/current-output-dac-vlsi/schematics/mux.sym} 450 140 3 0 {name=X12}
C {madvlsi/gnd.sym} 470 100 0 0 {name=l21 lab=GND}
C {devices/lab_pin.sym} 430 100 3 0 {name=p16 sig_type=std_logic lab=Vgate
}
C {madvlsi/vsource.sym} 490 210 0 0 {name=V5
value=1.8}
C {madvlsi/gnd.sym} 490 240 0 0 {name=l22 lab=GND}
C {devices/lab_pin.sym} 120 100 3 0 {name=p17 sig_type=std_logic lab=Vgate
}
C {madvlsi/gnd.sym} 80 100 0 0 {name=l23 lab=GND}
C {/home/madvlsi/Documents/current-output-dac-vlsi/schematics/mux.sym} 100 140 3 0 {name=X13}
C {/home/madvlsi/Documents/current-output-dac-vlsi/schematics/mux.sym} 220 140 3 0 {name=X14}
C {madvlsi/gnd.sym} 240 100 0 0 {name=l24 lab=GND}
C {devices/lab_pin.sym} 200 100 3 0 {name=p18 sig_type=std_logic lab=Vgate
}
C {madvlsi/vsource.sym} 260 210 0 0 {name=V6
value=1.8}
C {madvlsi/gnd.sym} 260 240 0 0 {name=l25 lab=GND}
C {devices/code.sym} -210 -40 0 0 {name=SPICE only_toplevel=false value=".param W=1
.param L=8
.control
set wr_vecnames
set wr_singlescale
let code = 0
  while code < 128
    if code eq 0
      let b0 = 0
    else
      let b0 = code % 2
    end
    if floor(code / 2) eq 0
      let b1 = 0
    else
      let b1 = floor(code / 2) % 2
    end
    if floor(code / 4) eq 0
      let b2 = 0
    else
      let b2 = floor(code / 4) % 2
    end
    if floor(code / 8) eq 0
      let b3 = 0
    else
      let b3 = floor(code / 8) % 2
    end
    if floor(code / 16) eq 0
      let b4 = 0
    else 
      let b4 = floor(code / 16) % 2
    end
    if floor(code / 32) eq 0
      let b5 = 0
    else
      let b5 = floor(code / 32) % 2
    end
    if floor(code / 64) eq 0
      let b6 = 0
    else
      let b6 = floor(code / 64) % 2
    end
    alter vb0 $&b0
    alter vb1 $&b1
    alter vb2 $&b2
    alter vb3 $&b3
    alter vb4 $&b4
    alter vb5 $&b5
    alter vb6 $&b6
    save all
    op
    wrdata ~/Documents/current-output-dac-vlsi/simulations/dac_paper_sim.txt i(vb0) i(vb1) i(vb2) i(vb3) i(vb4) i(vb5) i(vb6) i(Vout) i(Vdump)
    if code eq 0
      set appendwrite
      set wr_vecnames = FALSE
    end
    let code = code + 1
  end
  quit
.endc"}
C {devices/lab_pin.sym} 260 180 1 0 {name=p19 sig_type=std_logic lab=b6}
C {devices/lab_pin.sym} 490 180 1 0 {name=p20 sig_type=std_logic lab=b5}
C {devices/lab_pin.sym} 720 180 1 0 {name=p21 sig_type=std_logic lab=b4}
C {devices/lab_pin.sym} 950 180 1 0 {name=p22 sig_type=std_logic lab=b3}
C {devices/lab_pin.sym} 1180 180 1 0 {name=p23 sig_type=std_logic lab=b2}
C {devices/lab_pin.sym} 1410 180 1 0 {name=p24 sig_type=std_logic lab=b1}
C {devices/lab_pin.sym} 1640 180 1 0 {name=p25 sig_type=std_logic lab=b0}
C {devices/lab_pin.sym} 260 70 2 0 {name=p26 sig_type=std_logic lab=b6}
C {devices/lab_pin.sym} 490 70 2 0 {name=p27 sig_type=std_logic lab=b5}
C {devices/lab_pin.sym} 720 70 2 0 {name=p28 sig_type=std_logic lab=b4}
C {devices/lab_pin.sym} 950 70 2 0 {name=p29 sig_type=std_logic lab=b3}
C {devices/lab_pin.sym} 1180 70 2 0 {name=p30 sig_type=std_logic lab=b2}
C {devices/lab_pin.sym} 1410 70 2 0 {name=p31 sig_type=std_logic lab=b1}
C {devices/lab_pin.sym} 1640 70 2 0 {name=p32 sig_type=std_logic lab=b0}
