// Seed: 1768716933
module module_0 #(
    parameter id_16 = 32'd64
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wor id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_15;
  ;
  logic _id_16;
  wire id_17, id_18;
  logic [7:0] id_19 = id_12;
  logic id_20;
  assign id_15 = id_19[id_16];
  assign id_4  = -1;
  parameter id_21 = 1;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1
);
  assign id_0 = 1 ? -1 : -1'b0;
  logic id_3;
  logic [-1 'b0 : -1] id_4;
  ;
  assign id_3 = -1'd0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
