// Seed: 377272176
program module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign module_1.id_3 = 0;
endprogram
module module_1 (
    output wor   id_0,
    output wire  id_1,
    output tri0  id_2,
    input  wand  id_3,
    input  tri   id_4,
    output uwire id_5,
    input  wor   id_6,
    output wand  id_7,
    input  wand  id_8
);
  wire id_10, id_11;
  parameter id_12 = 1 == 1 ? 1 : 1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_11,
      id_12,
      id_11,
      id_11
  );
  logic id_13, id_14 = id_6;
endmodule
