{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1606362388182 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "exam_108_1 EP3C16Q240C8 " "Selected device EP3C16Q240C8 for design \"exam_108_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606362388208 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606362388254 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606362388255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606362388255 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1606362388367 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606362388377 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606362388582 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1606362388582 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1606362388582 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 6282 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606362388590 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 6284 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606362388590 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 6286 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606362388590 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 6288 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606362388590 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 6290 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1606362388590 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1606362388590 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606362388592 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1606362388603 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1606362389563 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "exam_108_1.sdc " "Synopsys Design Constraints File file not found: 'exam_108_1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1606362389573 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1606362389573 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1606362389588 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1606362389598 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1606362389598 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fin~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Automatically promoted node fin~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 9 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fin~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 6265 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606362389748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:u1\|clk_1MHz  " "Automatically promoted node clock_generator:u1\|clk_1MHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:u1\|clk_1MHz~0 " "Destination node clock_generator:u1\|clk_1MHz~0" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/clock_generator.vhd" 9 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_1MHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 3527 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/clock_generator.vhd" 9 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_1MHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 911 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606362389748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD_DRV:u3\|up_mdu5:u0\|fout  " "Automatically promoted node LCD_DRV:u3\|up_mdu5:u0\|fout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_DRV:u3\|up_mdu5:u0\|fout~0 " "Destination node LCD_DRV:u3\|up_mdu5:u0\|fout~0" {  } { { "up_mdu5.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/up_mdu5.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u3|up_mdu5:u0|fout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 5706 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } { { "up_mdu5.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/up_mdu5.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DRV:u3|up_mdu5:u0|fout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606362389748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:u1\|clk_100Hz  " "Automatically promoted node clock_generator:u1\|clk_100Hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:u1\|clk_100Hz~0 " "Destination node clock_generator:u1\|clk_100Hz~0" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/clock_generator.vhd" 11 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_100Hz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 2403 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/clock_generator.vhd" 11 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_100Hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 913 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606362389748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u7\|countE1  " "Automatically promoted node uart:u7\|countE1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[0\] " "Destination node uart:u7\|\\baud:i1\[0\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[1\] " "Destination node uart:u7\|\\baud:i1\[1\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[2\] " "Destination node uart:u7\|\\baud:i1\[2\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[3\] " "Destination node uart:u7\|\\baud:i1\[3\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[4\] " "Destination node uart:u7\|\\baud:i1\[4\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[5\] " "Destination node uart:u7\|\\baud:i1\[5\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[6\] " "Destination node uart:u7\|\\baud:i1\[6\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[7\] " "Destination node uart:u7\|\\baud:i1\[7\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[8\] " "Destination node uart:u7\|\\baud:i1\[8\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|\\baud:i1\[9\] " "Destination node uart:u7\|\\baud:i1\[9\]" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|\baud:i1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|countE1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 321 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606362389748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FD\[12\]  " "Automatically promoted node FD\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[12\]~44 " "Destination node FD\[12\]~44" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 169 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[12]~44 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 3482 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 169 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 1027 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606362389748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seven_seg_display:u8\|FD\[10\]  " "Automatically promoted node seven_seg_display:u8\|FD\[10\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:u8\|FD\[10\]~19 " "Destination node seven_seg_display:u8\|FD\[10\]~19" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 25 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:u8|FD[10]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 2424 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 25 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:u8|FD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606362389748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u7\|uck1  " "Automatically promoted node uart:u7\|uck1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|uck1~0 " "Destination node uart:u7\|uck1~0" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 18 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|uck1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 4628 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 18 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|uck1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606362389748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FD\[22\]  " "Automatically promoted node FD\[22\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[22\]~64 " "Destination node FD\[22\]~64" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 169 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[22]~64 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 3560 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 169 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FD[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 1017 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606362389748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u7\|uck2  " "Automatically promoted node uart:u7\|uck2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u7\|uck2~0 " "Destination node uart:u7\|uck2~0" {  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 18 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|uck2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 3459 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } { { "uart.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/uart.vhd" 18 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u7|uck2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606362389748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "keypad:u4\|tmpTouch  " "Automatically promoted node keypad:u4\|tmpTouch " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_LED\[0\]~0 " "Destination node main_LED\[0\]~0" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 283 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { main_LED[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 2281 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "main_LED\[1\]~1 " "Destination node main_LED\[1\]~1" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 283 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { main_LED[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 2282 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdControl:u2\|LED\[14\]~0 " "Destination node lcdControl:u2\|LED\[14\]~0" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 177 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcdControl:u2|LED[14]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 2305 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ssd_data\[19\]~0 " "Destination node ssd_data\[19\]~0" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 283 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ssd_data[19]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 2781 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ssd_data\[3\]~1 " "Destination node ssd_data\[3\]~1" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 283 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ssd_data[3]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 3133 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\scan:matrixfsm\[1\]~4 " "Destination node \\scan:matrixfsm\[1\]~4" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { \scan:matrixfsm[1]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 3493 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector2~0 " "Destination node Selector2~0" {  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 291 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 3514 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "process_5~5 " "Destination node process_5~5" {  } { { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { process_5~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 3515 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdControl:u2\|LED\[14\]~5 " "Destination node lcdControl:u2\|LED\[14\]~5" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 177 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcdControl:u2|LED[14]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 3576 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcdControl:u2\|fsm~28 " "Destination node lcdControl:u2\|fsm~28" {  } { { "lcdcontrol.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/lcdcontrol.vhd" 100 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lcdControl:u2|fsm~28 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 3702 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } { { "keypad.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/keypad.vhd" 30 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad:u4|tmpTouch } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606362389748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:u1\|clk_1KHz  " "Automatically promoted node clock_generator:u1\|clk_1KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_generator:u1\|clk_1KHz~0 " "Destination node clock_generator:u1\|clk_1KHz~0" {  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/clock_generator.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_1KHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 3901 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } { { "clock_generator.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/clock_generator.vhd" 10 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_generator:u1|clk_1KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 912 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606362389748 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nReset~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4)) " "Automatically promoted node nReset~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad:u4\|key_scan\[0\] " "Destination node keypad:u4\|key_scan\[0\]" {  } { { "keypad.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/keypad.vhd" 30 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad:u4|key_scan[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad:u4\|scan_number\[0\] " "Destination node keypad:u4\|scan_number\[0\]" {  } { { "keypad.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/keypad.vhd" 30 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad:u4|scan_number[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad:u4\|key_scan\[3\] " "Destination node keypad:u4\|key_scan\[3\]" {  } { { "keypad.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/keypad.vhd" 30 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad:u4|key_scan[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad:u4\|key_scan\[2\] " "Destination node keypad:u4\|key_scan\[2\]" {  } { { "keypad.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/keypad.vhd" 30 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad:u4|key_scan[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keypad:u4\|key_scan\[1\] " "Destination node keypad:u4\|key_scan\[1\]" {  } { { "keypad.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/keypad.vhd" 30 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { keypad:u4|key_scan[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:u8\|dot " "Destination node seven_seg_display:u8\|dot" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 33 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:u8|dot } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:u8\|ssd\[6\] " "Destination node seven_seg_display:u8\|ssd\[6\]" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 33 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:u8|ssd[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:u8\|ssd\[5\] " "Destination node seven_seg_display:u8\|ssd\[5\]" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 33 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:u8|ssd[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:u8\|ssd\[4\] " "Destination node seven_seg_display:u8\|ssd\[4\]" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 33 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:u8|ssd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_seg_display:u8\|ssd\[3\] " "Destination node seven_seg_display:u8\|ssd\[3\]" {  } { { "seven_seg_display.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/seven_seg_display.vhd" 33 -1 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_seg_display:u8|ssd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1606362389748 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1606362389748 ""}  } { { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 9 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nReset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 6264 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1606362389748 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606362390361 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606362390371 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606362390371 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606362390371 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606362390381 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606362390381 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606362391103 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1606362391103 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606362391103 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iroiroLED\[0\] " "Node \"iroiroLED\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iroiroLED\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1606362391193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iroiroLED\[1\] " "Node \"iroiroLED\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iroiroLED\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1606362391193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iroiroLED\[2\] " "Node \"iroiroLED\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iroiroLED\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1606362391193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iroiroLED\[3\] " "Node \"iroiroLED\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iroiroLED\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1606362391193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iroiroLED\[4\] " "Node \"iroiroLED\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iroiroLED\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1606362391193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iroiroLED\[5\] " "Node \"iroiroLED\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iroiroLED\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1606362391193 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1606362391193 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606362391193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606362392163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606362393109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606362393129 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606362396877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606362396877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606362397569 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1606362400237 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606362400237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606362404439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1606362404439 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1606362404439 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.31 " "Total time spent on timing analysis during the Fitter is 4.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1606362404519 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606362404569 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606362405124 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606362405164 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606362405505 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606362406450 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1606362406973 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "5 " "Following 5 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD178_sda a permanently disabled " "Pin SD178_sda has a permanently disabled output enable" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { SD178_sda } } } { "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD178_sda" } } } } { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 10 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178_sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1606362406993 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD178_scl a permanently disabled " "Pin SD178_scl has a permanently disabled output enable" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { SD178_scl } } } { "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD178_scl" } } } } { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 11 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD178_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1606362406993 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TSL2561_sda a permanently disabled " "Pin TSL2561_sda has a permanently disabled output enable" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { TSL2561_sda } } } { "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TSL2561_sda" } } } } { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 13 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TSL2561_sda } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1606362406993 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TSL2561_scl a permanently disabled " "Pin TSL2561_scl has a permanently disabled output enable" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { TSL2561_scl } } } { "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TSL2561_scl" } } } } { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 14 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TSL2561_scl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1606362406993 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DHT11_PIN a permanently disabled " "Pin DHT11_PIN has a permanently disabled output enable" {  } { { "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_13.0/quartus/bin64/pin_planner.ppl" { DHT11_PIN } } } { "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DHT11_PIN" } } } } { "exam_108_1.vhd" "" { Text "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/exam_108_1.vhd" 15 0 0 } } { "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DHT11_PIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1606362406993 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1606362406993 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/VHDL/Alast_game/exam/exam_108_1/output_files/exam_108_1.fit.smsg " "Generated suppressed messages file D:/Quartus/VHDL/Alast_game/exam/exam_108_1/output_files/exam_108_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606362407305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5588 " "Peak virtual memory: 5588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606362408048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 11:46:48 2020 " "Processing ended: Thu Nov 26 11:46:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606362408048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606362408048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606362408048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606362408048 ""}
