
UART_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ec8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000090  080050a8  080050a8  000060a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005138  08005138  0000705c  2**0
                  CONTENTS
  4 .ARM          00000008  08005138  08005138  00006138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005140  08005140  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005140  08005140  00006140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005144  08005144  00006144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005148  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000026c  2000005c  080051a4  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002c8  080051a4  000072c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000106f4  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002126  00000000  00000000  00017780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000da0  00000000  00000000  000198a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a75  00000000  00000000  0001a648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fd1e  00000000  00000000  0001b0bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000104de  00000000  00000000  0003addb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d2fee  00000000  00000000  0004b2b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011e2a7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003e64  00000000  00000000  0011e2ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  00122150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005090 	.word	0x08005090

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	08005090 	.word	0x08005090

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b96a 	b.w	80005bc <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	460c      	mov	r4, r1
 8000308:	2b00      	cmp	r3, #0
 800030a:	d14e      	bne.n	80003aa <__udivmoddi4+0xaa>
 800030c:	4694      	mov	ip, r2
 800030e:	458c      	cmp	ip, r1
 8000310:	4686      	mov	lr, r0
 8000312:	fab2 f282 	clz	r2, r2
 8000316:	d962      	bls.n	80003de <__udivmoddi4+0xde>
 8000318:	b14a      	cbz	r2, 800032e <__udivmoddi4+0x2e>
 800031a:	f1c2 0320 	rsb	r3, r2, #32
 800031e:	4091      	lsls	r1, r2
 8000320:	fa20 f303 	lsr.w	r3, r0, r3
 8000324:	fa0c fc02 	lsl.w	ip, ip, r2
 8000328:	4319      	orrs	r1, r3
 800032a:	fa00 fe02 	lsl.w	lr, r0, r2
 800032e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000332:	fa1f f68c 	uxth.w	r6, ip
 8000336:	fbb1 f4f7 	udiv	r4, r1, r7
 800033a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800033e:	fb07 1114 	mls	r1, r7, r4, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb04 f106 	mul.w	r1, r4, r6
 800034a:	4299      	cmp	r1, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x64>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f104 30ff 	add.w	r0, r4, #4294967295
 8000356:	f080 8112 	bcs.w	800057e <__udivmoddi4+0x27e>
 800035a:	4299      	cmp	r1, r3
 800035c:	f240 810f 	bls.w	800057e <__udivmoddi4+0x27e>
 8000360:	3c02      	subs	r4, #2
 8000362:	4463      	add	r3, ip
 8000364:	1a59      	subs	r1, r3, r1
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb1 f0f7 	udiv	r0, r1, r7
 800036e:	fb07 1110 	mls	r1, r7, r0, r1
 8000372:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000376:	fb00 f606 	mul.w	r6, r0, r6
 800037a:	429e      	cmp	r6, r3
 800037c:	d90a      	bls.n	8000394 <__udivmoddi4+0x94>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 31ff 	add.w	r1, r0, #4294967295
 8000386:	f080 80fc 	bcs.w	8000582 <__udivmoddi4+0x282>
 800038a:	429e      	cmp	r6, r3
 800038c:	f240 80f9 	bls.w	8000582 <__udivmoddi4+0x282>
 8000390:	4463      	add	r3, ip
 8000392:	3802      	subs	r0, #2
 8000394:	1b9b      	subs	r3, r3, r6
 8000396:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800039a:	2100      	movs	r1, #0
 800039c:	b11d      	cbz	r5, 80003a6 <__udivmoddi4+0xa6>
 800039e:	40d3      	lsrs	r3, r2
 80003a0:	2200      	movs	r2, #0
 80003a2:	e9c5 3200 	strd	r3, r2, [r5]
 80003a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d905      	bls.n	80003ba <__udivmoddi4+0xba>
 80003ae:	b10d      	cbz	r5, 80003b4 <__udivmoddi4+0xb4>
 80003b0:	e9c5 0100 	strd	r0, r1, [r5]
 80003b4:	2100      	movs	r1, #0
 80003b6:	4608      	mov	r0, r1
 80003b8:	e7f5      	b.n	80003a6 <__udivmoddi4+0xa6>
 80003ba:	fab3 f183 	clz	r1, r3
 80003be:	2900      	cmp	r1, #0
 80003c0:	d146      	bne.n	8000450 <__udivmoddi4+0x150>
 80003c2:	42a3      	cmp	r3, r4
 80003c4:	d302      	bcc.n	80003cc <__udivmoddi4+0xcc>
 80003c6:	4290      	cmp	r0, r2
 80003c8:	f0c0 80f0 	bcc.w	80005ac <__udivmoddi4+0x2ac>
 80003cc:	1a86      	subs	r6, r0, r2
 80003ce:	eb64 0303 	sbc.w	r3, r4, r3
 80003d2:	2001      	movs	r0, #1
 80003d4:	2d00      	cmp	r5, #0
 80003d6:	d0e6      	beq.n	80003a6 <__udivmoddi4+0xa6>
 80003d8:	e9c5 6300 	strd	r6, r3, [r5]
 80003dc:	e7e3      	b.n	80003a6 <__udivmoddi4+0xa6>
 80003de:	2a00      	cmp	r2, #0
 80003e0:	f040 8090 	bne.w	8000504 <__udivmoddi4+0x204>
 80003e4:	eba1 040c 	sub.w	r4, r1, ip
 80003e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ec:	fa1f f78c 	uxth.w	r7, ip
 80003f0:	2101      	movs	r1, #1
 80003f2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003fa:	fb08 4416 	mls	r4, r8, r6, r4
 80003fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000402:	fb07 f006 	mul.w	r0, r7, r6
 8000406:	4298      	cmp	r0, r3
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x11c>
 800040a:	eb1c 0303 	adds.w	r3, ip, r3
 800040e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x11a>
 8000414:	4298      	cmp	r0, r3
 8000416:	f200 80cd 	bhi.w	80005b4 <__udivmoddi4+0x2b4>
 800041a:	4626      	mov	r6, r4
 800041c:	1a1c      	subs	r4, r3, r0
 800041e:	fa1f f38e 	uxth.w	r3, lr
 8000422:	fbb4 f0f8 	udiv	r0, r4, r8
 8000426:	fb08 4410 	mls	r4, r8, r0, r4
 800042a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800042e:	fb00 f707 	mul.w	r7, r0, r7
 8000432:	429f      	cmp	r7, r3
 8000434:	d908      	bls.n	8000448 <__udivmoddi4+0x148>
 8000436:	eb1c 0303 	adds.w	r3, ip, r3
 800043a:	f100 34ff 	add.w	r4, r0, #4294967295
 800043e:	d202      	bcs.n	8000446 <__udivmoddi4+0x146>
 8000440:	429f      	cmp	r7, r3
 8000442:	f200 80b0 	bhi.w	80005a6 <__udivmoddi4+0x2a6>
 8000446:	4620      	mov	r0, r4
 8000448:	1bdb      	subs	r3, r3, r7
 800044a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800044e:	e7a5      	b.n	800039c <__udivmoddi4+0x9c>
 8000450:	f1c1 0620 	rsb	r6, r1, #32
 8000454:	408b      	lsls	r3, r1
 8000456:	fa22 f706 	lsr.w	r7, r2, r6
 800045a:	431f      	orrs	r7, r3
 800045c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000460:	fa04 f301 	lsl.w	r3, r4, r1
 8000464:	ea43 030c 	orr.w	r3, r3, ip
 8000468:	40f4      	lsrs	r4, r6
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	0c38      	lsrs	r0, r7, #16
 8000470:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000474:	fbb4 fef0 	udiv	lr, r4, r0
 8000478:	fa1f fc87 	uxth.w	ip, r7
 800047c:	fb00 441e 	mls	r4, r0, lr, r4
 8000480:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000484:	fb0e f90c 	mul.w	r9, lr, ip
 8000488:	45a1      	cmp	r9, r4
 800048a:	fa02 f201 	lsl.w	r2, r2, r1
 800048e:	d90a      	bls.n	80004a6 <__udivmoddi4+0x1a6>
 8000490:	193c      	adds	r4, r7, r4
 8000492:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000496:	f080 8084 	bcs.w	80005a2 <__udivmoddi4+0x2a2>
 800049a:	45a1      	cmp	r9, r4
 800049c:	f240 8081 	bls.w	80005a2 <__udivmoddi4+0x2a2>
 80004a0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004a4:	443c      	add	r4, r7
 80004a6:	eba4 0409 	sub.w	r4, r4, r9
 80004aa:	fa1f f983 	uxth.w	r9, r3
 80004ae:	fbb4 f3f0 	udiv	r3, r4, r0
 80004b2:	fb00 4413 	mls	r4, r0, r3, r4
 80004b6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004ba:	fb03 fc0c 	mul.w	ip, r3, ip
 80004be:	45a4      	cmp	ip, r4
 80004c0:	d907      	bls.n	80004d2 <__udivmoddi4+0x1d2>
 80004c2:	193c      	adds	r4, r7, r4
 80004c4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004c8:	d267      	bcs.n	800059a <__udivmoddi4+0x29a>
 80004ca:	45a4      	cmp	ip, r4
 80004cc:	d965      	bls.n	800059a <__udivmoddi4+0x29a>
 80004ce:	3b02      	subs	r3, #2
 80004d0:	443c      	add	r4, r7
 80004d2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004d6:	fba0 9302 	umull	r9, r3, r0, r2
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	429c      	cmp	r4, r3
 80004e0:	46ce      	mov	lr, r9
 80004e2:	469c      	mov	ip, r3
 80004e4:	d351      	bcc.n	800058a <__udivmoddi4+0x28a>
 80004e6:	d04e      	beq.n	8000586 <__udivmoddi4+0x286>
 80004e8:	b155      	cbz	r5, 8000500 <__udivmoddi4+0x200>
 80004ea:	ebb8 030e 	subs.w	r3, r8, lr
 80004ee:	eb64 040c 	sbc.w	r4, r4, ip
 80004f2:	fa04 f606 	lsl.w	r6, r4, r6
 80004f6:	40cb      	lsrs	r3, r1
 80004f8:	431e      	orrs	r6, r3
 80004fa:	40cc      	lsrs	r4, r1
 80004fc:	e9c5 6400 	strd	r6, r4, [r5]
 8000500:	2100      	movs	r1, #0
 8000502:	e750      	b.n	80003a6 <__udivmoddi4+0xa6>
 8000504:	f1c2 0320 	rsb	r3, r2, #32
 8000508:	fa20 f103 	lsr.w	r1, r0, r3
 800050c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000510:	fa24 f303 	lsr.w	r3, r4, r3
 8000514:	4094      	lsls	r4, r2
 8000516:	430c      	orrs	r4, r1
 8000518:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800051c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000520:	fa1f f78c 	uxth.w	r7, ip
 8000524:	fbb3 f0f8 	udiv	r0, r3, r8
 8000528:	fb08 3110 	mls	r1, r8, r0, r3
 800052c:	0c23      	lsrs	r3, r4, #16
 800052e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000532:	fb00 f107 	mul.w	r1, r0, r7
 8000536:	4299      	cmp	r1, r3
 8000538:	d908      	bls.n	800054c <__udivmoddi4+0x24c>
 800053a:	eb1c 0303 	adds.w	r3, ip, r3
 800053e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000542:	d22c      	bcs.n	800059e <__udivmoddi4+0x29e>
 8000544:	4299      	cmp	r1, r3
 8000546:	d92a      	bls.n	800059e <__udivmoddi4+0x29e>
 8000548:	3802      	subs	r0, #2
 800054a:	4463      	add	r3, ip
 800054c:	1a5b      	subs	r3, r3, r1
 800054e:	b2a4      	uxth	r4, r4
 8000550:	fbb3 f1f8 	udiv	r1, r3, r8
 8000554:	fb08 3311 	mls	r3, r8, r1, r3
 8000558:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800055c:	fb01 f307 	mul.w	r3, r1, r7
 8000560:	42a3      	cmp	r3, r4
 8000562:	d908      	bls.n	8000576 <__udivmoddi4+0x276>
 8000564:	eb1c 0404 	adds.w	r4, ip, r4
 8000568:	f101 36ff 	add.w	r6, r1, #4294967295
 800056c:	d213      	bcs.n	8000596 <__udivmoddi4+0x296>
 800056e:	42a3      	cmp	r3, r4
 8000570:	d911      	bls.n	8000596 <__udivmoddi4+0x296>
 8000572:	3902      	subs	r1, #2
 8000574:	4464      	add	r4, ip
 8000576:	1ae4      	subs	r4, r4, r3
 8000578:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800057c:	e739      	b.n	80003f2 <__udivmoddi4+0xf2>
 800057e:	4604      	mov	r4, r0
 8000580:	e6f0      	b.n	8000364 <__udivmoddi4+0x64>
 8000582:	4608      	mov	r0, r1
 8000584:	e706      	b.n	8000394 <__udivmoddi4+0x94>
 8000586:	45c8      	cmp	r8, r9
 8000588:	d2ae      	bcs.n	80004e8 <__udivmoddi4+0x1e8>
 800058a:	ebb9 0e02 	subs.w	lr, r9, r2
 800058e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000592:	3801      	subs	r0, #1
 8000594:	e7a8      	b.n	80004e8 <__udivmoddi4+0x1e8>
 8000596:	4631      	mov	r1, r6
 8000598:	e7ed      	b.n	8000576 <__udivmoddi4+0x276>
 800059a:	4603      	mov	r3, r0
 800059c:	e799      	b.n	80004d2 <__udivmoddi4+0x1d2>
 800059e:	4630      	mov	r0, r6
 80005a0:	e7d4      	b.n	800054c <__udivmoddi4+0x24c>
 80005a2:	46d6      	mov	lr, sl
 80005a4:	e77f      	b.n	80004a6 <__udivmoddi4+0x1a6>
 80005a6:	4463      	add	r3, ip
 80005a8:	3802      	subs	r0, #2
 80005aa:	e74d      	b.n	8000448 <__udivmoddi4+0x148>
 80005ac:	4606      	mov	r6, r0
 80005ae:	4623      	mov	r3, r4
 80005b0:	4608      	mov	r0, r1
 80005b2:	e70f      	b.n	80003d4 <__udivmoddi4+0xd4>
 80005b4:	3e02      	subs	r6, #2
 80005b6:	4463      	add	r3, ip
 80005b8:	e730      	b.n	800041c <__udivmoddi4+0x11c>
 80005ba:	bf00      	nop

080005bc <__aeabi_idiv0>:
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop

080005c0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b090      	sub	sp, #64	@ 0x40
 80005c4:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80005c6:	f000 fb22 	bl	8000c0e <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80005ca:	f000 f849 	bl	8000660 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80005ce:	f000 f957 	bl	8000880 <MX_GPIO_Init>
	MX_ADC1_Init();
 80005d2:	f000 f891 	bl	80006f8 <MX_ADC1_Init>
	MX_UART4_Init();
 80005d6:	f000 f907 	bl	80007e8 <MX_UART4_Init>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {

		// Test: Set GPIO pin high
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 80005da:	2201      	movs	r2, #1
 80005dc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005e0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005e4:	f002 f982 	bl	80028ec <HAL_GPIO_WritePin>

		// Get ADC value
		HAL_ADC_Start(&hadc1);
 80005e8:	481a      	ldr	r0, [pc, #104]	@ (8000654 <main+0x94>)
 80005ea:	f000 ff7d 	bl	80014e8 <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 80005ee:	f04f 31ff 	mov.w	r1, #4294967295
 80005f2:	4818      	ldr	r0, [pc, #96]	@ (8000654 <main+0x94>)
 80005f4:	f001 f842 	bl	800167c <HAL_ADC_PollForConversion>
		raw = HAL_ADC_GetValue(&hadc1);
 80005f8:	4816      	ldr	r0, [pc, #88]	@ (8000654 <main+0x94>)
 80005fa:	f001 f933 	bl	8001864 <HAL_ADC_GetValue>
 80005fe:	4603      	mov	r3, r0
 8000600:	87fb      	strh	r3, [r7, #62]	@ 0x3e

		// Test: Set GPIO pin low
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8000602:	2200      	movs	r2, #0
 8000604:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000608:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800060c:	f002 f96e 	bl	80028ec <HAL_GPIO_WritePin>

		// Convert to string and print
		uint32_t voltage_mv = (raw * 3300) / 4096; // Convert to millivolts (3.3V = 3300mV)
 8000610:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8000612:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8000616:	fb02 f303 	mul.w	r3, r2, r3
 800061a:	2b00      	cmp	r3, #0
 800061c:	da01      	bge.n	8000622 <main+0x62>
 800061e:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8000622:	131b      	asrs	r3, r3, #12
 8000624:	63bb      	str	r3, [r7, #56]	@ 0x38
		sprintf(msg, "Raw: %hu, Voltage: %lu mV\r\n", raw, voltage_mv);
 8000626:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8000628:	1d38      	adds	r0, r7, #4
 800062a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800062c:	490a      	ldr	r1, [pc, #40]	@ (8000658 <main+0x98>)
 800062e:	f004 f88f 	bl	8004750 <siprintf>
		HAL_UART_Transmit(&huart4, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000632:	1d3b      	adds	r3, r7, #4
 8000634:	4618      	mov	r0, r3
 8000636:	f7ff fdf3 	bl	8000220 <strlen>
 800063a:	4603      	mov	r3, r0
 800063c:	b29a      	uxth	r2, r3
 800063e:	1d39      	adds	r1, r7, #4
 8000640:	f04f 33ff 	mov.w	r3, #4294967295
 8000644:	4805      	ldr	r0, [pc, #20]	@ (800065c <main+0x9c>)
 8000646:	f003 f9d7 	bl	80039f8 <HAL_UART_Transmit>

		// Pretend we have to do something else for a while
		HAL_Delay(1);
 800064a:	2001      	movs	r0, #1
 800064c:	f000 fb50 	bl	8000cf0 <HAL_Delay>
	while (1) {
 8000650:	bf00      	nop
 8000652:	e7c2      	b.n	80005da <main+0x1a>
 8000654:	20000078 	.word	0x20000078
 8000658:	080050a8 	.word	0x080050a8
 800065c:	200000e4 	.word	0x200000e4

08000660 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000660:	b580      	push	{r7, lr}
 8000662:	b094      	sub	sp, #80	@ 0x50
 8000664:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000666:	f107 0318 	add.w	r3, r7, #24
 800066a:	2238      	movs	r2, #56	@ 0x38
 800066c:	2100      	movs	r1, #0
 800066e:	4618      	mov	r0, r3
 8000670:	f004 f88e 	bl	8004790 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000674:	1d3b      	adds	r3, r7, #4
 8000676:	2200      	movs	r2, #0
 8000678:	601a      	str	r2, [r3, #0]
 800067a:	605a      	str	r2, [r3, #4]
 800067c:	609a      	str	r2, [r3, #8]
 800067e:	60da      	str	r2, [r3, #12]
 8000680:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000682:	2000      	movs	r0, #0
 8000684:	f002 f94a 	bl	800291c <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000688:	2302      	movs	r3, #2
 800068a:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800068c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000690:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000692:	2340      	movs	r3, #64	@ 0x40
 8000694:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000696:	2302      	movs	r3, #2
 8000698:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800069a:	2302      	movs	r3, #2
 800069c:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800069e:	2304      	movs	r3, #4
 80006a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 80006a2:	2355      	movs	r3, #85	@ 0x55
 80006a4:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006a6:	2302      	movs	r3, #2
 80006a8:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006aa:	2302      	movs	r3, #2
 80006ac:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006ae:	2302      	movs	r3, #2
 80006b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80006b2:	f107 0318 	add.w	r3, r7, #24
 80006b6:	4618      	mov	r0, r3
 80006b8:	f002 f9e4 	bl	8002a84 <HAL_RCC_OscConfig>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <SystemClock_Config+0x66>
		Error_Handler();
 80006c2:	f000 f929 	bl	8000918 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80006c6:	230f      	movs	r3, #15
 80006c8:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ca:	2303      	movs	r3, #3
 80006cc:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ce:	2300      	movs	r3, #0
 80006d0:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006d2:	2300      	movs	r3, #0
 80006d4:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006d6:	2300      	movs	r3, #0
 80006d8:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) {
 80006da:	1d3b      	adds	r3, r7, #4
 80006dc:	2104      	movs	r1, #4
 80006de:	4618      	mov	r0, r3
 80006e0:	f002 fce2 	bl	80030a8 <HAL_RCC_ClockConfig>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <SystemClock_Config+0x8e>
		Error_Handler();
 80006ea:	f000 f915 	bl	8000918 <Error_Handler>
	}
}
 80006ee:	bf00      	nop
 80006f0:	3750      	adds	r7, #80	@ 0x50
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
	...

080006f8 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b08c      	sub	sp, #48	@ 0x30
 80006fc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_MultiModeTypeDef multimode = { 0 };
 80006fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000702:	2200      	movs	r2, #0
 8000704:	601a      	str	r2, [r3, #0]
 8000706:	605a      	str	r2, [r3, #4]
 8000708:	609a      	str	r2, [r3, #8]
	ADC_ChannelConfTypeDef sConfig = { 0 };
 800070a:	1d3b      	adds	r3, r7, #4
 800070c:	2220      	movs	r2, #32
 800070e:	2100      	movs	r1, #0
 8000710:	4618      	mov	r0, r3
 8000712:	f004 f83d 	bl	8004790 <memset>

	/* USER CODE END ADC1_Init 1 */

	/** Common config
	 */
	hadc1.Instance = ADC1;
 8000716:	4b32      	ldr	r3, [pc, #200]	@ (80007e0 <MX_ADC1_Init+0xe8>)
 8000718:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800071c:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800071e:	4b30      	ldr	r3, [pc, #192]	@ (80007e0 <MX_ADC1_Init+0xe8>)
 8000720:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000724:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000726:	4b2e      	ldr	r3, [pc, #184]	@ (80007e0 <MX_ADC1_Init+0xe8>)
 8000728:	2200      	movs	r2, #0
 800072a:	609a      	str	r2, [r3, #8]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800072c:	4b2c      	ldr	r3, [pc, #176]	@ (80007e0 <MX_ADC1_Init+0xe8>)
 800072e:	2200      	movs	r2, #0
 8000730:	60da      	str	r2, [r3, #12]
	hadc1.Init.GainCompensation = 0;
 8000732:	4b2b      	ldr	r3, [pc, #172]	@ (80007e0 <MX_ADC1_Init+0xe8>)
 8000734:	2200      	movs	r2, #0
 8000736:	611a      	str	r2, [r3, #16]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000738:	4b29      	ldr	r3, [pc, #164]	@ (80007e0 <MX_ADC1_Init+0xe8>)
 800073a:	2200      	movs	r2, #0
 800073c:	615a      	str	r2, [r3, #20]
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800073e:	4b28      	ldr	r3, [pc, #160]	@ (80007e0 <MX_ADC1_Init+0xe8>)
 8000740:	2204      	movs	r2, #4
 8000742:	619a      	str	r2, [r3, #24]
	hadc1.Init.LowPowerAutoWait = DISABLE;
 8000744:	4b26      	ldr	r3, [pc, #152]	@ (80007e0 <MX_ADC1_Init+0xe8>)
 8000746:	2200      	movs	r2, #0
 8000748:	771a      	strb	r2, [r3, #28]
	hadc1.Init.ContinuousConvMode = DISABLE;
 800074a:	4b25      	ldr	r3, [pc, #148]	@ (80007e0 <MX_ADC1_Init+0xe8>)
 800074c:	2200      	movs	r2, #0
 800074e:	775a      	strb	r2, [r3, #29]
	hadc1.Init.NbrOfConversion = 1;
 8000750:	4b23      	ldr	r3, [pc, #140]	@ (80007e0 <MX_ADC1_Init+0xe8>)
 8000752:	2201      	movs	r2, #1
 8000754:	621a      	str	r2, [r3, #32]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000756:	4b22      	ldr	r3, [pc, #136]	@ (80007e0 <MX_ADC1_Init+0xe8>)
 8000758:	2200      	movs	r2, #0
 800075a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800075e:	4b20      	ldr	r3, [pc, #128]	@ (80007e0 <MX_ADC1_Init+0xe8>)
 8000760:	2200      	movs	r2, #0
 8000762:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000764:	4b1e      	ldr	r3, [pc, #120]	@ (80007e0 <MX_ADC1_Init+0xe8>)
 8000766:	2200      	movs	r2, #0
 8000768:	631a      	str	r2, [r3, #48]	@ 0x30
	hadc1.Init.DMAContinuousRequests = DISABLE;
 800076a:	4b1d      	ldr	r3, [pc, #116]	@ (80007e0 <MX_ADC1_Init+0xe8>)
 800076c:	2200      	movs	r2, #0
 800076e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
	hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000772:	4b1b      	ldr	r3, [pc, #108]	@ (80007e0 <MX_ADC1_Init+0xe8>)
 8000774:	2200      	movs	r2, #0
 8000776:	63da      	str	r2, [r3, #60]	@ 0x3c
	hadc1.Init.OversamplingMode = DISABLE;
 8000778:	4b19      	ldr	r3, [pc, #100]	@ (80007e0 <MX_ADC1_Init+0xe8>)
 800077a:	2200      	movs	r2, #0
 800077c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8000780:	4817      	ldr	r0, [pc, #92]	@ (80007e0 <MX_ADC1_Init+0xe8>)
 8000782:	f000 fd03 	bl	800118c <HAL_ADC_Init>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <MX_ADC1_Init+0x98>
		Error_Handler();
 800078c:	f000 f8c4 	bl	8000918 <Error_Handler>
	}

	/** Configure the ADC multi-mode
	 */
	multimode.Mode = ADC_MODE_INDEPENDENT;
 8000790:	2300      	movs	r3, #0
 8000792:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 8000794:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000798:	4619      	mov	r1, r3
 800079a:	4811      	ldr	r0, [pc, #68]	@ (80007e0 <MX_ADC1_Init+0xe8>)
 800079c:	f001 fd58 	bl	8002250 <HAL_ADCEx_MultiModeConfigChannel>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <MX_ADC1_Init+0xb2>
		Error_Handler();
 80007a6:	f000 f8b7 	bl	8000918 <Error_Handler>
	}

	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 80007aa:	4b0e      	ldr	r3, [pc, #56]	@ (80007e4 <MX_ADC1_Init+0xec>)
 80007ac:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80007ae:	2306      	movs	r3, #6
 80007b0:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80007b2:	2300      	movs	r3, #0
 80007b4:	60fb      	str	r3, [r7, #12]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007b6:	237f      	movs	r3, #127	@ 0x7f
 80007b8:	613b      	str	r3, [r7, #16]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007ba:	2304      	movs	r3, #4
 80007bc:	617b      	str	r3, [r7, #20]
	sConfig.Offset = 0;
 80007be:	2300      	movs	r3, #0
 80007c0:	61bb      	str	r3, [r7, #24]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 80007c2:	1d3b      	adds	r3, r7, #4
 80007c4:	4619      	mov	r1, r3
 80007c6:	4806      	ldr	r0, [pc, #24]	@ (80007e0 <MX_ADC1_Init+0xe8>)
 80007c8:	f001 f85a 	bl	8001880 <HAL_ADC_ConfigChannel>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <MX_ADC1_Init+0xde>
		Error_Handler();
 80007d2:	f000 f8a1 	bl	8000918 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 80007d6:	bf00      	nop
 80007d8:	3730      	adds	r7, #48	@ 0x30
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	20000078 	.word	0x20000078
 80007e4:	14f00020 	.word	0x14f00020

080007e8 <MX_UART4_Init>:
/**
 * @brief UART4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_UART4_Init(void) {
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0
	/* USER CODE END UART4_Init 0 */

	/* USER CODE BEGIN UART4_Init 1 */

	/* USER CODE END UART4_Init 1 */
	huart4.Instance = UART4;
 80007ec:	4b22      	ldr	r3, [pc, #136]	@ (8000878 <MX_UART4_Init+0x90>)
 80007ee:	4a23      	ldr	r2, [pc, #140]	@ (800087c <MX_UART4_Init+0x94>)
 80007f0:	601a      	str	r2, [r3, #0]
	huart4.Init.BaudRate = 115200;
 80007f2:	4b21      	ldr	r3, [pc, #132]	@ (8000878 <MX_UART4_Init+0x90>)
 80007f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007f8:	605a      	str	r2, [r3, #4]
	huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80007fa:	4b1f      	ldr	r3, [pc, #124]	@ (8000878 <MX_UART4_Init+0x90>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	609a      	str	r2, [r3, #8]
	huart4.Init.StopBits = UART_STOPBITS_1;
 8000800:	4b1d      	ldr	r3, [pc, #116]	@ (8000878 <MX_UART4_Init+0x90>)
 8000802:	2200      	movs	r2, #0
 8000804:	60da      	str	r2, [r3, #12]
	huart4.Init.Parity = UART_PARITY_NONE;
 8000806:	4b1c      	ldr	r3, [pc, #112]	@ (8000878 <MX_UART4_Init+0x90>)
 8000808:	2200      	movs	r2, #0
 800080a:	611a      	str	r2, [r3, #16]
	huart4.Init.Mode = UART_MODE_TX_RX;
 800080c:	4b1a      	ldr	r3, [pc, #104]	@ (8000878 <MX_UART4_Init+0x90>)
 800080e:	220c      	movs	r2, #12
 8000810:	615a      	str	r2, [r3, #20]
	huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000812:	4b19      	ldr	r3, [pc, #100]	@ (8000878 <MX_UART4_Init+0x90>)
 8000814:	2200      	movs	r2, #0
 8000816:	619a      	str	r2, [r3, #24]
	huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000818:	4b17      	ldr	r3, [pc, #92]	@ (8000878 <MX_UART4_Init+0x90>)
 800081a:	2200      	movs	r2, #0
 800081c:	61da      	str	r2, [r3, #28]
	huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800081e:	4b16      	ldr	r3, [pc, #88]	@ (8000878 <MX_UART4_Init+0x90>)
 8000820:	2200      	movs	r2, #0
 8000822:	621a      	str	r2, [r3, #32]
	huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000824:	4b14      	ldr	r3, [pc, #80]	@ (8000878 <MX_UART4_Init+0x90>)
 8000826:	2200      	movs	r2, #0
 8000828:	625a      	str	r2, [r3, #36]	@ 0x24
	huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800082a:	4b13      	ldr	r3, [pc, #76]	@ (8000878 <MX_UART4_Init+0x90>)
 800082c:	2200      	movs	r2, #0
 800082e:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&huart4) != HAL_OK) {
 8000830:	4811      	ldr	r0, [pc, #68]	@ (8000878 <MX_UART4_Init+0x90>)
 8000832:	f003 f891 	bl	8003958 <HAL_UART_Init>
 8000836:	4603      	mov	r3, r0
 8000838:	2b00      	cmp	r3, #0
 800083a:	d001      	beq.n	8000840 <MX_UART4_Init+0x58>
		Error_Handler();
 800083c:	f000 f86c 	bl	8000918 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8)
 8000840:	2100      	movs	r1, #0
 8000842:	480d      	ldr	r0, [pc, #52]	@ (8000878 <MX_UART4_Init+0x90>)
 8000844:	f003 feba 	bl	80045bc <HAL_UARTEx_SetTxFifoThreshold>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <MX_UART4_Init+0x6a>
			!= HAL_OK) {
		Error_Handler();
 800084e:	f000 f863 	bl	8000918 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8)
 8000852:	2100      	movs	r1, #0
 8000854:	4808      	ldr	r0, [pc, #32]	@ (8000878 <MX_UART4_Init+0x90>)
 8000856:	f003 feef 	bl	8004638 <HAL_UARTEx_SetRxFifoThreshold>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <MX_UART4_Init+0x7c>
			!= HAL_OK) {
		Error_Handler();
 8000860:	f000 f85a 	bl	8000918 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK) {
 8000864:	4804      	ldr	r0, [pc, #16]	@ (8000878 <MX_UART4_Init+0x90>)
 8000866:	f003 fe70 	bl	800454a <HAL_UARTEx_DisableFifoMode>
 800086a:	4603      	mov	r3, r0
 800086c:	2b00      	cmp	r3, #0
 800086e:	d001      	beq.n	8000874 <MX_UART4_Init+0x8c>
		Error_Handler();
 8000870:	f000 f852 	bl	8000918 <Error_Handler>
	}
	/* USER CODE BEGIN UART4_Init 2 */

	/* USER CODE END UART4_Init 2 */

}
 8000874:	bf00      	nop
 8000876:	bd80      	pop	{r7, pc}
 8000878:	200000e4 	.word	0x200000e4
 800087c:	40004c00 	.word	0x40004c00

08000880 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000880:	b580      	push	{r7, lr}
 8000882:	b088      	sub	sp, #32
 8000884:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000886:	f107 030c 	add.w	r3, r7, #12
 800088a:	2200      	movs	r2, #0
 800088c:	601a      	str	r2, [r3, #0]
 800088e:	605a      	str	r2, [r3, #4]
 8000890:	609a      	str	r2, [r3, #8]
 8000892:	60da      	str	r2, [r3, #12]
 8000894:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000896:	4b1f      	ldr	r3, [pc, #124]	@ (8000914 <MX_GPIO_Init+0x94>)
 8000898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800089a:	4a1e      	ldr	r2, [pc, #120]	@ (8000914 <MX_GPIO_Init+0x94>)
 800089c:	f043 0302 	orr.w	r3, r3, #2
 80008a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008a2:	4b1c      	ldr	r3, [pc, #112]	@ (8000914 <MX_GPIO_Init+0x94>)
 80008a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008a6:	f003 0302 	and.w	r3, r3, #2
 80008aa:	60bb      	str	r3, [r7, #8]
 80008ac:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80008ae:	4b19      	ldr	r3, [pc, #100]	@ (8000914 <MX_GPIO_Init+0x94>)
 80008b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008b2:	4a18      	ldr	r2, [pc, #96]	@ (8000914 <MX_GPIO_Init+0x94>)
 80008b4:	f043 0301 	orr.w	r3, r3, #1
 80008b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008ba:	4b16      	ldr	r3, [pc, #88]	@ (8000914 <MX_GPIO_Init+0x94>)
 80008bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008be:	f003 0301 	and.w	r3, r3, #1
 80008c2:	607b      	str	r3, [r7, #4]
 80008c4:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80008c6:	4b13      	ldr	r3, [pc, #76]	@ (8000914 <MX_GPIO_Init+0x94>)
 80008c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ca:	4a12      	ldr	r2, [pc, #72]	@ (8000914 <MX_GPIO_Init+0x94>)
 80008cc:	f043 0304 	orr.w	r3, r3, #4
 80008d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008d2:	4b10      	ldr	r3, [pc, #64]	@ (8000914 <MX_GPIO_Init+0x94>)
 80008d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008d6:	f003 0304 	and.w	r3, r3, #4
 80008da:	603b      	str	r3, [r7, #0]
 80008dc:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80008de:	2200      	movs	r2, #0
 80008e0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80008e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008e8:	f002 f800 	bl	80028ec <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PA10 */
	GPIO_InitStruct.Pin = GPIO_PIN_10;
 80008ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008f0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f2:	2301      	movs	r3, #1
 80008f4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f6:	2300      	movs	r3, #0
 80008f8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fa:	2300      	movs	r3, #0
 80008fc:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008fe:	f107 030c 	add.w	r3, r7, #12
 8000902:	4619      	mov	r1, r3
 8000904:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000908:	f001 fe6e 	bl	80025e8 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 800090c:	bf00      	nop
 800090e:	3720      	adds	r7, #32
 8000910:	46bd      	mov	sp, r7
 8000912:	bd80      	pop	{r7, pc}
 8000914:	40021000 	.word	0x40021000

08000918 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800091c:	b672      	cpsid	i
}
 800091e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000920:	bf00      	nop
 8000922:	e7fd      	b.n	8000920 <Error_Handler+0x8>

08000924 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800092a:	4b0f      	ldr	r3, [pc, #60]	@ (8000968 <HAL_MspInit+0x44>)
 800092c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800092e:	4a0e      	ldr	r2, [pc, #56]	@ (8000968 <HAL_MspInit+0x44>)
 8000930:	f043 0301 	orr.w	r3, r3, #1
 8000934:	6613      	str	r3, [r2, #96]	@ 0x60
 8000936:	4b0c      	ldr	r3, [pc, #48]	@ (8000968 <HAL_MspInit+0x44>)
 8000938:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800093a:	f003 0301 	and.w	r3, r3, #1
 800093e:	607b      	str	r3, [r7, #4]
 8000940:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000942:	4b09      	ldr	r3, [pc, #36]	@ (8000968 <HAL_MspInit+0x44>)
 8000944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000946:	4a08      	ldr	r2, [pc, #32]	@ (8000968 <HAL_MspInit+0x44>)
 8000948:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800094c:	6593      	str	r3, [r2, #88]	@ 0x58
 800094e:	4b06      	ldr	r3, [pc, #24]	@ (8000968 <HAL_MspInit+0x44>)
 8000950:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000952:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000956:	603b      	str	r3, [r7, #0]
 8000958:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800095a:	f002 f883 	bl	8002a64 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800095e:	bf00      	nop
 8000960:	3708      	adds	r7, #8
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	40021000 	.word	0x40021000

0800096c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b09e      	sub	sp, #120	@ 0x78
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000974:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000978:	2200      	movs	r2, #0
 800097a:	601a      	str	r2, [r3, #0]
 800097c:	605a      	str	r2, [r3, #4]
 800097e:	609a      	str	r2, [r3, #8]
 8000980:	60da      	str	r2, [r3, #12]
 8000982:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000984:	f107 0314 	add.w	r3, r7, #20
 8000988:	2250      	movs	r2, #80	@ 0x50
 800098a:	2100      	movs	r1, #0
 800098c:	4618      	mov	r0, r3
 800098e:	f003 feff 	bl	8004790 <memset>
  if(hadc->Instance==ADC1)
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800099a:	d134      	bne.n	8000a06 <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800099c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80009a0:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80009a2:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80009a6:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009a8:	f107 0314 	add.w	r3, r7, #20
 80009ac:	4618      	mov	r0, r3
 80009ae:	f002 fd97 	bl	80034e0 <HAL_RCCEx_PeriphCLKConfig>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d001      	beq.n	80009bc <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80009b8:	f7ff ffae 	bl	8000918 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80009bc:	4b14      	ldr	r3, [pc, #80]	@ (8000a10 <HAL_ADC_MspInit+0xa4>)
 80009be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009c0:	4a13      	ldr	r2, [pc, #76]	@ (8000a10 <HAL_ADC_MspInit+0xa4>)
 80009c2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80009c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009c8:	4b11      	ldr	r3, [pc, #68]	@ (8000a10 <HAL_ADC_MspInit+0xa4>)
 80009ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80009d0:	613b      	str	r3, [r7, #16]
 80009d2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009d4:	4b0e      	ldr	r3, [pc, #56]	@ (8000a10 <HAL_ADC_MspInit+0xa4>)
 80009d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009d8:	4a0d      	ldr	r2, [pc, #52]	@ (8000a10 <HAL_ADC_MspInit+0xa4>)
 80009da:	f043 0302 	orr.w	r3, r3, #2
 80009de:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009e0:	4b0b      	ldr	r3, [pc, #44]	@ (8000a10 <HAL_ADC_MspInit+0xa4>)
 80009e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009e4:	f003 0302 	and.w	r3, r3, #2
 80009e8:	60fb      	str	r3, [r7, #12]
 80009ea:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB14     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80009ec:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80009f0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009f2:	2303      	movs	r3, #3
 80009f4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f6:	2300      	movs	r3, #0
 80009f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009fa:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80009fe:	4619      	mov	r1, r3
 8000a00:	4804      	ldr	r0, [pc, #16]	@ (8000a14 <HAL_ADC_MspInit+0xa8>)
 8000a02:	f001 fdf1 	bl	80025e8 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000a06:	bf00      	nop
 8000a08:	3778      	adds	r7, #120	@ 0x78
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	40021000 	.word	0x40021000
 8000a14:	48000400 	.word	0x48000400

08000a18 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b09e      	sub	sp, #120	@ 0x78
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a20:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000a24:	2200      	movs	r2, #0
 8000a26:	601a      	str	r2, [r3, #0]
 8000a28:	605a      	str	r2, [r3, #4]
 8000a2a:	609a      	str	r2, [r3, #8]
 8000a2c:	60da      	str	r2, [r3, #12]
 8000a2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a30:	f107 0314 	add.w	r3, r7, #20
 8000a34:	2250      	movs	r2, #80	@ 0x50
 8000a36:	2100      	movs	r1, #0
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f003 fea9 	bl	8004790 <memset>
  if(huart->Instance==UART4)
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	4a1f      	ldr	r2, [pc, #124]	@ (8000ac0 <HAL_UART_MspInit+0xa8>)
 8000a44:	4293      	cmp	r3, r2
 8000a46:	d136      	bne.n	8000ab6 <HAL_UART_MspInit+0x9e>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8000a48:	2308      	movs	r3, #8
 8000a4a:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a50:	f107 0314 	add.w	r3, r7, #20
 8000a54:	4618      	mov	r0, r3
 8000a56:	f002 fd43 	bl	80034e0 <HAL_RCCEx_PeriphCLKConfig>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000a60:	f7ff ff5a 	bl	8000918 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000a64:	4b17      	ldr	r3, [pc, #92]	@ (8000ac4 <HAL_UART_MspInit+0xac>)
 8000a66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a68:	4a16      	ldr	r2, [pc, #88]	@ (8000ac4 <HAL_UART_MspInit+0xac>)
 8000a6a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000a6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a70:	4b14      	ldr	r3, [pc, #80]	@ (8000ac4 <HAL_UART_MspInit+0xac>)
 8000a72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a74:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000a78:	613b      	str	r3, [r7, #16]
 8000a7a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a7c:	4b11      	ldr	r3, [pc, #68]	@ (8000ac4 <HAL_UART_MspInit+0xac>)
 8000a7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a80:	4a10      	ldr	r2, [pc, #64]	@ (8000ac4 <HAL_UART_MspInit+0xac>)
 8000a82:	f043 0304 	orr.w	r3, r3, #4
 8000a86:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a88:	4b0e      	ldr	r3, [pc, #56]	@ (8000ac4 <HAL_UART_MspInit+0xac>)
 8000a8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a8c:	f003 0304 	and.w	r3, r3, #4
 8000a90:	60fb      	str	r3, [r7, #12]
 8000a92:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000a94:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000a98:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a9a:	2302      	movs	r3, #2
 8000a9c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8000aa6:	2305      	movs	r3, #5
 8000aa8:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000aaa:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000aae:	4619      	mov	r1, r3
 8000ab0:	4805      	ldr	r0, [pc, #20]	@ (8000ac8 <HAL_UART_MspInit+0xb0>)
 8000ab2:	f001 fd99 	bl	80025e8 <HAL_GPIO_Init>

  /* USER CODE END UART4_MspInit 1 */

  }

}
 8000ab6:	bf00      	nop
 8000ab8:	3778      	adds	r7, #120	@ 0x78
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	40004c00 	.word	0x40004c00
 8000ac4:	40021000 	.word	0x40021000
 8000ac8:	48000800 	.word	0x48000800

08000acc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000acc:	b480      	push	{r7}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ad0:	bf00      	nop
 8000ad2:	e7fd      	b.n	8000ad0 <NMI_Handler+0x4>

08000ad4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ad8:	bf00      	nop
 8000ada:	e7fd      	b.n	8000ad8 <HardFault_Handler+0x4>

08000adc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ae0:	bf00      	nop
 8000ae2:	e7fd      	b.n	8000ae0 <MemManage_Handler+0x4>

08000ae4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ae8:	bf00      	nop
 8000aea:	e7fd      	b.n	8000ae8 <BusFault_Handler+0x4>

08000aec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000af0:	bf00      	nop
 8000af2:	e7fd      	b.n	8000af0 <UsageFault_Handler+0x4>

08000af4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000af8:	bf00      	nop
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr

08000b02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b02:	b480      	push	{r7}
 8000b04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b06:	bf00      	nop
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0e:	4770      	bx	lr

08000b10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b14:	bf00      	nop
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr

08000b1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b1e:	b580      	push	{r7, lr}
 8000b20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b22:	f000 f8c7 	bl	8000cb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b26:	bf00      	nop
 8000b28:	bd80      	pop	{r7, pc}
	...

08000b2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b086      	sub	sp, #24
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b34:	4a14      	ldr	r2, [pc, #80]	@ (8000b88 <_sbrk+0x5c>)
 8000b36:	4b15      	ldr	r3, [pc, #84]	@ (8000b8c <_sbrk+0x60>)
 8000b38:	1ad3      	subs	r3, r2, r3
 8000b3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b40:	4b13      	ldr	r3, [pc, #76]	@ (8000b90 <_sbrk+0x64>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d102      	bne.n	8000b4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b48:	4b11      	ldr	r3, [pc, #68]	@ (8000b90 <_sbrk+0x64>)
 8000b4a:	4a12      	ldr	r2, [pc, #72]	@ (8000b94 <_sbrk+0x68>)
 8000b4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b4e:	4b10      	ldr	r3, [pc, #64]	@ (8000b90 <_sbrk+0x64>)
 8000b50:	681a      	ldr	r2, [r3, #0]
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	4413      	add	r3, r2
 8000b56:	693a      	ldr	r2, [r7, #16]
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	d207      	bcs.n	8000b6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b5c:	f003 fe20 	bl	80047a0 <__errno>
 8000b60:	4603      	mov	r3, r0
 8000b62:	220c      	movs	r2, #12
 8000b64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b66:	f04f 33ff 	mov.w	r3, #4294967295
 8000b6a:	e009      	b.n	8000b80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b6c:	4b08      	ldr	r3, [pc, #32]	@ (8000b90 <_sbrk+0x64>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b72:	4b07      	ldr	r3, [pc, #28]	@ (8000b90 <_sbrk+0x64>)
 8000b74:	681a      	ldr	r2, [r3, #0]
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	4413      	add	r3, r2
 8000b7a:	4a05      	ldr	r2, [pc, #20]	@ (8000b90 <_sbrk+0x64>)
 8000b7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b7e:	68fb      	ldr	r3, [r7, #12]
}
 8000b80:	4618      	mov	r0, r3
 8000b82:	3718      	adds	r7, #24
 8000b84:	46bd      	mov	sp, r7
 8000b86:	bd80      	pop	{r7, pc}
 8000b88:	2001c000 	.word	0x2001c000
 8000b8c:	00000400 	.word	0x00000400
 8000b90:	20000178 	.word	0x20000178
 8000b94:	200002c8 	.word	0x200002c8

08000b98 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000b9c:	4b06      	ldr	r3, [pc, #24]	@ (8000bb8 <SystemInit+0x20>)
 8000b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ba2:	4a05      	ldr	r2, [pc, #20]	@ (8000bb8 <SystemInit+0x20>)
 8000ba4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ba8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bac:	bf00      	nop
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop
 8000bb8:	e000ed00 	.word	0xe000ed00

08000bbc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000bbc:	480d      	ldr	r0, [pc, #52]	@ (8000bf4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bbe:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000bc0:	f7ff ffea 	bl	8000b98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bc4:	480c      	ldr	r0, [pc, #48]	@ (8000bf8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000bc6:	490d      	ldr	r1, [pc, #52]	@ (8000bfc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bc8:	4a0d      	ldr	r2, [pc, #52]	@ (8000c00 <LoopForever+0xe>)
  movs r3, #0
 8000bca:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000bcc:	e002      	b.n	8000bd4 <LoopCopyDataInit>

08000bce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bd2:	3304      	adds	r3, #4

08000bd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bd8:	d3f9      	bcc.n	8000bce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bda:	4a0a      	ldr	r2, [pc, #40]	@ (8000c04 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000bdc:	4c0a      	ldr	r4, [pc, #40]	@ (8000c08 <LoopForever+0x16>)
  movs r3, #0
 8000bde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000be0:	e001      	b.n	8000be6 <LoopFillZerobss>

08000be2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000be2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000be4:	3204      	adds	r2, #4

08000be6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000be6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000be8:	d3fb      	bcc.n	8000be2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bea:	f003 fddf 	bl	80047ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000bee:	f7ff fce7 	bl	80005c0 <main>

08000bf2 <LoopForever>:

LoopForever:
    b LoopForever
 8000bf2:	e7fe      	b.n	8000bf2 <LoopForever>
  ldr   r0, =_estack
 8000bf4:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 8000bf8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bfc:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000c00:	08005148 	.word	0x08005148
  ldr r2, =_sbss
 8000c04:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000c08:	200002c8 	.word	0x200002c8

08000c0c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c0c:	e7fe      	b.n	8000c0c <ADC1_2_IRQHandler>

08000c0e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	b082      	sub	sp, #8
 8000c12:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c14:	2300      	movs	r3, #0
 8000c16:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c18:	2003      	movs	r0, #3
 8000c1a:	f001 fcb3 	bl	8002584 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c1e:	2000      	movs	r0, #0
 8000c20:	f000 f80e 	bl	8000c40 <HAL_InitTick>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d002      	beq.n	8000c30 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000c2a:	2301      	movs	r3, #1
 8000c2c:	71fb      	strb	r3, [r7, #7]
 8000c2e:	e001      	b.n	8000c34 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c30:	f7ff fe78 	bl	8000924 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c34:	79fb      	ldrb	r3, [r7, #7]

}
 8000c36:	4618      	mov	r0, r3
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
	...

08000c40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b084      	sub	sp, #16
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c48:	2300      	movs	r3, #0
 8000c4a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000c4c:	4b16      	ldr	r3, [pc, #88]	@ (8000ca8 <HAL_InitTick+0x68>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d022      	beq.n	8000c9a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000c54:	4b15      	ldr	r3, [pc, #84]	@ (8000cac <HAL_InitTick+0x6c>)
 8000c56:	681a      	ldr	r2, [r3, #0]
 8000c58:	4b13      	ldr	r3, [pc, #76]	@ (8000ca8 <HAL_InitTick+0x68>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000c60:	fbb1 f3f3 	udiv	r3, r1, r3
 8000c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f001 fcb0 	bl	80025ce <HAL_SYSTICK_Config>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d10f      	bne.n	8000c94 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	2b0f      	cmp	r3, #15
 8000c78:	d809      	bhi.n	8000c8e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	6879      	ldr	r1, [r7, #4]
 8000c7e:	f04f 30ff 	mov.w	r0, #4294967295
 8000c82:	f001 fc8a 	bl	800259a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c86:	4a0a      	ldr	r2, [pc, #40]	@ (8000cb0 <HAL_InitTick+0x70>)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	6013      	str	r3, [r2, #0]
 8000c8c:	e007      	b.n	8000c9e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	73fb      	strb	r3, [r7, #15]
 8000c92:	e004      	b.n	8000c9e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c94:	2301      	movs	r3, #1
 8000c96:	73fb      	strb	r3, [r7, #15]
 8000c98:	e001      	b.n	8000c9e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	3710      	adds	r7, #16
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	20000008 	.word	0x20000008
 8000cac:	20000000 	.word	0x20000000
 8000cb0:	20000004 	.word	0x20000004

08000cb4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cb8:	4b05      	ldr	r3, [pc, #20]	@ (8000cd0 <HAL_IncTick+0x1c>)
 8000cba:	681a      	ldr	r2, [r3, #0]
 8000cbc:	4b05      	ldr	r3, [pc, #20]	@ (8000cd4 <HAL_IncTick+0x20>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	4413      	add	r3, r2
 8000cc2:	4a03      	ldr	r2, [pc, #12]	@ (8000cd0 <HAL_IncTick+0x1c>)
 8000cc4:	6013      	str	r3, [r2, #0]
}
 8000cc6:	bf00      	nop
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr
 8000cd0:	2000017c 	.word	0x2000017c
 8000cd4:	20000008 	.word	0x20000008

08000cd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  return uwTick;
 8000cdc:	4b03      	ldr	r3, [pc, #12]	@ (8000cec <HAL_GetTick+0x14>)
 8000cde:	681b      	ldr	r3, [r3, #0]
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	2000017c 	.word	0x2000017c

08000cf0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b084      	sub	sp, #16
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cf8:	f7ff ffee 	bl	8000cd8 <HAL_GetTick>
 8000cfc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d08:	d004      	beq.n	8000d14 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d0a:	4b09      	ldr	r3, [pc, #36]	@ (8000d30 <HAL_Delay+0x40>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	68fa      	ldr	r2, [r7, #12]
 8000d10:	4413      	add	r3, r2
 8000d12:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d14:	bf00      	nop
 8000d16:	f7ff ffdf 	bl	8000cd8 <HAL_GetTick>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	1ad3      	subs	r3, r2, r3
 8000d20:	68fa      	ldr	r2, [r7, #12]
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d8f7      	bhi.n	8000d16 <HAL_Delay+0x26>
  {
  }
}
 8000d26:	bf00      	nop
 8000d28:	bf00      	nop
 8000d2a:	3710      	adds	r7, #16
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	20000008 	.word	0x20000008

08000d34 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	6078      	str	r0, [r7, #4]
 8000d3c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	689b      	ldr	r3, [r3, #8]
 8000d42:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	431a      	orrs	r2, r3
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	609a      	str	r2, [r3, #8]
}
 8000d4e:	bf00      	nop
 8000d50:	370c      	adds	r7, #12
 8000d52:	46bd      	mov	sp, r7
 8000d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d58:	4770      	bx	lr

08000d5a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000d5a:	b480      	push	{r7}
 8000d5c:	b083      	sub	sp, #12
 8000d5e:	af00      	add	r7, sp, #0
 8000d60:	6078      	str	r0, [r7, #4]
 8000d62:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	689b      	ldr	r3, [r3, #8]
 8000d68:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	431a      	orrs	r2, r3
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	609a      	str	r2, [r3, #8]
}
 8000d74:	bf00      	nop
 8000d76:	370c      	adds	r7, #12
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7e:	4770      	bx	lr

08000d80 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b083      	sub	sp, #12
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	689b      	ldr	r3, [r3, #8]
 8000d8c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000d90:	4618      	mov	r0, r3
 8000d92:	370c      	adds	r7, #12
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr

08000d9c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b087      	sub	sp, #28
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	60f8      	str	r0, [r7, #12]
 8000da4:	60b9      	str	r1, [r7, #8]
 8000da6:	607a      	str	r2, [r7, #4]
 8000da8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	3360      	adds	r3, #96	@ 0x60
 8000dae:	461a      	mov	r2, r3
 8000db0:	68bb      	ldr	r3, [r7, #8]
 8000db2:	009b      	lsls	r3, r3, #2
 8000db4:	4413      	add	r3, r2
 8000db6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000db8:	697b      	ldr	r3, [r7, #20]
 8000dba:	681a      	ldr	r2, [r3, #0]
 8000dbc:	4b08      	ldr	r3, [pc, #32]	@ (8000de0 <LL_ADC_SetOffset+0x44>)
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	687a      	ldr	r2, [r7, #4]
 8000dc2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8000dc6:	683a      	ldr	r2, [r7, #0]
 8000dc8:	430a      	orrs	r2, r1
 8000dca:	4313      	orrs	r3, r2
 8000dcc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000dd4:	bf00      	nop
 8000dd6:	371c      	adds	r7, #28
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr
 8000de0:	03fff000 	.word	0x03fff000

08000de4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b085      	sub	sp, #20
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
 8000dec:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	3360      	adds	r3, #96	@ 0x60
 8000df2:	461a      	mov	r2, r3
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	009b      	lsls	r3, r3, #2
 8000df8:	4413      	add	r3, r2
 8000dfa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3714      	adds	r7, #20
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0e:	4770      	bx	lr

08000e10 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b087      	sub	sp, #28
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	60f8      	str	r0, [r7, #12]
 8000e18:	60b9      	str	r1, [r7, #8]
 8000e1a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	3360      	adds	r3, #96	@ 0x60
 8000e20:	461a      	mov	r2, r3
 8000e22:	68bb      	ldr	r3, [r7, #8]
 8000e24:	009b      	lsls	r3, r3, #2
 8000e26:	4413      	add	r3, r2
 8000e28:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e2a:	697b      	ldr	r3, [r7, #20]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	431a      	orrs	r2, r3
 8000e36:	697b      	ldr	r3, [r7, #20]
 8000e38:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000e3a:	bf00      	nop
 8000e3c:	371c      	adds	r7, #28
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr

08000e46 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8000e46:	b480      	push	{r7}
 8000e48:	b087      	sub	sp, #28
 8000e4a:	af00      	add	r7, sp, #0
 8000e4c:	60f8      	str	r0, [r7, #12]
 8000e4e:	60b9      	str	r1, [r7, #8]
 8000e50:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	3360      	adds	r3, #96	@ 0x60
 8000e56:	461a      	mov	r2, r3
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	009b      	lsls	r3, r3, #2
 8000e5c:	4413      	add	r3, r2
 8000e5e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e60:	697b      	ldr	r3, [r7, #20]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	431a      	orrs	r2, r3
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8000e70:	bf00      	nop
 8000e72:	371c      	adds	r7, #28
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr

08000e7c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b087      	sub	sp, #28
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	60f8      	str	r0, [r7, #12]
 8000e84:	60b9      	str	r1, [r7, #8]
 8000e86:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	3360      	adds	r3, #96	@ 0x60
 8000e8c:	461a      	mov	r2, r3
 8000e8e:	68bb      	ldr	r3, [r7, #8]
 8000e90:	009b      	lsls	r3, r3, #2
 8000e92:	4413      	add	r3, r2
 8000e94:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	431a      	orrs	r2, r3
 8000ea2:	697b      	ldr	r3, [r7, #20]
 8000ea4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8000ea6:	bf00      	nop
 8000ea8:	371c      	adds	r7, #28
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr

08000eb2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8000eb2:	b480      	push	{r7}
 8000eb4:	b083      	sub	sp, #12
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	6078      	str	r0, [r7, #4]
 8000eba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	695b      	ldr	r3, [r3, #20]
 8000ec0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	431a      	orrs	r2, r3
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	615a      	str	r2, [r3, #20]
}
 8000ecc:	bf00      	nop
 8000ece:	370c      	adds	r7, #12
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr

08000ed8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	68db      	ldr	r3, [r3, #12]
 8000ee4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d101      	bne.n	8000ef0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000eec:	2301      	movs	r3, #1
 8000eee:	e000      	b.n	8000ef2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000ef0:	2300      	movs	r3, #0
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	370c      	adds	r7, #12
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr

08000efe <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000efe:	b480      	push	{r7}
 8000f00:	b087      	sub	sp, #28
 8000f02:	af00      	add	r7, sp, #0
 8000f04:	60f8      	str	r0, [r7, #12]
 8000f06:	60b9      	str	r1, [r7, #8]
 8000f08:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	3330      	adds	r3, #48	@ 0x30
 8000f0e:	461a      	mov	r2, r3
 8000f10:	68bb      	ldr	r3, [r7, #8]
 8000f12:	0a1b      	lsrs	r3, r3, #8
 8000f14:	009b      	lsls	r3, r3, #2
 8000f16:	f003 030c 	and.w	r3, r3, #12
 8000f1a:	4413      	add	r3, r2
 8000f1c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	681a      	ldr	r2, [r3, #0]
 8000f22:	68bb      	ldr	r3, [r7, #8]
 8000f24:	f003 031f 	and.w	r3, r3, #31
 8000f28:	211f      	movs	r1, #31
 8000f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f2e:	43db      	mvns	r3, r3
 8000f30:	401a      	ands	r2, r3
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	0e9b      	lsrs	r3, r3, #26
 8000f36:	f003 011f 	and.w	r1, r3, #31
 8000f3a:	68bb      	ldr	r3, [r7, #8]
 8000f3c:	f003 031f 	and.w	r3, r3, #31
 8000f40:	fa01 f303 	lsl.w	r3, r1, r3
 8000f44:	431a      	orrs	r2, r3
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000f4a:	bf00      	nop
 8000f4c:	371c      	adds	r7, #28
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr

08000f56 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000f56:	b480      	push	{r7}
 8000f58:	b087      	sub	sp, #28
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	60f8      	str	r0, [r7, #12]
 8000f5e:	60b9      	str	r1, [r7, #8]
 8000f60:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	3314      	adds	r3, #20
 8000f66:	461a      	mov	r2, r3
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	0e5b      	lsrs	r3, r3, #25
 8000f6c:	009b      	lsls	r3, r3, #2
 8000f6e:	f003 0304 	and.w	r3, r3, #4
 8000f72:	4413      	add	r3, r2
 8000f74:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	68bb      	ldr	r3, [r7, #8]
 8000f7c:	0d1b      	lsrs	r3, r3, #20
 8000f7e:	f003 031f 	and.w	r3, r3, #31
 8000f82:	2107      	movs	r1, #7
 8000f84:	fa01 f303 	lsl.w	r3, r1, r3
 8000f88:	43db      	mvns	r3, r3
 8000f8a:	401a      	ands	r2, r3
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	0d1b      	lsrs	r3, r3, #20
 8000f90:	f003 031f 	and.w	r3, r3, #31
 8000f94:	6879      	ldr	r1, [r7, #4]
 8000f96:	fa01 f303 	lsl.w	r3, r1, r3
 8000f9a:	431a      	orrs	r2, r3
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000fa0:	bf00      	nop
 8000fa2:	371c      	adds	r7, #28
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr

08000fac <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b085      	sub	sp, #20
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	60f8      	str	r0, [r7, #12]
 8000fb4:	60b9      	str	r1, [r7, #8]
 8000fb6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8000fbe:	68bb      	ldr	r3, [r7, #8]
 8000fc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000fc4:	43db      	mvns	r3, r3
 8000fc6:	401a      	ands	r2, r3
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	f003 0318 	and.w	r3, r3, #24
 8000fce:	4908      	ldr	r1, [pc, #32]	@ (8000ff0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000fd0:	40d9      	lsrs	r1, r3
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	400b      	ands	r3, r1
 8000fd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000fda:	431a      	orrs	r2, r3
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000fe2:	bf00      	nop
 8000fe4:	3714      	adds	r7, #20
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	0007ffff 	.word	0x0007ffff

08000ff4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	689b      	ldr	r3, [r3, #8]
 8001000:	f003 031f 	and.w	r3, r3, #31
}
 8001004:	4618      	mov	r0, r3
 8001006:	370c      	adds	r7, #12
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr

08001010 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001010:	b480      	push	{r7}
 8001012:	b083      	sub	sp, #12
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	689b      	ldr	r3, [r3, #8]
 800101c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001020:	4618      	mov	r0, r3
 8001022:	370c      	adds	r7, #12
 8001024:	46bd      	mov	sp, r7
 8001026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102a:	4770      	bx	lr

0800102c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800102c:	b480      	push	{r7}
 800102e:	b083      	sub	sp, #12
 8001030:	af00      	add	r7, sp, #0
 8001032:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	689b      	ldr	r3, [r3, #8]
 8001038:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800103c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001040:	687a      	ldr	r2, [r7, #4]
 8001042:	6093      	str	r3, [r2, #8]
}
 8001044:	bf00      	nop
 8001046:	370c      	adds	r7, #12
 8001048:	46bd      	mov	sp, r7
 800104a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104e:	4770      	bx	lr

08001050 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	689b      	ldr	r3, [r3, #8]
 800105c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001060:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001064:	d101      	bne.n	800106a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001066:	2301      	movs	r3, #1
 8001068:	e000      	b.n	800106c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800106a:	2300      	movs	r3, #0
}
 800106c:	4618      	mov	r0, r3
 800106e:	370c      	adds	r7, #12
 8001070:	46bd      	mov	sp, r7
 8001072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001076:	4770      	bx	lr

08001078 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001078:	b480      	push	{r7}
 800107a:	b083      	sub	sp, #12
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	689b      	ldr	r3, [r3, #8]
 8001084:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001088:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800108c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001094:	bf00      	nop
 8001096:	370c      	adds	r7, #12
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr

080010a0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	689b      	ldr	r3, [r3, #8]
 80010ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80010b4:	d101      	bne.n	80010ba <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80010b6:	2301      	movs	r3, #1
 80010b8:	e000      	b.n	80010bc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80010ba:	2300      	movs	r3, #0
}
 80010bc:	4618      	mov	r0, r3
 80010be:	370c      	adds	r7, #12
 80010c0:	46bd      	mov	sp, r7
 80010c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c6:	4770      	bx	lr

080010c8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	689b      	ldr	r3, [r3, #8]
 80010d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80010d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80010dc:	f043 0201 	orr.w	r2, r3, #1
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80010e4:	bf00      	nop
 80010e6:	370c      	adds	r7, #12
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr

080010f0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	689b      	ldr	r3, [r3, #8]
 80010fc:	f003 0301 	and.w	r3, r3, #1
 8001100:	2b01      	cmp	r3, #1
 8001102:	d101      	bne.n	8001108 <LL_ADC_IsEnabled+0x18>
 8001104:	2301      	movs	r3, #1
 8001106:	e000      	b.n	800110a <LL_ADC_IsEnabled+0x1a>
 8001108:	2300      	movs	r3, #0
}
 800110a:	4618      	mov	r0, r3
 800110c:	370c      	adds	r7, #12
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr

08001116 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001116:	b480      	push	{r7}
 8001118:	b083      	sub	sp, #12
 800111a:	af00      	add	r7, sp, #0
 800111c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	689b      	ldr	r3, [r3, #8]
 8001122:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001126:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800112a:	f043 0204 	orr.w	r2, r3, #4
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001132:	bf00      	nop
 8001134:	370c      	adds	r7, #12
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr

0800113e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800113e:	b480      	push	{r7}
 8001140:	b083      	sub	sp, #12
 8001142:	af00      	add	r7, sp, #0
 8001144:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	689b      	ldr	r3, [r3, #8]
 800114a:	f003 0304 	and.w	r3, r3, #4
 800114e:	2b04      	cmp	r3, #4
 8001150:	d101      	bne.n	8001156 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001152:	2301      	movs	r3, #1
 8001154:	e000      	b.n	8001158 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001156:	2300      	movs	r3, #0
}
 8001158:	4618      	mov	r0, r3
 800115a:	370c      	adds	r7, #12
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr

08001164 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001164:	b480      	push	{r7}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	689b      	ldr	r3, [r3, #8]
 8001170:	f003 0308 	and.w	r3, r3, #8
 8001174:	2b08      	cmp	r3, #8
 8001176:	d101      	bne.n	800117c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001178:	2301      	movs	r3, #1
 800117a:	e000      	b.n	800117e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800117c:	2300      	movs	r3, #0
}
 800117e:	4618      	mov	r0, r3
 8001180:	370c      	adds	r7, #12
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
	...

0800118c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800118c:	b590      	push	{r4, r7, lr}
 800118e:	b089      	sub	sp, #36	@ 0x24
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001194:	2300      	movs	r3, #0
 8001196:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001198:	2300      	movs	r3, #0
 800119a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d101      	bne.n	80011a6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80011a2:	2301      	movs	r3, #1
 80011a4:	e19b      	b.n	80014de <HAL_ADC_Init+0x352>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	695b      	ldr	r3, [r3, #20]
 80011aa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d109      	bne.n	80011c8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f7ff fbd9 	bl	800096c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	2200      	movs	r2, #0
 80011be:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	2200      	movs	r2, #0
 80011c4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff ff3f 	bl	8001050 <LL_ADC_IsDeepPowerDownEnabled>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d004      	beq.n	80011e2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4618      	mov	r0, r3
 80011de:	f7ff ff25 	bl	800102c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4618      	mov	r0, r3
 80011e8:	f7ff ff5a 	bl	80010a0 <LL_ADC_IsInternalRegulatorEnabled>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d115      	bne.n	800121e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff ff3e 	bl	8001078 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80011fc:	4b97      	ldr	r3, [pc, #604]	@ (800145c <HAL_ADC_Init+0x2d0>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	099b      	lsrs	r3, r3, #6
 8001202:	4a97      	ldr	r2, [pc, #604]	@ (8001460 <HAL_ADC_Init+0x2d4>)
 8001204:	fba2 2303 	umull	r2, r3, r2, r3
 8001208:	099b      	lsrs	r3, r3, #6
 800120a:	3301      	adds	r3, #1
 800120c:	005b      	lsls	r3, r3, #1
 800120e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001210:	e002      	b.n	8001218 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	3b01      	subs	r3, #1
 8001216:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d1f9      	bne.n	8001212 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4618      	mov	r0, r3
 8001224:	f7ff ff3c 	bl	80010a0 <LL_ADC_IsInternalRegulatorEnabled>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d10d      	bne.n	800124a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001232:	f043 0210 	orr.w	r2, r3, #16
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800123e:	f043 0201 	orr.w	r2, r3, #1
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001246:	2301      	movs	r3, #1
 8001248:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff ff75 	bl	800113e <LL_ADC_REG_IsConversionOngoing>
 8001254:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800125a:	f003 0310 	and.w	r3, r3, #16
 800125e:	2b00      	cmp	r3, #0
 8001260:	f040 8134 	bne.w	80014cc <HAL_ADC_Init+0x340>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	2b00      	cmp	r3, #0
 8001268:	f040 8130 	bne.w	80014cc <HAL_ADC_Init+0x340>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001270:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001274:	f043 0202 	orr.w	r2, r3, #2
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff ff35 	bl	80010f0 <LL_ADC_IsEnabled>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d137      	bne.n	80012fc <HAL_ADC_Init+0x170>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001294:	d004      	beq.n	80012a0 <HAL_ADC_Init+0x114>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a72      	ldr	r2, [pc, #456]	@ (8001464 <HAL_ADC_Init+0x2d8>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d10f      	bne.n	80012c0 <HAL_ADC_Init+0x134>
 80012a0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80012a4:	f7ff ff24 	bl	80010f0 <LL_ADC_IsEnabled>
 80012a8:	4604      	mov	r4, r0
 80012aa:	486e      	ldr	r0, [pc, #440]	@ (8001464 <HAL_ADC_Init+0x2d8>)
 80012ac:	f7ff ff20 	bl	80010f0 <LL_ADC_IsEnabled>
 80012b0:	4603      	mov	r3, r0
 80012b2:	4323      	orrs	r3, r4
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	bf0c      	ite	eq
 80012b8:	2301      	moveq	r3, #1
 80012ba:	2300      	movne	r3, #0
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	e008      	b.n	80012d2 <HAL_ADC_Init+0x146>
 80012c0:	4869      	ldr	r0, [pc, #420]	@ (8001468 <HAL_ADC_Init+0x2dc>)
 80012c2:	f7ff ff15 	bl	80010f0 <LL_ADC_IsEnabled>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	bf0c      	ite	eq
 80012cc:	2301      	moveq	r3, #1
 80012ce:	2300      	movne	r3, #0
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d012      	beq.n	80012fc <HAL_ADC_Init+0x170>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80012de:	d004      	beq.n	80012ea <HAL_ADC_Init+0x15e>
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a5f      	ldr	r2, [pc, #380]	@ (8001464 <HAL_ADC_Init+0x2d8>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d101      	bne.n	80012ee <HAL_ADC_Init+0x162>
 80012ea:	4a60      	ldr	r2, [pc, #384]	@ (800146c <HAL_ADC_Init+0x2e0>)
 80012ec:	e000      	b.n	80012f0 <HAL_ADC_Init+0x164>
 80012ee:	4a60      	ldr	r2, [pc, #384]	@ (8001470 <HAL_ADC_Init+0x2e4>)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	4619      	mov	r1, r3
 80012f6:	4610      	mov	r0, r2
 80012f8:	f7ff fd1c 	bl	8000d34 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	7f5b      	ldrb	r3, [r3, #29]
 8001300:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001306:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800130c:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001312:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800131a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800131c:	4313      	orrs	r3, r2
 800131e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001326:	2b01      	cmp	r3, #1
 8001328:	d106      	bne.n	8001338 <HAL_ADC_Init+0x1ac>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800132e:	3b01      	subs	r3, #1
 8001330:	045b      	lsls	r3, r3, #17
 8001332:	69ba      	ldr	r2, [r7, #24]
 8001334:	4313      	orrs	r3, r2
 8001336:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800133c:	2b00      	cmp	r3, #0
 800133e:	d009      	beq.n	8001354 <HAL_ADC_Init+0x1c8>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001344:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800134c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800134e:	69ba      	ldr	r2, [r7, #24]
 8001350:	4313      	orrs	r3, r2
 8001352:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	68da      	ldr	r2, [r3, #12]
 800135a:	4b46      	ldr	r3, [pc, #280]	@ (8001474 <HAL_ADC_Init+0x2e8>)
 800135c:	4013      	ands	r3, r2
 800135e:	687a      	ldr	r2, [r7, #4]
 8001360:	6812      	ldr	r2, [r2, #0]
 8001362:	69b9      	ldr	r1, [r7, #24]
 8001364:	430b      	orrs	r3, r1
 8001366:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	691b      	ldr	r3, [r3, #16]
 800136e:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	430a      	orrs	r2, r1
 800137c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4618      	mov	r0, r3
 8001384:	f7ff feee 	bl	8001164 <LL_ADC_INJ_IsConversionOngoing>
 8001388:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800138a:	697b      	ldr	r3, [r7, #20]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d17b      	bne.n	8001488 <HAL_ADC_Init+0x2fc>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d178      	bne.n	8001488 <HAL_ADC_Init+0x2fc>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800139a:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80013a2:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80013a4:	4313      	orrs	r3, r2
 80013a6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	68db      	ldr	r3, [r3, #12]
 80013ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80013b2:	f023 0302 	bic.w	r3, r3, #2
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	6812      	ldr	r2, [r2, #0]
 80013ba:	69b9      	ldr	r1, [r7, #24]
 80013bc:	430b      	orrs	r3, r1
 80013be:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	691b      	ldr	r3, [r3, #16]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d017      	beq.n	80013f8 <HAL_ADC_Init+0x26c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	691a      	ldr	r2, [r3, #16]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80013d6:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80013e0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80013e4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80013e8:	687a      	ldr	r2, [r7, #4]
 80013ea:	6911      	ldr	r1, [r2, #16]
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	6812      	ldr	r2, [r2, #0]
 80013f0:	430b      	orrs	r3, r1
 80013f2:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80013f6:	e013      	b.n	8001420 <HAL_ADC_Init+0x294>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	691a      	ldr	r2, [r3, #16]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8001406:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001410:	687a      	ldr	r2, [r7, #4]
 8001412:	6812      	ldr	r2, [r2, #0]
 8001414:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001418:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800141c:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001426:	2b01      	cmp	r3, #1
 8001428:	d126      	bne.n	8001478 <HAL_ADC_Init+0x2ec>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	691b      	ldr	r3, [r3, #16]
 8001430:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001434:	f023 0304 	bic.w	r3, r3, #4
 8001438:	687a      	ldr	r2, [r7, #4]
 800143a:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800143c:	687a      	ldr	r2, [r7, #4]
 800143e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001440:	4311      	orrs	r1, r2
 8001442:	687a      	ldr	r2, [r7, #4]
 8001444:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001446:	4311      	orrs	r1, r2
 8001448:	687a      	ldr	r2, [r7, #4]
 800144a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800144c:	430a      	orrs	r2, r1
 800144e:	431a      	orrs	r2, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f042 0201 	orr.w	r2, r2, #1
 8001458:	611a      	str	r2, [r3, #16]
 800145a:	e015      	b.n	8001488 <HAL_ADC_Init+0x2fc>
 800145c:	20000000 	.word	0x20000000
 8001460:	053e2d63 	.word	0x053e2d63
 8001464:	50000100 	.word	0x50000100
 8001468:	50000400 	.word	0x50000400
 800146c:	50000300 	.word	0x50000300
 8001470:	50000700 	.word	0x50000700
 8001474:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	691a      	ldr	r2, [r3, #16]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f022 0201 	bic.w	r2, r2, #1
 8001486:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	695b      	ldr	r3, [r3, #20]
 800148c:	2b01      	cmp	r3, #1
 800148e:	d10c      	bne.n	80014aa <HAL_ADC_Init+0x31e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001496:	f023 010f 	bic.w	r1, r3, #15
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6a1b      	ldr	r3, [r3, #32]
 800149e:	1e5a      	subs	r2, r3, #1
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	430a      	orrs	r2, r1
 80014a6:	631a      	str	r2, [r3, #48]	@ 0x30
 80014a8:	e007      	b.n	80014ba <HAL_ADC_Init+0x32e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f022 020f 	bic.w	r2, r2, #15
 80014b8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014be:	f023 0303 	bic.w	r3, r3, #3
 80014c2:	f043 0201 	orr.w	r2, r3, #1
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80014ca:	e007      	b.n	80014dc <HAL_ADC_Init+0x350>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014d0:	f043 0210 	orr.w	r2, r3, #16
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80014d8:	2301      	movs	r3, #1
 80014da:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80014dc:	7ffb      	ldrb	r3, [r7, #31]
}
 80014de:	4618      	mov	r0, r3
 80014e0:	3724      	adds	r7, #36	@ 0x24
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd90      	pop	{r4, r7, pc}
 80014e6:	bf00      	nop

080014e8 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b086      	sub	sp, #24
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80014f8:	d004      	beq.n	8001504 <HAL_ADC_Start+0x1c>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a5c      	ldr	r2, [pc, #368]	@ (8001670 <HAL_ADC_Start+0x188>)
 8001500:	4293      	cmp	r3, r2
 8001502:	d101      	bne.n	8001508 <HAL_ADC_Start+0x20>
 8001504:	4b5b      	ldr	r3, [pc, #364]	@ (8001674 <HAL_ADC_Start+0x18c>)
 8001506:	e000      	b.n	800150a <HAL_ADC_Start+0x22>
 8001508:	4b5b      	ldr	r3, [pc, #364]	@ (8001678 <HAL_ADC_Start+0x190>)
 800150a:	4618      	mov	r0, r3
 800150c:	f7ff fd72 	bl	8000ff4 <LL_ADC_GetMultimode>
 8001510:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4618      	mov	r0, r3
 8001518:	f7ff fe11 	bl	800113e <LL_ADC_REG_IsConversionOngoing>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	f040 809f 	bne.w	8001662 <HAL_ADC_Start+0x17a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800152a:	2b01      	cmp	r3, #1
 800152c:	d101      	bne.n	8001532 <HAL_ADC_Start+0x4a>
 800152e:	2302      	movs	r3, #2
 8001530:	e09a      	b.n	8001668 <HAL_ADC_Start+0x180>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2201      	movs	r2, #1
 8001536:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800153a:	6878      	ldr	r0, [r7, #4]
 800153c:	f000 fdcc 	bl	80020d8 <ADC_Enable>
 8001540:	4603      	mov	r3, r0
 8001542:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001544:	7dfb      	ldrb	r3, [r7, #23]
 8001546:	2b00      	cmp	r3, #0
 8001548:	f040 8086 	bne.w	8001658 <HAL_ADC_Start+0x170>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001550:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001554:	f023 0301 	bic.w	r3, r3, #1
 8001558:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a42      	ldr	r2, [pc, #264]	@ (8001670 <HAL_ADC_Start+0x188>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d002      	beq.n	8001570 <HAL_ADC_Start+0x88>
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	e001      	b.n	8001574 <HAL_ADC_Start+0x8c>
 8001570:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001574:	687a      	ldr	r2, [r7, #4]
 8001576:	6812      	ldr	r2, [r2, #0]
 8001578:	4293      	cmp	r3, r2
 800157a:	d002      	beq.n	8001582 <HAL_ADC_Start+0x9a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d105      	bne.n	800158e <HAL_ADC_Start+0xa6>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001586:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001592:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001596:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800159a:	d106      	bne.n	80015aa <HAL_ADC_Start+0xc2>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015a0:	f023 0206 	bic.w	r2, r3, #6
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	661a      	str	r2, [r3, #96]	@ 0x60
 80015a8:	e002      	b.n	80015b0 <HAL_ADC_Start+0xc8>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2200      	movs	r2, #0
 80015ae:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	221c      	movs	r2, #28
 80015b6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2200      	movs	r2, #0
 80015bc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a2a      	ldr	r2, [pc, #168]	@ (8001670 <HAL_ADC_Start+0x188>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d002      	beq.n	80015d0 <HAL_ADC_Start+0xe8>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	e001      	b.n	80015d4 <HAL_ADC_Start+0xec>
 80015d0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80015d4:	687a      	ldr	r2, [r7, #4]
 80015d6:	6812      	ldr	r2, [r2, #0]
 80015d8:	4293      	cmp	r3, r2
 80015da:	d008      	beq.n	80015ee <HAL_ADC_Start+0x106>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80015dc:	693b      	ldr	r3, [r7, #16]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d005      	beq.n	80015ee <HAL_ADC_Start+0x106>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	2b05      	cmp	r3, #5
 80015e6:	d002      	beq.n	80015ee <HAL_ADC_Start+0x106>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80015e8:	693b      	ldr	r3, [r7, #16]
 80015ea:	2b09      	cmp	r3, #9
 80015ec:	d114      	bne.n	8001618 <HAL_ADC_Start+0x130>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	68db      	ldr	r3, [r3, #12]
 80015f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d007      	beq.n	800160c <HAL_ADC_Start+0x124>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001600:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001604:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff fd80 	bl	8001116 <LL_ADC_REG_StartConversion>
 8001616:	e026      	b.n	8001666 <HAL_ADC_Start+0x17e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800161c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a11      	ldr	r2, [pc, #68]	@ (8001670 <HAL_ADC_Start+0x188>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d002      	beq.n	8001634 <HAL_ADC_Start+0x14c>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	e001      	b.n	8001638 <HAL_ADC_Start+0x150>
 8001634:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001638:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	68db      	ldr	r3, [r3, #12]
 800163e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001642:	2b00      	cmp	r3, #0
 8001644:	d00f      	beq.n	8001666 <HAL_ADC_Start+0x17e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800164a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800164e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001656:	e006      	b.n	8001666 <HAL_ADC_Start+0x17e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2200      	movs	r2, #0
 800165c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8001660:	e001      	b.n	8001666 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001662:	2302      	movs	r3, #2
 8001664:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001666:	7dfb      	ldrb	r3, [r7, #23]
}
 8001668:	4618      	mov	r0, r3
 800166a:	3718      	adds	r7, #24
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	50000100 	.word	0x50000100
 8001674:	50000300 	.word	0x50000300
 8001678:	50000700 	.word	0x50000700

0800167c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b088      	sub	sp, #32
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800168e:	d004      	beq.n	800169a <HAL_ADC_PollForConversion+0x1e>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a70      	ldr	r2, [pc, #448]	@ (8001858 <HAL_ADC_PollForConversion+0x1dc>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d101      	bne.n	800169e <HAL_ADC_PollForConversion+0x22>
 800169a:	4b70      	ldr	r3, [pc, #448]	@ (800185c <HAL_ADC_PollForConversion+0x1e0>)
 800169c:	e000      	b.n	80016a0 <HAL_ADC_PollForConversion+0x24>
 800169e:	4b70      	ldr	r3, [pc, #448]	@ (8001860 <HAL_ADC_PollForConversion+0x1e4>)
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff fca7 	bl	8000ff4 <LL_ADC_GetMultimode>
 80016a6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	699b      	ldr	r3, [r3, #24]
 80016ac:	2b08      	cmp	r3, #8
 80016ae:	d102      	bne.n	80016b6 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80016b0:	2308      	movs	r3, #8
 80016b2:	61fb      	str	r3, [r7, #28]
 80016b4:	e037      	b.n	8001726 <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d005      	beq.n	80016c8 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	2b05      	cmp	r3, #5
 80016c0:	d002      	beq.n	80016c8 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	2b09      	cmp	r3, #9
 80016c6:	d111      	bne.n	80016ec <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	68db      	ldr	r3, [r3, #12]
 80016ce:	f003 0301 	and.w	r3, r3, #1
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d007      	beq.n	80016e6 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016da:	f043 0220 	orr.w	r2, r3, #32
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80016e2:	2301      	movs	r3, #1
 80016e4:	e0b3      	b.n	800184e <HAL_ADC_PollForConversion+0x1d2>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80016e6:	2304      	movs	r3, #4
 80016e8:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80016ea:	e01c      	b.n	8001726 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80016f4:	d004      	beq.n	8001700 <HAL_ADC_PollForConversion+0x84>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a57      	ldr	r2, [pc, #348]	@ (8001858 <HAL_ADC_PollForConversion+0x1dc>)
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d101      	bne.n	8001704 <HAL_ADC_PollForConversion+0x88>
 8001700:	4b56      	ldr	r3, [pc, #344]	@ (800185c <HAL_ADC_PollForConversion+0x1e0>)
 8001702:	e000      	b.n	8001706 <HAL_ADC_PollForConversion+0x8a>
 8001704:	4b56      	ldr	r3, [pc, #344]	@ (8001860 <HAL_ADC_PollForConversion+0x1e4>)
 8001706:	4618      	mov	r0, r3
 8001708:	f7ff fc82 	bl	8001010 <LL_ADC_GetMultiDMATransfer>
 800170c:	4603      	mov	r3, r0
 800170e:	2b00      	cmp	r3, #0
 8001710:	d007      	beq.n	8001722 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001716:	f043 0220 	orr.w	r2, r3, #32
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e095      	b.n	800184e <HAL_ADC_PollForConversion+0x1d2>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001722:	2304      	movs	r3, #4
 8001724:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001726:	f7ff fad7 	bl	8000cd8 <HAL_GetTick>
 800172a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800172c:	e021      	b.n	8001772 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001734:	d01d      	beq.n	8001772 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001736:	f7ff facf 	bl	8000cd8 <HAL_GetTick>
 800173a:	4602      	mov	r2, r0
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	1ad3      	subs	r3, r2, r3
 8001740:	683a      	ldr	r2, [r7, #0]
 8001742:	429a      	cmp	r2, r3
 8001744:	d302      	bcc.n	800174c <HAL_ADC_PollForConversion+0xd0>
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d112      	bne.n	8001772 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	69fb      	ldr	r3, [r7, #28]
 8001754:	4013      	ands	r3, r2
 8001756:	2b00      	cmp	r3, #0
 8001758:	d10b      	bne.n	8001772 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800175e:	f043 0204 	orr.w	r2, r3, #4
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2200      	movs	r2, #0
 800176a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 800176e:	2303      	movs	r3, #3
 8001770:	e06d      	b.n	800184e <HAL_ADC_PollForConversion+0x1d2>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	69fb      	ldr	r3, [r7, #28]
 800177a:	4013      	ands	r3, r2
 800177c:	2b00      	cmp	r3, #0
 800177e:	d0d6      	beq.n	800172e <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001784:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff fba1 	bl	8000ed8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001796:	4603      	mov	r3, r0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d01c      	beq.n	80017d6 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	7f5b      	ldrb	r3, [r3, #29]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d118      	bne.n	80017d6 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f003 0308 	and.w	r3, r3, #8
 80017ae:	2b08      	cmp	r3, #8
 80017b0:	d111      	bne.n	80017d6 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017b6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d105      	bne.n	80017d6 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017ce:	f043 0201 	orr.w	r2, r3, #1
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4a1f      	ldr	r2, [pc, #124]	@ (8001858 <HAL_ADC_PollForConversion+0x1dc>)
 80017dc:	4293      	cmp	r3, r2
 80017de:	d002      	beq.n	80017e6 <HAL_ADC_PollForConversion+0x16a>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	e001      	b.n	80017ea <HAL_ADC_PollForConversion+0x16e>
 80017e6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80017ea:	687a      	ldr	r2, [r7, #4]
 80017ec:	6812      	ldr	r2, [r2, #0]
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d008      	beq.n	8001804 <HAL_ADC_PollForConversion+0x188>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d005      	beq.n	8001804 <HAL_ADC_PollForConversion+0x188>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	2b05      	cmp	r3, #5
 80017fc:	d002      	beq.n	8001804 <HAL_ADC_PollForConversion+0x188>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	2b09      	cmp	r3, #9
 8001802:	d104      	bne.n	800180e <HAL_ADC_PollForConversion+0x192>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	68db      	ldr	r3, [r3, #12]
 800180a:	61bb      	str	r3, [r7, #24]
 800180c:	e00d      	b.n	800182a <HAL_ADC_PollForConversion+0x1ae>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a11      	ldr	r2, [pc, #68]	@ (8001858 <HAL_ADC_PollForConversion+0x1dc>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d002      	beq.n	800181e <HAL_ADC_PollForConversion+0x1a2>
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	e001      	b.n	8001822 <HAL_ADC_PollForConversion+0x1a6>
 800181e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001822:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	2b08      	cmp	r3, #8
 800182e:	d104      	bne.n	800183a <HAL_ADC_PollForConversion+0x1be>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2208      	movs	r2, #8
 8001836:	601a      	str	r2, [r3, #0]
 8001838:	e008      	b.n	800184c <HAL_ADC_PollForConversion+0x1d0>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800183a:	69bb      	ldr	r3, [r7, #24]
 800183c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001840:	2b00      	cmp	r3, #0
 8001842:	d103      	bne.n	800184c <HAL_ADC_PollForConversion+0x1d0>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	220c      	movs	r2, #12
 800184a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800184c:	2300      	movs	r3, #0
}
 800184e:	4618      	mov	r0, r3
 8001850:	3720      	adds	r7, #32
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	50000100 	.word	0x50000100
 800185c:	50000300 	.word	0x50000300
 8001860:	50000700 	.word	0x50000700

08001864 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001872:	4618      	mov	r0, r3
 8001874:	370c      	adds	r7, #12
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
	...

08001880 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b0b6      	sub	sp, #216	@ 0xd8
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]
 8001888:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800188a:	2300      	movs	r3, #0
 800188c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001890:	2300      	movs	r3, #0
 8001892:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800189a:	2b01      	cmp	r3, #1
 800189c:	d102      	bne.n	80018a4 <HAL_ADC_ConfigChannel+0x24>
 800189e:	2302      	movs	r3, #2
 80018a0:	f000 bc04 	b.w	80020ac <HAL_ADC_ConfigChannel+0x82c>
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2201      	movs	r2, #1
 80018a8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7ff fc44 	bl	800113e <LL_ADC_REG_IsConversionOngoing>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	f040 83e8 	bne.w	800208e <HAL_ADC_ConfigChannel+0x80e>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6818      	ldr	r0, [r3, #0]
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	6859      	ldr	r1, [r3, #4]
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	461a      	mov	r2, r3
 80018cc:	f7ff fb17 	bl	8000efe <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7ff fc32 	bl	800113e <LL_ADC_REG_IsConversionOngoing>
 80018da:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4618      	mov	r0, r3
 80018e4:	f7ff fc3e 	bl	8001164 <LL_ADC_INJ_IsConversionOngoing>
 80018e8:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80018ec:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	f040 81d9 	bne.w	8001ca8 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80018f6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	f040 81d4 	bne.w	8001ca8 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001908:	d10f      	bne.n	800192a <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6818      	ldr	r0, [r3, #0]
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	2200      	movs	r2, #0
 8001914:	4619      	mov	r1, r3
 8001916:	f7ff fb1e 	bl	8000f56 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001922:	4618      	mov	r0, r3
 8001924:	f7ff fac5 	bl	8000eb2 <LL_ADC_SetSamplingTimeCommonConfig>
 8001928:	e00e      	b.n	8001948 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6818      	ldr	r0, [r3, #0]
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	6819      	ldr	r1, [r3, #0]
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	461a      	mov	r2, r3
 8001938:	f7ff fb0d 	bl	8000f56 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	2100      	movs	r1, #0
 8001942:	4618      	mov	r0, r3
 8001944:	f7ff fab5 	bl	8000eb2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	695a      	ldr	r2, [r3, #20]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	68db      	ldr	r3, [r3, #12]
 8001952:	08db      	lsrs	r3, r3, #3
 8001954:	f003 0303 	and.w	r3, r3, #3
 8001958:	005b      	lsls	r3, r3, #1
 800195a:	fa02 f303 	lsl.w	r3, r2, r3
 800195e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	691b      	ldr	r3, [r3, #16]
 8001966:	2b04      	cmp	r3, #4
 8001968:	d022      	beq.n	80019b0 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6818      	ldr	r0, [r3, #0]
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	6919      	ldr	r1, [r3, #16]
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	681a      	ldr	r2, [r3, #0]
 8001976:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800197a:	f7ff fa0f 	bl	8000d9c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6818      	ldr	r0, [r3, #0]
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	6919      	ldr	r1, [r3, #16]
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	699b      	ldr	r3, [r3, #24]
 800198a:	461a      	mov	r2, r3
 800198c:	f7ff fa5b 	bl	8000e46 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	6818      	ldr	r0, [r3, #0]
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800199c:	2b01      	cmp	r3, #1
 800199e:	d102      	bne.n	80019a6 <HAL_ADC_ConfigChannel+0x126>
 80019a0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80019a4:	e000      	b.n	80019a8 <HAL_ADC_ConfigChannel+0x128>
 80019a6:	2300      	movs	r3, #0
 80019a8:	461a      	mov	r2, r3
 80019aa:	f7ff fa67 	bl	8000e7c <LL_ADC_SetOffsetSaturation>
 80019ae:	e17b      	b.n	8001ca8 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2100      	movs	r1, #0
 80019b6:	4618      	mov	r0, r3
 80019b8:	f7ff fa14 	bl	8000de4 <LL_ADC_GetOffsetChannel>
 80019bc:	4603      	mov	r3, r0
 80019be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d10a      	bne.n	80019dc <HAL_ADC_ConfigChannel+0x15c>
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	2100      	movs	r1, #0
 80019cc:	4618      	mov	r0, r3
 80019ce:	f7ff fa09 	bl	8000de4 <LL_ADC_GetOffsetChannel>
 80019d2:	4603      	mov	r3, r0
 80019d4:	0e9b      	lsrs	r3, r3, #26
 80019d6:	f003 021f 	and.w	r2, r3, #31
 80019da:	e01e      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x19a>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	2100      	movs	r1, #0
 80019e2:	4618      	mov	r0, r3
 80019e4:	f7ff f9fe 	bl	8000de4 <LL_ADC_GetOffsetChannel>
 80019e8:	4603      	mov	r3, r0
 80019ea:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80019f2:	fa93 f3a3 	rbit	r3, r3
 80019f6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80019fa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80019fe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001a02:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d101      	bne.n	8001a0e <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8001a0a:	2320      	movs	r3, #32
 8001a0c:	e004      	b.n	8001a18 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8001a0e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001a12:	fab3 f383 	clz	r3, r3
 8001a16:	b2db      	uxtb	r3, r3
 8001a18:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d105      	bne.n	8001a32 <HAL_ADC_ConfigChannel+0x1b2>
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	0e9b      	lsrs	r3, r3, #26
 8001a2c:	f003 031f 	and.w	r3, r3, #31
 8001a30:	e018      	b.n	8001a64 <HAL_ADC_ConfigChannel+0x1e4>
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a3a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001a3e:	fa93 f3a3 	rbit	r3, r3
 8001a42:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8001a46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001a4a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001a4e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d101      	bne.n	8001a5a <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8001a56:	2320      	movs	r3, #32
 8001a58:	e004      	b.n	8001a64 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8001a5a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001a5e:	fab3 f383 	clz	r3, r3
 8001a62:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d106      	bne.n	8001a76 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	2100      	movs	r1, #0
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7ff f9cd 	bl	8000e10 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2101      	movs	r1, #1
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7ff f9b1 	bl	8000de4 <LL_ADC_GetOffsetChannel>
 8001a82:	4603      	mov	r3, r0
 8001a84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d10a      	bne.n	8001aa2 <HAL_ADC_ConfigChannel+0x222>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	2101      	movs	r1, #1
 8001a92:	4618      	mov	r0, r3
 8001a94:	f7ff f9a6 	bl	8000de4 <LL_ADC_GetOffsetChannel>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	0e9b      	lsrs	r3, r3, #26
 8001a9c:	f003 021f 	and.w	r2, r3, #31
 8001aa0:	e01e      	b.n	8001ae0 <HAL_ADC_ConfigChannel+0x260>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	2101      	movs	r1, #1
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f7ff f99b 	bl	8000de4 <LL_ADC_GetOffsetChannel>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ab4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001ab8:	fa93 f3a3 	rbit	r3, r3
 8001abc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001ac0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001ac4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001ac8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d101      	bne.n	8001ad4 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8001ad0:	2320      	movs	r3, #32
 8001ad2:	e004      	b.n	8001ade <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8001ad4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001ad8:	fab3 f383 	clz	r3, r3
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d105      	bne.n	8001af8 <HAL_ADC_ConfigChannel+0x278>
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	0e9b      	lsrs	r3, r3, #26
 8001af2:	f003 031f 	and.w	r3, r3, #31
 8001af6:	e018      	b.n	8001b2a <HAL_ADC_ConfigChannel+0x2aa>
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b00:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001b04:	fa93 f3a3 	rbit	r3, r3
 8001b08:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001b0c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001b10:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001b14:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d101      	bne.n	8001b20 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8001b1c:	2320      	movs	r3, #32
 8001b1e:	e004      	b.n	8001b2a <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8001b20:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001b24:	fab3 f383 	clz	r3, r3
 8001b28:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d106      	bne.n	8001b3c <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	2200      	movs	r2, #0
 8001b34:	2101      	movs	r1, #1
 8001b36:	4618      	mov	r0, r3
 8001b38:	f7ff f96a 	bl	8000e10 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2102      	movs	r1, #2
 8001b42:	4618      	mov	r0, r3
 8001b44:	f7ff f94e 	bl	8000de4 <LL_ADC_GetOffsetChannel>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d10a      	bne.n	8001b68 <HAL_ADC_ConfigChannel+0x2e8>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	2102      	movs	r1, #2
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f7ff f943 	bl	8000de4 <LL_ADC_GetOffsetChannel>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	0e9b      	lsrs	r3, r3, #26
 8001b62:	f003 021f 	and.w	r2, r3, #31
 8001b66:	e01e      	b.n	8001ba6 <HAL_ADC_ConfigChannel+0x326>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	2102      	movs	r1, #2
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f7ff f938 	bl	8000de4 <LL_ADC_GetOffsetChannel>
 8001b74:	4603      	mov	r3, r0
 8001b76:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001b7e:	fa93 f3a3 	rbit	r3, r3
 8001b82:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001b86:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001b8a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001b8e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d101      	bne.n	8001b9a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8001b96:	2320      	movs	r3, #32
 8001b98:	e004      	b.n	8001ba4 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8001b9a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001b9e:	fab3 f383 	clz	r3, r3
 8001ba2:	b2db      	uxtb	r3, r3
 8001ba4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d105      	bne.n	8001bbe <HAL_ADC_ConfigChannel+0x33e>
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	0e9b      	lsrs	r3, r3, #26
 8001bb8:	f003 031f 	and.w	r3, r3, #31
 8001bbc:	e016      	b.n	8001bec <HAL_ADC_ConfigChannel+0x36c>
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bc6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001bca:	fa93 f3a3 	rbit	r3, r3
 8001bce:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8001bd0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001bd2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8001bd6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d101      	bne.n	8001be2 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8001bde:	2320      	movs	r3, #32
 8001be0:	e004      	b.n	8001bec <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8001be2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001be6:	fab3 f383 	clz	r3, r3
 8001bea:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d106      	bne.n	8001bfe <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	2102      	movs	r1, #2
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f7ff f909 	bl	8000e10 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	2103      	movs	r1, #3
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7ff f8ed 	bl	8000de4 <LL_ADC_GetOffsetChannel>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d10a      	bne.n	8001c2a <HAL_ADC_ConfigChannel+0x3aa>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2103      	movs	r1, #3
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f7ff f8e2 	bl	8000de4 <LL_ADC_GetOffsetChannel>
 8001c20:	4603      	mov	r3, r0
 8001c22:	0e9b      	lsrs	r3, r3, #26
 8001c24:	f003 021f 	and.w	r2, r3, #31
 8001c28:	e017      	b.n	8001c5a <HAL_ADC_ConfigChannel+0x3da>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	2103      	movs	r1, #3
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7ff f8d7 	bl	8000de4 <LL_ADC_GetOffsetChannel>
 8001c36:	4603      	mov	r3, r0
 8001c38:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c3a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001c3c:	fa93 f3a3 	rbit	r3, r3
 8001c40:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001c42:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001c44:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001c46:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d101      	bne.n	8001c50 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8001c4c:	2320      	movs	r3, #32
 8001c4e:	e003      	b.n	8001c58 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8001c50:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001c52:	fab3 f383 	clz	r3, r3
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d105      	bne.n	8001c72 <HAL_ADC_ConfigChannel+0x3f2>
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	0e9b      	lsrs	r3, r3, #26
 8001c6c:	f003 031f 	and.w	r3, r3, #31
 8001c70:	e011      	b.n	8001c96 <HAL_ADC_ConfigChannel+0x416>
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c78:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001c7a:	fa93 f3a3 	rbit	r3, r3
 8001c7e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8001c80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001c82:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8001c84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d101      	bne.n	8001c8e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8001c8a:	2320      	movs	r3, #32
 8001c8c:	e003      	b.n	8001c96 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8001c8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001c90:	fab3 f383 	clz	r3, r3
 8001c94:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d106      	bne.n	8001ca8 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	2103      	movs	r1, #3
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f7ff f8b4 	bl	8000e10 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7ff fa1f 	bl	80010f0 <LL_ADC_IsEnabled>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	f040 813d 	bne.w	8001f34 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6818      	ldr	r0, [r3, #0]
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	6819      	ldr	r1, [r3, #0]
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	68db      	ldr	r3, [r3, #12]
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	f7ff f970 	bl	8000fac <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	4aa2      	ldr	r2, [pc, #648]	@ (8001f5c <HAL_ADC_ConfigChannel+0x6dc>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	f040 812e 	bne.w	8001f34 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d10b      	bne.n	8001d00 <HAL_ADC_ConfigChannel+0x480>
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	0e9b      	lsrs	r3, r3, #26
 8001cee:	3301      	adds	r3, #1
 8001cf0:	f003 031f 	and.w	r3, r3, #31
 8001cf4:	2b09      	cmp	r3, #9
 8001cf6:	bf94      	ite	ls
 8001cf8:	2301      	movls	r3, #1
 8001cfa:	2300      	movhi	r3, #0
 8001cfc:	b2db      	uxtb	r3, r3
 8001cfe:	e019      	b.n	8001d34 <HAL_ADC_ConfigChannel+0x4b4>
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001d08:	fa93 f3a3 	rbit	r3, r3
 8001d0c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8001d0e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001d10:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8001d12:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d101      	bne.n	8001d1c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8001d18:	2320      	movs	r3, #32
 8001d1a:	e003      	b.n	8001d24 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8001d1c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001d1e:	fab3 f383 	clz	r3, r3
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	3301      	adds	r3, #1
 8001d26:	f003 031f 	and.w	r3, r3, #31
 8001d2a:	2b09      	cmp	r3, #9
 8001d2c:	bf94      	ite	ls
 8001d2e:	2301      	movls	r3, #1
 8001d30:	2300      	movhi	r3, #0
 8001d32:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d079      	beq.n	8001e2c <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d107      	bne.n	8001d54 <HAL_ADC_ConfigChannel+0x4d4>
 8001d44:	683b      	ldr	r3, [r7, #0]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	0e9b      	lsrs	r3, r3, #26
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	069b      	lsls	r3, r3, #26
 8001d4e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d52:	e015      	b.n	8001d80 <HAL_ADC_ConfigChannel+0x500>
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001d5c:	fa93 f3a3 	rbit	r3, r3
 8001d60:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001d62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001d64:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8001d66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d101      	bne.n	8001d70 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8001d6c:	2320      	movs	r3, #32
 8001d6e:	e003      	b.n	8001d78 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8001d70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d72:	fab3 f383 	clz	r3, r3
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	3301      	adds	r3, #1
 8001d7a:	069b      	lsls	r3, r3, #26
 8001d7c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d109      	bne.n	8001da0 <HAL_ADC_ConfigChannel+0x520>
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	0e9b      	lsrs	r3, r3, #26
 8001d92:	3301      	adds	r3, #1
 8001d94:	f003 031f 	and.w	r3, r3, #31
 8001d98:	2101      	movs	r1, #1
 8001d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001d9e:	e017      	b.n	8001dd0 <HAL_ADC_ConfigChannel+0x550>
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001da6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001da8:	fa93 f3a3 	rbit	r3, r3
 8001dac:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8001dae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001db0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8001db2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d101      	bne.n	8001dbc <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8001db8:	2320      	movs	r3, #32
 8001dba:	e003      	b.n	8001dc4 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8001dbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001dbe:	fab3 f383 	clz	r3, r3
 8001dc2:	b2db      	uxtb	r3, r3
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	f003 031f 	and.w	r3, r3, #31
 8001dca:	2101      	movs	r1, #1
 8001dcc:	fa01 f303 	lsl.w	r3, r1, r3
 8001dd0:	ea42 0103 	orr.w	r1, r2, r3
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d10a      	bne.n	8001df6 <HAL_ADC_ConfigChannel+0x576>
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	0e9b      	lsrs	r3, r3, #26
 8001de6:	3301      	adds	r3, #1
 8001de8:	f003 021f 	and.w	r2, r3, #31
 8001dec:	4613      	mov	r3, r2
 8001dee:	005b      	lsls	r3, r3, #1
 8001df0:	4413      	add	r3, r2
 8001df2:	051b      	lsls	r3, r3, #20
 8001df4:	e018      	b.n	8001e28 <HAL_ADC_ConfigChannel+0x5a8>
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001dfe:	fa93 f3a3 	rbit	r3, r3
 8001e02:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8001e04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8001e08:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d101      	bne.n	8001e12 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8001e0e:	2320      	movs	r3, #32
 8001e10:	e003      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8001e12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e14:	fab3 f383 	clz	r3, r3
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	f003 021f 	and.w	r2, r3, #31
 8001e20:	4613      	mov	r3, r2
 8001e22:	005b      	lsls	r3, r3, #1
 8001e24:	4413      	add	r3, r2
 8001e26:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e28:	430b      	orrs	r3, r1
 8001e2a:	e07e      	b.n	8001f2a <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d107      	bne.n	8001e48 <HAL_ADC_ConfigChannel+0x5c8>
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	0e9b      	lsrs	r3, r3, #26
 8001e3e:	3301      	adds	r3, #1
 8001e40:	069b      	lsls	r3, r3, #26
 8001e42:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e46:	e015      	b.n	8001e74 <HAL_ADC_ConfigChannel+0x5f4>
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e50:	fa93 f3a3 	rbit	r3, r3
 8001e54:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8001e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e58:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8001e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d101      	bne.n	8001e64 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8001e60:	2320      	movs	r3, #32
 8001e62:	e003      	b.n	8001e6c <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8001e64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e66:	fab3 f383 	clz	r3, r3
 8001e6a:	b2db      	uxtb	r3, r3
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	069b      	lsls	r3, r3, #26
 8001e70:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d109      	bne.n	8001e94 <HAL_ADC_ConfigChannel+0x614>
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	0e9b      	lsrs	r3, r3, #26
 8001e86:	3301      	adds	r3, #1
 8001e88:	f003 031f 	and.w	r3, r3, #31
 8001e8c:	2101      	movs	r1, #1
 8001e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e92:	e017      	b.n	8001ec4 <HAL_ADC_ConfigChannel+0x644>
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e9a:	6a3b      	ldr	r3, [r7, #32]
 8001e9c:	fa93 f3a3 	rbit	r3, r3
 8001ea0:	61fb      	str	r3, [r7, #28]
  return result;
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d101      	bne.n	8001eb0 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8001eac:	2320      	movs	r3, #32
 8001eae:	e003      	b.n	8001eb8 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8001eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb2:	fab3 f383 	clz	r3, r3
 8001eb6:	b2db      	uxtb	r3, r3
 8001eb8:	3301      	adds	r3, #1
 8001eba:	f003 031f 	and.w	r3, r3, #31
 8001ebe:	2101      	movs	r1, #1
 8001ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ec4:	ea42 0103 	orr.w	r1, r2, r3
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d10d      	bne.n	8001ef0 <HAL_ADC_ConfigChannel+0x670>
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	0e9b      	lsrs	r3, r3, #26
 8001eda:	3301      	adds	r3, #1
 8001edc:	f003 021f 	and.w	r2, r3, #31
 8001ee0:	4613      	mov	r3, r2
 8001ee2:	005b      	lsls	r3, r3, #1
 8001ee4:	4413      	add	r3, r2
 8001ee6:	3b1e      	subs	r3, #30
 8001ee8:	051b      	lsls	r3, r3, #20
 8001eea:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001eee:	e01b      	b.n	8001f28 <HAL_ADC_ConfigChannel+0x6a8>
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	fa93 f3a3 	rbit	r3, r3
 8001efc:	613b      	str	r3, [r7, #16]
  return result;
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001f02:	69bb      	ldr	r3, [r7, #24]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d101      	bne.n	8001f0c <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8001f08:	2320      	movs	r3, #32
 8001f0a:	e003      	b.n	8001f14 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8001f0c:	69bb      	ldr	r3, [r7, #24]
 8001f0e:	fab3 f383 	clz	r3, r3
 8001f12:	b2db      	uxtb	r3, r3
 8001f14:	3301      	adds	r3, #1
 8001f16:	f003 021f 	and.w	r2, r3, #31
 8001f1a:	4613      	mov	r3, r2
 8001f1c:	005b      	lsls	r3, r3, #1
 8001f1e:	4413      	add	r3, r2
 8001f20:	3b1e      	subs	r3, #30
 8001f22:	051b      	lsls	r3, r3, #20
 8001f24:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f28:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001f2a:	683a      	ldr	r2, [r7, #0]
 8001f2c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f2e:	4619      	mov	r1, r3
 8001f30:	f7ff f811 	bl	8000f56 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	4b09      	ldr	r3, [pc, #36]	@ (8001f60 <HAL_ADC_ConfigChannel+0x6e0>)
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	f000 80af 	beq.w	80020a0 <HAL_ADC_ConfigChannel+0x820>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001f4a:	d004      	beq.n	8001f56 <HAL_ADC_ConfigChannel+0x6d6>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a04      	ldr	r2, [pc, #16]	@ (8001f64 <HAL_ADC_ConfigChannel+0x6e4>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d10a      	bne.n	8001f6c <HAL_ADC_ConfigChannel+0x6ec>
 8001f56:	4b04      	ldr	r3, [pc, #16]	@ (8001f68 <HAL_ADC_ConfigChannel+0x6e8>)
 8001f58:	e009      	b.n	8001f6e <HAL_ADC_ConfigChannel+0x6ee>
 8001f5a:	bf00      	nop
 8001f5c:	407f0000 	.word	0x407f0000
 8001f60:	80080000 	.word	0x80080000
 8001f64:	50000100 	.word	0x50000100
 8001f68:	50000300 	.word	0x50000300
 8001f6c:	4b51      	ldr	r3, [pc, #324]	@ (80020b4 <HAL_ADC_ConfigChannel+0x834>)
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7fe ff06 	bl	8000d80 <LL_ADC_GetCommonPathInternalCh>
 8001f74:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a4e      	ldr	r2, [pc, #312]	@ (80020b8 <HAL_ADC_ConfigChannel+0x838>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d004      	beq.n	8001f8c <HAL_ADC_ConfigChannel+0x70c>
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	4a4d      	ldr	r2, [pc, #308]	@ (80020bc <HAL_ADC_ConfigChannel+0x83c>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d134      	bne.n	8001ff6 <HAL_ADC_ConfigChannel+0x776>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001f8c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001f90:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d12e      	bne.n	8001ff6 <HAL_ADC_ConfigChannel+0x776>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001fa0:	d17e      	bne.n	80020a0 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001faa:	d004      	beq.n	8001fb6 <HAL_ADC_ConfigChannel+0x736>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a43      	ldr	r2, [pc, #268]	@ (80020c0 <HAL_ADC_ConfigChannel+0x840>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d101      	bne.n	8001fba <HAL_ADC_ConfigChannel+0x73a>
 8001fb6:	4a43      	ldr	r2, [pc, #268]	@ (80020c4 <HAL_ADC_ConfigChannel+0x844>)
 8001fb8:	e000      	b.n	8001fbc <HAL_ADC_ConfigChannel+0x73c>
 8001fba:	4a3e      	ldr	r2, [pc, #248]	@ (80020b4 <HAL_ADC_ConfigChannel+0x834>)
 8001fbc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001fc0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	4610      	mov	r0, r2
 8001fc8:	f7fe fec7 	bl	8000d5a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001fcc:	4b3e      	ldr	r3, [pc, #248]	@ (80020c8 <HAL_ADC_ConfigChannel+0x848>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	099b      	lsrs	r3, r3, #6
 8001fd2:	4a3e      	ldr	r2, [pc, #248]	@ (80020cc <HAL_ADC_ConfigChannel+0x84c>)
 8001fd4:	fba2 2303 	umull	r2, r3, r2, r3
 8001fd8:	099b      	lsrs	r3, r3, #6
 8001fda:	1c5a      	adds	r2, r3, #1
 8001fdc:	4613      	mov	r3, r2
 8001fde:	005b      	lsls	r3, r3, #1
 8001fe0:	4413      	add	r3, r2
 8001fe2:	009b      	lsls	r3, r3, #2
 8001fe4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001fe6:	e002      	b.n	8001fee <HAL_ADC_ConfigChannel+0x76e>
          {
            wait_loop_index--;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	3b01      	subs	r3, #1
 8001fec:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d1f9      	bne.n	8001fe8 <HAL_ADC_ConfigChannel+0x768>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001ff4:	e054      	b.n	80020a0 <HAL_ADC_ConfigChannel+0x820>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a35      	ldr	r2, [pc, #212]	@ (80020d0 <HAL_ADC_ConfigChannel+0x850>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d120      	bne.n	8002042 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002000:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002004:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002008:	2b00      	cmp	r3, #0
 800200a:	d11a      	bne.n	8002042 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002014:	d144      	bne.n	80020a0 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800201e:	d004      	beq.n	800202a <HAL_ADC_ConfigChannel+0x7aa>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a26      	ldr	r2, [pc, #152]	@ (80020c0 <HAL_ADC_ConfigChannel+0x840>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d101      	bne.n	800202e <HAL_ADC_ConfigChannel+0x7ae>
 800202a:	4a26      	ldr	r2, [pc, #152]	@ (80020c4 <HAL_ADC_ConfigChannel+0x844>)
 800202c:	e000      	b.n	8002030 <HAL_ADC_ConfigChannel+0x7b0>
 800202e:	4a21      	ldr	r2, [pc, #132]	@ (80020b4 <HAL_ADC_ConfigChannel+0x834>)
 8002030:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002034:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002038:	4619      	mov	r1, r3
 800203a:	4610      	mov	r0, r2
 800203c:	f7fe fe8d 	bl	8000d5a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002040:	e02e      	b.n	80020a0 <HAL_ADC_ConfigChannel+0x820>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	4a23      	ldr	r2, [pc, #140]	@ (80020d4 <HAL_ADC_ConfigChannel+0x854>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d129      	bne.n	80020a0 <HAL_ADC_ConfigChannel+0x820>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800204c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002050:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002054:	2b00      	cmp	r3, #0
 8002056:	d123      	bne.n	80020a0 <HAL_ADC_ConfigChannel+0x820>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a18      	ldr	r2, [pc, #96]	@ (80020c0 <HAL_ADC_ConfigChannel+0x840>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d01e      	beq.n	80020a0 <HAL_ADC_ConfigChannel+0x820>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800206a:	d004      	beq.n	8002076 <HAL_ADC_ConfigChannel+0x7f6>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a13      	ldr	r2, [pc, #76]	@ (80020c0 <HAL_ADC_ConfigChannel+0x840>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d101      	bne.n	800207a <HAL_ADC_ConfigChannel+0x7fa>
 8002076:	4a13      	ldr	r2, [pc, #76]	@ (80020c4 <HAL_ADC_ConfigChannel+0x844>)
 8002078:	e000      	b.n	800207c <HAL_ADC_ConfigChannel+0x7fc>
 800207a:	4a0e      	ldr	r2, [pc, #56]	@ (80020b4 <HAL_ADC_ConfigChannel+0x834>)
 800207c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002080:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002084:	4619      	mov	r1, r3
 8002086:	4610      	mov	r0, r2
 8002088:	f7fe fe67 	bl	8000d5a <LL_ADC_SetCommonPathInternalCh>
 800208c:	e008      	b.n	80020a0 <HAL_ADC_ConfigChannel+0x820>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002092:	f043 0220 	orr.w	r2, r3, #32
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800209a:	2301      	movs	r3, #1
 800209c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2200      	movs	r2, #0
 80020a4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80020a8:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80020ac:	4618      	mov	r0, r3
 80020ae:	37d8      	adds	r7, #216	@ 0xd8
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	50000700 	.word	0x50000700
 80020b8:	c3210000 	.word	0xc3210000
 80020bc:	90c00010 	.word	0x90c00010
 80020c0:	50000100 	.word	0x50000100
 80020c4:	50000300 	.word	0x50000300
 80020c8:	20000000 	.word	0x20000000
 80020cc:	053e2d63 	.word	0x053e2d63
 80020d0:	c7520000 	.word	0xc7520000
 80020d4:	cb840000 	.word	0xcb840000

080020d8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80020e0:	2300      	movs	r3, #0
 80020e2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4618      	mov	r0, r3
 80020ea:	f7ff f801 	bl	80010f0 <LL_ADC_IsEnabled>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d176      	bne.n	80021e2 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	689a      	ldr	r2, [r3, #8]
 80020fa:	4b3c      	ldr	r3, [pc, #240]	@ (80021ec <ADC_Enable+0x114>)
 80020fc:	4013      	ands	r3, r2
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d00d      	beq.n	800211e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002106:	f043 0210 	orr.w	r2, r3, #16
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002112:	f043 0201 	orr.w	r2, r3, #1
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	e062      	b.n	80021e4 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4618      	mov	r0, r3
 8002124:	f7fe ffd0 	bl	80010c8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002130:	d004      	beq.n	800213c <ADC_Enable+0x64>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a2e      	ldr	r2, [pc, #184]	@ (80021f0 <ADC_Enable+0x118>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d101      	bne.n	8002140 <ADC_Enable+0x68>
 800213c:	4b2d      	ldr	r3, [pc, #180]	@ (80021f4 <ADC_Enable+0x11c>)
 800213e:	e000      	b.n	8002142 <ADC_Enable+0x6a>
 8002140:	4b2d      	ldr	r3, [pc, #180]	@ (80021f8 <ADC_Enable+0x120>)
 8002142:	4618      	mov	r0, r3
 8002144:	f7fe fe1c 	bl	8000d80 <LL_ADC_GetCommonPathInternalCh>
 8002148:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800214a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800214e:	2b00      	cmp	r3, #0
 8002150:	d013      	beq.n	800217a <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002152:	4b2a      	ldr	r3, [pc, #168]	@ (80021fc <ADC_Enable+0x124>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	099b      	lsrs	r3, r3, #6
 8002158:	4a29      	ldr	r2, [pc, #164]	@ (8002200 <ADC_Enable+0x128>)
 800215a:	fba2 2303 	umull	r2, r3, r2, r3
 800215e:	099b      	lsrs	r3, r3, #6
 8002160:	1c5a      	adds	r2, r3, #1
 8002162:	4613      	mov	r3, r2
 8002164:	005b      	lsls	r3, r3, #1
 8002166:	4413      	add	r3, r2
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800216c:	e002      	b.n	8002174 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	3b01      	subs	r3, #1
 8002172:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d1f9      	bne.n	800216e <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800217a:	f7fe fdad 	bl	8000cd8 <HAL_GetTick>
 800217e:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002180:	e028      	b.n	80021d4 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4618      	mov	r0, r3
 8002188:	f7fe ffb2 	bl	80010f0 <LL_ADC_IsEnabled>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d104      	bne.n	800219c <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	4618      	mov	r0, r3
 8002198:	f7fe ff96 	bl	80010c8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800219c:	f7fe fd9c 	bl	8000cd8 <HAL_GetTick>
 80021a0:	4602      	mov	r2, r0
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	2b02      	cmp	r3, #2
 80021a8:	d914      	bls.n	80021d4 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 0301 	and.w	r3, r3, #1
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d00d      	beq.n	80021d4 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021bc:	f043 0210 	orr.w	r2, r3, #16
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021c8:	f043 0201 	orr.w	r2, r3, #1
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80021d0:	2301      	movs	r3, #1
 80021d2:	e007      	b.n	80021e4 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f003 0301 	and.w	r3, r3, #1
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d1cf      	bne.n	8002182 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80021e2:	2300      	movs	r3, #0
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	3710      	adds	r7, #16
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	8000003f 	.word	0x8000003f
 80021f0:	50000100 	.word	0x50000100
 80021f4:	50000300 	.word	0x50000300
 80021f8:	50000700 	.word	0x50000700
 80021fc:	20000000 	.word	0x20000000
 8002200:	053e2d63 	.word	0x053e2d63

08002204 <LL_ADC_IsEnabled>:
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	689b      	ldr	r3, [r3, #8]
 8002210:	f003 0301 	and.w	r3, r3, #1
 8002214:	2b01      	cmp	r3, #1
 8002216:	d101      	bne.n	800221c <LL_ADC_IsEnabled+0x18>
 8002218:	2301      	movs	r3, #1
 800221a:	e000      	b.n	800221e <LL_ADC_IsEnabled+0x1a>
 800221c:	2300      	movs	r3, #0
}
 800221e:	4618      	mov	r0, r3
 8002220:	370c      	adds	r7, #12
 8002222:	46bd      	mov	sp, r7
 8002224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002228:	4770      	bx	lr

0800222a <LL_ADC_REG_IsConversionOngoing>:
{
 800222a:	b480      	push	{r7}
 800222c:	b083      	sub	sp, #12
 800222e:	af00      	add	r7, sp, #0
 8002230:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	f003 0304 	and.w	r3, r3, #4
 800223a:	2b04      	cmp	r3, #4
 800223c:	d101      	bne.n	8002242 <LL_ADC_REG_IsConversionOngoing+0x18>
 800223e:	2301      	movs	r3, #1
 8002240:	e000      	b.n	8002244 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002242:	2300      	movs	r3, #0
}
 8002244:	4618      	mov	r0, r3
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr

08002250 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002250:	b590      	push	{r4, r7, lr}
 8002252:	b0a1      	sub	sp, #132	@ 0x84
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800225a:	2300      	movs	r3, #0
 800225c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002266:	2b01      	cmp	r3, #1
 8002268:	d101      	bne.n	800226e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800226a:	2302      	movs	r3, #2
 800226c:	e0cb      	b.n	8002406 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2201      	movs	r2, #1
 8002272:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002276:	2300      	movs	r3, #0
 8002278:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800227a:	2300      	movs	r3, #0
 800227c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002286:	d102      	bne.n	800228e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002288:	4b61      	ldr	r3, [pc, #388]	@ (8002410 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800228a:	60bb      	str	r3, [r7, #8]
 800228c:	e001      	b.n	8002292 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800228e:	2300      	movs	r3, #0
 8002290:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d10b      	bne.n	80022b0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800229c:	f043 0220 	orr.w	r2, r3, #32
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2200      	movs	r2, #0
 80022a8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80022ac:	2301      	movs	r3, #1
 80022ae:	e0aa      	b.n	8002406 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	4618      	mov	r0, r3
 80022b4:	f7ff ffb9 	bl	800222a <LL_ADC_REG_IsConversionOngoing>
 80022b8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4618      	mov	r0, r3
 80022c0:	f7ff ffb3 	bl	800222a <LL_ADC_REG_IsConversionOngoing>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	f040 808c 	bne.w	80023e4 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80022cc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	f040 8088 	bne.w	80023e4 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80022dc:	d004      	beq.n	80022e8 <HAL_ADCEx_MultiModeConfigChannel+0x98>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a4b      	ldr	r2, [pc, #300]	@ (8002410 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d101      	bne.n	80022ec <HAL_ADCEx_MultiModeConfigChannel+0x9c>
 80022e8:	4b4a      	ldr	r3, [pc, #296]	@ (8002414 <HAL_ADCEx_MultiModeConfigChannel+0x1c4>)
 80022ea:	e000      	b.n	80022ee <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 80022ec:	4b4a      	ldr	r3, [pc, #296]	@ (8002418 <HAL_ADCEx_MultiModeConfigChannel+0x1c8>)
 80022ee:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d041      	beq.n	800237c <HAL_ADCEx_MultiModeConfigChannel+0x12c>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80022f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	6859      	ldr	r1, [r3, #4]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800230a:	035b      	lsls	r3, r3, #13
 800230c:	430b      	orrs	r3, r1
 800230e:	431a      	orrs	r2, r3
 8002310:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002312:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800231c:	d004      	beq.n	8002328 <HAL_ADCEx_MultiModeConfigChannel+0xd8>
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a3b      	ldr	r2, [pc, #236]	@ (8002410 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d10f      	bne.n	8002348 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
 8002328:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800232c:	f7ff ff6a 	bl	8002204 <LL_ADC_IsEnabled>
 8002330:	4604      	mov	r4, r0
 8002332:	4837      	ldr	r0, [pc, #220]	@ (8002410 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8002334:	f7ff ff66 	bl	8002204 <LL_ADC_IsEnabled>
 8002338:	4603      	mov	r3, r0
 800233a:	4323      	orrs	r3, r4
 800233c:	2b00      	cmp	r3, #0
 800233e:	bf0c      	ite	eq
 8002340:	2301      	moveq	r3, #1
 8002342:	2300      	movne	r3, #0
 8002344:	b2db      	uxtb	r3, r3
 8002346:	e008      	b.n	800235a <HAL_ADCEx_MultiModeConfigChannel+0x10a>
 8002348:	4834      	ldr	r0, [pc, #208]	@ (800241c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 800234a:	f7ff ff5b 	bl	8002204 <LL_ADC_IsEnabled>
 800234e:	4603      	mov	r3, r0
 8002350:	2b00      	cmp	r3, #0
 8002352:	bf0c      	ite	eq
 8002354:	2301      	moveq	r3, #1
 8002356:	2300      	movne	r3, #0
 8002358:	b2db      	uxtb	r3, r3
 800235a:	2b00      	cmp	r3, #0
 800235c:	d04c      	beq.n	80023f8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800235e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002366:	f023 030f 	bic.w	r3, r3, #15
 800236a:	683a      	ldr	r2, [r7, #0]
 800236c:	6811      	ldr	r1, [r2, #0]
 800236e:	683a      	ldr	r2, [r7, #0]
 8002370:	6892      	ldr	r2, [r2, #8]
 8002372:	430a      	orrs	r2, r1
 8002374:	431a      	orrs	r2, r3
 8002376:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002378:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800237a:	e03d      	b.n	80023f8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800237c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002384:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002386:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002390:	d004      	beq.n	800239c <HAL_ADCEx_MultiModeConfigChannel+0x14c>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a1e      	ldr	r2, [pc, #120]	@ (8002410 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d10f      	bne.n	80023bc <HAL_ADCEx_MultiModeConfigChannel+0x16c>
 800239c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80023a0:	f7ff ff30 	bl	8002204 <LL_ADC_IsEnabled>
 80023a4:	4604      	mov	r4, r0
 80023a6:	481a      	ldr	r0, [pc, #104]	@ (8002410 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80023a8:	f7ff ff2c 	bl	8002204 <LL_ADC_IsEnabled>
 80023ac:	4603      	mov	r3, r0
 80023ae:	4323      	orrs	r3, r4
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	bf0c      	ite	eq
 80023b4:	2301      	moveq	r3, #1
 80023b6:	2300      	movne	r3, #0
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	e008      	b.n	80023ce <HAL_ADCEx_MultiModeConfigChannel+0x17e>
 80023bc:	4817      	ldr	r0, [pc, #92]	@ (800241c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 80023be:	f7ff ff21 	bl	8002204 <LL_ADC_IsEnabled>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	bf0c      	ite	eq
 80023c8:	2301      	moveq	r3, #1
 80023ca:	2300      	movne	r3, #0
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d012      	beq.n	80023f8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80023d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80023da:	f023 030f 	bic.w	r3, r3, #15
 80023de:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80023e0:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80023e2:	e009      	b.n	80023f8 <HAL_ADCEx_MultiModeConfigChannel+0x1a8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023e8:	f043 0220 	orr.w	r2, r3, #32
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80023f6:	e000      	b.n	80023fa <HAL_ADCEx_MultiModeConfigChannel+0x1aa>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80023f8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002402:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8002406:	4618      	mov	r0, r3
 8002408:	3784      	adds	r7, #132	@ 0x84
 800240a:	46bd      	mov	sp, r7
 800240c:	bd90      	pop	{r4, r7, pc}
 800240e:	bf00      	nop
 8002410:	50000100 	.word	0x50000100
 8002414:	50000300 	.word	0x50000300
 8002418:	50000700 	.word	0x50000700
 800241c:	50000400 	.word	0x50000400

08002420 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002420:	b480      	push	{r7}
 8002422:	b085      	sub	sp, #20
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	f003 0307 	and.w	r3, r3, #7
 800242e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002430:	4b0c      	ldr	r3, [pc, #48]	@ (8002464 <__NVIC_SetPriorityGrouping+0x44>)
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002436:	68ba      	ldr	r2, [r7, #8]
 8002438:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800243c:	4013      	ands	r3, r2
 800243e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002448:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800244c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002450:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002452:	4a04      	ldr	r2, [pc, #16]	@ (8002464 <__NVIC_SetPriorityGrouping+0x44>)
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	60d3      	str	r3, [r2, #12]
}
 8002458:	bf00      	nop
 800245a:	3714      	adds	r7, #20
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr
 8002464:	e000ed00 	.word	0xe000ed00

08002468 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800246c:	4b04      	ldr	r3, [pc, #16]	@ (8002480 <__NVIC_GetPriorityGrouping+0x18>)
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	0a1b      	lsrs	r3, r3, #8
 8002472:	f003 0307 	and.w	r3, r3, #7
}
 8002476:	4618      	mov	r0, r3
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr
 8002480:	e000ed00 	.word	0xe000ed00

08002484 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	4603      	mov	r3, r0
 800248c:	6039      	str	r1, [r7, #0]
 800248e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002494:	2b00      	cmp	r3, #0
 8002496:	db0a      	blt.n	80024ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	b2da      	uxtb	r2, r3
 800249c:	490c      	ldr	r1, [pc, #48]	@ (80024d0 <__NVIC_SetPriority+0x4c>)
 800249e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024a2:	0112      	lsls	r2, r2, #4
 80024a4:	b2d2      	uxtb	r2, r2
 80024a6:	440b      	add	r3, r1
 80024a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024ac:	e00a      	b.n	80024c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	b2da      	uxtb	r2, r3
 80024b2:	4908      	ldr	r1, [pc, #32]	@ (80024d4 <__NVIC_SetPriority+0x50>)
 80024b4:	79fb      	ldrb	r3, [r7, #7]
 80024b6:	f003 030f 	and.w	r3, r3, #15
 80024ba:	3b04      	subs	r3, #4
 80024bc:	0112      	lsls	r2, r2, #4
 80024be:	b2d2      	uxtb	r2, r2
 80024c0:	440b      	add	r3, r1
 80024c2:	761a      	strb	r2, [r3, #24]
}
 80024c4:	bf00      	nop
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr
 80024d0:	e000e100 	.word	0xe000e100
 80024d4:	e000ed00 	.word	0xe000ed00

080024d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024d8:	b480      	push	{r7}
 80024da:	b089      	sub	sp, #36	@ 0x24
 80024dc:	af00      	add	r7, sp, #0
 80024de:	60f8      	str	r0, [r7, #12]
 80024e0:	60b9      	str	r1, [r7, #8]
 80024e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	f003 0307 	and.w	r3, r3, #7
 80024ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024ec:	69fb      	ldr	r3, [r7, #28]
 80024ee:	f1c3 0307 	rsb	r3, r3, #7
 80024f2:	2b04      	cmp	r3, #4
 80024f4:	bf28      	it	cs
 80024f6:	2304      	movcs	r3, #4
 80024f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	3304      	adds	r3, #4
 80024fe:	2b06      	cmp	r3, #6
 8002500:	d902      	bls.n	8002508 <NVIC_EncodePriority+0x30>
 8002502:	69fb      	ldr	r3, [r7, #28]
 8002504:	3b03      	subs	r3, #3
 8002506:	e000      	b.n	800250a <NVIC_EncodePriority+0x32>
 8002508:	2300      	movs	r3, #0
 800250a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800250c:	f04f 32ff 	mov.w	r2, #4294967295
 8002510:	69bb      	ldr	r3, [r7, #24]
 8002512:	fa02 f303 	lsl.w	r3, r2, r3
 8002516:	43da      	mvns	r2, r3
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	401a      	ands	r2, r3
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002520:	f04f 31ff 	mov.w	r1, #4294967295
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	fa01 f303 	lsl.w	r3, r1, r3
 800252a:	43d9      	mvns	r1, r3
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002530:	4313      	orrs	r3, r2
         );
}
 8002532:	4618      	mov	r0, r3
 8002534:	3724      	adds	r7, #36	@ 0x24
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
	...

08002540 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b082      	sub	sp, #8
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	3b01      	subs	r3, #1
 800254c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002550:	d301      	bcc.n	8002556 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002552:	2301      	movs	r3, #1
 8002554:	e00f      	b.n	8002576 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002556:	4a0a      	ldr	r2, [pc, #40]	@ (8002580 <SysTick_Config+0x40>)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	3b01      	subs	r3, #1
 800255c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800255e:	210f      	movs	r1, #15
 8002560:	f04f 30ff 	mov.w	r0, #4294967295
 8002564:	f7ff ff8e 	bl	8002484 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002568:	4b05      	ldr	r3, [pc, #20]	@ (8002580 <SysTick_Config+0x40>)
 800256a:	2200      	movs	r2, #0
 800256c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800256e:	4b04      	ldr	r3, [pc, #16]	@ (8002580 <SysTick_Config+0x40>)
 8002570:	2207      	movs	r2, #7
 8002572:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002574:	2300      	movs	r3, #0
}
 8002576:	4618      	mov	r0, r3
 8002578:	3708      	adds	r7, #8
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop
 8002580:	e000e010 	.word	0xe000e010

08002584 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b082      	sub	sp, #8
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800258c:	6878      	ldr	r0, [r7, #4]
 800258e:	f7ff ff47 	bl	8002420 <__NVIC_SetPriorityGrouping>
}
 8002592:	bf00      	nop
 8002594:	3708      	adds	r7, #8
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}

0800259a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800259a:	b580      	push	{r7, lr}
 800259c:	b086      	sub	sp, #24
 800259e:	af00      	add	r7, sp, #0
 80025a0:	4603      	mov	r3, r0
 80025a2:	60b9      	str	r1, [r7, #8]
 80025a4:	607a      	str	r2, [r7, #4]
 80025a6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80025a8:	f7ff ff5e 	bl	8002468 <__NVIC_GetPriorityGrouping>
 80025ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025ae:	687a      	ldr	r2, [r7, #4]
 80025b0:	68b9      	ldr	r1, [r7, #8]
 80025b2:	6978      	ldr	r0, [r7, #20]
 80025b4:	f7ff ff90 	bl	80024d8 <NVIC_EncodePriority>
 80025b8:	4602      	mov	r2, r0
 80025ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025be:	4611      	mov	r1, r2
 80025c0:	4618      	mov	r0, r3
 80025c2:	f7ff ff5f 	bl	8002484 <__NVIC_SetPriority>
}
 80025c6:	bf00      	nop
 80025c8:	3718      	adds	r7, #24
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}

080025ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025ce:	b580      	push	{r7, lr}
 80025d0:	b082      	sub	sp, #8
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f7ff ffb2 	bl	8002540 <SysTick_Config>
 80025dc:	4603      	mov	r3, r0
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3708      	adds	r7, #8
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
	...

080025e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b087      	sub	sp, #28
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
 80025f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80025f2:	2300      	movs	r3, #0
 80025f4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80025f6:	e15a      	b.n	80028ae <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	2101      	movs	r1, #1
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	fa01 f303 	lsl.w	r3, r1, r3
 8002604:	4013      	ands	r3, r2
 8002606:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2b00      	cmp	r3, #0
 800260c:	f000 814c 	beq.w	80028a8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	f003 0303 	and.w	r3, r3, #3
 8002618:	2b01      	cmp	r3, #1
 800261a:	d005      	beq.n	8002628 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002624:	2b02      	cmp	r3, #2
 8002626:	d130      	bne.n	800268a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	2203      	movs	r2, #3
 8002634:	fa02 f303 	lsl.w	r3, r2, r3
 8002638:	43db      	mvns	r3, r3
 800263a:	693a      	ldr	r2, [r7, #16]
 800263c:	4013      	ands	r3, r2
 800263e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	68da      	ldr	r2, [r3, #12]
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	005b      	lsls	r3, r3, #1
 8002648:	fa02 f303 	lsl.w	r3, r2, r3
 800264c:	693a      	ldr	r2, [r7, #16]
 800264e:	4313      	orrs	r3, r2
 8002650:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	693a      	ldr	r2, [r7, #16]
 8002656:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800265e:	2201      	movs	r2, #1
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	fa02 f303 	lsl.w	r3, r2, r3
 8002666:	43db      	mvns	r3, r3
 8002668:	693a      	ldr	r2, [r7, #16]
 800266a:	4013      	ands	r3, r2
 800266c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	091b      	lsrs	r3, r3, #4
 8002674:	f003 0201 	and.w	r2, r3, #1
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	fa02 f303 	lsl.w	r3, r2, r3
 800267e:	693a      	ldr	r2, [r7, #16]
 8002680:	4313      	orrs	r3, r2
 8002682:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	693a      	ldr	r2, [r7, #16]
 8002688:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	f003 0303 	and.w	r3, r3, #3
 8002692:	2b03      	cmp	r3, #3
 8002694:	d017      	beq.n	80026c6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	68db      	ldr	r3, [r3, #12]
 800269a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800269c:	697b      	ldr	r3, [r7, #20]
 800269e:	005b      	lsls	r3, r3, #1
 80026a0:	2203      	movs	r2, #3
 80026a2:	fa02 f303 	lsl.w	r3, r2, r3
 80026a6:	43db      	mvns	r3, r3
 80026a8:	693a      	ldr	r2, [r7, #16]
 80026aa:	4013      	ands	r3, r2
 80026ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	689a      	ldr	r2, [r3, #8]
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	005b      	lsls	r3, r3, #1
 80026b6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ba:	693a      	ldr	r2, [r7, #16]
 80026bc:	4313      	orrs	r3, r2
 80026be:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	693a      	ldr	r2, [r7, #16]
 80026c4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	f003 0303 	and.w	r3, r3, #3
 80026ce:	2b02      	cmp	r3, #2
 80026d0:	d123      	bne.n	800271a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	08da      	lsrs	r2, r3, #3
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	3208      	adds	r2, #8
 80026da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026de:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	f003 0307 	and.w	r3, r3, #7
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	220f      	movs	r2, #15
 80026ea:	fa02 f303 	lsl.w	r3, r2, r3
 80026ee:	43db      	mvns	r3, r3
 80026f0:	693a      	ldr	r2, [r7, #16]
 80026f2:	4013      	ands	r3, r2
 80026f4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	691a      	ldr	r2, [r3, #16]
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	f003 0307 	and.w	r3, r3, #7
 8002700:	009b      	lsls	r3, r3, #2
 8002702:	fa02 f303 	lsl.w	r3, r2, r3
 8002706:	693a      	ldr	r2, [r7, #16]
 8002708:	4313      	orrs	r3, r2
 800270a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	08da      	lsrs	r2, r3, #3
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	3208      	adds	r2, #8
 8002714:	6939      	ldr	r1, [r7, #16]
 8002716:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	005b      	lsls	r3, r3, #1
 8002724:	2203      	movs	r2, #3
 8002726:	fa02 f303 	lsl.w	r3, r2, r3
 800272a:	43db      	mvns	r3, r3
 800272c:	693a      	ldr	r2, [r7, #16]
 800272e:	4013      	ands	r3, r2
 8002730:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	f003 0203 	and.w	r2, r3, #3
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	005b      	lsls	r3, r3, #1
 800273e:	fa02 f303 	lsl.w	r3, r2, r3
 8002742:	693a      	ldr	r2, [r7, #16]
 8002744:	4313      	orrs	r3, r2
 8002746:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	693a      	ldr	r2, [r7, #16]
 800274c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002756:	2b00      	cmp	r3, #0
 8002758:	f000 80a6 	beq.w	80028a8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800275c:	4b5b      	ldr	r3, [pc, #364]	@ (80028cc <HAL_GPIO_Init+0x2e4>)
 800275e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002760:	4a5a      	ldr	r2, [pc, #360]	@ (80028cc <HAL_GPIO_Init+0x2e4>)
 8002762:	f043 0301 	orr.w	r3, r3, #1
 8002766:	6613      	str	r3, [r2, #96]	@ 0x60
 8002768:	4b58      	ldr	r3, [pc, #352]	@ (80028cc <HAL_GPIO_Init+0x2e4>)
 800276a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800276c:	f003 0301 	and.w	r3, r3, #1
 8002770:	60bb      	str	r3, [r7, #8]
 8002772:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002774:	4a56      	ldr	r2, [pc, #344]	@ (80028d0 <HAL_GPIO_Init+0x2e8>)
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	089b      	lsrs	r3, r3, #2
 800277a:	3302      	adds	r3, #2
 800277c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002780:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	f003 0303 	and.w	r3, r3, #3
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	220f      	movs	r2, #15
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	43db      	mvns	r3, r3
 8002792:	693a      	ldr	r2, [r7, #16]
 8002794:	4013      	ands	r3, r2
 8002796:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800279e:	d01f      	beq.n	80027e0 <HAL_GPIO_Init+0x1f8>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	4a4c      	ldr	r2, [pc, #304]	@ (80028d4 <HAL_GPIO_Init+0x2ec>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d019      	beq.n	80027dc <HAL_GPIO_Init+0x1f4>
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	4a4b      	ldr	r2, [pc, #300]	@ (80028d8 <HAL_GPIO_Init+0x2f0>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d013      	beq.n	80027d8 <HAL_GPIO_Init+0x1f0>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	4a4a      	ldr	r2, [pc, #296]	@ (80028dc <HAL_GPIO_Init+0x2f4>)
 80027b4:	4293      	cmp	r3, r2
 80027b6:	d00d      	beq.n	80027d4 <HAL_GPIO_Init+0x1ec>
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	4a49      	ldr	r2, [pc, #292]	@ (80028e0 <HAL_GPIO_Init+0x2f8>)
 80027bc:	4293      	cmp	r3, r2
 80027be:	d007      	beq.n	80027d0 <HAL_GPIO_Init+0x1e8>
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	4a48      	ldr	r2, [pc, #288]	@ (80028e4 <HAL_GPIO_Init+0x2fc>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d101      	bne.n	80027cc <HAL_GPIO_Init+0x1e4>
 80027c8:	2305      	movs	r3, #5
 80027ca:	e00a      	b.n	80027e2 <HAL_GPIO_Init+0x1fa>
 80027cc:	2306      	movs	r3, #6
 80027ce:	e008      	b.n	80027e2 <HAL_GPIO_Init+0x1fa>
 80027d0:	2304      	movs	r3, #4
 80027d2:	e006      	b.n	80027e2 <HAL_GPIO_Init+0x1fa>
 80027d4:	2303      	movs	r3, #3
 80027d6:	e004      	b.n	80027e2 <HAL_GPIO_Init+0x1fa>
 80027d8:	2302      	movs	r3, #2
 80027da:	e002      	b.n	80027e2 <HAL_GPIO_Init+0x1fa>
 80027dc:	2301      	movs	r3, #1
 80027de:	e000      	b.n	80027e2 <HAL_GPIO_Init+0x1fa>
 80027e0:	2300      	movs	r3, #0
 80027e2:	697a      	ldr	r2, [r7, #20]
 80027e4:	f002 0203 	and.w	r2, r2, #3
 80027e8:	0092      	lsls	r2, r2, #2
 80027ea:	4093      	lsls	r3, r2
 80027ec:	693a      	ldr	r2, [r7, #16]
 80027ee:	4313      	orrs	r3, r2
 80027f0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027f2:	4937      	ldr	r1, [pc, #220]	@ (80028d0 <HAL_GPIO_Init+0x2e8>)
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	089b      	lsrs	r3, r3, #2
 80027f8:	3302      	adds	r3, #2
 80027fa:	693a      	ldr	r2, [r7, #16]
 80027fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002800:	4b39      	ldr	r3, [pc, #228]	@ (80028e8 <HAL_GPIO_Init+0x300>)
 8002802:	689b      	ldr	r3, [r3, #8]
 8002804:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	43db      	mvns	r3, r3
 800280a:	693a      	ldr	r2, [r7, #16]
 800280c:	4013      	ands	r3, r2
 800280e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	685b      	ldr	r3, [r3, #4]
 8002814:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002818:	2b00      	cmp	r3, #0
 800281a:	d003      	beq.n	8002824 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800281c:	693a      	ldr	r2, [r7, #16]
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	4313      	orrs	r3, r2
 8002822:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002824:	4a30      	ldr	r2, [pc, #192]	@ (80028e8 <HAL_GPIO_Init+0x300>)
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800282a:	4b2f      	ldr	r3, [pc, #188]	@ (80028e8 <HAL_GPIO_Init+0x300>)
 800282c:	68db      	ldr	r3, [r3, #12]
 800282e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	43db      	mvns	r3, r3
 8002834:	693a      	ldr	r2, [r7, #16]
 8002836:	4013      	ands	r3, r2
 8002838:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	685b      	ldr	r3, [r3, #4]
 800283e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d003      	beq.n	800284e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8002846:	693a      	ldr	r2, [r7, #16]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	4313      	orrs	r3, r2
 800284c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800284e:	4a26      	ldr	r2, [pc, #152]	@ (80028e8 <HAL_GPIO_Init+0x300>)
 8002850:	693b      	ldr	r3, [r7, #16]
 8002852:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8002854:	4b24      	ldr	r3, [pc, #144]	@ (80028e8 <HAL_GPIO_Init+0x300>)
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	43db      	mvns	r3, r3
 800285e:	693a      	ldr	r2, [r7, #16]
 8002860:	4013      	ands	r3, r2
 8002862:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d003      	beq.n	8002878 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002870:	693a      	ldr	r2, [r7, #16]
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	4313      	orrs	r3, r2
 8002876:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002878:	4a1b      	ldr	r2, [pc, #108]	@ (80028e8 <HAL_GPIO_Init+0x300>)
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800287e:	4b1a      	ldr	r3, [pc, #104]	@ (80028e8 <HAL_GPIO_Init+0x300>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	43db      	mvns	r3, r3
 8002888:	693a      	ldr	r2, [r7, #16]
 800288a:	4013      	ands	r3, r2
 800288c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d003      	beq.n	80028a2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800289a:	693a      	ldr	r2, [r7, #16]
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	4313      	orrs	r3, r2
 80028a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80028a2:	4a11      	ldr	r2, [pc, #68]	@ (80028e8 <HAL_GPIO_Init+0x300>)
 80028a4:	693b      	ldr	r3, [r7, #16]
 80028a6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	3301      	adds	r3, #1
 80028ac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	fa22 f303 	lsr.w	r3, r2, r3
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	f47f ae9d 	bne.w	80025f8 <HAL_GPIO_Init+0x10>
  }
}
 80028be:	bf00      	nop
 80028c0:	bf00      	nop
 80028c2:	371c      	adds	r7, #28
 80028c4:	46bd      	mov	sp, r7
 80028c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ca:	4770      	bx	lr
 80028cc:	40021000 	.word	0x40021000
 80028d0:	40010000 	.word	0x40010000
 80028d4:	48000400 	.word	0x48000400
 80028d8:	48000800 	.word	0x48000800
 80028dc:	48000c00 	.word	0x48000c00
 80028e0:	48001000 	.word	0x48001000
 80028e4:	48001400 	.word	0x48001400
 80028e8:	40010400 	.word	0x40010400

080028ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	460b      	mov	r3, r1
 80028f6:	807b      	strh	r3, [r7, #2]
 80028f8:	4613      	mov	r3, r2
 80028fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80028fc:	787b      	ldrb	r3, [r7, #1]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d003      	beq.n	800290a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002902:	887a      	ldrh	r2, [r7, #2]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002908:	e002      	b.n	8002910 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800290a:	887a      	ldrh	r2, [r7, #2]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002910:	bf00      	nop
 8002912:	370c      	adds	r7, #12
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800291c:	b480      	push	{r7}
 800291e:	b085      	sub	sp, #20
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d141      	bne.n	80029ae <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800292a:	4b4b      	ldr	r3, [pc, #300]	@ (8002a58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002932:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002936:	d131      	bne.n	800299c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002938:	4b47      	ldr	r3, [pc, #284]	@ (8002a58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800293a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800293e:	4a46      	ldr	r2, [pc, #280]	@ (8002a58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002940:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002944:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002948:	4b43      	ldr	r3, [pc, #268]	@ (8002a58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002950:	4a41      	ldr	r2, [pc, #260]	@ (8002a58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002952:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002956:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002958:	4b40      	ldr	r3, [pc, #256]	@ (8002a5c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	2232      	movs	r2, #50	@ 0x32
 800295e:	fb02 f303 	mul.w	r3, r2, r3
 8002962:	4a3f      	ldr	r2, [pc, #252]	@ (8002a60 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002964:	fba2 2303 	umull	r2, r3, r2, r3
 8002968:	0c9b      	lsrs	r3, r3, #18
 800296a:	3301      	adds	r3, #1
 800296c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800296e:	e002      	b.n	8002976 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	3b01      	subs	r3, #1
 8002974:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002976:	4b38      	ldr	r3, [pc, #224]	@ (8002a58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800297e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002982:	d102      	bne.n	800298a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	2b00      	cmp	r3, #0
 8002988:	d1f2      	bne.n	8002970 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800298a:	4b33      	ldr	r3, [pc, #204]	@ (8002a58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800298c:	695b      	ldr	r3, [r3, #20]
 800298e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002992:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002996:	d158      	bne.n	8002a4a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002998:	2303      	movs	r3, #3
 800299a:	e057      	b.n	8002a4c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800299c:	4b2e      	ldr	r3, [pc, #184]	@ (8002a58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800299e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80029a2:	4a2d      	ldr	r2, [pc, #180]	@ (8002a58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80029a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80029ac:	e04d      	b.n	8002a4a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80029b4:	d141      	bne.n	8002a3a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80029b6:	4b28      	ldr	r3, [pc, #160]	@ (8002a58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80029be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029c2:	d131      	bne.n	8002a28 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80029c4:	4b24      	ldr	r3, [pc, #144]	@ (8002a58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80029ca:	4a23      	ldr	r2, [pc, #140]	@ (8002a58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80029d4:	4b20      	ldr	r3, [pc, #128]	@ (8002a58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80029dc:	4a1e      	ldr	r2, [pc, #120]	@ (8002a58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80029e2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80029e4:	4b1d      	ldr	r3, [pc, #116]	@ (8002a5c <HAL_PWREx_ControlVoltageScaling+0x140>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	2232      	movs	r2, #50	@ 0x32
 80029ea:	fb02 f303 	mul.w	r3, r2, r3
 80029ee:	4a1c      	ldr	r2, [pc, #112]	@ (8002a60 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80029f0:	fba2 2303 	umull	r2, r3, r2, r3
 80029f4:	0c9b      	lsrs	r3, r3, #18
 80029f6:	3301      	adds	r3, #1
 80029f8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80029fa:	e002      	b.n	8002a02 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	3b01      	subs	r3, #1
 8002a00:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a02:	4b15      	ldr	r3, [pc, #84]	@ (8002a58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a04:	695b      	ldr	r3, [r3, #20]
 8002a06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a0e:	d102      	bne.n	8002a16 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d1f2      	bne.n	80029fc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002a16:	4b10      	ldr	r3, [pc, #64]	@ (8002a58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a18:	695b      	ldr	r3, [r3, #20]
 8002a1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a22:	d112      	bne.n	8002a4a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002a24:	2303      	movs	r3, #3
 8002a26:	e011      	b.n	8002a4c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002a28:	4b0b      	ldr	r3, [pc, #44]	@ (8002a58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a2e:	4a0a      	ldr	r2, [pc, #40]	@ (8002a58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a34:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002a38:	e007      	b.n	8002a4a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002a3a:	4b07      	ldr	r3, [pc, #28]	@ (8002a58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a42:	4a05      	ldr	r2, [pc, #20]	@ (8002a58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a44:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a48:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002a4a:	2300      	movs	r3, #0
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3714      	adds	r7, #20
 8002a50:	46bd      	mov	sp, r7
 8002a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a56:	4770      	bx	lr
 8002a58:	40007000 	.word	0x40007000
 8002a5c:	20000000 	.word	0x20000000
 8002a60:	431bde83 	.word	0x431bde83

08002a64 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002a64:	b480      	push	{r7}
 8002a66:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002a68:	4b05      	ldr	r3, [pc, #20]	@ (8002a80 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	4a04      	ldr	r2, [pc, #16]	@ (8002a80 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002a6e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a72:	6093      	str	r3, [r2, #8]
}
 8002a74:	bf00      	nop
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr
 8002a7e:	bf00      	nop
 8002a80:	40007000 	.word	0x40007000

08002a84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b088      	sub	sp, #32
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d101      	bne.n	8002a96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	e2fe      	b.n	8003094 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 0301 	and.w	r3, r3, #1
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d075      	beq.n	8002b8e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002aa2:	4b97      	ldr	r3, [pc, #604]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	f003 030c 	and.w	r3, r3, #12
 8002aaa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002aac:	4b94      	ldr	r3, [pc, #592]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	f003 0303 	and.w	r3, r3, #3
 8002ab4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002ab6:	69bb      	ldr	r3, [r7, #24]
 8002ab8:	2b0c      	cmp	r3, #12
 8002aba:	d102      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x3e>
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	2b03      	cmp	r3, #3
 8002ac0:	d002      	beq.n	8002ac8 <HAL_RCC_OscConfig+0x44>
 8002ac2:	69bb      	ldr	r3, [r7, #24]
 8002ac4:	2b08      	cmp	r3, #8
 8002ac6:	d10b      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ac8:	4b8d      	ldr	r3, [pc, #564]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d05b      	beq.n	8002b8c <HAL_RCC_OscConfig+0x108>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d157      	bne.n	8002b8c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002adc:	2301      	movs	r3, #1
 8002ade:	e2d9      	b.n	8003094 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ae8:	d106      	bne.n	8002af8 <HAL_RCC_OscConfig+0x74>
 8002aea:	4b85      	ldr	r3, [pc, #532]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a84      	ldr	r2, [pc, #528]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002af0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002af4:	6013      	str	r3, [r2, #0]
 8002af6:	e01d      	b.n	8002b34 <HAL_RCC_OscConfig+0xb0>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b00:	d10c      	bne.n	8002b1c <HAL_RCC_OscConfig+0x98>
 8002b02:	4b7f      	ldr	r3, [pc, #508]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a7e      	ldr	r2, [pc, #504]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002b08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b0c:	6013      	str	r3, [r2, #0]
 8002b0e:	4b7c      	ldr	r3, [pc, #496]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a7b      	ldr	r2, [pc, #492]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002b14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b18:	6013      	str	r3, [r2, #0]
 8002b1a:	e00b      	b.n	8002b34 <HAL_RCC_OscConfig+0xb0>
 8002b1c:	4b78      	ldr	r3, [pc, #480]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4a77      	ldr	r2, [pc, #476]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002b22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b26:	6013      	str	r3, [r2, #0]
 8002b28:	4b75      	ldr	r3, [pc, #468]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a74      	ldr	r2, [pc, #464]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002b2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d013      	beq.n	8002b64 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b3c:	f7fe f8cc 	bl	8000cd8 <HAL_GetTick>
 8002b40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b42:	e008      	b.n	8002b56 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b44:	f7fe f8c8 	bl	8000cd8 <HAL_GetTick>
 8002b48:	4602      	mov	r2, r0
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	1ad3      	subs	r3, r2, r3
 8002b4e:	2b64      	cmp	r3, #100	@ 0x64
 8002b50:	d901      	bls.n	8002b56 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b52:	2303      	movs	r3, #3
 8002b54:	e29e      	b.n	8003094 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b56:	4b6a      	ldr	r3, [pc, #424]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d0f0      	beq.n	8002b44 <HAL_RCC_OscConfig+0xc0>
 8002b62:	e014      	b.n	8002b8e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b64:	f7fe f8b8 	bl	8000cd8 <HAL_GetTick>
 8002b68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b6a:	e008      	b.n	8002b7e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b6c:	f7fe f8b4 	bl	8000cd8 <HAL_GetTick>
 8002b70:	4602      	mov	r2, r0
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	2b64      	cmp	r3, #100	@ 0x64
 8002b78:	d901      	bls.n	8002b7e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e28a      	b.n	8003094 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b7e:	4b60      	ldr	r3, [pc, #384]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d1f0      	bne.n	8002b6c <HAL_RCC_OscConfig+0xe8>
 8002b8a:	e000      	b.n	8002b8e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f003 0302 	and.w	r3, r3, #2
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d075      	beq.n	8002c86 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b9a:	4b59      	ldr	r3, [pc, #356]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	f003 030c 	and.w	r3, r3, #12
 8002ba2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ba4:	4b56      	ldr	r3, [pc, #344]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	f003 0303 	and.w	r3, r3, #3
 8002bac:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002bae:	69bb      	ldr	r3, [r7, #24]
 8002bb0:	2b0c      	cmp	r3, #12
 8002bb2:	d102      	bne.n	8002bba <HAL_RCC_OscConfig+0x136>
 8002bb4:	697b      	ldr	r3, [r7, #20]
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	d002      	beq.n	8002bc0 <HAL_RCC_OscConfig+0x13c>
 8002bba:	69bb      	ldr	r3, [r7, #24]
 8002bbc:	2b04      	cmp	r3, #4
 8002bbe:	d11f      	bne.n	8002c00 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002bc0:	4b4f      	ldr	r3, [pc, #316]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d005      	beq.n	8002bd8 <HAL_RCC_OscConfig+0x154>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	68db      	ldr	r3, [r3, #12]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d101      	bne.n	8002bd8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	e25d      	b.n	8003094 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bd8:	4b49      	ldr	r3, [pc, #292]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	691b      	ldr	r3, [r3, #16]
 8002be4:	061b      	lsls	r3, r3, #24
 8002be6:	4946      	ldr	r1, [pc, #280]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002be8:	4313      	orrs	r3, r2
 8002bea:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002bec:	4b45      	ldr	r3, [pc, #276]	@ (8002d04 <HAL_RCC_OscConfig+0x280>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f7fe f825 	bl	8000c40 <HAL_InitTick>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d043      	beq.n	8002c84 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	e249      	b.n	8003094 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d023      	beq.n	8002c50 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c08:	4b3d      	ldr	r3, [pc, #244]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a3c      	ldr	r2, [pc, #240]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002c0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c14:	f7fe f860 	bl	8000cd8 <HAL_GetTick>
 8002c18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c1a:	e008      	b.n	8002c2e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c1c:	f7fe f85c 	bl	8000cd8 <HAL_GetTick>
 8002c20:	4602      	mov	r2, r0
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	1ad3      	subs	r3, r2, r3
 8002c26:	2b02      	cmp	r3, #2
 8002c28:	d901      	bls.n	8002c2e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	e232      	b.n	8003094 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c2e:	4b34      	ldr	r3, [pc, #208]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d0f0      	beq.n	8002c1c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c3a:	4b31      	ldr	r3, [pc, #196]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	691b      	ldr	r3, [r3, #16]
 8002c46:	061b      	lsls	r3, r3, #24
 8002c48:	492d      	ldr	r1, [pc, #180]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002c4a:	4313      	orrs	r3, r2
 8002c4c:	604b      	str	r3, [r1, #4]
 8002c4e:	e01a      	b.n	8002c86 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c50:	4b2b      	ldr	r3, [pc, #172]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a2a      	ldr	r2, [pc, #168]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002c56:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002c5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c5c:	f7fe f83c 	bl	8000cd8 <HAL_GetTick>
 8002c60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c62:	e008      	b.n	8002c76 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c64:	f7fe f838 	bl	8000cd8 <HAL_GetTick>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	2b02      	cmp	r3, #2
 8002c70:	d901      	bls.n	8002c76 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002c72:	2303      	movs	r3, #3
 8002c74:	e20e      	b.n	8003094 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c76:	4b22      	ldr	r3, [pc, #136]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d1f0      	bne.n	8002c64 <HAL_RCC_OscConfig+0x1e0>
 8002c82:	e000      	b.n	8002c86 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c84:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 0308 	and.w	r3, r3, #8
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d041      	beq.n	8002d16 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	695b      	ldr	r3, [r3, #20]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d01c      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c9a:	4b19      	ldr	r3, [pc, #100]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002c9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ca0:	4a17      	ldr	r2, [pc, #92]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002ca2:	f043 0301 	orr.w	r3, r3, #1
 8002ca6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002caa:	f7fe f815 	bl	8000cd8 <HAL_GetTick>
 8002cae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002cb0:	e008      	b.n	8002cc4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cb2:	f7fe f811 	bl	8000cd8 <HAL_GetTick>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	2b02      	cmp	r3, #2
 8002cbe:	d901      	bls.n	8002cc4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	e1e7      	b.n	8003094 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002cc4:	4b0e      	ldr	r3, [pc, #56]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002cc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d0ef      	beq.n	8002cb2 <HAL_RCC_OscConfig+0x22e>
 8002cd2:	e020      	b.n	8002d16 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cd4:	4b0a      	ldr	r3, [pc, #40]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002cd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002cda:	4a09      	ldr	r2, [pc, #36]	@ (8002d00 <HAL_RCC_OscConfig+0x27c>)
 8002cdc:	f023 0301 	bic.w	r3, r3, #1
 8002ce0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ce4:	f7fd fff8 	bl	8000cd8 <HAL_GetTick>
 8002ce8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002cea:	e00d      	b.n	8002d08 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cec:	f7fd fff4 	bl	8000cd8 <HAL_GetTick>
 8002cf0:	4602      	mov	r2, r0
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	2b02      	cmp	r3, #2
 8002cf8:	d906      	bls.n	8002d08 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002cfa:	2303      	movs	r3, #3
 8002cfc:	e1ca      	b.n	8003094 <HAL_RCC_OscConfig+0x610>
 8002cfe:	bf00      	nop
 8002d00:	40021000 	.word	0x40021000
 8002d04:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d08:	4b8c      	ldr	r3, [pc, #560]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002d0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d0e:	f003 0302 	and.w	r3, r3, #2
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d1ea      	bne.n	8002cec <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 0304 	and.w	r3, r3, #4
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	f000 80a6 	beq.w	8002e70 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d24:	2300      	movs	r3, #0
 8002d26:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002d28:	4b84      	ldr	r3, [pc, #528]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002d2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d101      	bne.n	8002d38 <HAL_RCC_OscConfig+0x2b4>
 8002d34:	2301      	movs	r3, #1
 8002d36:	e000      	b.n	8002d3a <HAL_RCC_OscConfig+0x2b6>
 8002d38:	2300      	movs	r3, #0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d00d      	beq.n	8002d5a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d3e:	4b7f      	ldr	r3, [pc, #508]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002d40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d42:	4a7e      	ldr	r2, [pc, #504]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002d44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d48:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d4a:	4b7c      	ldr	r3, [pc, #496]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002d4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d52:	60fb      	str	r3, [r7, #12]
 8002d54:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002d56:	2301      	movs	r3, #1
 8002d58:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d5a:	4b79      	ldr	r3, [pc, #484]	@ (8002f40 <HAL_RCC_OscConfig+0x4bc>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d118      	bne.n	8002d98 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d66:	4b76      	ldr	r3, [pc, #472]	@ (8002f40 <HAL_RCC_OscConfig+0x4bc>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	4a75      	ldr	r2, [pc, #468]	@ (8002f40 <HAL_RCC_OscConfig+0x4bc>)
 8002d6c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d72:	f7fd ffb1 	bl	8000cd8 <HAL_GetTick>
 8002d76:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d78:	e008      	b.n	8002d8c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d7a:	f7fd ffad 	bl	8000cd8 <HAL_GetTick>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	d901      	bls.n	8002d8c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002d88:	2303      	movs	r3, #3
 8002d8a:	e183      	b.n	8003094 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002d8c:	4b6c      	ldr	r3, [pc, #432]	@ (8002f40 <HAL_RCC_OscConfig+0x4bc>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d0f0      	beq.n	8002d7a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d108      	bne.n	8002db2 <HAL_RCC_OscConfig+0x32e>
 8002da0:	4b66      	ldr	r3, [pc, #408]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002da2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002da6:	4a65      	ldr	r2, [pc, #404]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002da8:	f043 0301 	orr.w	r3, r3, #1
 8002dac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002db0:	e024      	b.n	8002dfc <HAL_RCC_OscConfig+0x378>
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	2b05      	cmp	r3, #5
 8002db8:	d110      	bne.n	8002ddc <HAL_RCC_OscConfig+0x358>
 8002dba:	4b60      	ldr	r3, [pc, #384]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002dbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dc0:	4a5e      	ldr	r2, [pc, #376]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002dc2:	f043 0304 	orr.w	r3, r3, #4
 8002dc6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002dca:	4b5c      	ldr	r3, [pc, #368]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002dcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dd0:	4a5a      	ldr	r2, [pc, #360]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002dd2:	f043 0301 	orr.w	r3, r3, #1
 8002dd6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002dda:	e00f      	b.n	8002dfc <HAL_RCC_OscConfig+0x378>
 8002ddc:	4b57      	ldr	r3, [pc, #348]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002de2:	4a56      	ldr	r2, [pc, #344]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002de4:	f023 0301 	bic.w	r3, r3, #1
 8002de8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002dec:	4b53      	ldr	r3, [pc, #332]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002dee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002df2:	4a52      	ldr	r2, [pc, #328]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002df4:	f023 0304 	bic.w	r3, r3, #4
 8002df8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d016      	beq.n	8002e32 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e04:	f7fd ff68 	bl	8000cd8 <HAL_GetTick>
 8002e08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e0a:	e00a      	b.n	8002e22 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e0c:	f7fd ff64 	bl	8000cd8 <HAL_GetTick>
 8002e10:	4602      	mov	r2, r0
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	1ad3      	subs	r3, r2, r3
 8002e16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d901      	bls.n	8002e22 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	e138      	b.n	8003094 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e22:	4b46      	ldr	r3, [pc, #280]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002e24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e28:	f003 0302 	and.w	r3, r3, #2
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d0ed      	beq.n	8002e0c <HAL_RCC_OscConfig+0x388>
 8002e30:	e015      	b.n	8002e5e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e32:	f7fd ff51 	bl	8000cd8 <HAL_GetTick>
 8002e36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e38:	e00a      	b.n	8002e50 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e3a:	f7fd ff4d 	bl	8000cd8 <HAL_GetTick>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d901      	bls.n	8002e50 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e121      	b.n	8003094 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e50:	4b3a      	ldr	r3, [pc, #232]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002e52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e56:	f003 0302 	and.w	r3, r3, #2
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d1ed      	bne.n	8002e3a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e5e:	7ffb      	ldrb	r3, [r7, #31]
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d105      	bne.n	8002e70 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e64:	4b35      	ldr	r3, [pc, #212]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002e66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e68:	4a34      	ldr	r2, [pc, #208]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002e6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e6e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f003 0320 	and.w	r3, r3, #32
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d03c      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	699b      	ldr	r3, [r3, #24]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d01c      	beq.n	8002ebe <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002e84:	4b2d      	ldr	r3, [pc, #180]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002e86:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002e8a:	4a2c      	ldr	r2, [pc, #176]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002e8c:	f043 0301 	orr.w	r3, r3, #1
 8002e90:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e94:	f7fd ff20 	bl	8000cd8 <HAL_GetTick>
 8002e98:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002e9a:	e008      	b.n	8002eae <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002e9c:	f7fd ff1c 	bl	8000cd8 <HAL_GetTick>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	1ad3      	subs	r3, r2, r3
 8002ea6:	2b02      	cmp	r3, #2
 8002ea8:	d901      	bls.n	8002eae <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002eaa:	2303      	movs	r3, #3
 8002eac:	e0f2      	b.n	8003094 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002eae:	4b23      	ldr	r3, [pc, #140]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002eb0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002eb4:	f003 0302 	and.w	r3, r3, #2
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d0ef      	beq.n	8002e9c <HAL_RCC_OscConfig+0x418>
 8002ebc:	e01b      	b.n	8002ef6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002ebe:	4b1f      	ldr	r3, [pc, #124]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002ec0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002ec4:	4a1d      	ldr	r2, [pc, #116]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002ec6:	f023 0301 	bic.w	r3, r3, #1
 8002eca:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ece:	f7fd ff03 	bl	8000cd8 <HAL_GetTick>
 8002ed2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002ed4:	e008      	b.n	8002ee8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ed6:	f7fd feff 	bl	8000cd8 <HAL_GetTick>
 8002eda:	4602      	mov	r2, r0
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	1ad3      	subs	r3, r2, r3
 8002ee0:	2b02      	cmp	r3, #2
 8002ee2:	d901      	bls.n	8002ee8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002ee4:	2303      	movs	r3, #3
 8002ee6:	e0d5      	b.n	8003094 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002ee8:	4b14      	ldr	r3, [pc, #80]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002eea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002eee:	f003 0302 	and.w	r3, r3, #2
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d1ef      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	69db      	ldr	r3, [r3, #28]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	f000 80c9 	beq.w	8003092 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002f00:	4b0e      	ldr	r3, [pc, #56]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002f02:	689b      	ldr	r3, [r3, #8]
 8002f04:	f003 030c 	and.w	r3, r3, #12
 8002f08:	2b0c      	cmp	r3, #12
 8002f0a:	f000 8083 	beq.w	8003014 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	69db      	ldr	r3, [r3, #28]
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d15e      	bne.n	8002fd4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f16:	4b09      	ldr	r3, [pc, #36]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a08      	ldr	r2, [pc, #32]	@ (8002f3c <HAL_RCC_OscConfig+0x4b8>)
 8002f1c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f22:	f7fd fed9 	bl	8000cd8 <HAL_GetTick>
 8002f26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f28:	e00c      	b.n	8002f44 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f2a:	f7fd fed5 	bl	8000cd8 <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d905      	bls.n	8002f44 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002f38:	2303      	movs	r3, #3
 8002f3a:	e0ab      	b.n	8003094 <HAL_RCC_OscConfig+0x610>
 8002f3c:	40021000 	.word	0x40021000
 8002f40:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f44:	4b55      	ldr	r3, [pc, #340]	@ (800309c <HAL_RCC_OscConfig+0x618>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d1ec      	bne.n	8002f2a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f50:	4b52      	ldr	r3, [pc, #328]	@ (800309c <HAL_RCC_OscConfig+0x618>)
 8002f52:	68da      	ldr	r2, [r3, #12]
 8002f54:	4b52      	ldr	r3, [pc, #328]	@ (80030a0 <HAL_RCC_OscConfig+0x61c>)
 8002f56:	4013      	ands	r3, r2
 8002f58:	687a      	ldr	r2, [r7, #4]
 8002f5a:	6a11      	ldr	r1, [r2, #32]
 8002f5c:	687a      	ldr	r2, [r7, #4]
 8002f5e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002f60:	3a01      	subs	r2, #1
 8002f62:	0112      	lsls	r2, r2, #4
 8002f64:	4311      	orrs	r1, r2
 8002f66:	687a      	ldr	r2, [r7, #4]
 8002f68:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002f6a:	0212      	lsls	r2, r2, #8
 8002f6c:	4311      	orrs	r1, r2
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002f72:	0852      	lsrs	r2, r2, #1
 8002f74:	3a01      	subs	r2, #1
 8002f76:	0552      	lsls	r2, r2, #21
 8002f78:	4311      	orrs	r1, r2
 8002f7a:	687a      	ldr	r2, [r7, #4]
 8002f7c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002f7e:	0852      	lsrs	r2, r2, #1
 8002f80:	3a01      	subs	r2, #1
 8002f82:	0652      	lsls	r2, r2, #25
 8002f84:	4311      	orrs	r1, r2
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002f8a:	06d2      	lsls	r2, r2, #27
 8002f8c:	430a      	orrs	r2, r1
 8002f8e:	4943      	ldr	r1, [pc, #268]	@ (800309c <HAL_RCC_OscConfig+0x618>)
 8002f90:	4313      	orrs	r3, r2
 8002f92:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f94:	4b41      	ldr	r3, [pc, #260]	@ (800309c <HAL_RCC_OscConfig+0x618>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a40      	ldr	r2, [pc, #256]	@ (800309c <HAL_RCC_OscConfig+0x618>)
 8002f9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f9e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002fa0:	4b3e      	ldr	r3, [pc, #248]	@ (800309c <HAL_RCC_OscConfig+0x618>)
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	4a3d      	ldr	r2, [pc, #244]	@ (800309c <HAL_RCC_OscConfig+0x618>)
 8002fa6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002faa:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fac:	f7fd fe94 	bl	8000cd8 <HAL_GetTick>
 8002fb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fb2:	e008      	b.n	8002fc6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fb4:	f7fd fe90 	bl	8000cd8 <HAL_GetTick>
 8002fb8:	4602      	mov	r2, r0
 8002fba:	693b      	ldr	r3, [r7, #16]
 8002fbc:	1ad3      	subs	r3, r2, r3
 8002fbe:	2b02      	cmp	r3, #2
 8002fc0:	d901      	bls.n	8002fc6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002fc2:	2303      	movs	r3, #3
 8002fc4:	e066      	b.n	8003094 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fc6:	4b35      	ldr	r3, [pc, #212]	@ (800309c <HAL_RCC_OscConfig+0x618>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d0f0      	beq.n	8002fb4 <HAL_RCC_OscConfig+0x530>
 8002fd2:	e05e      	b.n	8003092 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fd4:	4b31      	ldr	r3, [pc, #196]	@ (800309c <HAL_RCC_OscConfig+0x618>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a30      	ldr	r2, [pc, #192]	@ (800309c <HAL_RCC_OscConfig+0x618>)
 8002fda:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002fde:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fe0:	f7fd fe7a 	bl	8000cd8 <HAL_GetTick>
 8002fe4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fe6:	e008      	b.n	8002ffa <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fe8:	f7fd fe76 	bl	8000cd8 <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	d901      	bls.n	8002ffa <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	e04c      	b.n	8003094 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ffa:	4b28      	ldr	r3, [pc, #160]	@ (800309c <HAL_RCC_OscConfig+0x618>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003002:	2b00      	cmp	r3, #0
 8003004:	d1f0      	bne.n	8002fe8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003006:	4b25      	ldr	r3, [pc, #148]	@ (800309c <HAL_RCC_OscConfig+0x618>)
 8003008:	68da      	ldr	r2, [r3, #12]
 800300a:	4924      	ldr	r1, [pc, #144]	@ (800309c <HAL_RCC_OscConfig+0x618>)
 800300c:	4b25      	ldr	r3, [pc, #148]	@ (80030a4 <HAL_RCC_OscConfig+0x620>)
 800300e:	4013      	ands	r3, r2
 8003010:	60cb      	str	r3, [r1, #12]
 8003012:	e03e      	b.n	8003092 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	69db      	ldr	r3, [r3, #28]
 8003018:	2b01      	cmp	r3, #1
 800301a:	d101      	bne.n	8003020 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e039      	b.n	8003094 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003020:	4b1e      	ldr	r3, [pc, #120]	@ (800309c <HAL_RCC_OscConfig+0x618>)
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	f003 0203 	and.w	r2, r3, #3
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6a1b      	ldr	r3, [r3, #32]
 8003030:	429a      	cmp	r2, r3
 8003032:	d12c      	bne.n	800308e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800303e:	3b01      	subs	r3, #1
 8003040:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003042:	429a      	cmp	r2, r3
 8003044:	d123      	bne.n	800308e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003050:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003052:	429a      	cmp	r2, r3
 8003054:	d11b      	bne.n	800308e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003060:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003062:	429a      	cmp	r2, r3
 8003064:	d113      	bne.n	800308e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003066:	697b      	ldr	r3, [r7, #20]
 8003068:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003070:	085b      	lsrs	r3, r3, #1
 8003072:	3b01      	subs	r3, #1
 8003074:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003076:	429a      	cmp	r2, r3
 8003078:	d109      	bne.n	800308e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800307a:	697b      	ldr	r3, [r7, #20]
 800307c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003084:	085b      	lsrs	r3, r3, #1
 8003086:	3b01      	subs	r3, #1
 8003088:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800308a:	429a      	cmp	r2, r3
 800308c:	d001      	beq.n	8003092 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	e000      	b.n	8003094 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003092:	2300      	movs	r3, #0
}
 8003094:	4618      	mov	r0, r3
 8003096:	3720      	adds	r7, #32
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}
 800309c:	40021000 	.word	0x40021000
 80030a0:	019f800c 	.word	0x019f800c
 80030a4:	feeefffc 	.word	0xfeeefffc

080030a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b086      	sub	sp, #24
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
 80030b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80030b2:	2300      	movs	r3, #0
 80030b4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d101      	bne.n	80030c0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e11e      	b.n	80032fe <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030c0:	4b91      	ldr	r3, [pc, #580]	@ (8003308 <HAL_RCC_ClockConfig+0x260>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f003 030f 	and.w	r3, r3, #15
 80030c8:	683a      	ldr	r2, [r7, #0]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d910      	bls.n	80030f0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030ce:	4b8e      	ldr	r3, [pc, #568]	@ (8003308 <HAL_RCC_ClockConfig+0x260>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f023 020f 	bic.w	r2, r3, #15
 80030d6:	498c      	ldr	r1, [pc, #560]	@ (8003308 <HAL_RCC_ClockConfig+0x260>)
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	4313      	orrs	r3, r2
 80030dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030de:	4b8a      	ldr	r3, [pc, #552]	@ (8003308 <HAL_RCC_ClockConfig+0x260>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 030f 	and.w	r3, r3, #15
 80030e6:	683a      	ldr	r2, [r7, #0]
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d001      	beq.n	80030f0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e106      	b.n	80032fe <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0301 	and.w	r3, r3, #1
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d073      	beq.n	80031e4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	2b03      	cmp	r3, #3
 8003102:	d129      	bne.n	8003158 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003104:	4b81      	ldr	r3, [pc, #516]	@ (800330c <HAL_RCC_ClockConfig+0x264>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800310c:	2b00      	cmp	r3, #0
 800310e:	d101      	bne.n	8003114 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e0f4      	b.n	80032fe <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003114:	f000 f99e 	bl	8003454 <RCC_GetSysClockFreqFromPLLSource>
 8003118:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	4a7c      	ldr	r2, [pc, #496]	@ (8003310 <HAL_RCC_ClockConfig+0x268>)
 800311e:	4293      	cmp	r3, r2
 8003120:	d93f      	bls.n	80031a2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003122:	4b7a      	ldr	r3, [pc, #488]	@ (800330c <HAL_RCC_ClockConfig+0x264>)
 8003124:	689b      	ldr	r3, [r3, #8]
 8003126:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d009      	beq.n	8003142 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003136:	2b00      	cmp	r3, #0
 8003138:	d033      	beq.n	80031a2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800313e:	2b00      	cmp	r3, #0
 8003140:	d12f      	bne.n	80031a2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003142:	4b72      	ldr	r3, [pc, #456]	@ (800330c <HAL_RCC_ClockConfig+0x264>)
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800314a:	4a70      	ldr	r2, [pc, #448]	@ (800330c <HAL_RCC_ClockConfig+0x264>)
 800314c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003150:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003152:	2380      	movs	r3, #128	@ 0x80
 8003154:	617b      	str	r3, [r7, #20]
 8003156:	e024      	b.n	80031a2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	2b02      	cmp	r3, #2
 800315e:	d107      	bne.n	8003170 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003160:	4b6a      	ldr	r3, [pc, #424]	@ (800330c <HAL_RCC_ClockConfig+0x264>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003168:	2b00      	cmp	r3, #0
 800316a:	d109      	bne.n	8003180 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e0c6      	b.n	80032fe <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003170:	4b66      	ldr	r3, [pc, #408]	@ (800330c <HAL_RCC_ClockConfig+0x264>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003178:	2b00      	cmp	r3, #0
 800317a:	d101      	bne.n	8003180 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	e0be      	b.n	80032fe <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003180:	f000 f8ce 	bl	8003320 <HAL_RCC_GetSysClockFreq>
 8003184:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	4a61      	ldr	r2, [pc, #388]	@ (8003310 <HAL_RCC_ClockConfig+0x268>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d909      	bls.n	80031a2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800318e:	4b5f      	ldr	r3, [pc, #380]	@ (800330c <HAL_RCC_ClockConfig+0x264>)
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003196:	4a5d      	ldr	r2, [pc, #372]	@ (800330c <HAL_RCC_ClockConfig+0x264>)
 8003198:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800319c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800319e:	2380      	movs	r3, #128	@ 0x80
 80031a0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80031a2:	4b5a      	ldr	r3, [pc, #360]	@ (800330c <HAL_RCC_ClockConfig+0x264>)
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	f023 0203 	bic.w	r2, r3, #3
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	4957      	ldr	r1, [pc, #348]	@ (800330c <HAL_RCC_ClockConfig+0x264>)
 80031b0:	4313      	orrs	r3, r2
 80031b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031b4:	f7fd fd90 	bl	8000cd8 <HAL_GetTick>
 80031b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031ba:	e00a      	b.n	80031d2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031bc:	f7fd fd8c 	bl	8000cd8 <HAL_GetTick>
 80031c0:	4602      	mov	r2, r0
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	1ad3      	subs	r3, r2, r3
 80031c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d901      	bls.n	80031d2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80031ce:	2303      	movs	r3, #3
 80031d0:	e095      	b.n	80032fe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031d2:	4b4e      	ldr	r3, [pc, #312]	@ (800330c <HAL_RCC_ClockConfig+0x264>)
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	f003 020c 	and.w	r2, r3, #12
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d1eb      	bne.n	80031bc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0302 	and.w	r3, r3, #2
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d023      	beq.n	8003238 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 0304 	and.w	r3, r3, #4
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d005      	beq.n	8003208 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031fc:	4b43      	ldr	r3, [pc, #268]	@ (800330c <HAL_RCC_ClockConfig+0x264>)
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	4a42      	ldr	r2, [pc, #264]	@ (800330c <HAL_RCC_ClockConfig+0x264>)
 8003202:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003206:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 0308 	and.w	r3, r3, #8
 8003210:	2b00      	cmp	r3, #0
 8003212:	d007      	beq.n	8003224 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003214:	4b3d      	ldr	r3, [pc, #244]	@ (800330c <HAL_RCC_ClockConfig+0x264>)
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800321c:	4a3b      	ldr	r2, [pc, #236]	@ (800330c <HAL_RCC_ClockConfig+0x264>)
 800321e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003222:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003224:	4b39      	ldr	r3, [pc, #228]	@ (800330c <HAL_RCC_ClockConfig+0x264>)
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	4936      	ldr	r1, [pc, #216]	@ (800330c <HAL_RCC_ClockConfig+0x264>)
 8003232:	4313      	orrs	r3, r2
 8003234:	608b      	str	r3, [r1, #8]
 8003236:	e008      	b.n	800324a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	2b80      	cmp	r3, #128	@ 0x80
 800323c:	d105      	bne.n	800324a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800323e:	4b33      	ldr	r3, [pc, #204]	@ (800330c <HAL_RCC_ClockConfig+0x264>)
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	4a32      	ldr	r2, [pc, #200]	@ (800330c <HAL_RCC_ClockConfig+0x264>)
 8003244:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003248:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800324a:	4b2f      	ldr	r3, [pc, #188]	@ (8003308 <HAL_RCC_ClockConfig+0x260>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 030f 	and.w	r3, r3, #15
 8003252:	683a      	ldr	r2, [r7, #0]
 8003254:	429a      	cmp	r2, r3
 8003256:	d21d      	bcs.n	8003294 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003258:	4b2b      	ldr	r3, [pc, #172]	@ (8003308 <HAL_RCC_ClockConfig+0x260>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f023 020f 	bic.w	r2, r3, #15
 8003260:	4929      	ldr	r1, [pc, #164]	@ (8003308 <HAL_RCC_ClockConfig+0x260>)
 8003262:	683b      	ldr	r3, [r7, #0]
 8003264:	4313      	orrs	r3, r2
 8003266:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003268:	f7fd fd36 	bl	8000cd8 <HAL_GetTick>
 800326c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800326e:	e00a      	b.n	8003286 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003270:	f7fd fd32 	bl	8000cd8 <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800327e:	4293      	cmp	r3, r2
 8003280:	d901      	bls.n	8003286 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003282:	2303      	movs	r3, #3
 8003284:	e03b      	b.n	80032fe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003286:	4b20      	ldr	r3, [pc, #128]	@ (8003308 <HAL_RCC_ClockConfig+0x260>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 030f 	and.w	r3, r3, #15
 800328e:	683a      	ldr	r2, [r7, #0]
 8003290:	429a      	cmp	r2, r3
 8003292:	d1ed      	bne.n	8003270 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0304 	and.w	r3, r3, #4
 800329c:	2b00      	cmp	r3, #0
 800329e:	d008      	beq.n	80032b2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032a0:	4b1a      	ldr	r3, [pc, #104]	@ (800330c <HAL_RCC_ClockConfig+0x264>)
 80032a2:	689b      	ldr	r3, [r3, #8]
 80032a4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	4917      	ldr	r1, [pc, #92]	@ (800330c <HAL_RCC_ClockConfig+0x264>)
 80032ae:	4313      	orrs	r3, r2
 80032b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 0308 	and.w	r3, r3, #8
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d009      	beq.n	80032d2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032be:	4b13      	ldr	r3, [pc, #76]	@ (800330c <HAL_RCC_ClockConfig+0x264>)
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	691b      	ldr	r3, [r3, #16]
 80032ca:	00db      	lsls	r3, r3, #3
 80032cc:	490f      	ldr	r1, [pc, #60]	@ (800330c <HAL_RCC_ClockConfig+0x264>)
 80032ce:	4313      	orrs	r3, r2
 80032d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80032d2:	f000 f825 	bl	8003320 <HAL_RCC_GetSysClockFreq>
 80032d6:	4602      	mov	r2, r0
 80032d8:	4b0c      	ldr	r3, [pc, #48]	@ (800330c <HAL_RCC_ClockConfig+0x264>)
 80032da:	689b      	ldr	r3, [r3, #8]
 80032dc:	091b      	lsrs	r3, r3, #4
 80032de:	f003 030f 	and.w	r3, r3, #15
 80032e2:	490c      	ldr	r1, [pc, #48]	@ (8003314 <HAL_RCC_ClockConfig+0x26c>)
 80032e4:	5ccb      	ldrb	r3, [r1, r3]
 80032e6:	f003 031f 	and.w	r3, r3, #31
 80032ea:	fa22 f303 	lsr.w	r3, r2, r3
 80032ee:	4a0a      	ldr	r2, [pc, #40]	@ (8003318 <HAL_RCC_ClockConfig+0x270>)
 80032f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80032f2:	4b0a      	ldr	r3, [pc, #40]	@ (800331c <HAL_RCC_ClockConfig+0x274>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4618      	mov	r0, r3
 80032f8:	f7fd fca2 	bl	8000c40 <HAL_InitTick>
 80032fc:	4603      	mov	r3, r0
}
 80032fe:	4618      	mov	r0, r3
 8003300:	3718      	adds	r7, #24
 8003302:	46bd      	mov	sp, r7
 8003304:	bd80      	pop	{r7, pc}
 8003306:	bf00      	nop
 8003308:	40022000 	.word	0x40022000
 800330c:	40021000 	.word	0x40021000
 8003310:	04c4b400 	.word	0x04c4b400
 8003314:	080050c4 	.word	0x080050c4
 8003318:	20000000 	.word	0x20000000
 800331c:	20000004 	.word	0x20000004

08003320 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003320:	b480      	push	{r7}
 8003322:	b087      	sub	sp, #28
 8003324:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003326:	4b2c      	ldr	r3, [pc, #176]	@ (80033d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f003 030c 	and.w	r3, r3, #12
 800332e:	2b04      	cmp	r3, #4
 8003330:	d102      	bne.n	8003338 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003332:	4b2a      	ldr	r3, [pc, #168]	@ (80033dc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003334:	613b      	str	r3, [r7, #16]
 8003336:	e047      	b.n	80033c8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003338:	4b27      	ldr	r3, [pc, #156]	@ (80033d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	f003 030c 	and.w	r3, r3, #12
 8003340:	2b08      	cmp	r3, #8
 8003342:	d102      	bne.n	800334a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003344:	4b26      	ldr	r3, [pc, #152]	@ (80033e0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003346:	613b      	str	r3, [r7, #16]
 8003348:	e03e      	b.n	80033c8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800334a:	4b23      	ldr	r3, [pc, #140]	@ (80033d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	f003 030c 	and.w	r3, r3, #12
 8003352:	2b0c      	cmp	r3, #12
 8003354:	d136      	bne.n	80033c4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003356:	4b20      	ldr	r3, [pc, #128]	@ (80033d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003358:	68db      	ldr	r3, [r3, #12]
 800335a:	f003 0303 	and.w	r3, r3, #3
 800335e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003360:	4b1d      	ldr	r3, [pc, #116]	@ (80033d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	091b      	lsrs	r3, r3, #4
 8003366:	f003 030f 	and.w	r3, r3, #15
 800336a:	3301      	adds	r3, #1
 800336c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2b03      	cmp	r3, #3
 8003372:	d10c      	bne.n	800338e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003374:	4a1a      	ldr	r2, [pc, #104]	@ (80033e0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	fbb2 f3f3 	udiv	r3, r2, r3
 800337c:	4a16      	ldr	r2, [pc, #88]	@ (80033d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800337e:	68d2      	ldr	r2, [r2, #12]
 8003380:	0a12      	lsrs	r2, r2, #8
 8003382:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003386:	fb02 f303 	mul.w	r3, r2, r3
 800338a:	617b      	str	r3, [r7, #20]
      break;
 800338c:	e00c      	b.n	80033a8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800338e:	4a13      	ldr	r2, [pc, #76]	@ (80033dc <HAL_RCC_GetSysClockFreq+0xbc>)
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	fbb2 f3f3 	udiv	r3, r2, r3
 8003396:	4a10      	ldr	r2, [pc, #64]	@ (80033d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003398:	68d2      	ldr	r2, [r2, #12]
 800339a:	0a12      	lsrs	r2, r2, #8
 800339c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80033a0:	fb02 f303 	mul.w	r3, r2, r3
 80033a4:	617b      	str	r3, [r7, #20]
      break;
 80033a6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80033a8:	4b0b      	ldr	r3, [pc, #44]	@ (80033d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	0e5b      	lsrs	r3, r3, #25
 80033ae:	f003 0303 	and.w	r3, r3, #3
 80033b2:	3301      	adds	r3, #1
 80033b4:	005b      	lsls	r3, r3, #1
 80033b6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80033b8:	697a      	ldr	r2, [r7, #20]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80033c0:	613b      	str	r3, [r7, #16]
 80033c2:	e001      	b.n	80033c8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80033c4:	2300      	movs	r3, #0
 80033c6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80033c8:	693b      	ldr	r3, [r7, #16]
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	371c      	adds	r7, #28
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr
 80033d6:	bf00      	nop
 80033d8:	40021000 	.word	0x40021000
 80033dc:	00f42400 	.word	0x00f42400
 80033e0:	016e3600 	.word	0x016e3600

080033e4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033e4:	b480      	push	{r7}
 80033e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033e8:	4b03      	ldr	r3, [pc, #12]	@ (80033f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80033ea:	681b      	ldr	r3, [r3, #0]
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	46bd      	mov	sp, r7
 80033f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f4:	4770      	bx	lr
 80033f6:	bf00      	nop
 80033f8:	20000000 	.word	0x20000000

080033fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003400:	f7ff fff0 	bl	80033e4 <HAL_RCC_GetHCLKFreq>
 8003404:	4602      	mov	r2, r0
 8003406:	4b06      	ldr	r3, [pc, #24]	@ (8003420 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	0a1b      	lsrs	r3, r3, #8
 800340c:	f003 0307 	and.w	r3, r3, #7
 8003410:	4904      	ldr	r1, [pc, #16]	@ (8003424 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003412:	5ccb      	ldrb	r3, [r1, r3]
 8003414:	f003 031f 	and.w	r3, r3, #31
 8003418:	fa22 f303 	lsr.w	r3, r2, r3
}
 800341c:	4618      	mov	r0, r3
 800341e:	bd80      	pop	{r7, pc}
 8003420:	40021000 	.word	0x40021000
 8003424:	080050d4 	.word	0x080050d4

08003428 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800342c:	f7ff ffda 	bl	80033e4 <HAL_RCC_GetHCLKFreq>
 8003430:	4602      	mov	r2, r0
 8003432:	4b06      	ldr	r3, [pc, #24]	@ (800344c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	0adb      	lsrs	r3, r3, #11
 8003438:	f003 0307 	and.w	r3, r3, #7
 800343c:	4904      	ldr	r1, [pc, #16]	@ (8003450 <HAL_RCC_GetPCLK2Freq+0x28>)
 800343e:	5ccb      	ldrb	r3, [r1, r3]
 8003440:	f003 031f 	and.w	r3, r3, #31
 8003444:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003448:	4618      	mov	r0, r3
 800344a:	bd80      	pop	{r7, pc}
 800344c:	40021000 	.word	0x40021000
 8003450:	080050d4 	.word	0x080050d4

08003454 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003454:	b480      	push	{r7}
 8003456:	b087      	sub	sp, #28
 8003458:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800345a:	4b1e      	ldr	r3, [pc, #120]	@ (80034d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800345c:	68db      	ldr	r3, [r3, #12]
 800345e:	f003 0303 	and.w	r3, r3, #3
 8003462:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003464:	4b1b      	ldr	r3, [pc, #108]	@ (80034d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	091b      	lsrs	r3, r3, #4
 800346a:	f003 030f 	and.w	r3, r3, #15
 800346e:	3301      	adds	r3, #1
 8003470:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	2b03      	cmp	r3, #3
 8003476:	d10c      	bne.n	8003492 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003478:	4a17      	ldr	r2, [pc, #92]	@ (80034d8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003480:	4a14      	ldr	r2, [pc, #80]	@ (80034d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003482:	68d2      	ldr	r2, [r2, #12]
 8003484:	0a12      	lsrs	r2, r2, #8
 8003486:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800348a:	fb02 f303 	mul.w	r3, r2, r3
 800348e:	617b      	str	r3, [r7, #20]
    break;
 8003490:	e00c      	b.n	80034ac <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003492:	4a12      	ldr	r2, [pc, #72]	@ (80034dc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	fbb2 f3f3 	udiv	r3, r2, r3
 800349a:	4a0e      	ldr	r2, [pc, #56]	@ (80034d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800349c:	68d2      	ldr	r2, [r2, #12]
 800349e:	0a12      	lsrs	r2, r2, #8
 80034a0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80034a4:	fb02 f303 	mul.w	r3, r2, r3
 80034a8:	617b      	str	r3, [r7, #20]
    break;
 80034aa:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80034ac:	4b09      	ldr	r3, [pc, #36]	@ (80034d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	0e5b      	lsrs	r3, r3, #25
 80034b2:	f003 0303 	and.w	r3, r3, #3
 80034b6:	3301      	adds	r3, #1
 80034b8:	005b      	lsls	r3, r3, #1
 80034ba:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80034bc:	697a      	ldr	r2, [r7, #20]
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80034c4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80034c6:	687b      	ldr	r3, [r7, #4]
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	371c      	adds	r7, #28
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr
 80034d4:	40021000 	.word	0x40021000
 80034d8:	016e3600 	.word	0x016e3600
 80034dc:	00f42400 	.word	0x00f42400

080034e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b086      	sub	sp, #24
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80034e8:	2300      	movs	r3, #0
 80034ea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80034ec:	2300      	movs	r3, #0
 80034ee:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	f000 8098 	beq.w	800362e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80034fe:	2300      	movs	r3, #0
 8003500:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003502:	4b43      	ldr	r3, [pc, #268]	@ (8003610 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003504:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003506:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800350a:	2b00      	cmp	r3, #0
 800350c:	d10d      	bne.n	800352a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800350e:	4b40      	ldr	r3, [pc, #256]	@ (8003610 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003510:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003512:	4a3f      	ldr	r2, [pc, #252]	@ (8003610 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003514:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003518:	6593      	str	r3, [r2, #88]	@ 0x58
 800351a:	4b3d      	ldr	r3, [pc, #244]	@ (8003610 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800351c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800351e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003522:	60bb      	str	r3, [r7, #8]
 8003524:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003526:	2301      	movs	r3, #1
 8003528:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800352a:	4b3a      	ldr	r3, [pc, #232]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4a39      	ldr	r2, [pc, #228]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003530:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003534:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003536:	f7fd fbcf 	bl	8000cd8 <HAL_GetTick>
 800353a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800353c:	e009      	b.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800353e:	f7fd fbcb 	bl	8000cd8 <HAL_GetTick>
 8003542:	4602      	mov	r2, r0
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	1ad3      	subs	r3, r2, r3
 8003548:	2b02      	cmp	r3, #2
 800354a:	d902      	bls.n	8003552 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800354c:	2303      	movs	r3, #3
 800354e:	74fb      	strb	r3, [r7, #19]
        break;
 8003550:	e005      	b.n	800355e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003552:	4b30      	ldr	r3, [pc, #192]	@ (8003614 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800355a:	2b00      	cmp	r3, #0
 800355c:	d0ef      	beq.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800355e:	7cfb      	ldrb	r3, [r7, #19]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d159      	bne.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003564:	4b2a      	ldr	r3, [pc, #168]	@ (8003610 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003566:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800356a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800356e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003570:	697b      	ldr	r3, [r7, #20]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d01e      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800357a:	697a      	ldr	r2, [r7, #20]
 800357c:	429a      	cmp	r2, r3
 800357e:	d019      	beq.n	80035b4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003580:	4b23      	ldr	r3, [pc, #140]	@ (8003610 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003582:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003586:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800358a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800358c:	4b20      	ldr	r3, [pc, #128]	@ (8003610 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800358e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003592:	4a1f      	ldr	r2, [pc, #124]	@ (8003610 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003594:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003598:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800359c:	4b1c      	ldr	r3, [pc, #112]	@ (8003610 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800359e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035a2:	4a1b      	ldr	r2, [pc, #108]	@ (8003610 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80035a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80035ac:	4a18      	ldr	r2, [pc, #96]	@ (8003610 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80035ae:	697b      	ldr	r3, [r7, #20]
 80035b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	f003 0301 	and.w	r3, r3, #1
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d016      	beq.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035be:	f7fd fb8b 	bl	8000cd8 <HAL_GetTick>
 80035c2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035c4:	e00b      	b.n	80035de <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035c6:	f7fd fb87 	bl	8000cd8 <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d902      	bls.n	80035de <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80035d8:	2303      	movs	r3, #3
 80035da:	74fb      	strb	r3, [r7, #19]
            break;
 80035dc:	e006      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80035de:	4b0c      	ldr	r3, [pc, #48]	@ (8003610 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80035e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035e4:	f003 0302 	and.w	r3, r3, #2
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d0ec      	beq.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80035ec:	7cfb      	ldrb	r3, [r7, #19]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d10b      	bne.n	800360a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035f2:	4b07      	ldr	r3, [pc, #28]	@ (8003610 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80035f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003600:	4903      	ldr	r1, [pc, #12]	@ (8003610 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003602:	4313      	orrs	r3, r2
 8003604:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003608:	e008      	b.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800360a:	7cfb      	ldrb	r3, [r7, #19]
 800360c:	74bb      	strb	r3, [r7, #18]
 800360e:	e005      	b.n	800361c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003610:	40021000 	.word	0x40021000
 8003614:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003618:	7cfb      	ldrb	r3, [r7, #19]
 800361a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800361c:	7c7b      	ldrb	r3, [r7, #17]
 800361e:	2b01      	cmp	r3, #1
 8003620:	d105      	bne.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003622:	4ba7      	ldr	r3, [pc, #668]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003624:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003626:	4aa6      	ldr	r2, [pc, #664]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003628:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800362c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f003 0301 	and.w	r3, r3, #1
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00a      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800363a:	4ba1      	ldr	r3, [pc, #644]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800363c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003640:	f023 0203 	bic.w	r2, r3, #3
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	499d      	ldr	r1, [pc, #628]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800364a:	4313      	orrs	r3, r2
 800364c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0302 	and.w	r3, r3, #2
 8003658:	2b00      	cmp	r3, #0
 800365a:	d00a      	beq.n	8003672 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800365c:	4b98      	ldr	r3, [pc, #608]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800365e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003662:	f023 020c 	bic.w	r2, r3, #12
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	4995      	ldr	r1, [pc, #596]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800366c:	4313      	orrs	r3, r2
 800366e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 0304 	and.w	r3, r3, #4
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00a      	beq.n	8003694 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800367e:	4b90      	ldr	r3, [pc, #576]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003680:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003684:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	68db      	ldr	r3, [r3, #12]
 800368c:	498c      	ldr	r1, [pc, #560]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800368e:	4313      	orrs	r3, r2
 8003690:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0308 	and.w	r3, r3, #8
 800369c:	2b00      	cmp	r3, #0
 800369e:	d00a      	beq.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80036a0:	4b87      	ldr	r3, [pc, #540]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036a6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	691b      	ldr	r3, [r3, #16]
 80036ae:	4984      	ldr	r1, [pc, #528]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036b0:	4313      	orrs	r3, r2
 80036b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0310 	and.w	r3, r3, #16
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d00a      	beq.n	80036d8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80036c2:	4b7f      	ldr	r3, [pc, #508]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036c8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	695b      	ldr	r3, [r3, #20]
 80036d0:	497b      	ldr	r1, [pc, #492]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036d2:	4313      	orrs	r3, r2
 80036d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f003 0320 	and.w	r3, r3, #32
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d00a      	beq.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80036e4:	4b76      	ldr	r3, [pc, #472]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036ea:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	699b      	ldr	r3, [r3, #24]
 80036f2:	4973      	ldr	r1, [pc, #460]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036f4:	4313      	orrs	r3, r2
 80036f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003702:	2b00      	cmp	r3, #0
 8003704:	d00a      	beq.n	800371c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003706:	4b6e      	ldr	r3, [pc, #440]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003708:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800370c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	69db      	ldr	r3, [r3, #28]
 8003714:	496a      	ldr	r1, [pc, #424]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003716:	4313      	orrs	r3, r2
 8003718:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003724:	2b00      	cmp	r3, #0
 8003726:	d00a      	beq.n	800373e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003728:	4b65      	ldr	r3, [pc, #404]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800372a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800372e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6a1b      	ldr	r3, [r3, #32]
 8003736:	4962      	ldr	r1, [pc, #392]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003738:	4313      	orrs	r3, r2
 800373a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003746:	2b00      	cmp	r3, #0
 8003748:	d00a      	beq.n	8003760 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800374a:	4b5d      	ldr	r3, [pc, #372]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800374c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003750:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003758:	4959      	ldr	r1, [pc, #356]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800375a:	4313      	orrs	r3, r2
 800375c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003768:	2b00      	cmp	r3, #0
 800376a:	d00a      	beq.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800376c:	4b54      	ldr	r3, [pc, #336]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800376e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003772:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800377a:	4951      	ldr	r1, [pc, #324]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800377c:	4313      	orrs	r3, r2
 800377e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800378a:	2b00      	cmp	r3, #0
 800378c:	d015      	beq.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800378e:	4b4c      	ldr	r3, [pc, #304]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003790:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003794:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800379c:	4948      	ldr	r1, [pc, #288]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800379e:	4313      	orrs	r3, r2
 80037a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80037ac:	d105      	bne.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x2da>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037ae:	4b44      	ldr	r3, [pc, #272]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037b0:	68db      	ldr	r3, [r3, #12]
 80037b2:	4a43      	ldr	r2, [pc, #268]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037b4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80037b8:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d015      	beq.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80037c6:	4b3e      	ldr	r3, [pc, #248]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037cc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037d4:	493a      	ldr	r1, [pc, #232]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037d6:	4313      	orrs	r3, r2
 80037d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037e4:	d105      	bne.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x312>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037e6:	4b36      	ldr	r3, [pc, #216]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037e8:	68db      	ldr	r3, [r3, #12]
 80037ea:	4a35      	ldr	r2, [pc, #212]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80037f0:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d015      	beq.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80037fe:	4b30      	ldr	r3, [pc, #192]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003800:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003804:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800380c:	492c      	ldr	r1, [pc, #176]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800380e:	4313      	orrs	r3, r2
 8003810:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003818:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800381c:	d105      	bne.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800381e:	4b28      	ldr	r3, [pc, #160]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003820:	68db      	ldr	r3, [r3, #12]
 8003822:	4a27      	ldr	r2, [pc, #156]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003824:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003828:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003832:	2b00      	cmp	r3, #0
 8003834:	d015      	beq.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003836:	4b22      	ldr	r3, [pc, #136]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003838:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800383c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003844:	491e      	ldr	r1, [pc, #120]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003846:	4313      	orrs	r3, r2
 8003848:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003850:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003854:	d105      	bne.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003856:	4b1a      	ldr	r3, [pc, #104]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003858:	68db      	ldr	r3, [r3, #12]
 800385a:	4a19      	ldr	r2, [pc, #100]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800385c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003860:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d015      	beq.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800386e:	4b14      	ldr	r3, [pc, #80]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003870:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003874:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800387c:	4910      	ldr	r1, [pc, #64]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800387e:	4313      	orrs	r3, r2
 8003880:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003888:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800388c:	d105      	bne.n	800389a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800388e:	4b0c      	ldr	r3, [pc, #48]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003890:	68db      	ldr	r3, [r3, #12]
 8003892:	4a0b      	ldr	r2, [pc, #44]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003894:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003898:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d018      	beq.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80038a6:	4b06      	ldr	r3, [pc, #24]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038ac:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b4:	4902      	ldr	r1, [pc, #8]	@ (80038c0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038b6:	4313      	orrs	r3, r2
 80038b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	e001      	b.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80038c0:	40021000 	.word	0x40021000
 80038c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80038ca:	d105      	bne.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80038cc:	4b21      	ldr	r3, [pc, #132]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	4a20      	ldr	r2, [pc, #128]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80038d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038d6:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d015      	beq.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80038e4:	4b1b      	ldr	r3, [pc, #108]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80038e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038ea:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038f2:	4918      	ldr	r1, [pc, #96]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80038f4:	4313      	orrs	r3, r2
 80038f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003902:	d105      	bne.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x430>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003904:	4b13      	ldr	r3, [pc, #76]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	4a12      	ldr	r2, [pc, #72]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800390a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800390e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003918:	2b00      	cmp	r3, #0
 800391a:	d015      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800391c:	4b0d      	ldr	r3, [pc, #52]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800391e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003922:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800392a:	490a      	ldr	r1, [pc, #40]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800392c:	4313      	orrs	r3, r2
 800392e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003936:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800393a:	d105      	bne.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x468>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800393c:	4b05      	ldr	r3, [pc, #20]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	4a04      	ldr	r2, [pc, #16]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8003942:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003946:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003948:	7cbb      	ldrb	r3, [r7, #18]
}
 800394a:	4618      	mov	r0, r3
 800394c:	3718      	adds	r7, #24
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	40021000 	.word	0x40021000

08003958 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b082      	sub	sp, #8
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d101      	bne.n	800396a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e042      	b.n	80039f0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003970:	2b00      	cmp	r3, #0
 8003972:	d106      	bne.n	8003982 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800397c:	6878      	ldr	r0, [r7, #4]
 800397e:	f7fd f84b 	bl	8000a18 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2224      	movs	r2, #36	@ 0x24
 8003986:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f022 0201 	bic.w	r2, r2, #1
 8003998:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d002      	beq.n	80039a8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80039a2:	6878      	ldr	r0, [r7, #4]
 80039a4:	f000 fbb2 	bl	800410c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80039a8:	6878      	ldr	r0, [r7, #4]
 80039aa:	f000 f8b3 	bl	8003b14 <UART_SetConfig>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d101      	bne.n	80039b8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	e01b      	b.n	80039f0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	685a      	ldr	r2, [r3, #4]
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80039c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	689a      	ldr	r2, [r3, #8]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80039d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f042 0201 	orr.w	r2, r2, #1
 80039e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f000 fc31 	bl	8004250 <UART_CheckIdleState>
 80039ee:	4603      	mov	r3, r0
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	3708      	adds	r7, #8
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b08a      	sub	sp, #40	@ 0x28
 80039fc:	af02      	add	r7, sp, #8
 80039fe:	60f8      	str	r0, [r7, #12]
 8003a00:	60b9      	str	r1, [r7, #8]
 8003a02:	603b      	str	r3, [r7, #0]
 8003a04:	4613      	mov	r3, r2
 8003a06:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a0e:	2b20      	cmp	r3, #32
 8003a10:	d17b      	bne.n	8003b0a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d002      	beq.n	8003a1e <HAL_UART_Transmit+0x26>
 8003a18:	88fb      	ldrh	r3, [r7, #6]
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d101      	bne.n	8003a22 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	e074      	b.n	8003b0c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2200      	movs	r2, #0
 8003a26:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2221      	movs	r2, #33	@ 0x21
 8003a2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a32:	f7fd f951 	bl	8000cd8 <HAL_GetTick>
 8003a36:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	88fa      	ldrh	r2, [r7, #6]
 8003a3c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	88fa      	ldrh	r2, [r7, #6]
 8003a44:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a50:	d108      	bne.n	8003a64 <HAL_UART_Transmit+0x6c>
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	691b      	ldr	r3, [r3, #16]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d104      	bne.n	8003a64 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	61bb      	str	r3, [r7, #24]
 8003a62:	e003      	b.n	8003a6c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a6c:	e030      	b.n	8003ad0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	9300      	str	r3, [sp, #0]
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	2200      	movs	r2, #0
 8003a76:	2180      	movs	r1, #128	@ 0x80
 8003a78:	68f8      	ldr	r0, [r7, #12]
 8003a7a:	f000 fc93 	bl	80043a4 <UART_WaitOnFlagUntilTimeout>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d005      	beq.n	8003a90 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2220      	movs	r2, #32
 8003a88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	e03d      	b.n	8003b0c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d10b      	bne.n	8003aae <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a96:	69bb      	ldr	r3, [r7, #24]
 8003a98:	881b      	ldrh	r3, [r3, #0]
 8003a9a:	461a      	mov	r2, r3
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003aa4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003aa6:	69bb      	ldr	r3, [r7, #24]
 8003aa8:	3302      	adds	r3, #2
 8003aaa:	61bb      	str	r3, [r7, #24]
 8003aac:	e007      	b.n	8003abe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003aae:	69fb      	ldr	r3, [r7, #28]
 8003ab0:	781a      	ldrb	r2, [r3, #0]
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003ab8:	69fb      	ldr	r3, [r7, #28]
 8003aba:	3301      	adds	r3, #1
 8003abc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003ac4:	b29b      	uxth	r3, r3
 8003ac6:	3b01      	subs	r3, #1
 8003ac8:	b29a      	uxth	r2, r3
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d1c8      	bne.n	8003a6e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	9300      	str	r3, [sp, #0]
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	2140      	movs	r1, #64	@ 0x40
 8003ae6:	68f8      	ldr	r0, [r7, #12]
 8003ae8:	f000 fc5c 	bl	80043a4 <UART_WaitOnFlagUntilTimeout>
 8003aec:	4603      	mov	r3, r0
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d005      	beq.n	8003afe <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2220      	movs	r2, #32
 8003af6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8003afa:	2303      	movs	r3, #3
 8003afc:	e006      	b.n	8003b0c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2220      	movs	r2, #32
 8003b02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8003b06:	2300      	movs	r3, #0
 8003b08:	e000      	b.n	8003b0c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8003b0a:	2302      	movs	r3, #2
  }
}
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	3720      	adds	r7, #32
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}

08003b14 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003b18:	b08c      	sub	sp, #48	@ 0x30
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	689a      	ldr	r2, [r3, #8]
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	691b      	ldr	r3, [r3, #16]
 8003b2c:	431a      	orrs	r2, r3
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	695b      	ldr	r3, [r3, #20]
 8003b32:	431a      	orrs	r2, r3
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	69db      	ldr	r3, [r3, #28]
 8003b38:	4313      	orrs	r3, r2
 8003b3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	4baa      	ldr	r3, [pc, #680]	@ (8003dec <UART_SetConfig+0x2d8>)
 8003b44:	4013      	ands	r3, r2
 8003b46:	697a      	ldr	r2, [r7, #20]
 8003b48:	6812      	ldr	r2, [r2, #0]
 8003b4a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b4c:	430b      	orrs	r3, r1
 8003b4e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	68da      	ldr	r2, [r3, #12]
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	430a      	orrs	r2, r1
 8003b64:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	699b      	ldr	r3, [r3, #24]
 8003b6a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a9f      	ldr	r2, [pc, #636]	@ (8003df0 <UART_SetConfig+0x2dc>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d004      	beq.n	8003b80 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	6a1b      	ldr	r3, [r3, #32]
 8003b7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003b8a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8003b8e:	697a      	ldr	r2, [r7, #20]
 8003b90:	6812      	ldr	r2, [r2, #0]
 8003b92:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b94:	430b      	orrs	r3, r1
 8003b96:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b9e:	f023 010f 	bic.w	r1, r3, #15
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	430a      	orrs	r2, r1
 8003bac:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4a90      	ldr	r2, [pc, #576]	@ (8003df4 <UART_SetConfig+0x2e0>)
 8003bb4:	4293      	cmp	r3, r2
 8003bb6:	d125      	bne.n	8003c04 <UART_SetConfig+0xf0>
 8003bb8:	4b8f      	ldr	r3, [pc, #572]	@ (8003df8 <UART_SetConfig+0x2e4>)
 8003bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bbe:	f003 0303 	and.w	r3, r3, #3
 8003bc2:	2b03      	cmp	r3, #3
 8003bc4:	d81a      	bhi.n	8003bfc <UART_SetConfig+0xe8>
 8003bc6:	a201      	add	r2, pc, #4	@ (adr r2, 8003bcc <UART_SetConfig+0xb8>)
 8003bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bcc:	08003bdd 	.word	0x08003bdd
 8003bd0:	08003bed 	.word	0x08003bed
 8003bd4:	08003be5 	.word	0x08003be5
 8003bd8:	08003bf5 	.word	0x08003bf5
 8003bdc:	2301      	movs	r3, #1
 8003bde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003be2:	e116      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003be4:	2302      	movs	r3, #2
 8003be6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bea:	e112      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003bec:	2304      	movs	r3, #4
 8003bee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bf2:	e10e      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003bf4:	2308      	movs	r3, #8
 8003bf6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bfa:	e10a      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003bfc:	2310      	movs	r3, #16
 8003bfe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c02:	e106      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003c04:	697b      	ldr	r3, [r7, #20]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a7c      	ldr	r2, [pc, #496]	@ (8003dfc <UART_SetConfig+0x2e8>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d138      	bne.n	8003c80 <UART_SetConfig+0x16c>
 8003c0e:	4b7a      	ldr	r3, [pc, #488]	@ (8003df8 <UART_SetConfig+0x2e4>)
 8003c10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c14:	f003 030c 	and.w	r3, r3, #12
 8003c18:	2b0c      	cmp	r3, #12
 8003c1a:	d82d      	bhi.n	8003c78 <UART_SetConfig+0x164>
 8003c1c:	a201      	add	r2, pc, #4	@ (adr r2, 8003c24 <UART_SetConfig+0x110>)
 8003c1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c22:	bf00      	nop
 8003c24:	08003c59 	.word	0x08003c59
 8003c28:	08003c79 	.word	0x08003c79
 8003c2c:	08003c79 	.word	0x08003c79
 8003c30:	08003c79 	.word	0x08003c79
 8003c34:	08003c69 	.word	0x08003c69
 8003c38:	08003c79 	.word	0x08003c79
 8003c3c:	08003c79 	.word	0x08003c79
 8003c40:	08003c79 	.word	0x08003c79
 8003c44:	08003c61 	.word	0x08003c61
 8003c48:	08003c79 	.word	0x08003c79
 8003c4c:	08003c79 	.word	0x08003c79
 8003c50:	08003c79 	.word	0x08003c79
 8003c54:	08003c71 	.word	0x08003c71
 8003c58:	2300      	movs	r3, #0
 8003c5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c5e:	e0d8      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003c60:	2302      	movs	r3, #2
 8003c62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c66:	e0d4      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003c68:	2304      	movs	r3, #4
 8003c6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c6e:	e0d0      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003c70:	2308      	movs	r3, #8
 8003c72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c76:	e0cc      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003c78:	2310      	movs	r3, #16
 8003c7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c7e:	e0c8      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a5e      	ldr	r2, [pc, #376]	@ (8003e00 <UART_SetConfig+0x2ec>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d125      	bne.n	8003cd6 <UART_SetConfig+0x1c2>
 8003c8a:	4b5b      	ldr	r3, [pc, #364]	@ (8003df8 <UART_SetConfig+0x2e4>)
 8003c8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c90:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003c94:	2b30      	cmp	r3, #48	@ 0x30
 8003c96:	d016      	beq.n	8003cc6 <UART_SetConfig+0x1b2>
 8003c98:	2b30      	cmp	r3, #48	@ 0x30
 8003c9a:	d818      	bhi.n	8003cce <UART_SetConfig+0x1ba>
 8003c9c:	2b20      	cmp	r3, #32
 8003c9e:	d00a      	beq.n	8003cb6 <UART_SetConfig+0x1a2>
 8003ca0:	2b20      	cmp	r3, #32
 8003ca2:	d814      	bhi.n	8003cce <UART_SetConfig+0x1ba>
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d002      	beq.n	8003cae <UART_SetConfig+0x19a>
 8003ca8:	2b10      	cmp	r3, #16
 8003caa:	d008      	beq.n	8003cbe <UART_SetConfig+0x1aa>
 8003cac:	e00f      	b.n	8003cce <UART_SetConfig+0x1ba>
 8003cae:	2300      	movs	r3, #0
 8003cb0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cb4:	e0ad      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003cb6:	2302      	movs	r3, #2
 8003cb8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cbc:	e0a9      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003cbe:	2304      	movs	r3, #4
 8003cc0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cc4:	e0a5      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003cc6:	2308      	movs	r3, #8
 8003cc8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ccc:	e0a1      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003cce:	2310      	movs	r3, #16
 8003cd0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cd4:	e09d      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a4a      	ldr	r2, [pc, #296]	@ (8003e04 <UART_SetConfig+0x2f0>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d125      	bne.n	8003d2c <UART_SetConfig+0x218>
 8003ce0:	4b45      	ldr	r3, [pc, #276]	@ (8003df8 <UART_SetConfig+0x2e4>)
 8003ce2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ce6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003cea:	2bc0      	cmp	r3, #192	@ 0xc0
 8003cec:	d016      	beq.n	8003d1c <UART_SetConfig+0x208>
 8003cee:	2bc0      	cmp	r3, #192	@ 0xc0
 8003cf0:	d818      	bhi.n	8003d24 <UART_SetConfig+0x210>
 8003cf2:	2b80      	cmp	r3, #128	@ 0x80
 8003cf4:	d00a      	beq.n	8003d0c <UART_SetConfig+0x1f8>
 8003cf6:	2b80      	cmp	r3, #128	@ 0x80
 8003cf8:	d814      	bhi.n	8003d24 <UART_SetConfig+0x210>
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d002      	beq.n	8003d04 <UART_SetConfig+0x1f0>
 8003cfe:	2b40      	cmp	r3, #64	@ 0x40
 8003d00:	d008      	beq.n	8003d14 <UART_SetConfig+0x200>
 8003d02:	e00f      	b.n	8003d24 <UART_SetConfig+0x210>
 8003d04:	2300      	movs	r3, #0
 8003d06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d0a:	e082      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003d0c:	2302      	movs	r3, #2
 8003d0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d12:	e07e      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003d14:	2304      	movs	r3, #4
 8003d16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d1a:	e07a      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003d1c:	2308      	movs	r3, #8
 8003d1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d22:	e076      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003d24:	2310      	movs	r3, #16
 8003d26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d2a:	e072      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a35      	ldr	r2, [pc, #212]	@ (8003e08 <UART_SetConfig+0x2f4>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d12a      	bne.n	8003d8c <UART_SetConfig+0x278>
 8003d36:	4b30      	ldr	r3, [pc, #192]	@ (8003df8 <UART_SetConfig+0x2e4>)
 8003d38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d3c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d40:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d44:	d01a      	beq.n	8003d7c <UART_SetConfig+0x268>
 8003d46:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d4a:	d81b      	bhi.n	8003d84 <UART_SetConfig+0x270>
 8003d4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d50:	d00c      	beq.n	8003d6c <UART_SetConfig+0x258>
 8003d52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003d56:	d815      	bhi.n	8003d84 <UART_SetConfig+0x270>
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d003      	beq.n	8003d64 <UART_SetConfig+0x250>
 8003d5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d60:	d008      	beq.n	8003d74 <UART_SetConfig+0x260>
 8003d62:	e00f      	b.n	8003d84 <UART_SetConfig+0x270>
 8003d64:	2300      	movs	r3, #0
 8003d66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d6a:	e052      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003d6c:	2302      	movs	r3, #2
 8003d6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d72:	e04e      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003d74:	2304      	movs	r3, #4
 8003d76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d7a:	e04a      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003d7c:	2308      	movs	r3, #8
 8003d7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d82:	e046      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003d84:	2310      	movs	r3, #16
 8003d86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003d8a:	e042      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a17      	ldr	r2, [pc, #92]	@ (8003df0 <UART_SetConfig+0x2dc>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d13a      	bne.n	8003e0c <UART_SetConfig+0x2f8>
 8003d96:	4b18      	ldr	r3, [pc, #96]	@ (8003df8 <UART_SetConfig+0x2e4>)
 8003d98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d9c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003da0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003da4:	d01a      	beq.n	8003ddc <UART_SetConfig+0x2c8>
 8003da6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003daa:	d81b      	bhi.n	8003de4 <UART_SetConfig+0x2d0>
 8003dac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003db0:	d00c      	beq.n	8003dcc <UART_SetConfig+0x2b8>
 8003db2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003db6:	d815      	bhi.n	8003de4 <UART_SetConfig+0x2d0>
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d003      	beq.n	8003dc4 <UART_SetConfig+0x2b0>
 8003dbc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dc0:	d008      	beq.n	8003dd4 <UART_SetConfig+0x2c0>
 8003dc2:	e00f      	b.n	8003de4 <UART_SetConfig+0x2d0>
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003dca:	e022      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003dcc:	2302      	movs	r3, #2
 8003dce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003dd2:	e01e      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003dd4:	2304      	movs	r3, #4
 8003dd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003dda:	e01a      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003ddc:	2308      	movs	r3, #8
 8003dde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003de2:	e016      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003de4:	2310      	movs	r3, #16
 8003de6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003dea:	e012      	b.n	8003e12 <UART_SetConfig+0x2fe>
 8003dec:	cfff69f3 	.word	0xcfff69f3
 8003df0:	40008000 	.word	0x40008000
 8003df4:	40013800 	.word	0x40013800
 8003df8:	40021000 	.word	0x40021000
 8003dfc:	40004400 	.word	0x40004400
 8003e00:	40004800 	.word	0x40004800
 8003e04:	40004c00 	.word	0x40004c00
 8003e08:	40005000 	.word	0x40005000
 8003e0c:	2310      	movs	r3, #16
 8003e0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4aae      	ldr	r2, [pc, #696]	@ (80040d0 <UART_SetConfig+0x5bc>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	f040 8097 	bne.w	8003f4c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003e1e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003e22:	2b08      	cmp	r3, #8
 8003e24:	d823      	bhi.n	8003e6e <UART_SetConfig+0x35a>
 8003e26:	a201      	add	r2, pc, #4	@ (adr r2, 8003e2c <UART_SetConfig+0x318>)
 8003e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e2c:	08003e51 	.word	0x08003e51
 8003e30:	08003e6f 	.word	0x08003e6f
 8003e34:	08003e59 	.word	0x08003e59
 8003e38:	08003e6f 	.word	0x08003e6f
 8003e3c:	08003e5f 	.word	0x08003e5f
 8003e40:	08003e6f 	.word	0x08003e6f
 8003e44:	08003e6f 	.word	0x08003e6f
 8003e48:	08003e6f 	.word	0x08003e6f
 8003e4c:	08003e67 	.word	0x08003e67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e50:	f7ff fad4 	bl	80033fc <HAL_RCC_GetPCLK1Freq>
 8003e54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003e56:	e010      	b.n	8003e7a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e58:	4b9e      	ldr	r3, [pc, #632]	@ (80040d4 <UART_SetConfig+0x5c0>)
 8003e5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003e5c:	e00d      	b.n	8003e7a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e5e:	f7ff fa5f 	bl	8003320 <HAL_RCC_GetSysClockFreq>
 8003e62:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003e64:	e009      	b.n	8003e7a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003e6c:	e005      	b.n	8003e7a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003e78:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	f000 8130 	beq.w	80040e2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e86:	4a94      	ldr	r2, [pc, #592]	@ (80040d8 <UART_SetConfig+0x5c4>)
 8003e88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003e8c:	461a      	mov	r2, r3
 8003e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e90:	fbb3 f3f2 	udiv	r3, r3, r2
 8003e94:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	685a      	ldr	r2, [r3, #4]
 8003e9a:	4613      	mov	r3, r2
 8003e9c:	005b      	lsls	r3, r3, #1
 8003e9e:	4413      	add	r3, r2
 8003ea0:	69ba      	ldr	r2, [r7, #24]
 8003ea2:	429a      	cmp	r2, r3
 8003ea4:	d305      	bcc.n	8003eb2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003eac:	69ba      	ldr	r2, [r7, #24]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d903      	bls.n	8003eba <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003eb8:	e113      	b.n	80040e2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	60bb      	str	r3, [r7, #8]
 8003ec0:	60fa      	str	r2, [r7, #12]
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ec6:	4a84      	ldr	r2, [pc, #528]	@ (80040d8 <UART_SetConfig+0x5c4>)
 8003ec8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	2200      	movs	r2, #0
 8003ed0:	603b      	str	r3, [r7, #0]
 8003ed2:	607a      	str	r2, [r7, #4]
 8003ed4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ed8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003edc:	f7fc f9f8 	bl	80002d0 <__aeabi_uldivmod>
 8003ee0:	4602      	mov	r2, r0
 8003ee2:	460b      	mov	r3, r1
 8003ee4:	4610      	mov	r0, r2
 8003ee6:	4619      	mov	r1, r3
 8003ee8:	f04f 0200 	mov.w	r2, #0
 8003eec:	f04f 0300 	mov.w	r3, #0
 8003ef0:	020b      	lsls	r3, r1, #8
 8003ef2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003ef6:	0202      	lsls	r2, r0, #8
 8003ef8:	6979      	ldr	r1, [r7, #20]
 8003efa:	6849      	ldr	r1, [r1, #4]
 8003efc:	0849      	lsrs	r1, r1, #1
 8003efe:	2000      	movs	r0, #0
 8003f00:	460c      	mov	r4, r1
 8003f02:	4605      	mov	r5, r0
 8003f04:	eb12 0804 	adds.w	r8, r2, r4
 8003f08:	eb43 0905 	adc.w	r9, r3, r5
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	2200      	movs	r2, #0
 8003f12:	469a      	mov	sl, r3
 8003f14:	4693      	mov	fp, r2
 8003f16:	4652      	mov	r2, sl
 8003f18:	465b      	mov	r3, fp
 8003f1a:	4640      	mov	r0, r8
 8003f1c:	4649      	mov	r1, r9
 8003f1e:	f7fc f9d7 	bl	80002d0 <__aeabi_uldivmod>
 8003f22:	4602      	mov	r2, r0
 8003f24:	460b      	mov	r3, r1
 8003f26:	4613      	mov	r3, r2
 8003f28:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003f2a:	6a3b      	ldr	r3, [r7, #32]
 8003f2c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f30:	d308      	bcc.n	8003f44 <UART_SetConfig+0x430>
 8003f32:	6a3b      	ldr	r3, [r7, #32]
 8003f34:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f38:	d204      	bcs.n	8003f44 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	6a3a      	ldr	r2, [r7, #32]
 8003f40:	60da      	str	r2, [r3, #12]
 8003f42:	e0ce      	b.n	80040e2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003f4a:	e0ca      	b.n	80040e2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	69db      	ldr	r3, [r3, #28]
 8003f50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f54:	d166      	bne.n	8004024 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8003f56:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003f5a:	2b08      	cmp	r3, #8
 8003f5c:	d827      	bhi.n	8003fae <UART_SetConfig+0x49a>
 8003f5e:	a201      	add	r2, pc, #4	@ (adr r2, 8003f64 <UART_SetConfig+0x450>)
 8003f60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f64:	08003f89 	.word	0x08003f89
 8003f68:	08003f91 	.word	0x08003f91
 8003f6c:	08003f99 	.word	0x08003f99
 8003f70:	08003faf 	.word	0x08003faf
 8003f74:	08003f9f 	.word	0x08003f9f
 8003f78:	08003faf 	.word	0x08003faf
 8003f7c:	08003faf 	.word	0x08003faf
 8003f80:	08003faf 	.word	0x08003faf
 8003f84:	08003fa7 	.word	0x08003fa7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f88:	f7ff fa38 	bl	80033fc <HAL_RCC_GetPCLK1Freq>
 8003f8c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003f8e:	e014      	b.n	8003fba <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f90:	f7ff fa4a 	bl	8003428 <HAL_RCC_GetPCLK2Freq>
 8003f94:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003f96:	e010      	b.n	8003fba <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f98:	4b4e      	ldr	r3, [pc, #312]	@ (80040d4 <UART_SetConfig+0x5c0>)
 8003f9a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003f9c:	e00d      	b.n	8003fba <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f9e:	f7ff f9bf 	bl	8003320 <HAL_RCC_GetSysClockFreq>
 8003fa2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003fa4:	e009      	b.n	8003fba <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fa6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003faa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003fac:	e005      	b.n	8003fba <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003fb2:	2301      	movs	r3, #1
 8003fb4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003fb8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	f000 8090 	beq.w	80040e2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fc6:	4a44      	ldr	r2, [pc, #272]	@ (80040d8 <UART_SetConfig+0x5c4>)
 8003fc8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003fcc:	461a      	mov	r2, r3
 8003fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd0:	fbb3 f3f2 	udiv	r3, r3, r2
 8003fd4:	005a      	lsls	r2, r3, #1
 8003fd6:	697b      	ldr	r3, [r7, #20]
 8003fd8:	685b      	ldr	r3, [r3, #4]
 8003fda:	085b      	lsrs	r3, r3, #1
 8003fdc:	441a      	add	r2, r3
 8003fde:	697b      	ldr	r3, [r7, #20]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fe6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003fe8:	6a3b      	ldr	r3, [r7, #32]
 8003fea:	2b0f      	cmp	r3, #15
 8003fec:	d916      	bls.n	800401c <UART_SetConfig+0x508>
 8003fee:	6a3b      	ldr	r3, [r7, #32]
 8003ff0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ff4:	d212      	bcs.n	800401c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003ff6:	6a3b      	ldr	r3, [r7, #32]
 8003ff8:	b29b      	uxth	r3, r3
 8003ffa:	f023 030f 	bic.w	r3, r3, #15
 8003ffe:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004000:	6a3b      	ldr	r3, [r7, #32]
 8004002:	085b      	lsrs	r3, r3, #1
 8004004:	b29b      	uxth	r3, r3
 8004006:	f003 0307 	and.w	r3, r3, #7
 800400a:	b29a      	uxth	r2, r3
 800400c:	8bfb      	ldrh	r3, [r7, #30]
 800400e:	4313      	orrs	r3, r2
 8004010:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	8bfa      	ldrh	r2, [r7, #30]
 8004018:	60da      	str	r2, [r3, #12]
 800401a:	e062      	b.n	80040e2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800401c:	2301      	movs	r3, #1
 800401e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004022:	e05e      	b.n	80040e2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004024:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004028:	2b08      	cmp	r3, #8
 800402a:	d828      	bhi.n	800407e <UART_SetConfig+0x56a>
 800402c:	a201      	add	r2, pc, #4	@ (adr r2, 8004034 <UART_SetConfig+0x520>)
 800402e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004032:	bf00      	nop
 8004034:	08004059 	.word	0x08004059
 8004038:	08004061 	.word	0x08004061
 800403c:	08004069 	.word	0x08004069
 8004040:	0800407f 	.word	0x0800407f
 8004044:	0800406f 	.word	0x0800406f
 8004048:	0800407f 	.word	0x0800407f
 800404c:	0800407f 	.word	0x0800407f
 8004050:	0800407f 	.word	0x0800407f
 8004054:	08004077 	.word	0x08004077
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004058:	f7ff f9d0 	bl	80033fc <HAL_RCC_GetPCLK1Freq>
 800405c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800405e:	e014      	b.n	800408a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004060:	f7ff f9e2 	bl	8003428 <HAL_RCC_GetPCLK2Freq>
 8004064:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004066:	e010      	b.n	800408a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004068:	4b1a      	ldr	r3, [pc, #104]	@ (80040d4 <UART_SetConfig+0x5c0>)
 800406a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800406c:	e00d      	b.n	800408a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800406e:	f7ff f957 	bl	8003320 <HAL_RCC_GetSysClockFreq>
 8004072:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004074:	e009      	b.n	800408a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004076:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800407a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800407c:	e005      	b.n	800408a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800407e:	2300      	movs	r3, #0
 8004080:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004088:	bf00      	nop
    }

    if (pclk != 0U)
 800408a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800408c:	2b00      	cmp	r3, #0
 800408e:	d028      	beq.n	80040e2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004094:	4a10      	ldr	r2, [pc, #64]	@ (80040d8 <UART_SetConfig+0x5c4>)
 8004096:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800409a:	461a      	mov	r2, r3
 800409c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800409e:	fbb3 f2f2 	udiv	r2, r3, r2
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	085b      	lsrs	r3, r3, #1
 80040a8:	441a      	add	r2, r3
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80040b2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040b4:	6a3b      	ldr	r3, [r7, #32]
 80040b6:	2b0f      	cmp	r3, #15
 80040b8:	d910      	bls.n	80040dc <UART_SetConfig+0x5c8>
 80040ba:	6a3b      	ldr	r3, [r7, #32]
 80040bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040c0:	d20c      	bcs.n	80040dc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80040c2:	6a3b      	ldr	r3, [r7, #32]
 80040c4:	b29a      	uxth	r2, r3
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	60da      	str	r2, [r3, #12]
 80040cc:	e009      	b.n	80040e2 <UART_SetConfig+0x5ce>
 80040ce:	bf00      	nop
 80040d0:	40008000 	.word	0x40008000
 80040d4:	00f42400 	.word	0x00f42400
 80040d8:	080050dc 	.word	0x080050dc
      }
      else
      {
        ret = HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	2201      	movs	r2, #1
 80040e6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80040ea:	697b      	ldr	r3, [r7, #20]
 80040ec:	2201      	movs	r2, #1
 80040ee:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	2200      	movs	r2, #0
 80040f6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	2200      	movs	r2, #0
 80040fc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80040fe:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004102:	4618      	mov	r0, r3
 8004104:	3730      	adds	r7, #48	@ 0x30
 8004106:	46bd      	mov	sp, r7
 8004108:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800410c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800410c:	b480      	push	{r7}
 800410e:	b083      	sub	sp, #12
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004118:	f003 0308 	and.w	r3, r3, #8
 800411c:	2b00      	cmp	r3, #0
 800411e:	d00a      	beq.n	8004136 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	685b      	ldr	r3, [r3, #4]
 8004126:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	430a      	orrs	r2, r1
 8004134:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800413a:	f003 0301 	and.w	r3, r3, #1
 800413e:	2b00      	cmp	r3, #0
 8004140:	d00a      	beq.n	8004158 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	430a      	orrs	r2, r1
 8004156:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800415c:	f003 0302 	and.w	r3, r3, #2
 8004160:	2b00      	cmp	r3, #0
 8004162:	d00a      	beq.n	800417a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	430a      	orrs	r2, r1
 8004178:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800417e:	f003 0304 	and.w	r3, r3, #4
 8004182:	2b00      	cmp	r3, #0
 8004184:	d00a      	beq.n	800419c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	430a      	orrs	r2, r1
 800419a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041a0:	f003 0310 	and.w	r3, r3, #16
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d00a      	beq.n	80041be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	430a      	orrs	r2, r1
 80041bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041c2:	f003 0320 	and.w	r3, r3, #32
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d00a      	beq.n	80041e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	689b      	ldr	r3, [r3, #8]
 80041d0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	430a      	orrs	r2, r1
 80041de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d01a      	beq.n	8004222 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	430a      	orrs	r2, r1
 8004200:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004206:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800420a:	d10a      	bne.n	8004222 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	430a      	orrs	r2, r1
 8004220:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004226:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800422a:	2b00      	cmp	r3, #0
 800422c:	d00a      	beq.n	8004244 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	430a      	orrs	r2, r1
 8004242:	605a      	str	r2, [r3, #4]
  }
}
 8004244:	bf00      	nop
 8004246:	370c      	adds	r7, #12
 8004248:	46bd      	mov	sp, r7
 800424a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424e:	4770      	bx	lr

08004250 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b098      	sub	sp, #96	@ 0x60
 8004254:	af02      	add	r7, sp, #8
 8004256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2200      	movs	r2, #0
 800425c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004260:	f7fc fd3a 	bl	8000cd8 <HAL_GetTick>
 8004264:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f003 0308 	and.w	r3, r3, #8
 8004270:	2b08      	cmp	r3, #8
 8004272:	d12f      	bne.n	80042d4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004274:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004278:	9300      	str	r3, [sp, #0]
 800427a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800427c:	2200      	movs	r2, #0
 800427e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f000 f88e 	bl	80043a4 <UART_WaitOnFlagUntilTimeout>
 8004288:	4603      	mov	r3, r0
 800428a:	2b00      	cmp	r3, #0
 800428c:	d022      	beq.n	80042d4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004296:	e853 3f00 	ldrex	r3, [r3]
 800429a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800429c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800429e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80042a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	461a      	mov	r2, r3
 80042aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80042ac:	647b      	str	r3, [r7, #68]	@ 0x44
 80042ae:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042b0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80042b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042b4:	e841 2300 	strex	r3, r2, [r1]
 80042b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80042ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d1e6      	bne.n	800428e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2220      	movs	r2, #32
 80042c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2200      	movs	r2, #0
 80042cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042d0:	2303      	movs	r3, #3
 80042d2:	e063      	b.n	800439c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f003 0304 	and.w	r3, r3, #4
 80042de:	2b04      	cmp	r3, #4
 80042e0:	d149      	bne.n	8004376 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80042e2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80042e6:	9300      	str	r3, [sp, #0]
 80042e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042ea:	2200      	movs	r2, #0
 80042ec:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80042f0:	6878      	ldr	r0, [r7, #4]
 80042f2:	f000 f857 	bl	80043a4 <UART_WaitOnFlagUntilTimeout>
 80042f6:	4603      	mov	r3, r0
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d03c      	beq.n	8004376 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004304:	e853 3f00 	ldrex	r3, [r3]
 8004308:	623b      	str	r3, [r7, #32]
   return(result);
 800430a:	6a3b      	ldr	r3, [r7, #32]
 800430c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004310:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	461a      	mov	r2, r3
 8004318:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800431a:	633b      	str	r3, [r7, #48]	@ 0x30
 800431c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800431e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004320:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004322:	e841 2300 	strex	r3, r2, [r1]
 8004326:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800432a:	2b00      	cmp	r3, #0
 800432c:	d1e6      	bne.n	80042fc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	3308      	adds	r3, #8
 8004334:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	e853 3f00 	ldrex	r3, [r3]
 800433c:	60fb      	str	r3, [r7, #12]
   return(result);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	f023 0301 	bic.w	r3, r3, #1
 8004344:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	3308      	adds	r3, #8
 800434c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800434e:	61fa      	str	r2, [r7, #28]
 8004350:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004352:	69b9      	ldr	r1, [r7, #24]
 8004354:	69fa      	ldr	r2, [r7, #28]
 8004356:	e841 2300 	strex	r3, r2, [r1]
 800435a:	617b      	str	r3, [r7, #20]
   return(result);
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d1e5      	bne.n	800432e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2220      	movs	r2, #32
 8004366:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2200      	movs	r2, #0
 800436e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004372:	2303      	movs	r3, #3
 8004374:	e012      	b.n	800439c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2220      	movs	r2, #32
 800437a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2220      	movs	r2, #32
 8004382:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2200      	movs	r2, #0
 800438a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2200      	movs	r2, #0
 8004390:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800439a:	2300      	movs	r3, #0
}
 800439c:	4618      	mov	r0, r3
 800439e:	3758      	adds	r7, #88	@ 0x58
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}

080043a4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b084      	sub	sp, #16
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	60f8      	str	r0, [r7, #12]
 80043ac:	60b9      	str	r1, [r7, #8]
 80043ae:	603b      	str	r3, [r7, #0]
 80043b0:	4613      	mov	r3, r2
 80043b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043b4:	e04f      	b.n	8004456 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043b6:	69bb      	ldr	r3, [r7, #24]
 80043b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043bc:	d04b      	beq.n	8004456 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043be:	f7fc fc8b 	bl	8000cd8 <HAL_GetTick>
 80043c2:	4602      	mov	r2, r0
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	1ad3      	subs	r3, r2, r3
 80043c8:	69ba      	ldr	r2, [r7, #24]
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d302      	bcc.n	80043d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80043ce:	69bb      	ldr	r3, [r7, #24]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d101      	bne.n	80043d8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80043d4:	2303      	movs	r3, #3
 80043d6:	e04e      	b.n	8004476 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 0304 	and.w	r3, r3, #4
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d037      	beq.n	8004456 <UART_WaitOnFlagUntilTimeout+0xb2>
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	2b80      	cmp	r3, #128	@ 0x80
 80043ea:	d034      	beq.n	8004456 <UART_WaitOnFlagUntilTimeout+0xb2>
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	2b40      	cmp	r3, #64	@ 0x40
 80043f0:	d031      	beq.n	8004456 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	69db      	ldr	r3, [r3, #28]
 80043f8:	f003 0308 	and.w	r3, r3, #8
 80043fc:	2b08      	cmp	r3, #8
 80043fe:	d110      	bne.n	8004422 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	2208      	movs	r2, #8
 8004406:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004408:	68f8      	ldr	r0, [r7, #12]
 800440a:	f000 f838 	bl	800447e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2208      	movs	r2, #8
 8004412:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2200      	movs	r2, #0
 800441a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e029      	b.n	8004476 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	69db      	ldr	r3, [r3, #28]
 8004428:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800442c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004430:	d111      	bne.n	8004456 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800443a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800443c:	68f8      	ldr	r0, [r7, #12]
 800443e:	f000 f81e 	bl	800447e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	2220      	movs	r2, #32
 8004446:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	2200      	movs	r2, #0
 800444e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004452:	2303      	movs	r3, #3
 8004454:	e00f      	b.n	8004476 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	69da      	ldr	r2, [r3, #28]
 800445c:	68bb      	ldr	r3, [r7, #8]
 800445e:	4013      	ands	r3, r2
 8004460:	68ba      	ldr	r2, [r7, #8]
 8004462:	429a      	cmp	r2, r3
 8004464:	bf0c      	ite	eq
 8004466:	2301      	moveq	r3, #1
 8004468:	2300      	movne	r3, #0
 800446a:	b2db      	uxtb	r3, r3
 800446c:	461a      	mov	r2, r3
 800446e:	79fb      	ldrb	r3, [r7, #7]
 8004470:	429a      	cmp	r2, r3
 8004472:	d0a0      	beq.n	80043b6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004474:	2300      	movs	r3, #0
}
 8004476:	4618      	mov	r0, r3
 8004478:	3710      	adds	r7, #16
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}

0800447e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800447e:	b480      	push	{r7}
 8004480:	b095      	sub	sp, #84	@ 0x54
 8004482:	af00      	add	r7, sp, #0
 8004484:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800448c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800448e:	e853 3f00 	ldrex	r3, [r3]
 8004492:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004496:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800449a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	461a      	mov	r2, r3
 80044a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044a4:	643b      	str	r3, [r7, #64]	@ 0x40
 80044a6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044a8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80044aa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044ac:	e841 2300 	strex	r3, r2, [r1]
 80044b0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80044b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d1e6      	bne.n	8004486 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	3308      	adds	r3, #8
 80044be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c0:	6a3b      	ldr	r3, [r7, #32]
 80044c2:	e853 3f00 	ldrex	r3, [r3]
 80044c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80044c8:	69fb      	ldr	r3, [r7, #28]
 80044ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044ce:	f023 0301 	bic.w	r3, r3, #1
 80044d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	3308      	adds	r3, #8
 80044da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80044dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80044de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044e4:	e841 2300 	strex	r3, r2, [r1]
 80044e8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80044ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d1e3      	bne.n	80044b8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	d118      	bne.n	800452a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	e853 3f00 	ldrex	r3, [r3]
 8004504:	60bb      	str	r3, [r7, #8]
   return(result);
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	f023 0310 	bic.w	r3, r3, #16
 800450c:	647b      	str	r3, [r7, #68]	@ 0x44
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	461a      	mov	r2, r3
 8004514:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004516:	61bb      	str	r3, [r7, #24]
 8004518:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800451a:	6979      	ldr	r1, [r7, #20]
 800451c:	69ba      	ldr	r2, [r7, #24]
 800451e:	e841 2300 	strex	r3, r2, [r1]
 8004522:	613b      	str	r3, [r7, #16]
   return(result);
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d1e6      	bne.n	80044f8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2220      	movs	r2, #32
 800452e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800453e:	bf00      	nop
 8004540:	3754      	adds	r7, #84	@ 0x54
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr

0800454a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800454a:	b480      	push	{r7}
 800454c:	b085      	sub	sp, #20
 800454e:	af00      	add	r7, sp, #0
 8004550:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004558:	2b01      	cmp	r3, #1
 800455a:	d101      	bne.n	8004560 <HAL_UARTEx_DisableFifoMode+0x16>
 800455c:	2302      	movs	r3, #2
 800455e:	e027      	b.n	80045b0 <HAL_UARTEx_DisableFifoMode+0x66>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2224      	movs	r2, #36	@ 0x24
 800456c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f022 0201 	bic.w	r2, r2, #1
 8004586:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800458e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2200      	movs	r2, #0
 8004594:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	68fa      	ldr	r2, [r7, #12]
 800459c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2220      	movs	r2, #32
 80045a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2200      	movs	r2, #0
 80045aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80045ae:	2300      	movs	r3, #0
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	3714      	adds	r7, #20
 80045b4:	46bd      	mov	sp, r7
 80045b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ba:	4770      	bx	lr

080045bc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b084      	sub	sp, #16
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]
 80045c4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d101      	bne.n	80045d4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80045d0:	2302      	movs	r3, #2
 80045d2:	e02d      	b.n	8004630 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2201      	movs	r2, #1
 80045d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2224      	movs	r2, #36	@ 0x24
 80045e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f022 0201 	bic.w	r2, r2, #1
 80045fa:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	683a      	ldr	r2, [r7, #0]
 800460c:	430a      	orrs	r2, r1
 800460e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f000 f84f 	bl	80046b4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	68fa      	ldr	r2, [r7, #12]
 800461c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2220      	movs	r2, #32
 8004622:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2200      	movs	r2, #0
 800462a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800462e:	2300      	movs	r3, #0
}
 8004630:	4618      	mov	r0, r3
 8004632:	3710      	adds	r7, #16
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}

08004638 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b084      	sub	sp, #16
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
 8004640:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004648:	2b01      	cmp	r3, #1
 800464a:	d101      	bne.n	8004650 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800464c:	2302      	movs	r3, #2
 800464e:	e02d      	b.n	80046ac <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2201      	movs	r2, #1
 8004654:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2224      	movs	r2, #36	@ 0x24
 800465c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	681a      	ldr	r2, [r3, #0]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f022 0201 	bic.w	r2, r2, #1
 8004676:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	683a      	ldr	r2, [r7, #0]
 8004688:	430a      	orrs	r2, r1
 800468a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	f000 f811 	bl	80046b4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	68fa      	ldr	r2, [r7, #12]
 8004698:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2220      	movs	r2, #32
 800469e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2200      	movs	r2, #0
 80046a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80046aa:	2300      	movs	r3, #0
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3710      	adds	r7, #16
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}

080046b4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80046b4:	b480      	push	{r7}
 80046b6:	b085      	sub	sp, #20
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d108      	bne.n	80046d6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80046d4:	e031      	b.n	800473a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80046d6:	2308      	movs	r3, #8
 80046d8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80046da:	2308      	movs	r3, #8
 80046dc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	0e5b      	lsrs	r3, r3, #25
 80046e6:	b2db      	uxtb	r3, r3
 80046e8:	f003 0307 	and.w	r3, r3, #7
 80046ec:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	0f5b      	lsrs	r3, r3, #29
 80046f6:	b2db      	uxtb	r3, r3
 80046f8:	f003 0307 	and.w	r3, r3, #7
 80046fc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80046fe:	7bbb      	ldrb	r3, [r7, #14]
 8004700:	7b3a      	ldrb	r2, [r7, #12]
 8004702:	4911      	ldr	r1, [pc, #68]	@ (8004748 <UARTEx_SetNbDataToProcess+0x94>)
 8004704:	5c8a      	ldrb	r2, [r1, r2]
 8004706:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800470a:	7b3a      	ldrb	r2, [r7, #12]
 800470c:	490f      	ldr	r1, [pc, #60]	@ (800474c <UARTEx_SetNbDataToProcess+0x98>)
 800470e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004710:	fb93 f3f2 	sdiv	r3, r3, r2
 8004714:	b29a      	uxth	r2, r3
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800471c:	7bfb      	ldrb	r3, [r7, #15]
 800471e:	7b7a      	ldrb	r2, [r7, #13]
 8004720:	4909      	ldr	r1, [pc, #36]	@ (8004748 <UARTEx_SetNbDataToProcess+0x94>)
 8004722:	5c8a      	ldrb	r2, [r1, r2]
 8004724:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004728:	7b7a      	ldrb	r2, [r7, #13]
 800472a:	4908      	ldr	r1, [pc, #32]	@ (800474c <UARTEx_SetNbDataToProcess+0x98>)
 800472c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800472e:	fb93 f3f2 	sdiv	r3, r3, r2
 8004732:	b29a      	uxth	r2, r3
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800473a:	bf00      	nop
 800473c:	3714      	adds	r7, #20
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr
 8004746:	bf00      	nop
 8004748:	080050f4 	.word	0x080050f4
 800474c:	080050fc 	.word	0x080050fc

08004750 <siprintf>:
 8004750:	b40e      	push	{r1, r2, r3}
 8004752:	b500      	push	{lr}
 8004754:	b09c      	sub	sp, #112	@ 0x70
 8004756:	ab1d      	add	r3, sp, #116	@ 0x74
 8004758:	9002      	str	r0, [sp, #8]
 800475a:	9006      	str	r0, [sp, #24]
 800475c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004760:	4809      	ldr	r0, [pc, #36]	@ (8004788 <siprintf+0x38>)
 8004762:	9107      	str	r1, [sp, #28]
 8004764:	9104      	str	r1, [sp, #16]
 8004766:	4909      	ldr	r1, [pc, #36]	@ (800478c <siprintf+0x3c>)
 8004768:	f853 2b04 	ldr.w	r2, [r3], #4
 800476c:	9105      	str	r1, [sp, #20]
 800476e:	6800      	ldr	r0, [r0, #0]
 8004770:	9301      	str	r3, [sp, #4]
 8004772:	a902      	add	r1, sp, #8
 8004774:	f000 f994 	bl	8004aa0 <_svfiprintf_r>
 8004778:	9b02      	ldr	r3, [sp, #8]
 800477a:	2200      	movs	r2, #0
 800477c:	701a      	strb	r2, [r3, #0]
 800477e:	b01c      	add	sp, #112	@ 0x70
 8004780:	f85d eb04 	ldr.w	lr, [sp], #4
 8004784:	b003      	add	sp, #12
 8004786:	4770      	bx	lr
 8004788:	2000000c 	.word	0x2000000c
 800478c:	ffff0208 	.word	0xffff0208

08004790 <memset>:
 8004790:	4402      	add	r2, r0
 8004792:	4603      	mov	r3, r0
 8004794:	4293      	cmp	r3, r2
 8004796:	d100      	bne.n	800479a <memset+0xa>
 8004798:	4770      	bx	lr
 800479a:	f803 1b01 	strb.w	r1, [r3], #1
 800479e:	e7f9      	b.n	8004794 <memset+0x4>

080047a0 <__errno>:
 80047a0:	4b01      	ldr	r3, [pc, #4]	@ (80047a8 <__errno+0x8>)
 80047a2:	6818      	ldr	r0, [r3, #0]
 80047a4:	4770      	bx	lr
 80047a6:	bf00      	nop
 80047a8:	2000000c 	.word	0x2000000c

080047ac <__libc_init_array>:
 80047ac:	b570      	push	{r4, r5, r6, lr}
 80047ae:	4d0d      	ldr	r5, [pc, #52]	@ (80047e4 <__libc_init_array+0x38>)
 80047b0:	4c0d      	ldr	r4, [pc, #52]	@ (80047e8 <__libc_init_array+0x3c>)
 80047b2:	1b64      	subs	r4, r4, r5
 80047b4:	10a4      	asrs	r4, r4, #2
 80047b6:	2600      	movs	r6, #0
 80047b8:	42a6      	cmp	r6, r4
 80047ba:	d109      	bne.n	80047d0 <__libc_init_array+0x24>
 80047bc:	4d0b      	ldr	r5, [pc, #44]	@ (80047ec <__libc_init_array+0x40>)
 80047be:	4c0c      	ldr	r4, [pc, #48]	@ (80047f0 <__libc_init_array+0x44>)
 80047c0:	f000 fc66 	bl	8005090 <_init>
 80047c4:	1b64      	subs	r4, r4, r5
 80047c6:	10a4      	asrs	r4, r4, #2
 80047c8:	2600      	movs	r6, #0
 80047ca:	42a6      	cmp	r6, r4
 80047cc:	d105      	bne.n	80047da <__libc_init_array+0x2e>
 80047ce:	bd70      	pop	{r4, r5, r6, pc}
 80047d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80047d4:	4798      	blx	r3
 80047d6:	3601      	adds	r6, #1
 80047d8:	e7ee      	b.n	80047b8 <__libc_init_array+0xc>
 80047da:	f855 3b04 	ldr.w	r3, [r5], #4
 80047de:	4798      	blx	r3
 80047e0:	3601      	adds	r6, #1
 80047e2:	e7f2      	b.n	80047ca <__libc_init_array+0x1e>
 80047e4:	08005140 	.word	0x08005140
 80047e8:	08005140 	.word	0x08005140
 80047ec:	08005140 	.word	0x08005140
 80047f0:	08005144 	.word	0x08005144

080047f4 <__retarget_lock_acquire_recursive>:
 80047f4:	4770      	bx	lr

080047f6 <__retarget_lock_release_recursive>:
 80047f6:	4770      	bx	lr

080047f8 <_free_r>:
 80047f8:	b538      	push	{r3, r4, r5, lr}
 80047fa:	4605      	mov	r5, r0
 80047fc:	2900      	cmp	r1, #0
 80047fe:	d041      	beq.n	8004884 <_free_r+0x8c>
 8004800:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004804:	1f0c      	subs	r4, r1, #4
 8004806:	2b00      	cmp	r3, #0
 8004808:	bfb8      	it	lt
 800480a:	18e4      	addlt	r4, r4, r3
 800480c:	f000 f8e0 	bl	80049d0 <__malloc_lock>
 8004810:	4a1d      	ldr	r2, [pc, #116]	@ (8004888 <_free_r+0x90>)
 8004812:	6813      	ldr	r3, [r2, #0]
 8004814:	b933      	cbnz	r3, 8004824 <_free_r+0x2c>
 8004816:	6063      	str	r3, [r4, #4]
 8004818:	6014      	str	r4, [r2, #0]
 800481a:	4628      	mov	r0, r5
 800481c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004820:	f000 b8dc 	b.w	80049dc <__malloc_unlock>
 8004824:	42a3      	cmp	r3, r4
 8004826:	d908      	bls.n	800483a <_free_r+0x42>
 8004828:	6820      	ldr	r0, [r4, #0]
 800482a:	1821      	adds	r1, r4, r0
 800482c:	428b      	cmp	r3, r1
 800482e:	bf01      	itttt	eq
 8004830:	6819      	ldreq	r1, [r3, #0]
 8004832:	685b      	ldreq	r3, [r3, #4]
 8004834:	1809      	addeq	r1, r1, r0
 8004836:	6021      	streq	r1, [r4, #0]
 8004838:	e7ed      	b.n	8004816 <_free_r+0x1e>
 800483a:	461a      	mov	r2, r3
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	b10b      	cbz	r3, 8004844 <_free_r+0x4c>
 8004840:	42a3      	cmp	r3, r4
 8004842:	d9fa      	bls.n	800483a <_free_r+0x42>
 8004844:	6811      	ldr	r1, [r2, #0]
 8004846:	1850      	adds	r0, r2, r1
 8004848:	42a0      	cmp	r0, r4
 800484a:	d10b      	bne.n	8004864 <_free_r+0x6c>
 800484c:	6820      	ldr	r0, [r4, #0]
 800484e:	4401      	add	r1, r0
 8004850:	1850      	adds	r0, r2, r1
 8004852:	4283      	cmp	r3, r0
 8004854:	6011      	str	r1, [r2, #0]
 8004856:	d1e0      	bne.n	800481a <_free_r+0x22>
 8004858:	6818      	ldr	r0, [r3, #0]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	6053      	str	r3, [r2, #4]
 800485e:	4408      	add	r0, r1
 8004860:	6010      	str	r0, [r2, #0]
 8004862:	e7da      	b.n	800481a <_free_r+0x22>
 8004864:	d902      	bls.n	800486c <_free_r+0x74>
 8004866:	230c      	movs	r3, #12
 8004868:	602b      	str	r3, [r5, #0]
 800486a:	e7d6      	b.n	800481a <_free_r+0x22>
 800486c:	6820      	ldr	r0, [r4, #0]
 800486e:	1821      	adds	r1, r4, r0
 8004870:	428b      	cmp	r3, r1
 8004872:	bf04      	itt	eq
 8004874:	6819      	ldreq	r1, [r3, #0]
 8004876:	685b      	ldreq	r3, [r3, #4]
 8004878:	6063      	str	r3, [r4, #4]
 800487a:	bf04      	itt	eq
 800487c:	1809      	addeq	r1, r1, r0
 800487e:	6021      	streq	r1, [r4, #0]
 8004880:	6054      	str	r4, [r2, #4]
 8004882:	e7ca      	b.n	800481a <_free_r+0x22>
 8004884:	bd38      	pop	{r3, r4, r5, pc}
 8004886:	bf00      	nop
 8004888:	200002c4 	.word	0x200002c4

0800488c <sbrk_aligned>:
 800488c:	b570      	push	{r4, r5, r6, lr}
 800488e:	4e0f      	ldr	r6, [pc, #60]	@ (80048cc <sbrk_aligned+0x40>)
 8004890:	460c      	mov	r4, r1
 8004892:	6831      	ldr	r1, [r6, #0]
 8004894:	4605      	mov	r5, r0
 8004896:	b911      	cbnz	r1, 800489e <sbrk_aligned+0x12>
 8004898:	f000 fba6 	bl	8004fe8 <_sbrk_r>
 800489c:	6030      	str	r0, [r6, #0]
 800489e:	4621      	mov	r1, r4
 80048a0:	4628      	mov	r0, r5
 80048a2:	f000 fba1 	bl	8004fe8 <_sbrk_r>
 80048a6:	1c43      	adds	r3, r0, #1
 80048a8:	d103      	bne.n	80048b2 <sbrk_aligned+0x26>
 80048aa:	f04f 34ff 	mov.w	r4, #4294967295
 80048ae:	4620      	mov	r0, r4
 80048b0:	bd70      	pop	{r4, r5, r6, pc}
 80048b2:	1cc4      	adds	r4, r0, #3
 80048b4:	f024 0403 	bic.w	r4, r4, #3
 80048b8:	42a0      	cmp	r0, r4
 80048ba:	d0f8      	beq.n	80048ae <sbrk_aligned+0x22>
 80048bc:	1a21      	subs	r1, r4, r0
 80048be:	4628      	mov	r0, r5
 80048c0:	f000 fb92 	bl	8004fe8 <_sbrk_r>
 80048c4:	3001      	adds	r0, #1
 80048c6:	d1f2      	bne.n	80048ae <sbrk_aligned+0x22>
 80048c8:	e7ef      	b.n	80048aa <sbrk_aligned+0x1e>
 80048ca:	bf00      	nop
 80048cc:	200002c0 	.word	0x200002c0

080048d0 <_malloc_r>:
 80048d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80048d4:	1ccd      	adds	r5, r1, #3
 80048d6:	f025 0503 	bic.w	r5, r5, #3
 80048da:	3508      	adds	r5, #8
 80048dc:	2d0c      	cmp	r5, #12
 80048de:	bf38      	it	cc
 80048e0:	250c      	movcc	r5, #12
 80048e2:	2d00      	cmp	r5, #0
 80048e4:	4606      	mov	r6, r0
 80048e6:	db01      	blt.n	80048ec <_malloc_r+0x1c>
 80048e8:	42a9      	cmp	r1, r5
 80048ea:	d904      	bls.n	80048f6 <_malloc_r+0x26>
 80048ec:	230c      	movs	r3, #12
 80048ee:	6033      	str	r3, [r6, #0]
 80048f0:	2000      	movs	r0, #0
 80048f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80048f6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80049cc <_malloc_r+0xfc>
 80048fa:	f000 f869 	bl	80049d0 <__malloc_lock>
 80048fe:	f8d8 3000 	ldr.w	r3, [r8]
 8004902:	461c      	mov	r4, r3
 8004904:	bb44      	cbnz	r4, 8004958 <_malloc_r+0x88>
 8004906:	4629      	mov	r1, r5
 8004908:	4630      	mov	r0, r6
 800490a:	f7ff ffbf 	bl	800488c <sbrk_aligned>
 800490e:	1c43      	adds	r3, r0, #1
 8004910:	4604      	mov	r4, r0
 8004912:	d158      	bne.n	80049c6 <_malloc_r+0xf6>
 8004914:	f8d8 4000 	ldr.w	r4, [r8]
 8004918:	4627      	mov	r7, r4
 800491a:	2f00      	cmp	r7, #0
 800491c:	d143      	bne.n	80049a6 <_malloc_r+0xd6>
 800491e:	2c00      	cmp	r4, #0
 8004920:	d04b      	beq.n	80049ba <_malloc_r+0xea>
 8004922:	6823      	ldr	r3, [r4, #0]
 8004924:	4639      	mov	r1, r7
 8004926:	4630      	mov	r0, r6
 8004928:	eb04 0903 	add.w	r9, r4, r3
 800492c:	f000 fb5c 	bl	8004fe8 <_sbrk_r>
 8004930:	4581      	cmp	r9, r0
 8004932:	d142      	bne.n	80049ba <_malloc_r+0xea>
 8004934:	6821      	ldr	r1, [r4, #0]
 8004936:	1a6d      	subs	r5, r5, r1
 8004938:	4629      	mov	r1, r5
 800493a:	4630      	mov	r0, r6
 800493c:	f7ff ffa6 	bl	800488c <sbrk_aligned>
 8004940:	3001      	adds	r0, #1
 8004942:	d03a      	beq.n	80049ba <_malloc_r+0xea>
 8004944:	6823      	ldr	r3, [r4, #0]
 8004946:	442b      	add	r3, r5
 8004948:	6023      	str	r3, [r4, #0]
 800494a:	f8d8 3000 	ldr.w	r3, [r8]
 800494e:	685a      	ldr	r2, [r3, #4]
 8004950:	bb62      	cbnz	r2, 80049ac <_malloc_r+0xdc>
 8004952:	f8c8 7000 	str.w	r7, [r8]
 8004956:	e00f      	b.n	8004978 <_malloc_r+0xa8>
 8004958:	6822      	ldr	r2, [r4, #0]
 800495a:	1b52      	subs	r2, r2, r5
 800495c:	d420      	bmi.n	80049a0 <_malloc_r+0xd0>
 800495e:	2a0b      	cmp	r2, #11
 8004960:	d917      	bls.n	8004992 <_malloc_r+0xc2>
 8004962:	1961      	adds	r1, r4, r5
 8004964:	42a3      	cmp	r3, r4
 8004966:	6025      	str	r5, [r4, #0]
 8004968:	bf18      	it	ne
 800496a:	6059      	strne	r1, [r3, #4]
 800496c:	6863      	ldr	r3, [r4, #4]
 800496e:	bf08      	it	eq
 8004970:	f8c8 1000 	streq.w	r1, [r8]
 8004974:	5162      	str	r2, [r4, r5]
 8004976:	604b      	str	r3, [r1, #4]
 8004978:	4630      	mov	r0, r6
 800497a:	f000 f82f 	bl	80049dc <__malloc_unlock>
 800497e:	f104 000b 	add.w	r0, r4, #11
 8004982:	1d23      	adds	r3, r4, #4
 8004984:	f020 0007 	bic.w	r0, r0, #7
 8004988:	1ac2      	subs	r2, r0, r3
 800498a:	bf1c      	itt	ne
 800498c:	1a1b      	subne	r3, r3, r0
 800498e:	50a3      	strne	r3, [r4, r2]
 8004990:	e7af      	b.n	80048f2 <_malloc_r+0x22>
 8004992:	6862      	ldr	r2, [r4, #4]
 8004994:	42a3      	cmp	r3, r4
 8004996:	bf0c      	ite	eq
 8004998:	f8c8 2000 	streq.w	r2, [r8]
 800499c:	605a      	strne	r2, [r3, #4]
 800499e:	e7eb      	b.n	8004978 <_malloc_r+0xa8>
 80049a0:	4623      	mov	r3, r4
 80049a2:	6864      	ldr	r4, [r4, #4]
 80049a4:	e7ae      	b.n	8004904 <_malloc_r+0x34>
 80049a6:	463c      	mov	r4, r7
 80049a8:	687f      	ldr	r7, [r7, #4]
 80049aa:	e7b6      	b.n	800491a <_malloc_r+0x4a>
 80049ac:	461a      	mov	r2, r3
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	42a3      	cmp	r3, r4
 80049b2:	d1fb      	bne.n	80049ac <_malloc_r+0xdc>
 80049b4:	2300      	movs	r3, #0
 80049b6:	6053      	str	r3, [r2, #4]
 80049b8:	e7de      	b.n	8004978 <_malloc_r+0xa8>
 80049ba:	230c      	movs	r3, #12
 80049bc:	6033      	str	r3, [r6, #0]
 80049be:	4630      	mov	r0, r6
 80049c0:	f000 f80c 	bl	80049dc <__malloc_unlock>
 80049c4:	e794      	b.n	80048f0 <_malloc_r+0x20>
 80049c6:	6005      	str	r5, [r0, #0]
 80049c8:	e7d6      	b.n	8004978 <_malloc_r+0xa8>
 80049ca:	bf00      	nop
 80049cc:	200002c4 	.word	0x200002c4

080049d0 <__malloc_lock>:
 80049d0:	4801      	ldr	r0, [pc, #4]	@ (80049d8 <__malloc_lock+0x8>)
 80049d2:	f7ff bf0f 	b.w	80047f4 <__retarget_lock_acquire_recursive>
 80049d6:	bf00      	nop
 80049d8:	200002bc 	.word	0x200002bc

080049dc <__malloc_unlock>:
 80049dc:	4801      	ldr	r0, [pc, #4]	@ (80049e4 <__malloc_unlock+0x8>)
 80049de:	f7ff bf0a 	b.w	80047f6 <__retarget_lock_release_recursive>
 80049e2:	bf00      	nop
 80049e4:	200002bc 	.word	0x200002bc

080049e8 <__ssputs_r>:
 80049e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80049ec:	688e      	ldr	r6, [r1, #8]
 80049ee:	461f      	mov	r7, r3
 80049f0:	42be      	cmp	r6, r7
 80049f2:	680b      	ldr	r3, [r1, #0]
 80049f4:	4682      	mov	sl, r0
 80049f6:	460c      	mov	r4, r1
 80049f8:	4690      	mov	r8, r2
 80049fa:	d82d      	bhi.n	8004a58 <__ssputs_r+0x70>
 80049fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004a00:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004a04:	d026      	beq.n	8004a54 <__ssputs_r+0x6c>
 8004a06:	6965      	ldr	r5, [r4, #20]
 8004a08:	6909      	ldr	r1, [r1, #16]
 8004a0a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004a0e:	eba3 0901 	sub.w	r9, r3, r1
 8004a12:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004a16:	1c7b      	adds	r3, r7, #1
 8004a18:	444b      	add	r3, r9
 8004a1a:	106d      	asrs	r5, r5, #1
 8004a1c:	429d      	cmp	r5, r3
 8004a1e:	bf38      	it	cc
 8004a20:	461d      	movcc	r5, r3
 8004a22:	0553      	lsls	r3, r2, #21
 8004a24:	d527      	bpl.n	8004a76 <__ssputs_r+0x8e>
 8004a26:	4629      	mov	r1, r5
 8004a28:	f7ff ff52 	bl	80048d0 <_malloc_r>
 8004a2c:	4606      	mov	r6, r0
 8004a2e:	b360      	cbz	r0, 8004a8a <__ssputs_r+0xa2>
 8004a30:	6921      	ldr	r1, [r4, #16]
 8004a32:	464a      	mov	r2, r9
 8004a34:	f000 fae8 	bl	8005008 <memcpy>
 8004a38:	89a3      	ldrh	r3, [r4, #12]
 8004a3a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004a3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a42:	81a3      	strh	r3, [r4, #12]
 8004a44:	6126      	str	r6, [r4, #16]
 8004a46:	6165      	str	r5, [r4, #20]
 8004a48:	444e      	add	r6, r9
 8004a4a:	eba5 0509 	sub.w	r5, r5, r9
 8004a4e:	6026      	str	r6, [r4, #0]
 8004a50:	60a5      	str	r5, [r4, #8]
 8004a52:	463e      	mov	r6, r7
 8004a54:	42be      	cmp	r6, r7
 8004a56:	d900      	bls.n	8004a5a <__ssputs_r+0x72>
 8004a58:	463e      	mov	r6, r7
 8004a5a:	6820      	ldr	r0, [r4, #0]
 8004a5c:	4632      	mov	r2, r6
 8004a5e:	4641      	mov	r1, r8
 8004a60:	f000 faa8 	bl	8004fb4 <memmove>
 8004a64:	68a3      	ldr	r3, [r4, #8]
 8004a66:	1b9b      	subs	r3, r3, r6
 8004a68:	60a3      	str	r3, [r4, #8]
 8004a6a:	6823      	ldr	r3, [r4, #0]
 8004a6c:	4433      	add	r3, r6
 8004a6e:	6023      	str	r3, [r4, #0]
 8004a70:	2000      	movs	r0, #0
 8004a72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a76:	462a      	mov	r2, r5
 8004a78:	f000 fad4 	bl	8005024 <_realloc_r>
 8004a7c:	4606      	mov	r6, r0
 8004a7e:	2800      	cmp	r0, #0
 8004a80:	d1e0      	bne.n	8004a44 <__ssputs_r+0x5c>
 8004a82:	6921      	ldr	r1, [r4, #16]
 8004a84:	4650      	mov	r0, sl
 8004a86:	f7ff feb7 	bl	80047f8 <_free_r>
 8004a8a:	230c      	movs	r3, #12
 8004a8c:	f8ca 3000 	str.w	r3, [sl]
 8004a90:	89a3      	ldrh	r3, [r4, #12]
 8004a92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a96:	81a3      	strh	r3, [r4, #12]
 8004a98:	f04f 30ff 	mov.w	r0, #4294967295
 8004a9c:	e7e9      	b.n	8004a72 <__ssputs_r+0x8a>
	...

08004aa0 <_svfiprintf_r>:
 8004aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004aa4:	4698      	mov	r8, r3
 8004aa6:	898b      	ldrh	r3, [r1, #12]
 8004aa8:	061b      	lsls	r3, r3, #24
 8004aaa:	b09d      	sub	sp, #116	@ 0x74
 8004aac:	4607      	mov	r7, r0
 8004aae:	460d      	mov	r5, r1
 8004ab0:	4614      	mov	r4, r2
 8004ab2:	d510      	bpl.n	8004ad6 <_svfiprintf_r+0x36>
 8004ab4:	690b      	ldr	r3, [r1, #16]
 8004ab6:	b973      	cbnz	r3, 8004ad6 <_svfiprintf_r+0x36>
 8004ab8:	2140      	movs	r1, #64	@ 0x40
 8004aba:	f7ff ff09 	bl	80048d0 <_malloc_r>
 8004abe:	6028      	str	r0, [r5, #0]
 8004ac0:	6128      	str	r0, [r5, #16]
 8004ac2:	b930      	cbnz	r0, 8004ad2 <_svfiprintf_r+0x32>
 8004ac4:	230c      	movs	r3, #12
 8004ac6:	603b      	str	r3, [r7, #0]
 8004ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8004acc:	b01d      	add	sp, #116	@ 0x74
 8004ace:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ad2:	2340      	movs	r3, #64	@ 0x40
 8004ad4:	616b      	str	r3, [r5, #20]
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	9309      	str	r3, [sp, #36]	@ 0x24
 8004ada:	2320      	movs	r3, #32
 8004adc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004ae0:	f8cd 800c 	str.w	r8, [sp, #12]
 8004ae4:	2330      	movs	r3, #48	@ 0x30
 8004ae6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004c84 <_svfiprintf_r+0x1e4>
 8004aea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004aee:	f04f 0901 	mov.w	r9, #1
 8004af2:	4623      	mov	r3, r4
 8004af4:	469a      	mov	sl, r3
 8004af6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004afa:	b10a      	cbz	r2, 8004b00 <_svfiprintf_r+0x60>
 8004afc:	2a25      	cmp	r2, #37	@ 0x25
 8004afe:	d1f9      	bne.n	8004af4 <_svfiprintf_r+0x54>
 8004b00:	ebba 0b04 	subs.w	fp, sl, r4
 8004b04:	d00b      	beq.n	8004b1e <_svfiprintf_r+0x7e>
 8004b06:	465b      	mov	r3, fp
 8004b08:	4622      	mov	r2, r4
 8004b0a:	4629      	mov	r1, r5
 8004b0c:	4638      	mov	r0, r7
 8004b0e:	f7ff ff6b 	bl	80049e8 <__ssputs_r>
 8004b12:	3001      	adds	r0, #1
 8004b14:	f000 80a7 	beq.w	8004c66 <_svfiprintf_r+0x1c6>
 8004b18:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004b1a:	445a      	add	r2, fp
 8004b1c:	9209      	str	r2, [sp, #36]	@ 0x24
 8004b1e:	f89a 3000 	ldrb.w	r3, [sl]
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	f000 809f 	beq.w	8004c66 <_svfiprintf_r+0x1c6>
 8004b28:	2300      	movs	r3, #0
 8004b2a:	f04f 32ff 	mov.w	r2, #4294967295
 8004b2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004b32:	f10a 0a01 	add.w	sl, sl, #1
 8004b36:	9304      	str	r3, [sp, #16]
 8004b38:	9307      	str	r3, [sp, #28]
 8004b3a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004b3e:	931a      	str	r3, [sp, #104]	@ 0x68
 8004b40:	4654      	mov	r4, sl
 8004b42:	2205      	movs	r2, #5
 8004b44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b48:	484e      	ldr	r0, [pc, #312]	@ (8004c84 <_svfiprintf_r+0x1e4>)
 8004b4a:	f7fb fb71 	bl	8000230 <memchr>
 8004b4e:	9a04      	ldr	r2, [sp, #16]
 8004b50:	b9d8      	cbnz	r0, 8004b8a <_svfiprintf_r+0xea>
 8004b52:	06d0      	lsls	r0, r2, #27
 8004b54:	bf44      	itt	mi
 8004b56:	2320      	movmi	r3, #32
 8004b58:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004b5c:	0711      	lsls	r1, r2, #28
 8004b5e:	bf44      	itt	mi
 8004b60:	232b      	movmi	r3, #43	@ 0x2b
 8004b62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004b66:	f89a 3000 	ldrb.w	r3, [sl]
 8004b6a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b6c:	d015      	beq.n	8004b9a <_svfiprintf_r+0xfa>
 8004b6e:	9a07      	ldr	r2, [sp, #28]
 8004b70:	4654      	mov	r4, sl
 8004b72:	2000      	movs	r0, #0
 8004b74:	f04f 0c0a 	mov.w	ip, #10
 8004b78:	4621      	mov	r1, r4
 8004b7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004b7e:	3b30      	subs	r3, #48	@ 0x30
 8004b80:	2b09      	cmp	r3, #9
 8004b82:	d94b      	bls.n	8004c1c <_svfiprintf_r+0x17c>
 8004b84:	b1b0      	cbz	r0, 8004bb4 <_svfiprintf_r+0x114>
 8004b86:	9207      	str	r2, [sp, #28]
 8004b88:	e014      	b.n	8004bb4 <_svfiprintf_r+0x114>
 8004b8a:	eba0 0308 	sub.w	r3, r0, r8
 8004b8e:	fa09 f303 	lsl.w	r3, r9, r3
 8004b92:	4313      	orrs	r3, r2
 8004b94:	9304      	str	r3, [sp, #16]
 8004b96:	46a2      	mov	sl, r4
 8004b98:	e7d2      	b.n	8004b40 <_svfiprintf_r+0xa0>
 8004b9a:	9b03      	ldr	r3, [sp, #12]
 8004b9c:	1d19      	adds	r1, r3, #4
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	9103      	str	r1, [sp, #12]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	bfbb      	ittet	lt
 8004ba6:	425b      	neglt	r3, r3
 8004ba8:	f042 0202 	orrlt.w	r2, r2, #2
 8004bac:	9307      	strge	r3, [sp, #28]
 8004bae:	9307      	strlt	r3, [sp, #28]
 8004bb0:	bfb8      	it	lt
 8004bb2:	9204      	strlt	r2, [sp, #16]
 8004bb4:	7823      	ldrb	r3, [r4, #0]
 8004bb6:	2b2e      	cmp	r3, #46	@ 0x2e
 8004bb8:	d10a      	bne.n	8004bd0 <_svfiprintf_r+0x130>
 8004bba:	7863      	ldrb	r3, [r4, #1]
 8004bbc:	2b2a      	cmp	r3, #42	@ 0x2a
 8004bbe:	d132      	bne.n	8004c26 <_svfiprintf_r+0x186>
 8004bc0:	9b03      	ldr	r3, [sp, #12]
 8004bc2:	1d1a      	adds	r2, r3, #4
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	9203      	str	r2, [sp, #12]
 8004bc8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004bcc:	3402      	adds	r4, #2
 8004bce:	9305      	str	r3, [sp, #20]
 8004bd0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004c94 <_svfiprintf_r+0x1f4>
 8004bd4:	7821      	ldrb	r1, [r4, #0]
 8004bd6:	2203      	movs	r2, #3
 8004bd8:	4650      	mov	r0, sl
 8004bda:	f7fb fb29 	bl	8000230 <memchr>
 8004bde:	b138      	cbz	r0, 8004bf0 <_svfiprintf_r+0x150>
 8004be0:	9b04      	ldr	r3, [sp, #16]
 8004be2:	eba0 000a 	sub.w	r0, r0, sl
 8004be6:	2240      	movs	r2, #64	@ 0x40
 8004be8:	4082      	lsls	r2, r0
 8004bea:	4313      	orrs	r3, r2
 8004bec:	3401      	adds	r4, #1
 8004bee:	9304      	str	r3, [sp, #16]
 8004bf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004bf4:	4824      	ldr	r0, [pc, #144]	@ (8004c88 <_svfiprintf_r+0x1e8>)
 8004bf6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004bfa:	2206      	movs	r2, #6
 8004bfc:	f7fb fb18 	bl	8000230 <memchr>
 8004c00:	2800      	cmp	r0, #0
 8004c02:	d036      	beq.n	8004c72 <_svfiprintf_r+0x1d2>
 8004c04:	4b21      	ldr	r3, [pc, #132]	@ (8004c8c <_svfiprintf_r+0x1ec>)
 8004c06:	bb1b      	cbnz	r3, 8004c50 <_svfiprintf_r+0x1b0>
 8004c08:	9b03      	ldr	r3, [sp, #12]
 8004c0a:	3307      	adds	r3, #7
 8004c0c:	f023 0307 	bic.w	r3, r3, #7
 8004c10:	3308      	adds	r3, #8
 8004c12:	9303      	str	r3, [sp, #12]
 8004c14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c16:	4433      	add	r3, r6
 8004c18:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c1a:	e76a      	b.n	8004af2 <_svfiprintf_r+0x52>
 8004c1c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004c20:	460c      	mov	r4, r1
 8004c22:	2001      	movs	r0, #1
 8004c24:	e7a8      	b.n	8004b78 <_svfiprintf_r+0xd8>
 8004c26:	2300      	movs	r3, #0
 8004c28:	3401      	adds	r4, #1
 8004c2a:	9305      	str	r3, [sp, #20]
 8004c2c:	4619      	mov	r1, r3
 8004c2e:	f04f 0c0a 	mov.w	ip, #10
 8004c32:	4620      	mov	r0, r4
 8004c34:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004c38:	3a30      	subs	r2, #48	@ 0x30
 8004c3a:	2a09      	cmp	r2, #9
 8004c3c:	d903      	bls.n	8004c46 <_svfiprintf_r+0x1a6>
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d0c6      	beq.n	8004bd0 <_svfiprintf_r+0x130>
 8004c42:	9105      	str	r1, [sp, #20]
 8004c44:	e7c4      	b.n	8004bd0 <_svfiprintf_r+0x130>
 8004c46:	fb0c 2101 	mla	r1, ip, r1, r2
 8004c4a:	4604      	mov	r4, r0
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e7f0      	b.n	8004c32 <_svfiprintf_r+0x192>
 8004c50:	ab03      	add	r3, sp, #12
 8004c52:	9300      	str	r3, [sp, #0]
 8004c54:	462a      	mov	r2, r5
 8004c56:	4b0e      	ldr	r3, [pc, #56]	@ (8004c90 <_svfiprintf_r+0x1f0>)
 8004c58:	a904      	add	r1, sp, #16
 8004c5a:	4638      	mov	r0, r7
 8004c5c:	f3af 8000 	nop.w
 8004c60:	1c42      	adds	r2, r0, #1
 8004c62:	4606      	mov	r6, r0
 8004c64:	d1d6      	bne.n	8004c14 <_svfiprintf_r+0x174>
 8004c66:	89ab      	ldrh	r3, [r5, #12]
 8004c68:	065b      	lsls	r3, r3, #25
 8004c6a:	f53f af2d 	bmi.w	8004ac8 <_svfiprintf_r+0x28>
 8004c6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004c70:	e72c      	b.n	8004acc <_svfiprintf_r+0x2c>
 8004c72:	ab03      	add	r3, sp, #12
 8004c74:	9300      	str	r3, [sp, #0]
 8004c76:	462a      	mov	r2, r5
 8004c78:	4b05      	ldr	r3, [pc, #20]	@ (8004c90 <_svfiprintf_r+0x1f0>)
 8004c7a:	a904      	add	r1, sp, #16
 8004c7c:	4638      	mov	r0, r7
 8004c7e:	f000 f879 	bl	8004d74 <_printf_i>
 8004c82:	e7ed      	b.n	8004c60 <_svfiprintf_r+0x1c0>
 8004c84:	08005104 	.word	0x08005104
 8004c88:	0800510e 	.word	0x0800510e
 8004c8c:	00000000 	.word	0x00000000
 8004c90:	080049e9 	.word	0x080049e9
 8004c94:	0800510a 	.word	0x0800510a

08004c98 <_printf_common>:
 8004c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c9c:	4616      	mov	r6, r2
 8004c9e:	4698      	mov	r8, r3
 8004ca0:	688a      	ldr	r2, [r1, #8]
 8004ca2:	690b      	ldr	r3, [r1, #16]
 8004ca4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004ca8:	4293      	cmp	r3, r2
 8004caa:	bfb8      	it	lt
 8004cac:	4613      	movlt	r3, r2
 8004cae:	6033      	str	r3, [r6, #0]
 8004cb0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004cb4:	4607      	mov	r7, r0
 8004cb6:	460c      	mov	r4, r1
 8004cb8:	b10a      	cbz	r2, 8004cbe <_printf_common+0x26>
 8004cba:	3301      	adds	r3, #1
 8004cbc:	6033      	str	r3, [r6, #0]
 8004cbe:	6823      	ldr	r3, [r4, #0]
 8004cc0:	0699      	lsls	r1, r3, #26
 8004cc2:	bf42      	ittt	mi
 8004cc4:	6833      	ldrmi	r3, [r6, #0]
 8004cc6:	3302      	addmi	r3, #2
 8004cc8:	6033      	strmi	r3, [r6, #0]
 8004cca:	6825      	ldr	r5, [r4, #0]
 8004ccc:	f015 0506 	ands.w	r5, r5, #6
 8004cd0:	d106      	bne.n	8004ce0 <_printf_common+0x48>
 8004cd2:	f104 0a19 	add.w	sl, r4, #25
 8004cd6:	68e3      	ldr	r3, [r4, #12]
 8004cd8:	6832      	ldr	r2, [r6, #0]
 8004cda:	1a9b      	subs	r3, r3, r2
 8004cdc:	42ab      	cmp	r3, r5
 8004cde:	dc26      	bgt.n	8004d2e <_printf_common+0x96>
 8004ce0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004ce4:	6822      	ldr	r2, [r4, #0]
 8004ce6:	3b00      	subs	r3, #0
 8004ce8:	bf18      	it	ne
 8004cea:	2301      	movne	r3, #1
 8004cec:	0692      	lsls	r2, r2, #26
 8004cee:	d42b      	bmi.n	8004d48 <_printf_common+0xb0>
 8004cf0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004cf4:	4641      	mov	r1, r8
 8004cf6:	4638      	mov	r0, r7
 8004cf8:	47c8      	blx	r9
 8004cfa:	3001      	adds	r0, #1
 8004cfc:	d01e      	beq.n	8004d3c <_printf_common+0xa4>
 8004cfe:	6823      	ldr	r3, [r4, #0]
 8004d00:	6922      	ldr	r2, [r4, #16]
 8004d02:	f003 0306 	and.w	r3, r3, #6
 8004d06:	2b04      	cmp	r3, #4
 8004d08:	bf02      	ittt	eq
 8004d0a:	68e5      	ldreq	r5, [r4, #12]
 8004d0c:	6833      	ldreq	r3, [r6, #0]
 8004d0e:	1aed      	subeq	r5, r5, r3
 8004d10:	68a3      	ldr	r3, [r4, #8]
 8004d12:	bf0c      	ite	eq
 8004d14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d18:	2500      	movne	r5, #0
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	bfc4      	itt	gt
 8004d1e:	1a9b      	subgt	r3, r3, r2
 8004d20:	18ed      	addgt	r5, r5, r3
 8004d22:	2600      	movs	r6, #0
 8004d24:	341a      	adds	r4, #26
 8004d26:	42b5      	cmp	r5, r6
 8004d28:	d11a      	bne.n	8004d60 <_printf_common+0xc8>
 8004d2a:	2000      	movs	r0, #0
 8004d2c:	e008      	b.n	8004d40 <_printf_common+0xa8>
 8004d2e:	2301      	movs	r3, #1
 8004d30:	4652      	mov	r2, sl
 8004d32:	4641      	mov	r1, r8
 8004d34:	4638      	mov	r0, r7
 8004d36:	47c8      	blx	r9
 8004d38:	3001      	adds	r0, #1
 8004d3a:	d103      	bne.n	8004d44 <_printf_common+0xac>
 8004d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8004d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d44:	3501      	adds	r5, #1
 8004d46:	e7c6      	b.n	8004cd6 <_printf_common+0x3e>
 8004d48:	18e1      	adds	r1, r4, r3
 8004d4a:	1c5a      	adds	r2, r3, #1
 8004d4c:	2030      	movs	r0, #48	@ 0x30
 8004d4e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004d52:	4422      	add	r2, r4
 8004d54:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004d58:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004d5c:	3302      	adds	r3, #2
 8004d5e:	e7c7      	b.n	8004cf0 <_printf_common+0x58>
 8004d60:	2301      	movs	r3, #1
 8004d62:	4622      	mov	r2, r4
 8004d64:	4641      	mov	r1, r8
 8004d66:	4638      	mov	r0, r7
 8004d68:	47c8      	blx	r9
 8004d6a:	3001      	adds	r0, #1
 8004d6c:	d0e6      	beq.n	8004d3c <_printf_common+0xa4>
 8004d6e:	3601      	adds	r6, #1
 8004d70:	e7d9      	b.n	8004d26 <_printf_common+0x8e>
	...

08004d74 <_printf_i>:
 8004d74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d78:	7e0f      	ldrb	r7, [r1, #24]
 8004d7a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004d7c:	2f78      	cmp	r7, #120	@ 0x78
 8004d7e:	4691      	mov	r9, r2
 8004d80:	4680      	mov	r8, r0
 8004d82:	460c      	mov	r4, r1
 8004d84:	469a      	mov	sl, r3
 8004d86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004d8a:	d807      	bhi.n	8004d9c <_printf_i+0x28>
 8004d8c:	2f62      	cmp	r7, #98	@ 0x62
 8004d8e:	d80a      	bhi.n	8004da6 <_printf_i+0x32>
 8004d90:	2f00      	cmp	r7, #0
 8004d92:	f000 80d2 	beq.w	8004f3a <_printf_i+0x1c6>
 8004d96:	2f58      	cmp	r7, #88	@ 0x58
 8004d98:	f000 80b9 	beq.w	8004f0e <_printf_i+0x19a>
 8004d9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004da0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004da4:	e03a      	b.n	8004e1c <_printf_i+0xa8>
 8004da6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004daa:	2b15      	cmp	r3, #21
 8004dac:	d8f6      	bhi.n	8004d9c <_printf_i+0x28>
 8004dae:	a101      	add	r1, pc, #4	@ (adr r1, 8004db4 <_printf_i+0x40>)
 8004db0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004db4:	08004e0d 	.word	0x08004e0d
 8004db8:	08004e21 	.word	0x08004e21
 8004dbc:	08004d9d 	.word	0x08004d9d
 8004dc0:	08004d9d 	.word	0x08004d9d
 8004dc4:	08004d9d 	.word	0x08004d9d
 8004dc8:	08004d9d 	.word	0x08004d9d
 8004dcc:	08004e21 	.word	0x08004e21
 8004dd0:	08004d9d 	.word	0x08004d9d
 8004dd4:	08004d9d 	.word	0x08004d9d
 8004dd8:	08004d9d 	.word	0x08004d9d
 8004ddc:	08004d9d 	.word	0x08004d9d
 8004de0:	08004f21 	.word	0x08004f21
 8004de4:	08004e4b 	.word	0x08004e4b
 8004de8:	08004edb 	.word	0x08004edb
 8004dec:	08004d9d 	.word	0x08004d9d
 8004df0:	08004d9d 	.word	0x08004d9d
 8004df4:	08004f43 	.word	0x08004f43
 8004df8:	08004d9d 	.word	0x08004d9d
 8004dfc:	08004e4b 	.word	0x08004e4b
 8004e00:	08004d9d 	.word	0x08004d9d
 8004e04:	08004d9d 	.word	0x08004d9d
 8004e08:	08004ee3 	.word	0x08004ee3
 8004e0c:	6833      	ldr	r3, [r6, #0]
 8004e0e:	1d1a      	adds	r2, r3, #4
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	6032      	str	r2, [r6, #0]
 8004e14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004e18:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	e09d      	b.n	8004f5c <_printf_i+0x1e8>
 8004e20:	6833      	ldr	r3, [r6, #0]
 8004e22:	6820      	ldr	r0, [r4, #0]
 8004e24:	1d19      	adds	r1, r3, #4
 8004e26:	6031      	str	r1, [r6, #0]
 8004e28:	0606      	lsls	r6, r0, #24
 8004e2a:	d501      	bpl.n	8004e30 <_printf_i+0xbc>
 8004e2c:	681d      	ldr	r5, [r3, #0]
 8004e2e:	e003      	b.n	8004e38 <_printf_i+0xc4>
 8004e30:	0645      	lsls	r5, r0, #25
 8004e32:	d5fb      	bpl.n	8004e2c <_printf_i+0xb8>
 8004e34:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004e38:	2d00      	cmp	r5, #0
 8004e3a:	da03      	bge.n	8004e44 <_printf_i+0xd0>
 8004e3c:	232d      	movs	r3, #45	@ 0x2d
 8004e3e:	426d      	negs	r5, r5
 8004e40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e44:	4859      	ldr	r0, [pc, #356]	@ (8004fac <_printf_i+0x238>)
 8004e46:	230a      	movs	r3, #10
 8004e48:	e011      	b.n	8004e6e <_printf_i+0xfa>
 8004e4a:	6821      	ldr	r1, [r4, #0]
 8004e4c:	6833      	ldr	r3, [r6, #0]
 8004e4e:	0608      	lsls	r0, r1, #24
 8004e50:	f853 5b04 	ldr.w	r5, [r3], #4
 8004e54:	d402      	bmi.n	8004e5c <_printf_i+0xe8>
 8004e56:	0649      	lsls	r1, r1, #25
 8004e58:	bf48      	it	mi
 8004e5a:	b2ad      	uxthmi	r5, r5
 8004e5c:	2f6f      	cmp	r7, #111	@ 0x6f
 8004e5e:	4853      	ldr	r0, [pc, #332]	@ (8004fac <_printf_i+0x238>)
 8004e60:	6033      	str	r3, [r6, #0]
 8004e62:	bf14      	ite	ne
 8004e64:	230a      	movne	r3, #10
 8004e66:	2308      	moveq	r3, #8
 8004e68:	2100      	movs	r1, #0
 8004e6a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004e6e:	6866      	ldr	r6, [r4, #4]
 8004e70:	60a6      	str	r6, [r4, #8]
 8004e72:	2e00      	cmp	r6, #0
 8004e74:	bfa2      	ittt	ge
 8004e76:	6821      	ldrge	r1, [r4, #0]
 8004e78:	f021 0104 	bicge.w	r1, r1, #4
 8004e7c:	6021      	strge	r1, [r4, #0]
 8004e7e:	b90d      	cbnz	r5, 8004e84 <_printf_i+0x110>
 8004e80:	2e00      	cmp	r6, #0
 8004e82:	d04b      	beq.n	8004f1c <_printf_i+0x1a8>
 8004e84:	4616      	mov	r6, r2
 8004e86:	fbb5 f1f3 	udiv	r1, r5, r3
 8004e8a:	fb03 5711 	mls	r7, r3, r1, r5
 8004e8e:	5dc7      	ldrb	r7, [r0, r7]
 8004e90:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004e94:	462f      	mov	r7, r5
 8004e96:	42bb      	cmp	r3, r7
 8004e98:	460d      	mov	r5, r1
 8004e9a:	d9f4      	bls.n	8004e86 <_printf_i+0x112>
 8004e9c:	2b08      	cmp	r3, #8
 8004e9e:	d10b      	bne.n	8004eb8 <_printf_i+0x144>
 8004ea0:	6823      	ldr	r3, [r4, #0]
 8004ea2:	07df      	lsls	r7, r3, #31
 8004ea4:	d508      	bpl.n	8004eb8 <_printf_i+0x144>
 8004ea6:	6923      	ldr	r3, [r4, #16]
 8004ea8:	6861      	ldr	r1, [r4, #4]
 8004eaa:	4299      	cmp	r1, r3
 8004eac:	bfde      	ittt	le
 8004eae:	2330      	movle	r3, #48	@ 0x30
 8004eb0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004eb4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004eb8:	1b92      	subs	r2, r2, r6
 8004eba:	6122      	str	r2, [r4, #16]
 8004ebc:	f8cd a000 	str.w	sl, [sp]
 8004ec0:	464b      	mov	r3, r9
 8004ec2:	aa03      	add	r2, sp, #12
 8004ec4:	4621      	mov	r1, r4
 8004ec6:	4640      	mov	r0, r8
 8004ec8:	f7ff fee6 	bl	8004c98 <_printf_common>
 8004ecc:	3001      	adds	r0, #1
 8004ece:	d14a      	bne.n	8004f66 <_printf_i+0x1f2>
 8004ed0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ed4:	b004      	add	sp, #16
 8004ed6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004eda:	6823      	ldr	r3, [r4, #0]
 8004edc:	f043 0320 	orr.w	r3, r3, #32
 8004ee0:	6023      	str	r3, [r4, #0]
 8004ee2:	4833      	ldr	r0, [pc, #204]	@ (8004fb0 <_printf_i+0x23c>)
 8004ee4:	2778      	movs	r7, #120	@ 0x78
 8004ee6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004eea:	6823      	ldr	r3, [r4, #0]
 8004eec:	6831      	ldr	r1, [r6, #0]
 8004eee:	061f      	lsls	r7, r3, #24
 8004ef0:	f851 5b04 	ldr.w	r5, [r1], #4
 8004ef4:	d402      	bmi.n	8004efc <_printf_i+0x188>
 8004ef6:	065f      	lsls	r7, r3, #25
 8004ef8:	bf48      	it	mi
 8004efa:	b2ad      	uxthmi	r5, r5
 8004efc:	6031      	str	r1, [r6, #0]
 8004efe:	07d9      	lsls	r1, r3, #31
 8004f00:	bf44      	itt	mi
 8004f02:	f043 0320 	orrmi.w	r3, r3, #32
 8004f06:	6023      	strmi	r3, [r4, #0]
 8004f08:	b11d      	cbz	r5, 8004f12 <_printf_i+0x19e>
 8004f0a:	2310      	movs	r3, #16
 8004f0c:	e7ac      	b.n	8004e68 <_printf_i+0xf4>
 8004f0e:	4827      	ldr	r0, [pc, #156]	@ (8004fac <_printf_i+0x238>)
 8004f10:	e7e9      	b.n	8004ee6 <_printf_i+0x172>
 8004f12:	6823      	ldr	r3, [r4, #0]
 8004f14:	f023 0320 	bic.w	r3, r3, #32
 8004f18:	6023      	str	r3, [r4, #0]
 8004f1a:	e7f6      	b.n	8004f0a <_printf_i+0x196>
 8004f1c:	4616      	mov	r6, r2
 8004f1e:	e7bd      	b.n	8004e9c <_printf_i+0x128>
 8004f20:	6833      	ldr	r3, [r6, #0]
 8004f22:	6825      	ldr	r5, [r4, #0]
 8004f24:	6961      	ldr	r1, [r4, #20]
 8004f26:	1d18      	adds	r0, r3, #4
 8004f28:	6030      	str	r0, [r6, #0]
 8004f2a:	062e      	lsls	r6, r5, #24
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	d501      	bpl.n	8004f34 <_printf_i+0x1c0>
 8004f30:	6019      	str	r1, [r3, #0]
 8004f32:	e002      	b.n	8004f3a <_printf_i+0x1c6>
 8004f34:	0668      	lsls	r0, r5, #25
 8004f36:	d5fb      	bpl.n	8004f30 <_printf_i+0x1bc>
 8004f38:	8019      	strh	r1, [r3, #0]
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	6123      	str	r3, [r4, #16]
 8004f3e:	4616      	mov	r6, r2
 8004f40:	e7bc      	b.n	8004ebc <_printf_i+0x148>
 8004f42:	6833      	ldr	r3, [r6, #0]
 8004f44:	1d1a      	adds	r2, r3, #4
 8004f46:	6032      	str	r2, [r6, #0]
 8004f48:	681e      	ldr	r6, [r3, #0]
 8004f4a:	6862      	ldr	r2, [r4, #4]
 8004f4c:	2100      	movs	r1, #0
 8004f4e:	4630      	mov	r0, r6
 8004f50:	f7fb f96e 	bl	8000230 <memchr>
 8004f54:	b108      	cbz	r0, 8004f5a <_printf_i+0x1e6>
 8004f56:	1b80      	subs	r0, r0, r6
 8004f58:	6060      	str	r0, [r4, #4]
 8004f5a:	6863      	ldr	r3, [r4, #4]
 8004f5c:	6123      	str	r3, [r4, #16]
 8004f5e:	2300      	movs	r3, #0
 8004f60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004f64:	e7aa      	b.n	8004ebc <_printf_i+0x148>
 8004f66:	6923      	ldr	r3, [r4, #16]
 8004f68:	4632      	mov	r2, r6
 8004f6a:	4649      	mov	r1, r9
 8004f6c:	4640      	mov	r0, r8
 8004f6e:	47d0      	blx	sl
 8004f70:	3001      	adds	r0, #1
 8004f72:	d0ad      	beq.n	8004ed0 <_printf_i+0x15c>
 8004f74:	6823      	ldr	r3, [r4, #0]
 8004f76:	079b      	lsls	r3, r3, #30
 8004f78:	d413      	bmi.n	8004fa2 <_printf_i+0x22e>
 8004f7a:	68e0      	ldr	r0, [r4, #12]
 8004f7c:	9b03      	ldr	r3, [sp, #12]
 8004f7e:	4298      	cmp	r0, r3
 8004f80:	bfb8      	it	lt
 8004f82:	4618      	movlt	r0, r3
 8004f84:	e7a6      	b.n	8004ed4 <_printf_i+0x160>
 8004f86:	2301      	movs	r3, #1
 8004f88:	4632      	mov	r2, r6
 8004f8a:	4649      	mov	r1, r9
 8004f8c:	4640      	mov	r0, r8
 8004f8e:	47d0      	blx	sl
 8004f90:	3001      	adds	r0, #1
 8004f92:	d09d      	beq.n	8004ed0 <_printf_i+0x15c>
 8004f94:	3501      	adds	r5, #1
 8004f96:	68e3      	ldr	r3, [r4, #12]
 8004f98:	9903      	ldr	r1, [sp, #12]
 8004f9a:	1a5b      	subs	r3, r3, r1
 8004f9c:	42ab      	cmp	r3, r5
 8004f9e:	dcf2      	bgt.n	8004f86 <_printf_i+0x212>
 8004fa0:	e7eb      	b.n	8004f7a <_printf_i+0x206>
 8004fa2:	2500      	movs	r5, #0
 8004fa4:	f104 0619 	add.w	r6, r4, #25
 8004fa8:	e7f5      	b.n	8004f96 <_printf_i+0x222>
 8004faa:	bf00      	nop
 8004fac:	08005115 	.word	0x08005115
 8004fb0:	08005126 	.word	0x08005126

08004fb4 <memmove>:
 8004fb4:	4288      	cmp	r0, r1
 8004fb6:	b510      	push	{r4, lr}
 8004fb8:	eb01 0402 	add.w	r4, r1, r2
 8004fbc:	d902      	bls.n	8004fc4 <memmove+0x10>
 8004fbe:	4284      	cmp	r4, r0
 8004fc0:	4623      	mov	r3, r4
 8004fc2:	d807      	bhi.n	8004fd4 <memmove+0x20>
 8004fc4:	1e43      	subs	r3, r0, #1
 8004fc6:	42a1      	cmp	r1, r4
 8004fc8:	d008      	beq.n	8004fdc <memmove+0x28>
 8004fca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004fce:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004fd2:	e7f8      	b.n	8004fc6 <memmove+0x12>
 8004fd4:	4402      	add	r2, r0
 8004fd6:	4601      	mov	r1, r0
 8004fd8:	428a      	cmp	r2, r1
 8004fda:	d100      	bne.n	8004fde <memmove+0x2a>
 8004fdc:	bd10      	pop	{r4, pc}
 8004fde:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004fe2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004fe6:	e7f7      	b.n	8004fd8 <memmove+0x24>

08004fe8 <_sbrk_r>:
 8004fe8:	b538      	push	{r3, r4, r5, lr}
 8004fea:	4d06      	ldr	r5, [pc, #24]	@ (8005004 <_sbrk_r+0x1c>)
 8004fec:	2300      	movs	r3, #0
 8004fee:	4604      	mov	r4, r0
 8004ff0:	4608      	mov	r0, r1
 8004ff2:	602b      	str	r3, [r5, #0]
 8004ff4:	f7fb fd9a 	bl	8000b2c <_sbrk>
 8004ff8:	1c43      	adds	r3, r0, #1
 8004ffa:	d102      	bne.n	8005002 <_sbrk_r+0x1a>
 8004ffc:	682b      	ldr	r3, [r5, #0]
 8004ffe:	b103      	cbz	r3, 8005002 <_sbrk_r+0x1a>
 8005000:	6023      	str	r3, [r4, #0]
 8005002:	bd38      	pop	{r3, r4, r5, pc}
 8005004:	200002b8 	.word	0x200002b8

08005008 <memcpy>:
 8005008:	440a      	add	r2, r1
 800500a:	4291      	cmp	r1, r2
 800500c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005010:	d100      	bne.n	8005014 <memcpy+0xc>
 8005012:	4770      	bx	lr
 8005014:	b510      	push	{r4, lr}
 8005016:	f811 4b01 	ldrb.w	r4, [r1], #1
 800501a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800501e:	4291      	cmp	r1, r2
 8005020:	d1f9      	bne.n	8005016 <memcpy+0xe>
 8005022:	bd10      	pop	{r4, pc}

08005024 <_realloc_r>:
 8005024:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005028:	4680      	mov	r8, r0
 800502a:	4615      	mov	r5, r2
 800502c:	460c      	mov	r4, r1
 800502e:	b921      	cbnz	r1, 800503a <_realloc_r+0x16>
 8005030:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005034:	4611      	mov	r1, r2
 8005036:	f7ff bc4b 	b.w	80048d0 <_malloc_r>
 800503a:	b92a      	cbnz	r2, 8005048 <_realloc_r+0x24>
 800503c:	f7ff fbdc 	bl	80047f8 <_free_r>
 8005040:	2400      	movs	r4, #0
 8005042:	4620      	mov	r0, r4
 8005044:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005048:	f000 f81a 	bl	8005080 <_malloc_usable_size_r>
 800504c:	4285      	cmp	r5, r0
 800504e:	4606      	mov	r6, r0
 8005050:	d802      	bhi.n	8005058 <_realloc_r+0x34>
 8005052:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005056:	d8f4      	bhi.n	8005042 <_realloc_r+0x1e>
 8005058:	4629      	mov	r1, r5
 800505a:	4640      	mov	r0, r8
 800505c:	f7ff fc38 	bl	80048d0 <_malloc_r>
 8005060:	4607      	mov	r7, r0
 8005062:	2800      	cmp	r0, #0
 8005064:	d0ec      	beq.n	8005040 <_realloc_r+0x1c>
 8005066:	42b5      	cmp	r5, r6
 8005068:	462a      	mov	r2, r5
 800506a:	4621      	mov	r1, r4
 800506c:	bf28      	it	cs
 800506e:	4632      	movcs	r2, r6
 8005070:	f7ff ffca 	bl	8005008 <memcpy>
 8005074:	4621      	mov	r1, r4
 8005076:	4640      	mov	r0, r8
 8005078:	f7ff fbbe 	bl	80047f8 <_free_r>
 800507c:	463c      	mov	r4, r7
 800507e:	e7e0      	b.n	8005042 <_realloc_r+0x1e>

08005080 <_malloc_usable_size_r>:
 8005080:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005084:	1f18      	subs	r0, r3, #4
 8005086:	2b00      	cmp	r3, #0
 8005088:	bfbc      	itt	lt
 800508a:	580b      	ldrlt	r3, [r1, r0]
 800508c:	18c0      	addlt	r0, r0, r3
 800508e:	4770      	bx	lr

08005090 <_init>:
 8005090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005092:	bf00      	nop
 8005094:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005096:	bc08      	pop	{r3}
 8005098:	469e      	mov	lr, r3
 800509a:	4770      	bx	lr

0800509c <_fini>:
 800509c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800509e:	bf00      	nop
 80050a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050a2:	bc08      	pop	{r3}
 80050a4:	469e      	mov	lr, r3
 80050a6:	4770      	bx	lr
