<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIInstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SIInstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIInstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- SIInstrInfo.h - SI Instruction Info Interface ------------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// Interface definition for SIInstrInfo.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_SIINSTRINFO_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_SIINSTRINFO_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMIRFormatter_8h.html">AMDGPUMIRFormatter.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUBaseInfo_8h.html">Utils/AMDGPUBaseInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SetVector_8h.html">llvm/ADT/SetVector.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSchedule_8h.html">llvm/CodeGen/TargetSchedule.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="SIInstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   25</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenInstrInfo.inc&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">class </span>APInt;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">class </span>GCNSubtarget;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">class </span>LiveVariables;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">class </span>MachineDominatorTree;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">class </span>MachineRegisterInfo;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">class </span>RegScavenger;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">class </span>TargetRegisterClass;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">class </span>ScheduleHazardRecognizer;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/// Mark the MMO of a uniform load if there are no potentially clobbering stores</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/// on any path from the start of an entry function to this load.</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="namespacellvm.html#a615f4542f26ca7383f06e780996f8ef3">   41</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> <a class="code" href="namespacellvm.html#a615f4542f26ca7383f06e780996f8ef3">MONoClobber</a> =</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddace83cf304d65cdb6b3b22cc485eed877">MachineMemOperand::MOTargetFlag1</a>;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html">   44</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> final : <span class="keyword">public</span> <a class="code" href="classAMDGPUGenInstrInfo.html">AMDGPUGenInstrInfo</a> {</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> RI;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST;</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> SchedModel;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keyword">mutable</span> std::unique_ptr&lt;AMDGPUMIRFormatter&gt; Formatter;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="comment">// The inverse predicate should have the negative value.</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keyword">enum</span> BranchPredicate {</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    INVALID_BR = 0,</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    SCC_TRUE = 1,</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    SCC_FALSE = -1,</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    VCCNZ = 2,</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    VCCZ = -2,</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    EXECNZ = -3,</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    EXECZ = 3</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  };</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keyword">using</span> <a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> = <a class="code" href="classllvm_1_1SmallSetVector.html">SmallSetVector&lt;MachineInstr *, 32&gt;</a>;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> getBranchOpcode(BranchPredicate <a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>);</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keyword">static</span> BranchPredicate getBranchPredicate(<span class="keywordtype">unsigned</span> Opcode);</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a3fb468e3875bfa4c3c69d57a6eebbe17">buildExtractSubReg</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                              <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                              <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;SuperReg,</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC,</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                              <span class="keywordtype">unsigned</span> SubIdx,</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> <a class="code" href="classllvm_1_1SIInstrInfo.html#ac00c84cfc6dac484e038a2d4258933ef">buildExtractSubRegOrImm</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                                         <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                         <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;SuperReg,</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC,</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                         <span class="keywordtype">unsigned</span> SubIdx,</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordtype">void</span> swapOperands(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  std::pair&lt;bool, MachineBasicBlock *&gt;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  moveScalarAddSub(<a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                   <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordtype">void</span> lowerSelect(<a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                   <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160; </div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="keywordtype">void</span> lowerScalarAbs(<a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist,</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordtype">void</span> lowerScalarXnor(<a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist,</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                       <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160; </div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keywordtype">void</span> splitScalarNotBinop(<a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist,</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                           <span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordtype">void</span> splitScalarBinOpN2(<a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist,</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                          <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                          <span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordtype">void</span> splitScalar64BitUnaryOp(<a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist,</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                               <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst, <span class="keywordtype">unsigned</span> Opcode,</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                               <span class="keywordtype">bool</span> Swap = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keywordtype">void</span> splitScalar64BitAddSub(<a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                              <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160; </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordtype">void</span> splitScalar64BitBinaryOp(<a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                <span class="keywordtype">unsigned</span> Opcode,</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                                <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  <span class="keywordtype">void</span> splitScalar64BitXnor(<a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                                <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160; </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordtype">void</span> splitScalar64BitBCNT(<a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist,</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                            <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keywordtype">void</span> splitScalar64BitBFE(<a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist,</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordtype">void</span> movePackToVALU(<a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist,</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                      <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keywordtype">void</span> addUsersToMoveToVALUWorklist(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                    <a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordtype">void</span> addSCCDefUsersToVALUWorklist(<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                                    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;SCCDefInst,</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                                    <a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist,</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                    <a class="code" href="classllvm_1_1Register.html">Register</a> NewCond = <a class="code" href="classllvm_1_1Register.html">Register</a>()) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="keywordtype">void</span> addSCCDefsToVALUWorklist(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SCCUseInst,</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                                <a class="code" href="classllvm_1_1SmallSetVector.html">SetVectorType</a> &amp;Worklist) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  getDestEquivalentVGPRClass(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="keywordtype">bool</span> checkInstOffsetsDoNotOverlap(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa,</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; </div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> findUsedSGPR(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> OpIndices[3]) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a64f165f45ca62b4d27bde48f484897da">swapSourceModifiers</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                           <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0, <span class="keywordtype">unsigned</span> Src0OpName,</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                           <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1, <span class="keywordtype">unsigned</span> Src1OpName) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#adf5d3b4379e4e570f14f6700d6e87467">commuteInstructionImpl</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> NewMI,</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;                                       <span class="keywordtype">unsigned</span> OpIdx0,</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;                                       <span class="keywordtype">unsigned</span> OpIdx1) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160; </div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bb">  154</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bb">TargetOperandFlags</a> {</div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba31e6af0765d85a29b3539b4b14a42998">  155</a></span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba31e6af0765d85a29b3539b4b14a42998">MO_MASK</a> = 0xf,</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbab9b475527cd46e49f6208722a1034e92">  157</a></span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbab9b475527cd46e49f6208722a1034e92">MO_NONE</a> = 0,</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="comment">// MO_GOTPCREL -&gt; symbol@GOTPCREL -&gt; R_AMDGPU_GOTPCREL.</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbae1cf0b40cb6ab32eca2bb094dbf01c87">  159</a></span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbae1cf0b40cb6ab32eca2bb094dbf01c87">MO_GOTPCREL</a> = 1,</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="comment">// MO_GOTPCREL32_LO -&gt; symbol@gotpcrel32@lo -&gt; R_AMDGPU_GOTPCREL32_LO.</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbaf8bf104f053c930813dce1aa8b9f9f7c">  161</a></span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbaf8bf104f053c930813dce1aa8b9f9f7c">MO_GOTPCREL32</a> = 2,</div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba2a19cea491a8770e242de4561299ee96">  162</a></span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba2a19cea491a8770e242de4561299ee96">MO_GOTPCREL32_LO</a> = 2,</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="comment">// MO_GOTPCREL32_HI -&gt; symbol@gotpcrel32@hi -&gt; R_AMDGPU_GOTPCREL32_HI.</span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbad2a7a2d26258b290db9b195d021623a2">  164</a></span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbad2a7a2d26258b290db9b195d021623a2">MO_GOTPCREL32_HI</a> = 3,</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="comment">// MO_REL32_LO -&gt; symbol@rel32@lo -&gt; R_AMDGPU_REL32_LO.</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba563c4436cfc2d24b41acd1cfd4357977">  166</a></span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba563c4436cfc2d24b41acd1cfd4357977">MO_REL32</a> = 4,</div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba878d31fbae9344bcf4e0b9a8928f4107">  167</a></span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba878d31fbae9344bcf4e0b9a8928f4107">MO_REL32_LO</a> = 4,</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="comment">// MO_REL32_HI -&gt; symbol@rel32@hi -&gt; R_AMDGPU_REL32_HI.</span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba5330b2c3f2242c9c700f91ae1372500e">  169</a></span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba5330b2c3f2242c9c700f91ae1372500e">MO_REL32_HI</a> = 5,</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160; </div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba4d206cbdcdd039cb05719c60fc873c89">  171</a></span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba4d206cbdcdd039cb05719c60fc873c89">MO_FAR_BRANCH_OFFSET</a> = 6,</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160; </div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbafe82a0bc03151bffd10d66929b1ed545">  173</a></span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbafe82a0bc03151bffd10d66929b1ed545">MO_ABS32_LO</a> = 8,</div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba3e9ced1912f545db50d64c7932e9ae72">  174</a></span>&#160;    <a class="code" href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba3e9ced1912f545db50d64c7932e9ae72">MO_ABS32_HI</a> = 9,</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  };</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#afe40d3ac1550829e52891bb120130ef5">SIInstrInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST);</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a362490a43ee948c5614e3b8385384257">  179</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="classllvm_1_1SIInstrInfo.html#a362490a43ee948c5614e3b8385384257">getRegisterInfo</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="keywordflow">return</span> RI;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  }</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aec38ce9c3f2c358a93023edb399855d5">  183</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="classllvm_1_1SIInstrInfo.html#aec38ce9c3f2c358a93023edb399855d5">getSubtarget</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordflow">return</span> ST;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  }</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160; </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a64e3c3928f613445e6a6c1f3b1073744">isReallyTriviallyReMaterializable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a857ec99c61bfc201bb60525234551102">isIgnorableUse</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160; </div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a09ed4b8df3900d37518583f29bbb0144">areLoadsFromSameBasePtr</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load0, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, int64_t &amp;Offset0,</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                               int64_t &amp;Offset1) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160; </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a28183beb0c1d8ce3fcdbb11b26467b0d">getMemOperandsWithOffsetWidth</a>(</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt,</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;const MachineOperand *&gt;</a> &amp;BaseOps, int64_t &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;      <span class="keywordtype">bool</span> &amp;OffsetIsScalable, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>,</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const</span> <span class="keyword">final</span>;</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160; </div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ad34047d7a876baee37d1e4271f936e74">shouldClusterMemOps</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;const MachineOperand *&gt;</a> BaseOps1,</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                           <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;const MachineOperand *&gt;</a> BaseOps2,</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                           <span class="keywordtype">unsigned</span> NumLoads, <span class="keywordtype">unsigned</span> NumBytes) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160; </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a185895a367f8cba1b465d6fd2a660fe7">shouldScheduleLoadsNear</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load0, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, int64_t Offset0,</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                               int64_t Offset1, <span class="keywordtype">unsigned</span> NumLoads) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160; </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ac3468d2a2ca1c2b1602a8088b314a40a">copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg,</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                   <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160; </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a9fac55ed154a25a20608a5f71dc833c0">materializeImmediate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                            <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                            <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg, int64_t <a class="code" href="classllvm_1_1Value.html">Value</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160; </div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#a6409b94615d6f974f7cea22ee2814862">getPreferredSelectRegClass</a>(</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;                               <span class="keywordtype">unsigned</span> Size) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160; </div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SIInstrInfo.html#acae141c2c150567424d8cc080976608e">insertNE</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg, <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1Value.html">Value</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160; </div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SIInstrInfo.html#ad94f2f559486e50040a794798454f67f">insertEQ</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                    <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg, <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1Value.html">Value</a>)  <span class="keyword">const</span>;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160; </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ad1b876e5ef51615ffe027d180ea6c07f">storeRegToStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                           <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                           <a class="code" href="classllvm_1_1Register.html">Register</a> VReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160; </div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a829e9621ba24a27ddaaccfb4b0f58308">loadRegFromStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                            <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg,</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                            <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                            <a class="code" href="classllvm_1_1Register.html">Register</a> VReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160; </div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a864a107b54979b53706e9d88f51c07e3">expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160; </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="comment">// Splits a V_MOV_B64_DPP_PSEUDO opcode into a pair of v_mov_b32_dpp</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="comment">// instructions. Returns a pair of generated instructions.</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="comment">// Can split either post-RA with physical registers or pre-RA with</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="comment">// virtual registers. In latter case IR needs to be in SSA form and</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="comment">// and a REG_SEQUENCE is produced to define original register.</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  std::pair&lt;MachineInstr*, MachineInstr*&gt;</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <a class="code" href="classllvm_1_1SIInstrInfo.html#ad8e9b54f022eddc33ee49305e85d6b7f">expandMovDPP64</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160; </div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="comment">// Returns an opcode that can be used to move a value to a \p DstRC</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="comment">// register.  If there is no hardware instruction that can store to \p</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="comment">// DstRC, then AMDGPU::COPY is returned.</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a75ab509751b75f67128683efcbef3e71">getMovOpcode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160; </div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code" href="classllvm_1_1SIInstrInfo.html#a14d33066a44cffac139a9ab987c34c6d">getIndirectRegWriteMovRelPseudo</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1ARMII.html#a7d414894ef8cdc39b147eb7e0d7e4305a479711d0ab662307550fc709665589ea">VecSize</a>,</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;                                                     <span class="keywordtype">unsigned</span> EltSize,</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                                                     <span class="keywordtype">bool</span> IsSGPR) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160; </div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code" href="classllvm_1_1SIInstrInfo.html#a2c6c099091f6e286415971cc7979316a">getIndirectGPRIDXPseudo</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1ARMII.html#a7d414894ef8cdc39b147eb7e0d7e4305a479711d0ab662307550fc709665589ea">VecSize</a>,</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                                             <span class="keywordtype">bool</span> IsIndirectSrc) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aee81828a7ba7ae3e86ed968067d671b4">commuteOpcode</a>(<span class="keywordtype">unsigned</span> Opc) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160; </div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#abfa6d240b967c15d0c6d925b87499b05">  264</a></span>&#160;  <span class="keyword">inline</span> <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#abfa6d240b967c15d0c6d925b87499b05">commuteOpcode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aee81828a7ba7ae3e86ed968067d671b4">commuteOpcode</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  }</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160; </div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a6d85a4b5e2ddc4731835d9e0c55d4ae8">findCommutedOpIndices</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> &amp;SrcOpIdx0,</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                             <span class="keywordtype">unsigned</span> &amp;SrcOpIdx1) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160; </div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a6d85a4b5e2ddc4731835d9e0c55d4ae8">findCommutedOpIndices</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <span class="keywordtype">unsigned</span> &amp;SrcOpIdx0,</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;                             <span class="keywordtype">unsigned</span> &amp;SrcOpIdx1) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160; </div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ad6c11ec8de146c5e79bfd5dea3cfab01">isBranchOffsetInRange</a>(<span class="keywordtype">unsigned</span> BranchOpc,</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                             int64_t BrOffset) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160; </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#acb4b6b90314d09d2b71e77d7127607c9">getBranchDestBlock</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">  /// Return whether the block terminate with divergent branch.</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">  /// Note this only work before lowering the pseudo control flow instructions.</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ac5ef91f370e4eb770203cf33a176616a">hasDivergentBranch</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160; </div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aff3eb40a3be5c2fb6f804f1e5649fd57">insertIndirectBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                            <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;NewDestBB,</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                            <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;RestoreBB, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;                            int64_t BrOffset, <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160; </div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a96da06741a80bacedc0da0469394eff3">analyzeBranchImpl</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;                         <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;                         <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;                         <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;                         <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                         <span class="keywordtype">bool</span> AllowModify) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160; </div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a324a232b4fdfd0993af2c0de8ab5a374">analyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;                     <span class="keywordtype">bool</span> AllowModify = <span class="keyword">false</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160; </div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ac6a93ad1fcae43e09eb8a6d4c55d79ca">removeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;                        <span class="keywordtype">int</span> *BytesRemoved = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160; </div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ad73e9b3e610bd8cac60e740a61fcf5bf">insertBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;                        <span class="keywordtype">int</span> *BytesAdded = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160; </div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a4d8d351faef4293dcc8a164ce2f87d5c">reverseBranchCondition</a>(</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160; </div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#acf5805a583f1403b04347f8c0f5df005">canInsertSelect</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;                       <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg,</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                       <a class="code" href="classllvm_1_1Register.html">Register</a> TrueReg, <a class="code" href="classllvm_1_1Register.html">Register</a> FalseReg, <span class="keywordtype">int</span> &amp;CondCycles,</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                       <span class="keywordtype">int</span> &amp;TrueCycles, <span class="keywordtype">int</span> &amp;FalseCycles) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160; </div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a953f3ddec823a0c7db75e73dbf550632">insertSelect</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;                    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                    <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                    <a class="code" href="classllvm_1_1Register.html">Register</a> TrueReg, <a class="code" href="classllvm_1_1Register.html">Register</a> FalseReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160; </div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ad88bfb92ca2f7d419adc7e6645406a7c">insertVectorSelect</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                          <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                          <a class="code" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;                          <a class="code" href="classllvm_1_1Register.html">Register</a> TrueReg, <a class="code" href="classllvm_1_1Register.html">Register</a> FalseReg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160; </div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a86c872d6942793868e63eea201d0d8af">analyzeCompare</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg,</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;                      <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg2, int64_t &amp;CmpMask,</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                      int64_t &amp;CmpValue) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160; </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a241b0b6bb1961190125114fb88db4a27">optimizeCompareInstr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                            <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg2, int64_t CmpMask, int64_t CmpValue,</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160; </div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="keywordtype">bool</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <a class="code" href="classllvm_1_1SIInstrInfo.html#af724c54b41bc0a366bf3197f2855ce83">areMemAccessesTriviallyDisjoint</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa,</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160; </div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a826c5f2bb260d27a430d48225e03383e">isFoldableCopy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160; </div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a4fe4716676c6cd66f5db59639fc63bc8">removeModOperands</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160; </div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a23e6a2bae144c329c1291fce64db62af">FoldImmediate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                     <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span> <span class="keyword">final</span>;</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160; </div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a671450d13848a2a6b079f214174efee0">  345</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a671450d13848a2a6b079f214174efee0">getMachineCSELookAheadLimit</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> 500; }</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160; </div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#ad4445a2ce5876c120e2a6e6796edaf5c">convertToThreeAddress</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV,</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;                                      <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160; </div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#abe3f4df7c81b52adcd9a67f4c0937634">isSchedulingBoundary</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160; </div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a2d7ac7b1dd9a9e4ae81fb54010f324f9">  354</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a2d7ac7b1dd9a9e4ae81fb54010f324f9">isSALU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dab20a2dd15666d86af4e1fdeb88b1be7c">SIInstrFlags::SALU</a>;</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  }</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160; </div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a87226bc5abee70cba380c80a150917e1">  358</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a87226bc5abee70cba380c80a150917e1">isSALU</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dab20a2dd15666d86af4e1fdeb88b1be7c">SIInstrFlags::SALU</a>;</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  }</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160; </div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ade8d533000b775c514d9ac189b66c3a5">  362</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ade8d533000b775c514d9ac189b66c3a5">isVALU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da25bdad6e13bc9ed9f9ce690ae614db1c">SIInstrFlags::VALU</a>;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  }</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160; </div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aa2cd816c352a41376b0e659e485e9ab0">  366</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aa2cd816c352a41376b0e659e485e9ab0">isVALU</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da25bdad6e13bc9ed9f9ce690ae614db1c">SIInstrFlags::VALU</a>;</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  }</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160; </div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a08b830059090a1bb27b14e1e524fdb46">  370</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a08b830059090a1bb27b14e1e524fdb46">isVMEM</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) || <a class="code" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) || <a class="code" href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">isMIMG</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  }</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160; </div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aba5b6e8b61c6dea0c9a2b710bc387464">  374</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aba5b6e8b61c6dea0c9a2b710bc387464">isVMEM</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(Opcode) || <a class="code" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(Opcode) || <a class="code" href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">isMIMG</a>(Opcode);</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  }</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160; </div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#adacd3cb5a6ca5003891b6d0032b9ade5">  378</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#adacd3cb5a6ca5003891b6d0032b9ade5">isSOP1</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daa1db6db58e0bae030fb7277723deb3a9">SIInstrFlags::SOP1</a>;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  }</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160; </div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a32ebd70b2428374bec760033a071ed77">  382</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a32ebd70b2428374bec760033a071ed77">isSOP1</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daa1db6db58e0bae030fb7277723deb3a9">SIInstrFlags::SOP1</a>;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  }</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160; </div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a5c4551760d712abe6c1234a4997e22de">  386</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a5c4551760d712abe6c1234a4997e22de">isSOP2</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da2f0e3ce334e6b7fa59a2822e2770ab1d">SIInstrFlags::SOP2</a>;</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  }</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160; </div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aa1fc08ee7f9afef760e977c0d05ec1ad">  390</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aa1fc08ee7f9afef760e977c0d05ec1ad">isSOP2</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da2f0e3ce334e6b7fa59a2822e2770ab1d">SIInstrFlags::SOP2</a>;</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  }</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160; </div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#adbbf88b03dcc6927f63b144f40bbc54c">  394</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#adbbf88b03dcc6927f63b144f40bbc54c">isSOPC</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dadad0f2be60062a72d37634705e8aed51">SIInstrFlags::SOPC</a>;</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  }</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160; </div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a3da5f49658f691382c762e246c183d09">  398</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a3da5f49658f691382c762e246c183d09">isSOPC</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dadad0f2be60062a72d37634705e8aed51">SIInstrFlags::SOPC</a>;</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  }</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160; </div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a7d0fced78b683ae1e38051a1313615d2">  402</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a7d0fced78b683ae1e38051a1313615d2">isSOPK</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da95d3d9b72a40bcb9f88738fd86094a62">SIInstrFlags::SOPK</a>;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  }</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160; </div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a942451ddbfccce7cef5bd4ad5789f564">  406</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a942451ddbfccce7cef5bd4ad5789f564">isSOPK</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da95d3d9b72a40bcb9f88738fd86094a62">SIInstrFlags::SOPK</a>;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  }</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160; </div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a1152df63da5e2f53576d9922fa408625">  410</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a1152df63da5e2f53576d9922fa408625">isSOPP</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3240de017ea18f8b8daf38bc4d927294">SIInstrFlags::SOPP</a>;</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  }</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160; </div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ae6b4c62a3fb13c8ee7c8fd227b004aa4">  414</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ae6b4c62a3fb13c8ee7c8fd227b004aa4">isSOPP</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3240de017ea18f8b8daf38bc4d927294">SIInstrFlags::SOPP</a>;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  }</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160; </div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aae4c830b57693cee2adf434f4b9c394f">  418</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aae4c830b57693cee2adf434f4b9c394f">isPacked</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daacf639f4528a313767923c5575e1828e">SIInstrFlags::IsPacked</a>;</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  }</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160; </div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a2b5d90dd54abf16e6fc7dd6d229a89a2">  422</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a2b5d90dd54abf16e6fc7dd6d229a89a2">isPacked</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daacf639f4528a313767923c5575e1828e">SIInstrFlags::IsPacked</a>;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  }</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160; </div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#afe1b887d2fad2d25f93580c261fea3a9">  426</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#afe1b887d2fad2d25f93580c261fea3a9">isVOP1</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da0dd2852ae8f20b7261f6d01eb354f1ff">SIInstrFlags::VOP1</a>;</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  }</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160; </div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aa2d1485717248598c2a6ae6ca262e94e">  430</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aa2d1485717248598c2a6ae6ca262e94e">isVOP1</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da0dd2852ae8f20b7261f6d01eb354f1ff">SIInstrFlags::VOP1</a>;</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  }</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160; </div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a323a96a23d09892cc1b252bf1cba2732">  434</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a323a96a23d09892cc1b252bf1cba2732">isVOP2</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da600d26b3fa43f262c5ca2270667c0be2">SIInstrFlags::VOP2</a>;</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  }</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160; </div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a88be1c1d521b53193aeb82aac36b2342">  438</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a88be1c1d521b53193aeb82aac36b2342">isVOP2</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da600d26b3fa43f262c5ca2270667c0be2">SIInstrFlags::VOP2</a>;</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  }</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160; </div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">  442</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">isVOP3</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da78562688e8d67f7ffa892e4b92311a98">SIInstrFlags::VOP3</a>;</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  }</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160; </div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a47bb27735aca2ff82019bf9ed21632c9">  446</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a47bb27735aca2ff82019bf9ed21632c9">isVOP3</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da78562688e8d67f7ffa892e4b92311a98">SIInstrFlags::VOP3</a>;</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  }</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160; </div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a3295a9f4a742f69dfa4d7bb91cced3a9">  450</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a3295a9f4a742f69dfa4d7bb91cced3a9">isSDWA</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3cb08b10c27a453c57a2708e83859b47">SIInstrFlags::SDWA</a>;</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  }</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160; </div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a91182af2c28f7c3e0654a2c7d33150f4">  454</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a91182af2c28f7c3e0654a2c7d33150f4">isSDWA</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3cb08b10c27a453c57a2708e83859b47">SIInstrFlags::SDWA</a>;</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  }</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160; </div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a4e8b8e35244538ba4a04d756420454ba">  458</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a4e8b8e35244538ba4a04d756420454ba">isVOPC</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da40767b966aa194931bb6ce67e3649de7">SIInstrFlags::VOPC</a>;</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  }</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160; </div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a60186bc8b94ad7c8cd4eb4d253ca906f">  462</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a60186bc8b94ad7c8cd4eb4d253ca906f">isVOPC</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da40767b966aa194931bb6ce67e3649de7">SIInstrFlags::VOPC</a>;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  }</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160; </div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">  466</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">isMUBUF</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da2fca87a5855f045ac7f07d8c2814e81f">SIInstrFlags::MUBUF</a>;</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  }</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160; </div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aa73d2c1e9830ef93cfc4355a334a3f49">  470</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aa73d2c1e9830ef93cfc4355a334a3f49">isMUBUF</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da2fca87a5855f045ac7f07d8c2814e81f">SIInstrFlags::MUBUF</a>;</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  }</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160; </div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">  474</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">isMTBUF</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4863f895381859543f89e4423126a73f">SIInstrFlags::MTBUF</a>;</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  }</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160; </div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ab4099cb524aff500420cd554be72e16d">  478</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ab4099cb524aff500420cd554be72e16d">isMTBUF</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4863f895381859543f89e4423126a73f">SIInstrFlags::MTBUF</a>;</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  }</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160; </div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">  482</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">isSMRD</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da30118e93ea743944a8fa1d846dcbaf37">SIInstrFlags::SMRD</a>;</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  }</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160; </div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a0c774e0a392ba6bd21225cb9439d15eb">  486</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0c774e0a392ba6bd21225cb9439d15eb">isSMRD</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da30118e93ea743944a8fa1d846dcbaf37">SIInstrFlags::SMRD</a>;</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  }</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160; </div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a6c6831e85182fd706818bd9196f8604a">isBufferSMRD</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160; </div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">  492</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">isDS</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da953a5ba3766c4aea8d9b8eeeba722679">SIInstrFlags::DS</a>;</div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  }</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160; </div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a6e53bd5414e49ae1835daca35246337e">  496</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a6e53bd5414e49ae1835daca35246337e">isDS</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da953a5ba3766c4aea8d9b8eeeba722679">SIInstrFlags::DS</a>;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  }</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160; </div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aa4b208f7f6a759e6572b26d8b9ebb435">isAlwaysGDS</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160; </div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">  502</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">isMIMG</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da0666b703f5fe8ee884171492fb6a685a">SIInstrFlags::MIMG</a>;</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  }</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160; </div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ae972e1a9bfca78b705492eca0fa93c21">  506</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ae972e1a9bfca78b705492eca0fa93c21">isMIMG</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da0666b703f5fe8ee884171492fb6a685a">SIInstrFlags::MIMG</a>;</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  }</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160; </div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a39d7080130a2d44447525617ead75825">  510</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a39d7080130a2d44447525617ead75825">isGather4</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da1fb3a3c9d73c11f77861315b283e3fde">SIInstrFlags::Gather4</a>;</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  }</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160; </div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a5224ad33a1e97bad70c72d6fd61728a9">  514</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a5224ad33a1e97bad70c72d6fd61728a9">isGather4</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da1fb3a3c9d73c11f77861315b283e3fde">SIInstrFlags::Gather4</a>;</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  }</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160; </div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">  518</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">isFLAT</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dab0e8527c8c81d2caa91d9b2bd1852574">SIInstrFlags::FLAT</a>;</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  }</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160; </div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <span class="comment">// Is a FLAT encoded instruction which accesses a specific segment,</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <span class="comment">// i.e. global_* or scratch_*.</span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a8ed947ddafde5421d3f771f43f9c04d1">  524</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a8ed947ddafde5421d3f771f43f9c04d1">isSegmentSpecificFLAT</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    <span class="keyword">auto</span> Flags = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags;</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (<a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da125415c6b554fcb76cedd65841141a92">SIInstrFlags::FlatGlobal</a> | <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da9a72e6ffd62dc38f5f4b7fd3e1f778da">SIInstrFlags::FlatScratch</a>);</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  }</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160; </div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a248ac957da40daa5249681573066b693">  529</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a248ac957da40daa5249681573066b693">isSegmentSpecificFLAT</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <span class="keyword">auto</span> Flags = <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags;</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="keywordflow">return</span> Flags &amp; (<a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da125415c6b554fcb76cedd65841141a92">SIInstrFlags::FlatGlobal</a> | <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da9a72e6ffd62dc38f5f4b7fd3e1f778da">SIInstrFlags::FlatScratch</a>);</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  }</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160; </div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a65dcf8264f3f411eed5734a4b1ad7efa">  534</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a65dcf8264f3f411eed5734a4b1ad7efa">isFLATGlobal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da125415c6b554fcb76cedd65841141a92">SIInstrFlags::FlatGlobal</a>;</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  }</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160; </div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a0213035c0c8aafb9c83ccab262d2e84f">  538</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0213035c0c8aafb9c83ccab262d2e84f">isFLATGlobal</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da125415c6b554fcb76cedd65841141a92">SIInstrFlags::FlatGlobal</a>;</div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  }</div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160; </div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a13fdc38a01504ed9a44abd1c9018737d">  542</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a13fdc38a01504ed9a44abd1c9018737d">isFLATScratch</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da9a72e6ffd62dc38f5f4b7fd3e1f778da">SIInstrFlags::FlatScratch</a>;</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  }</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160; </div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a106115f2e43839ccbb8304f38cc33ef6">  546</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a106115f2e43839ccbb8304f38cc33ef6">isFLATScratch</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da9a72e6ffd62dc38f5f4b7fd3e1f778da">SIInstrFlags::FlatScratch</a>;</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  }</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160; </div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <span class="comment">// Any FLAT encoded instruction, including global_* and scratch_*.</span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a585c7de40f618667f419b94928255632">  551</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a585c7de40f618667f419b94928255632">isFLAT</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dab0e8527c8c81d2caa91d9b2bd1852574">SIInstrFlags::FLAT</a>;</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  }</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160; </div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a2d40ab246e329190bbf36cd93fd88e83">  555</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a2d40ab246e329190bbf36cd93fd88e83">isEXP</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3f6b33151573e94a6ef7f14b809dbe70">SIInstrFlags::EXP</a>;</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  }</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160; </div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#acb7c4c826cd2ba559b369d732208fc07">  559</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#acb7c4c826cd2ba559b369d732208fc07">isDualSourceBlendEXP</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1SIInstrInfo.html#a2d40ab246e329190bbf36cd93fd88e83">isEXP</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Target.html">Target</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getImm();</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Target.html">Target</a> == <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a8c000dbdd84cae416e103d023ca4f3bc">AMDGPU::Exp::ET_DUAL_SRC_BLEND0</a> ||</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;           <a class="code" href="classllvm_1_1Target.html">Target</a> == <a class="code" href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a46aec9d69fc2301884b99597f4090df5">AMDGPU::Exp::ET_DUAL_SRC_BLEND1</a>;</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  }</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160; </div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aca118bcab72fa2bdc9d3f21c5f0892ba">  567</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aca118bcab72fa2bdc9d3f21c5f0892ba">isEXP</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3f6b33151573e94a6ef7f14b809dbe70">SIInstrFlags::EXP</a>;</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  }</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160; </div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#afbb07a5c117ab74c3cd893b82560bb82">  571</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#afbb07a5c117ab74c3cd893b82560bb82">isAtomicNoRet</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da9dbc1631e11296bf1f8e95a2111a1bb9">SIInstrFlags::IsAtomicNoRet</a>;</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  }</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160; </div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a74a57155f2a7f277616abc8e72a26d4e">  575</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a74a57155f2a7f277616abc8e72a26d4e">isAtomicNoRet</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da9dbc1631e11296bf1f8e95a2111a1bb9">SIInstrFlags::IsAtomicNoRet</a>;</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  }</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160; </div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a6c4c2a9d09070e2709f9725a915575e4">  579</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a6c4c2a9d09070e2709f9725a915575e4">isAtomicRet</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da046343a654627954ce26d0e7531e12f7">SIInstrFlags::IsAtomicRet</a>;</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  }</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160; </div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a398ffd28d7b40e800b2b394a332e8f1b">  583</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a398ffd28d7b40e800b2b394a332e8f1b">isAtomicRet</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da046343a654627954ce26d0e7531e12f7">SIInstrFlags::IsAtomicRet</a>;</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  }</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160; </div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#acf2a604407f622a88ca631dfa50dd3b0">  587</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#acf2a604407f622a88ca631dfa50dd3b0">isAtomic</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; (<a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da046343a654627954ce26d0e7531e12f7">SIInstrFlags::IsAtomicRet</a> |</div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;                                   <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da9dbc1631e11296bf1f8e95a2111a1bb9">SIInstrFlags::IsAtomicNoRet</a>);</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  }</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160; </div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a0e3240800d3a7421ad0a66117d1427e5">  592</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0e3240800d3a7421ad0a66117d1427e5">isAtomic</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; (<a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da046343a654627954ce26d0e7531e12f7">SIInstrFlags::IsAtomicRet</a> |</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;                                  <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da9dbc1631e11296bf1f8e95a2111a1bb9">SIInstrFlags::IsAtomicNoRet</a>);</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  }</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160; </div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a3d133265b86c18fe71284768fa495726">  597</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a3d133265b86c18fe71284768fa495726">isWQM</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dae51b91ec89e9fd6502c3339d1360c147">SIInstrFlags::WQM</a>;</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  }</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160; </div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ac480fbed83b389892dac3700ebc2a228">  601</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ac480fbed83b389892dac3700ebc2a228">isWQM</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dae51b91ec89e9fd6502c3339d1360c147">SIInstrFlags::WQM</a>;</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  }</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160; </div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a72af200d9640277de56f3c208181a9fb">  605</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a72af200d9640277de56f3c208181a9fb">isDisableWQM</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dae0063a0501793fcbc332d543bd1541bc">SIInstrFlags::DisableWQM</a>;</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  }</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160; </div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ab50cfc49b7fd5dcd5797fd5c2e528092">  609</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ab50cfc49b7fd5dcd5797fd5c2e528092">isDisableWQM</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dae0063a0501793fcbc332d543bd1541bc">SIInstrFlags::DisableWQM</a>;</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  }</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160; </div>
<div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ab54d6d16078e78dfe594321574f39223">  613</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ab54d6d16078e78dfe594321574f39223">isVGPRSpill</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da19795cb02079a5e5d58e8a5df3b6ba4b">SIInstrFlags::VGPRSpill</a>;</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  }</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160; </div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a1e525d2b10c6f432c4ee58dcba3a95c5">  617</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a1e525d2b10c6f432c4ee58dcba3a95c5">isVGPRSpill</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da19795cb02079a5e5d58e8a5df3b6ba4b">SIInstrFlags::VGPRSpill</a>;</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  }</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160; </div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ad1f10f87fb228c645dab08a31a02d0a6">  621</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ad1f10f87fb228c645dab08a31a02d0a6">isSGPRSpill</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da488c16a0fdf36e29dd42e37b988dab36">SIInstrFlags::SGPRSpill</a>;</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  }</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160; </div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a96ee73177af6a48c7ce8c098c6a9cb19">  625</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a96ee73177af6a48c7ce8c098c6a9cb19">isSGPRSpill</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da488c16a0fdf36e29dd42e37b988dab36">SIInstrFlags::SGPRSpill</a>;</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  }</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160; </div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a960996ed89167b7ad321c647644d8dfb">  629</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a960996ed89167b7ad321c647644d8dfb">isDPP</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da06434d3505958806f243119630f8c976">SIInstrFlags::DPP</a>;</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  }</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160; </div>
<div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ad7b97d5468dc585811f9ee483258e74b">  633</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ad7b97d5468dc585811f9ee483258e74b">isDPP</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da06434d3505958806f243119630f8c976">SIInstrFlags::DPP</a>;</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  }</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160; </div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a7c01b647a2569809ece29a7ce35e5102">  637</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a7c01b647a2569809ece29a7ce35e5102">isTRANS</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da6edf620aaa09a9f39b50177b8fa809d4">SIInstrFlags::TRANS</a>;</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  }</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160; </div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a9e42e66a4042bf3ca2b5feccc17a9f0f">  641</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a9e42e66a4042bf3ca2b5feccc17a9f0f">isTRANS</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da6edf620aaa09a9f39b50177b8fa809d4">SIInstrFlags::TRANS</a>;</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  }</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160; </div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ac1b8098108d7629973d94015838b8904">  645</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ac1b8098108d7629973d94015838b8904">isVOP3P</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4b3bb80273571c42a8b35d5e952034c9">SIInstrFlags::VOP3P</a>;</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  }</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160; </div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ac8a4ed2583bd6448a049175c27b0f6c4">  649</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ac8a4ed2583bd6448a049175c27b0f6c4">isVOP3P</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4b3bb80273571c42a8b35d5e952034c9">SIInstrFlags::VOP3P</a>;</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  }</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160; </div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a367f8f335f81011958967cd6fb98e9db">  653</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a367f8f335f81011958967cd6fb98e9db">isVINTRP</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da0bd36c4d359999d7043f5fdf440b0c7c">SIInstrFlags::VINTRP</a>;</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  }</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160; </div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#abbb482928f89d29ad3f81f61cc6631e6">  657</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#abbb482928f89d29ad3f81f61cc6631e6">isVINTRP</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da0bd36c4d359999d7043f5fdf440b0c7c">SIInstrFlags::VINTRP</a>;</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  }</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160; </div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a0605f773275c0461756eae0fb2321fa0">  661</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0605f773275c0461756eae0fb2321fa0">isMAI</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daa0bc33f3818c02a577a8b209d98766cb">SIInstrFlags::IsMAI</a>;</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  }</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160; </div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a657f9370200aef683a600a5050624e6b">  665</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a657f9370200aef683a600a5050624e6b">isMAI</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daa0bc33f3818c02a577a8b209d98766cb">SIInstrFlags::IsMAI</a>;</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  }</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160; </div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a96ebcd476b7e0bf9c549c423546b18dc">  669</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a96ebcd476b7e0bf9c549c423546b18dc">isMFMA</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0605f773275c0461756eae0fb2321fa0">isMAI</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) &amp;&amp; <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() != AMDGPU::V_ACCVGPR_WRITE_B32_e64 &amp;&amp;</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;           <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() != AMDGPU::V_ACCVGPR_READ_B32_e64;</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  }</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160; </div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a3def5eabd8d8f1c67948c9626bf2be74">  674</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a3def5eabd8d8f1c67948c9626bf2be74">isDOT</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dabd8ac36f299f3add1ff63d49475d51a5">SIInstrFlags::IsDOT</a>;</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  }</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160; </div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ad20315758fcf345ce175df966fae0c82">  678</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ad20315758fcf345ce175df966fae0c82">isWMMA</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dadb719433b001db91973f66b4bc3b6dc8">SIInstrFlags::IsWMMA</a>;</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  }</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160; </div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ab4066528dcb90837f8f1c5c69ce14a6f">  682</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ab4066528dcb90837f8f1c5c69ce14a6f">isWMMA</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dadb719433b001db91973f66b4bc3b6dc8">SIInstrFlags::IsWMMA</a>;</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  }</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160; </div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a3c8354f891fe3cb5f3df8d1d867b6780">  686</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a3c8354f891fe3cb5f3df8d1d867b6780">isMFMAorWMMA</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a96ebcd476b7e0bf9c549c423546b18dc">isMFMA</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) || <a class="code" href="classllvm_1_1SIInstrInfo.html#ad20315758fcf345ce175df966fae0c82">isWMMA</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  }</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160; </div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a4af1ed9673e6fd142b364ce35a925e03">  690</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a4af1ed9673e6fd142b364ce35a925e03">isDOT</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dabd8ac36f299f3add1ff63d49475d51a5">SIInstrFlags::IsDOT</a>;</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  }</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160; </div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a5b2aaf80981b29494436f2b18a604e1c">  694</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a5b2aaf80981b29494436f2b18a604e1c">isLDSDIR</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dafe9bf84e87ab9f272db7a7145eb59758">SIInstrFlags::LDSDIR</a>;</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  }</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160; </div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a102a3360ca127a95fa27ce5bd43b2089">  698</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a102a3360ca127a95fa27ce5bd43b2089">isLDSDIR</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dafe9bf84e87ab9f272db7a7145eb59758">SIInstrFlags::LDSDIR</a>;</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  }</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160; </div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a85e762ca75d1db9247a7d659fbf77d2a">  702</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a85e762ca75d1db9247a7d659fbf77d2a">isVINTERP</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da1440c15f5bea6a1ebb07324b7be433c3">SIInstrFlags::VINTERP</a>;</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  }</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160; </div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ad2ff9e192390622fadf2d0a9e5ef0326">  706</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ad2ff9e192390622fadf2d0a9e5ef0326">isVINTERP</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da1440c15f5bea6a1ebb07324b7be433c3">SIInstrFlags::VINTERP</a>;</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  }</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160; </div>
<div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ae57ec0924f807505d7b9a64e30b1dc49">  710</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ae57ec0924f807505d7b9a64e30b1dc49">isScalarUnit</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; (<a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dab20a2dd15666d86af4e1fdeb88b1be7c">SIInstrFlags::SALU</a> | <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da30118e93ea743944a8fa1d846dcbaf37">SIInstrFlags::SMRD</a>);</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  }</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160; </div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aea20d1c20096fa82081f0b56e083dd32">  714</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aea20d1c20096fa82081f0b56e083dd32">usesVM_CNT</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daf5dfd8c9db8b07c80292e662aa96c6a7">SIInstrFlags::VM_CNT</a>;</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  }</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160; </div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aabb9a8e62924675b70fc1f53021735f4">  718</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aabb9a8e62924675b70fc1f53021735f4">usesLGKM_CNT</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daee110070224119e12075fafd4909dc9c">SIInstrFlags::LGKM_CNT</a>;</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  }</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160; </div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a9ca2446049aa20c79381f60ef473763b">  722</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a9ca2446049aa20c79381f60ef473763b">sopkIsZext</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da484d7c83afcf07dd63b198f5d317cc1c">SIInstrFlags::SOPK_ZEXT</a>;</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  }</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160; </div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a312ac0ddaff5ba3b2b36278f1cf224e0">  726</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a312ac0ddaff5ba3b2b36278f1cf224e0">sopkIsZext</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da484d7c83afcf07dd63b198f5d317cc1c">SIInstrFlags::SOPK_ZEXT</a>;</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  }</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">  /// \returns true if this is an s_store_dword* instruction. This is more</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">  /// specific than isSMEM &amp;&amp; mayStore.</span></div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a9a8fba38c0c431dd917ceff91ccdbd73">  732</a></span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a9a8fba38c0c431dd917ceff91ccdbd73">isScalarStore</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dadaafc9c279a6480f1729929b26a4ad05">SIInstrFlags::SCALAR_STORE</a>;</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  }</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160; </div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#abc3c9e158c4e62a5330d07d74b49570d">  736</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#abc3c9e158c4e62a5330d07d74b49570d">isScalarStore</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dadaafc9c279a6480f1729929b26a4ad05">SIInstrFlags::SCALAR_STORE</a>;</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  }</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160; </div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aedb55bd2a3f524ae536b9c0ef17e41c0">  740</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aedb55bd2a3f524ae536b9c0ef17e41c0">isFixedSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3f90dc3ee0272479ff77f144e37b8abc">SIInstrFlags::FIXED_SIZE</a>;</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  }</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160; </div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a4415862e701263a670bb75582cd42764">  744</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a4415862e701263a670bb75582cd42764">isFixedSize</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3f90dc3ee0272479ff77f144e37b8abc">SIInstrFlags::FIXED_SIZE</a>;</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  }</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160; </div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a88cd70c26e65e8c622336b8d1b5ecc1e">  748</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a88cd70c26e65e8c622336b8d1b5ecc1e">hasFPClamp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4c00f2292227a96409b86e250bac9b87">SIInstrFlags::FPClamp</a>;</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  }</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160; </div>
<div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ae9b02e48dc93169ab00bccabbc6b4b72">  752</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ae9b02e48dc93169ab00bccabbc6b4b72">hasFPClamp</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4c00f2292227a96409b86e250bac9b87">SIInstrFlags::FPClamp</a>;</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  }</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160; </div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ae181c0f85f73d387339267a62642b7ab">  756</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ae181c0f85f73d387339267a62642b7ab">hasIntClamp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daeac247ab12a49434e1142ece1a35379b">SIInstrFlags::IntClamp</a>;</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  }</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160; </div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a12dd3d67cb6eaad5443d1d2bf367e8f0">  760</a></span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="classllvm_1_1SIInstrInfo.html#a12dd3d67cb6eaad5443d1d2bf367e8f0">getClampMask</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    <span class="keyword">const</span> <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> ClampFlags = <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4c00f2292227a96409b86e250bac9b87">SIInstrFlags::FPClamp</a> |</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;                                <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daeac247ab12a49434e1142ece1a35379b">SIInstrFlags::IntClamp</a> |</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;                                <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da1f248cc663b917010c5d5ea2cff9445f">SIInstrFlags::ClampLo</a> |</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;                                <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da52880c64f523a9a892d8e4d33c3375dd">SIInstrFlags::ClampHi</a>;</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; ClampFlags;</div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  }</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160; </div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a4216fe6040d5c549d7ea1f997f3fb53b">  768</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a4216fe6040d5c549d7ea1f997f3fb53b">usesFPDPRounding</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dade5bdaea3c9b894b4d8d07410372c7f1">SIInstrFlags::FPDPRounding</a>;</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  }</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160; </div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aea2f43a12c41999677d0c4091c34d317">  772</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aea2f43a12c41999677d0c4091c34d317">usesFPDPRounding</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dade5bdaea3c9b894b4d8d07410372c7f1">SIInstrFlags::FPDPRounding</a>;</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  }</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160; </div>
<div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#aaaa31803a8b78287f011850b909536ae">  776</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aaaa31803a8b78287f011850b909536ae">isFPAtomic</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daccce8eb3ea48e8b0d5f5b7e9e011cc19">SIInstrFlags::FPAtomic</a>;</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  }</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160; </div>
<div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a7146fde75e8d02adcab5d5dc553ee954">  780</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a7146fde75e8d02adcab5d5dc553ee954">isFPAtomic</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daccce8eb3ea48e8b0d5f5b7e9e011cc19">SIInstrFlags::FPAtomic</a>;</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  }</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160; </div>
<div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a0d8a3508b676977a0396a0bb055c0a03">  784</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0d8a3508b676977a0396a0bb055c0a03">isNeverUniform</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>){</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da31a282e99b9ec37019e46aa2481190e9">SIInstrFlags::IsNeverUniform</a>;</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  }</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160; </div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a3d948b7e2917067bdbab9e5ca0fff861">  788</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a3d948b7e2917067bdbab9e5ca0fff861">doesNotReadTiedSource</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4777a05ca68d18f5d938d481ea0127c3">SIInstrFlags::TiedSourceNotRead</a>;</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  }</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160; </div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ad6ea5d87214dc42f15929ac6d1283d8c">  792</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ad6ea5d87214dc42f15929ac6d1283d8c">doesNotReadTiedSource</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).TSFlags &amp; <a class="code" href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4777a05ca68d18f5d938d481ea0127c3">SIInstrFlags::TiedSourceNotRead</a>;</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  }</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160; </div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#abbf7fd6ca838658494b35472858597c9">  796</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#abbf7fd6ca838658494b35472858597c9">isVGPRCopy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCopy());</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> Dest = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0).getReg();</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <span class="keywordflow">return</span> !RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a980c731f7723b02b66010f4fce010c0f">isSGPRReg</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, Dest);</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  }</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160; </div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a12bfd4ca919a2fdb6f1c03d5c2859e54">  804</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a12bfd4ca919a2fdb6f1c03d5c2859e54">hasVGPRUses</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getParent()-&gt;getParent();</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.explicit_uses(),</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;                        [&amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">this</span>](<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) {</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;      return MO.isReg() &amp;&amp; RI.isVGPR(MRI, MO.getReg());});</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  }</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">  /// Return true if the instruction modifies the mode register.q</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ac49e04076b2aaf96a7497774136482f3">modifiesModeRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">  /// Whether we must prevent this instruction from executing with EXEC = 0.</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#acd85372be31eb6cd26e75c961e2ca5fa">hasUnwantedEffectsWhenEXECEmpty</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment">  /// Returns true if the instruction could potentially depend on the value of</span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">  /// exec. If false, exec dependencies may safely be ignored.</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ad4705aea7dab2a011b09f6036a49087c">mayReadEXEC</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160; </div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160; </div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a336018566d16df6c9592feb6e4e40e0b">  824</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a336018566d16df6c9592feb6e4e40e0b">isInlineConstant</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>.bitcastToAPInt());</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;  }</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160; </div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  <span class="comment">// Returns true if this non-register operand definitely does not need to be</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <span class="comment">// encoded as a 32-bit literal. Note that this function handles all kinds of</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  <span class="comment">// operands, not just immediates.</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <span class="comment">// Some operands like FrameIndexes could resolve to an inline immediate value</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <span class="comment">// that will not require an additional 4-bytes; this function assumes that it</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <span class="comment">// will.</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO, uint8_t <a class="code" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96d">OperandType</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160; </div>
<div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a937968cca64524eb49e6b3ae31398da7">  837</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a937968cca64524eb49e6b3ae31398da7">isInlineConstant</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(MO, OpInfo.<a class="code" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a>);</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  }</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">  /// \p returns true if \p UseMO is substituted with \p DefMO in \p MI it would</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">  /// be an inline immediate.</span></div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a601c42a582df16aaa8a045ec741ebe4a">  844</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a601c42a582df16aaa8a045ec741ebe4a">isInlineConstant</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;UseMO,</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;DefMO)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(UseMO.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>() == &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    <span class="keywordtype">int</span> OpIdx = UseMO.<a class="code" href="classllvm_1_1MachineOperand.html#a0c893675dfd5d1b1e4aea1e8211217c7">getOperandNo</a>();</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    <span class="keywordflow">if</span> (OpIdx &gt;= <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().NumOperands)</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160; </div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(DefMO, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().operands()[OpIdx]);</div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  }</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">  /// \p returns true if the operand \p OpIdx in \p MI is a valid inline</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">  /// immediate.</span></div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a8199afaa2a1a1d226a09ad721ed956c1">  857</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a8199afaa2a1a1d226a09ad721ed956c1">isInlineConstant</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpIdx);</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(MO, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().operands()[OpIdx].OperandType);</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  }</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160; </div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ae4e476239af2c0fd428aa3daec3b3672">  862</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ae4e476239af2c0fd428aa3daec3b3672">isInlineConstant</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    <span class="keywordflow">if</span> (OpIdx &gt;= <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().NumOperands)</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160; </div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCopy()) {</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;      <span class="keywordtype">unsigned</span> Size = <a class="code" href="classllvm_1_1SIInstrInfo.html#a0df02605d5e00cad00c3b7f4aef3aa14">getOpSize</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, OpIdx);</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Size == 8 || Size == 4);</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160; </div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;      uint8_t OpType = (Size == 8) ?</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">AMDGPU::OPERAND_REG_IMM_INT64</a> : <a class="code" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">AMDGPU::OPERAND_REG_IMM_INT32</a>;</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(MO, OpType);</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    }</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160; </div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(MO, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().operands()[OpIdx].OperandType);</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;  }</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160; </div>
<div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a47667f6ac9bbf55b4aa5442354af468d">  879</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a47667f6ac9bbf55b4aa5442354af468d">isInlineConstant</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">isInlineConstant</a>(*MO.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>(), MO.<a class="code" href="classllvm_1_1MachineOperand.html#a0c893675dfd5d1b1e4aea1e8211217c7">getOperandNo</a>());</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  }</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160; </div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a835ce544e7ae111f1889501136ea6b3d">isImmOperandLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment">  /// Return true if this 64-bit VALU instruction has a 32-bit encoding.</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">  /// This function will return false if you pass it a 32-bit instruction.</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a71b55958d73cd9fa8c5a32f5a6ac5a4c">hasVALU32BitEncoding</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">  /// Returns true if this operand uses the constant bus.</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a1f6067626e3318b8569835d83acbd92e">usesConstantBus</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO,</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">  /// Return true if this instruction has any modifiers.</span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">  ///  e.g. src[012]_mod, omod, clamp.</span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a479dd1c44dc19d46f04837f4da7ce325">hasModifiers</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160; </div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14">hasModifiersSet</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;                       <span class="keywordtype">unsigned</span> <a class="code" href="namespaceOpName.html">OpName</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#afff49d92e227fa12fc068d203a22bd15">hasAnyModifiersSet</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160; </div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#aae844768b9501609ab55c31b3c4f6ea5">canShrink</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160; </div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#a31aa4c781d7a65b275b3de1882180675">buildShrunkInst</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;                                <span class="keywordtype">unsigned</span> NewOpcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160; </div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ab92b353cd5e64914fd35af38bb31e61b">verifyInstruction</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;                         <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160; </div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ac498c193dd1d1e364aa8e9b640f72826">getVALUOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">  /// Return the correct register class for \p OpNo.  For target-specific</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">  /// instructions, this will return the register class that has been defined</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment">  /// in tablegen.  For generic instructions, like REG_SEQUENCE it will return</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">  /// the register class of its machine operand.</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment">  /// to infer the correct register class base on the other operands.</span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;                                           <span class="keywordtype">unsigned</span> OpNo) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">  /// Return the size in bytes of the operand OpNo on the given</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment"></span>  <span class="comment">// instruction opcode.</span></div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a0df02605d5e00cad00c3b7f4aef3aa14">  924</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0df02605d5e00cad00c3b7f4aef3aa14">getOpSize</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode, <span class="keywordtype">unsigned</span> OpNo)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo = <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(Opcode).operands()[OpNo];</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160; </div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    <span class="keywordflow">if</span> (OpInfo.<a class="code" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a> == -1) {</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;      <span class="comment">// If this is an immediate operand, this must be a 32-bit literal.</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpInfo.<a class="code" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a> == <a class="code" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534">MCOI::OPERAND_IMMEDIATE</a>);</div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;      <span class="keywordflow">return</span> 4;</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;    }</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160; </div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;    <span class="keywordflow">return</span> RI.getRegSizeInBits(*RI.<a class="code" href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">getRegClass</a>(OpInfo.<a class="code" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a>)) / 8;</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  }</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment">  /// This form should usually be preferred since it handles operands</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment">  /// with unknown register classes.</span></div>
<div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a9190a9fa370b0c81005613f21afed7d7">  938</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a9190a9fa370b0c81005613f21afed7d7">getOpSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpNo);</div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    <span class="keywordflow">if</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;      <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>()) {</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;        <span class="keywordflow">return</span> RI.getSubRegIdxSize(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>) / 8;</div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;      }</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    }</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    <span class="keywordflow">return</span> RI.getRegSizeInBits(*<a class="code" href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">getOpRegClass</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, OpNo)) / 8;</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;  }</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">  /// Legalize the \p OpIndex operand of this instruction by inserting</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">  /// a MOV.  For example:</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">  /// ADD_I32_e32 VGPR0, 15</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">  /// to</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">  /// MOV VGPR1, 15</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">  /// ADD_I32_e32 VGPR0, VGPR1</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">  /// If the operand being legalized is a register, then a COPY will be used</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">  /// instead of MOV.</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">legalizeOpWithMove</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">  /// Check if \p MO is a legal operand if it was the \p OpIdx Operand</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">  /// for \p MI.</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#af7ee4c22ed353efa8afd9ea35e4af06f">isOperandLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpIdx,</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="comment">  /// Check if \p MO would be a valid operand for the given operand</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">  /// definition \p OpInfo. Note this does not attempt to validate constant bus</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">  /// restrictions (e.g. literal constant usage).</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a3d9b286b0c8c32ae52faedcc2a6130a7">isLegalVSrcOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo,</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment">  /// Check if \p MO (a register operand) is a legal register for the</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">  /// given operand description.</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#abecccbf97c3a9d0be384e6c639fcf2dc">isLegalRegOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo,</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">  /// Legalize operands in \p MI by either commuting it or inserting a</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">  /// copy of src1.</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a76f877e67f5943b857f8976d4a289848">legalizeOperandsVOP2</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">  /// Fix operands in \p MI to satisfy constant bus requirements.</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0673c8aeb9b580e1be469133adba37e5">legalizeOperandsVOP3</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">  /// Copy a value from a VGPR (\p SrcReg) to SGPR.  This function can only</span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">  /// be used when it is know that the value in SrcReg is same across all</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">  /// threads in the wave.</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">  /// \returns The SGPR register that \p SrcReg was copied to.</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SIInstrInfo.html#a46f8aeadd124344d2708f5941a62e1b1">readlaneVGPRToSGPR</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>,</div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;                              <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160; </div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ad5c2911f44ee301ccf57ae61b7915b5a">legalizeOperandsSMRD</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a23855b574f5790880e0cdfc2b6b39aad">legalizeOperandsFLAT</a>(<a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160; </div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a31612a0bf935add36f82065133267d4a">legalizeGenericOperand</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;InsertMBB,</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;                              <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DstRC,</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;                              <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment">  /// Legalize all operands in this instruction.  This function may create new</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="comment">  /// instructions and control-flow around \p MI.  If present, \p MDT is</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">  /// updated.</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">  /// \returns A new basic block that contains \p MI if new blocks were created.</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  <a class="code" href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13">legalizeOperands</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment">  /// Change SADDR form of a FLAT \p Inst to its VADDR form if saddr operand</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">  /// was moved to VGPR. \returns true if succeeded.</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ac786791624fc85886f2db5c5e0601f1b">moveFlatAddrToVGPR</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment">  /// Replace this instruction&#39;s opcode with the equivalent VALU</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment">  /// opcode.  This function will also move the users of \p MI to the</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment">  /// VALU if necessary. If present, \p MDT is updated.</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#a2c55e5649ff9412a08e823c28ee00b37">moveToVALU</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;                                <a class="code" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160; </div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ad8e550107fa28c8e3869a5b28dad59b9">insertNoop</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;                  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160; </div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a35a34ad93d12d742710032a33f3ecb57">insertNoops</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;                   <span class="keywordtype">unsigned</span> Quantity) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160; </div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a2d04c20f5631c0950af280cb294db89d">insertReturn</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const</span>;<span class="comment"></span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="comment">  /// Return the number of wait states that result from executing this</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="comment">  /// instruction.</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ac1656e5749e564620d30b6c2bd704f11">getNumWaitStates</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">  /// Returns the operand named \p Op.  If \p MI does not have an</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">  /// operand named \c Op, this function returns nullptr.</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment"></span>  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OperandName) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160; </div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a46dc81bfb344b8a33cf8a3eb0da9cd55"> 1034</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#a46dc81bfb344b8a33cf8a3eb0da9cd55">getNamedOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;                                        <span class="keywordtype">unsigned</span> <a class="code" href="namespaceOpName.html">OpName</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">getNamedOperand</a>(<span class="keyword">const_cast&lt;</span><a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<span class="keyword">&gt;</span>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>), <a class="code" href="namespaceOpName.html">OpName</a>);</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  }</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">  /// Get required immediate operand</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a2594ff53aaaa639014fafa681a4046ba"> 1040</a></span>&#160;<span class="comment"></span>  int64_t <a class="code" href="classllvm_1_1SIInstrInfo.html#a2594ff53aaaa639014fafa681a4046ba">getNamedImmOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <a class="code" href="namespaceOpName.html">OpName</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    <span class="keywordtype">int</span> Idx = <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), <a class="code" href="namespaceOpName.html">OpName</a>);</div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(Idx).getImm();</div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  }</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160; </div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="classllvm_1_1SIInstrInfo.html#a10a8333f33c54fcb73d4f41ee264ce8e">getDefaultRsrcDataFormat</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="classllvm_1_1SIInstrInfo.html#af0c31a9fd43cc1a320582913a2f27ece">getScratchRsrcWords23</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160; </div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a975ccb82baef08d83e403c8818c52db8">isLowLatencyInstruction</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a4c2569a20f3cd4919625f6409b53d657">isHighLatencyDef</a>(<span class="keywordtype">int</span> Opc) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">  /// Return the descriptor of the target-specific machine instruction</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment">  /// that corresponds to the specified pseudo or native opcode.</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#ab15461b62340553d2246296826167082"> 1053</a></span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code" href="classllvm_1_1SIInstrInfo.html#ab15461b62340553d2246296826167082">getMCOpcodeFromPseudo</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">get</a>(<a class="code" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">pseudoToMCOpcode</a>(Opcode));</div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  }</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160; </div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#afb5a8099c7351303ef337ec57d5e8e24">isStackAccess</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a75d714113557721ffd5bd3d06dc79642">isSGPRStackAccess</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160; </div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ab92f90456dfda18d91d3531204e5cc33">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;                               <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a1a819579880816f46644139609f4de8c">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;                              <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160; </div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a31d7b26c45988dda37e32395313029eb">getInstBundleSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0ced2d6b15f87f297ec231c753e624e6">getInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160; </div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a16c0128051315d3d5cc1f32047c7449c">mayAccessFlatAddressSpace</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160; </div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a0a7deb17cce3406bd32958ed7b234d89">isNonUniformBranchInstr</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Instr) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160; </div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ac52fb1cbf5beca84fddfdfe48e7e3133">convertNonUniformIfRegion</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *IfEntry,</div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;                                 <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *IfEnd) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160; </div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a8762c11a12f1ce6910169c87c7ffbc06">convertNonUniformLoopRegion</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopEntry,</div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;                                   <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopEnd) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160; </div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  std::pair&lt;unsigned, unsigned&gt;</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  <a class="code" href="classllvm_1_1SIInstrInfo.html#af346776aba97ebc30be21629ac0eadb9">decomposeMachineOperandsTargetFlags</a>(<span class="keywordtype">unsigned</span> TF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160; </div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;int, const char *&gt;</a>&gt;</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;  <a class="code" href="classllvm_1_1SIInstrInfo.html#abb7d43f6cef90b6a7954a38c64fd31d6">getSerializableTargetIndices</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160; </div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  <a class="code" href="classllvm_1_1SIInstrInfo.html#a1bb14a9b3b3a3886cead6fd320980b3a">getSerializableDirectMachineOperandTargetFlags</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160; </div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;MachineMemOperand::Flags, const char *&gt;</a>&gt;</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  <a class="code" href="classllvm_1_1SIInstrInfo.html#ad2a37b361832888b7decb77cfdf3d465">getSerializableMachineMemOperandTargetFlags</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160; </div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  <a class="code" href="classllvm_1_1SIInstrInfo.html#ab56dfc46c9da130d7a7e06d7d6588164">CreateTargetPostRAHazardRecognizer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II,</div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160; </div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;  <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  <a class="code" href="classllvm_1_1SIInstrInfo.html#ab56dfc46c9da130d7a7e06d7d6588164">CreateTargetPostRAHazardRecognizer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160; </div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;  <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;  <a class="code" href="classllvm_1_1SIInstrInfo.html#a4ab6232188433548694ea1a9a98d542f">CreateTargetMIHazardRecognizer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II,</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160; </div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a4caa6a9d1e0cbdab6787bf09d96bc082">isBasicBlockPrologue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160; </div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#aea3489e1fa192776df90b3f6b8e66511">createPHIDestinationCopy</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;                                         <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsPt,</div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> Src,</div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;                                         <a class="code" href="classllvm_1_1Register.html">Register</a> Dst) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160; </div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#a454f04c1cce23ff2b87305df8909ab33">createPHISourceCopy</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;                                    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsPt,</div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> Src,</div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;                                    <span class="keywordtype">unsigned</span> SrcSubReg,</div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;                                    <a class="code" href="classllvm_1_1Register.html">Register</a> Dst) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160; </div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a4b7d2799877b8bf1ebd139ef268ee7d6">isWave32</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment">  /// Return a partially built integer add instruction without carry.</span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment">  /// Caller must add source operands.</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment">  /// For pre-GFX9 it will generate unused carry destination operand.</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment">  /// TODO: After GFX9 it should return a no-carry operation.</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1SIInstrInfo.html#a15fe0ce54453ae7355ee50ef1beb52a0">getAddNoCarry</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;                                    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;                                    <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160; </div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1SIInstrInfo.html#a15fe0ce54453ae7355ee50ef1beb52a0">getAddNoCarry</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;                                    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;                                    <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg,</div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;                                    <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> &amp;RS) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160; </div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a6ca25d96b652c00368600bd3845f5591">isKillTerminator</a>(<span class="keywordtype">unsigned</span> Opcode);</div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code" href="classllvm_1_1SIInstrInfo.html#a339cb5c023edce57dbe8c60c466b0f68">getKillTerminatorFromPseudo</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160; </div>
<div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13"> 1134</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">isLegalMUBUFImmOffset</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>) {</div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    <span class="keywordflow">return</span> isUInt&lt;12&gt;(<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>);</div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;  }</div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">  /// Returns if \p Offset is legal for the subtarget as the offset to a FLAT</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">  /// encoded instruction. If \p Signed, this is for an instruction that</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">  /// interprets the offset as signed.</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ab97de5c81e48922426466768a69b38bf">isLegalFLATOffset</a>(int64_t <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <span class="keywordtype">unsigned</span> AddrSpace,</div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;                         <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> FlatVariant) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment">  /// Split \p COffsetVal into {immediate offset field, remainder offset}</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">  /// values.</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment"></span>  std::pair&lt;int64_t, int64_t&gt; <a class="code" href="classllvm_1_1SIInstrInfo.html#a51b89f22fd1adb2250ed1a38ed01ff5a">splitFlatOffset</a>(int64_t COffsetVal,</div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;                                              <span class="keywordtype">unsigned</span> AddrSpace,</div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;                                              <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> FlatVariant) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment">  /// \brief Return a target-specific opcode if Opcode is a pseudo instruction.</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment">  /// Return -1 if the target-specific opcode for the pseudo instruction does</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment">  /// not exist. If Opcode is not a pseudo instruction, this is identity.</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">pseudoToMCOpcode</a>(<span class="keywordtype">int</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="comment">  /// \brief Check if this instruction should only be used by assembler.</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment">  /// Return true if this opcode should not be used by codegen.</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ab02ccaad1b78c3ebc1d06867f9c3e3b6">isAsmOnlyOpcode</a>(<span class="keywordtype">int</span> MCOp) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160; </div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#ac18c5827c119a73ea6f07b4ef4649654">getRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;TID, <span class="keywordtype">unsigned</span> OpNum,</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)</div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160; </div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ac76905a82cf568afc14dd95691c867f0">fixImplicitOperands</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160; </div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#aba962e46a3ab42206182058420cb876f">foldMemoryOperandImpl</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;                                      <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt,</div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;                                      <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;                                      <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = <span class="keyword">nullptr</span>,</div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;                                      <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160; </div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ab9c89059d817934a6c4432b698ba8171">getInstrLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;                           <span class="keywordtype">unsigned</span> *PredCost = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160; </div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  <a class="code" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25f">InstructionUniformity</a></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;  <a class="code" href="classllvm_1_1SIInstrInfo.html#a8e8f884db0a3faadefc981023902a1ec">getInstructionUniformity</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span> <span class="keyword">override</span> <span class="keyword">final</span>;</div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160; </div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  <a class="code" href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25f">InstructionUniformity</a></div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  <a class="code" href="classllvm_1_1SIInstrInfo.html#a125b690ac5caa9383822f14c597e792b">getGenericInstructionUniformity</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160; </div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a9bdb84393d9857645ae424328b9b1087"> 1183</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MIRFormatter.html">MIRFormatter</a> *<a class="code" href="classllvm_1_1SIInstrInfo.html#a9bdb84393d9857645ae424328b9b1087">getMIRFormatter</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;    <span class="keywordflow">if</span> (!Formatter.get())</div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;      Formatter = std::make_unique&lt;AMDGPUMIRFormatter&gt;();</div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    <span class="keywordflow">return</span> Formatter.get();</div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  }</div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160; </div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#a8221c74806acd5e0e133095c1bd6a3ce">getDSShaderTypeValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF);</div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160; </div>
<div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="classllvm_1_1SIInstrInfo.html#a73c5c62286bf6da4e995283f012602fc"> 1191</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;<a class="code" href="classllvm_1_1SIInstrInfo.html#a73c5c62286bf6da4e995283f012602fc">getSchedModel</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> SchedModel; }</div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160; </div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  <span class="comment">// Enforce operand&#39;s \p OpName even alignment if required by target.</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <span class="comment">// This is used if an operand is a 32 bit register but needs to be aligned</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  <span class="comment">// regardless.</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIInstrInfo.html#ae0196eca3002f5fd8c339ea859ddd12f">enforceOperandRCAlignment</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <a class="code" href="namespaceOpName.html">OpName</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;};</div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">/// \brief Returns true if a reg:subreg pair P has a TRC class</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="namespacellvm.html#ad1125e2fe4751891ae3e54013588b5bf"> 1200</a></span>&#160;<span class="comment"></span><span class="keyword">inline</span> <span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#ad1125e2fe4751891ae3e54013588b5bf">isOfRegClass</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> &amp;<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>,</div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;TRC,</div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;                         <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  <span class="keyword">auto</span> *RC = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.Reg);</div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.SubReg)</div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    <span class="keywordflow">return</span> RC == &amp;TRC;</div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  <span class="keyword">auto</span> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a>();</div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  <span class="keywordflow">return</span> RC == <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#af14d27fb00fd2058e8da7eec1489df19">getMatchingSuperRegClass</a>(RC, &amp;TRC, <a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>.SubReg);</div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;}</div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment">/// \brief Create RegSubRegPair from a register MachineOperand</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="comment"></span><span class="keyword">inline</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="namespacellvm.html#a08d85ca884294cf7a067290c1593fd50"> 1212</a></span>&#160;<a class="code" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> <a class="code" href="namespacellvm.html#a08d85ca884294cf7a067290c1593fd50">getRegSubRegPair</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>) {</div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>.isReg());</div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="PeepholeOptimizer_8cpp.html#a16005492b382a6a76abae848b4af2b83">TargetInstrInfo::RegSubRegPair</a>(<a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>.getReg(), <a class="code" href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">O</a>.getSubReg());</div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;}</div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment">/// \brief Return the SubReg component from REG_SEQUENCE</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment"></span><a class="code" href="PeepholeOptimizer_8cpp.html#a16005492b382a6a76abae848b4af2b83">TargetInstrInfo::RegSubRegPair</a> <a class="code" href="namespacellvm.html#a57f971ad6c752a26d68bf9a990e52e9a">getRegSequenceSubReg</a>(MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;                                                    <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">/// \brief Return the defining instruction for a given reg:subreg pair</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment">/// skipping copy like instructions and subreg-manipulation pseudos.</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="comment">/// Following another subreg of a reg:subreg isn&#39;t supported.</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment"></span>MachineInstr *<a class="code" href="namespacellvm.html#a7ca6bbc21c19a9a6b005aff44ca8562f">getVRegSubRegDef</a>(<span class="keyword">const</span> <a class="code" href="PeepholeOptimizer_8cpp.html#a16005492b382a6a76abae848b4af2b83">TargetInstrInfo::RegSubRegPair</a> &amp;<a class="code" href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a>,</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;                               MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">/// \brief Return false if EXEC is not changed between the def of \p VReg at \p</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="comment">/// DefMI and the use at \p UseMI. Should be run on SSA. Currently does not</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment">/// attempt to track between blocks.</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#a1a20c762703f9faa4263464684aae1ad">execMayBeModifiedBeforeUse</a>(<span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;                                Register VReg,</div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;                                <span class="keyword">const</span> MachineInstr &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;                                <span class="keyword">const</span> MachineInstr &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>);</div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">/// \brief Return false if EXEC is not changed between the def of \p VReg at \p</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">/// DefMI and all its uses. Should be run on SSA. Currently does not attempt to</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">/// track between blocks.</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="namespacellvm.html#afd734184546746d0ab64985a91368a14">execMayBeModifiedBeforeAnyUse</a>(<span class="keyword">const</span> MachineRegisterInfo &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;                                   Register VReg,</div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;                                   <span class="keyword">const</span> MachineInstr &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>);</div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160; </div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a> {</div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160; </div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ab0ccda834736fa549ceccbbb9d4aa340">getVOPe64</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160; </div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a17fda9e2f2cb60c24bfdec02d7793b86">getVOPe32</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160; </div>
<div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a721c83954a20f8b52f471cbafe2458bb">getSDWAOp</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160; </div>
<div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a2888339a06c839e6231a8391d379cc69">getDPPOp32</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160; </div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#aa98382e49aca921e295d8f8f80c61f6f">getDPPOp64</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160; </div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a08b135e0f9484354a83410d97d698b22">getBasicFromSDWAOp</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160; </div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a96286d8f7d90ece30046d826bbb71422">getCommuteRev</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160; </div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ac4c95246ad0278e01cc6e03560005f0b">getCommuteOrig</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160; </div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a5eb95c1fe12d25bcfe6d3b63f6148605">getAddr64Inst</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment">  /// Check if \p Opcode is an Addr64 opcode.</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="comment">  /// \returns \p Opcode if it is an Addr64 opcode, otherwise -1.</span></div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="comment"></span>  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#af7672ecd68ad0182beb360a4453b51ba">getIfAddr64Inst</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160; </div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a5965cc6ae8985160e076a4391a4e1181">getAtomicNoRetOp</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160; </div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a0b3f411f0032973ee08934a9d8611c8d">getSOPKOp</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment">  /// \returns SADDR form of a FLAT Global instruction given an \p Opcode</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="comment">  /// of a VADDR form.</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="comment"></span>  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a0a35ade96e14e74ae51d74559eeb2e5d">getGlobalSaddrOp</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment">  /// \returns VADDR form of a FLAT Global instruction given an \p Opcode</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment">  /// of a SADDR form.</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment"></span>  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a42e6f807e1852ff50f30ed48bce3abea">getGlobalVaddrOp</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160; </div>
<div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#af40d7434499e43e3d3f9c5d22bc7546f">getVCMPXNoSDstOp</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="comment">  /// \returns ST form with only immediate offset of a FLAT Scratch instruction</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment">  /// given an \p Opcode of an SS (SADDR) form.</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment"></span>  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a328299d8f8d9100f6eaadc2bbf13ba43">getFlatScratchInstSTfromSS</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment">  /// \returns SV (VADDR) form of a FLAT Scratch instruction given an \p Opcode</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment">  /// of an SVS (SADDR + VADDR) form.</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="comment"></span>  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a5c4e292db193538fa8ef82438d1ca2e2">getFlatScratchInstSVfromSVS</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">  /// \returns SS (SADDR) form of a FLAT Scratch instruction given an \p Opcode</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="comment">  /// of an SV (VADDR) form.</span></div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="comment"></span>  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#ae86326b2bc0ff967b391246b7c63b46f">getFlatScratchInstSSfromSV</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="comment">  /// \returns SV (VADDR) form of a FLAT Scratch instruction given an \p Opcode</span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="comment">  /// of an SS (SADDR) form.</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment"></span>  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a2c49a690cf18ca46eda313ffdfe93ac5">getFlatScratchInstSVfromSS</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">  /// \returns earlyclobber version of a MAC MFMA is exists.</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="comment"></span>  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a5ff7467be99b93194854ce84b534f711">getMFMAEarlyClobberOp</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment">  /// \returns v_cmpx version of a v_cmp instruction.</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="comment"></span>  <a class="code" href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div>
<div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a6e019b80f4d173031212a5a6319b5b64">getVCMPXOpFromVCMP</a>(<a class="code" href="classuint16__t.html">uint16_t</a> Opcode);</div>
<div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160; </div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9"> 1324</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">RSRC_DATA_FORMAT</a> = 0xf00000000000LL;</div>
<div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a5a55a26fbacd40b385e54565fdebc4dd"> 1325</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1AMDGPU.html#a5a55a26fbacd40b385e54565fdebc4dd">RSRC_ELEMENT_SIZE_SHIFT</a> = (32 + 19);</div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#ae0376d4668bb0a8b7d4afa76f6ce3fee"> 1326</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1AMDGPU.html#ae0376d4668bb0a8b7d4afa76f6ce3fee">RSRC_INDEX_STRIDE_SHIFT</a> = (32 + 21);</div>
<div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AMDGPU.html#a823f64d5695b8da6f9b418bd4dc55176"> 1327</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="namespacellvm_1_1AMDGPU.html#a823f64d5695b8da6f9b418bd4dc55176">RSRC_TID_ENABLE</a> = UINT64_C(1) &lt;&lt; (32 + 23);</div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160; </div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;} <span class="comment">// end namespace AMDGPU</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160; </div>
<div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SI.html"> 1331</a></span>&#160;<span class="keyword">namespace </span><a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> {</div>
<div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html"> 1332</a></span>&#160;<span class="keyword">namespace </span>KernelInputOffsets {</div>
<div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="comment">/// Offsets in bytes from the start of the input buffer</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612"> 1335</a></span>&#160;<span class="comment"></span><span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">Offsets</a> {</div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a857fe4edfc845f9b0eee86ace55971c8"> 1336</a></span>&#160;  <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a857fe4edfc845f9b0eee86ace55971c8">NGROUPS_X</a> = 0,</div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a114e8b572de0ca0a14b4beec74337b9f"> 1337</a></span>&#160;  <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a114e8b572de0ca0a14b4beec74337b9f">NGROUPS_Y</a> = 4,</div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a50479b16c92722ed623d81fe63879639"> 1338</a></span>&#160;  <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a50479b16c92722ed623d81fe63879639">NGROUPS_Z</a> = 8,</div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612acaf6a7dc31f80148ce9ad3eaa8871db2"> 1339</a></span>&#160;  <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612acaf6a7dc31f80148ce9ad3eaa8871db2">GLOBAL_SIZE_X</a> = 12,</div>
<div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612aa0fc2d47a80ef17faaee718a2659384d"> 1340</a></span>&#160;  <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612aa0fc2d47a80ef17faaee718a2659384d">GLOBAL_SIZE_Y</a> = 16,</div>
<div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a517d5b2e170532fbf6c01d5b69d7b7d6"> 1341</a></span>&#160;  <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a517d5b2e170532fbf6c01d5b69d7b7d6">GLOBAL_SIZE_Z</a> = 20,</div>
<div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612aad70bdccb9143514e90e2ffed213e4ae"> 1342</a></span>&#160;  <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612aad70bdccb9143514e90e2ffed213e4ae">LOCAL_SIZE_X</a> = 24,</div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a89d4956fc6fdfd046ec5650281c75e6b"> 1343</a></span>&#160;  <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a89d4956fc6fdfd046ec5650281c75e6b">LOCAL_SIZE_Y</a> = 28,</div>
<div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a8397b2e7a714eebb964c86930299ba2e"> 1344</a></span>&#160;  <a class="code" href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a8397b2e7a714eebb964c86930299ba2e">LOCAL_SIZE_Z</a> = 32</div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;};</div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160; </div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;} <span class="comment">// end namespace KernelInputOffsets</span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;} <span class="comment">// end namespace SI</span></div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160; </div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160; </div>
<div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#endif // LLVM_LIB_TARGET_AMDGPU_SIINSTRINFO_H</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a09ed4b8df3900d37518583f29bbb0144"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a09ed4b8df3900d37518583f29bbb0144">llvm::SIInstrInfo::areLoadsFromSameBasePtr</a></div><div class="ttdeci">bool areLoadsFromSameBasePtr(SDNode *Load0, SDNode *Load1, int64_t &amp;Offset0, int64_t &amp;Offset1) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00172">SIInstrInfo.cpp:172</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a857ec99c61bfc201bb60525234551102"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a857ec99c61bfc201bb60525234551102">llvm::SIInstrInfo::isIgnorableUse</a></div><div class="ttdeci">bool isIgnorableUse(const MachineOperand &amp;MO) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00166">SIInstrInfo.cpp:166</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af40d7434499e43e3d3f9c5d22bc7546f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af40d7434499e43e3d3f9c5d22bc7546f">llvm::AMDGPU::getVCMPXNoSDstOp</a></div><div class="ttdeci">LLVM_READONLY int getVCMPXNoSDstOp(uint16_t Opcode)</div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ae972e1a9bfca78b705492eca0fa93c21"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ae972e1a9bfca78b705492eca0fa93c21">llvm::SIInstrInfo::isMIMG</a></div><div class="ttdeci">bool isMIMG(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00506">SIInstrInfo.h:506</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ab4099cb524aff500420cd554be72e16d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab4099cb524aff500420cd554be72e16d">llvm::SIInstrInfo::isMTBUF</a></div><div class="ttdeci">bool isMTBUF(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00478">SIInstrInfo.h:478</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a324a232b4fdfd0993af2c0de8ab5a374"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a324a232b4fdfd0993af2c0de8ab5a374">llvm::SIInstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02705">SIInstrInfo.cpp:2705</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a6d85a4b5e2ddc4731835d9e0c55d4ae8"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6d85a4b5e2ddc4731835d9e0c55d4ae8">llvm::SIInstrInfo::findCommutedOpIndices</a></div><div class="ttdeci">bool findCommutedOpIndices(const MachineInstr &amp;MI, unsigned &amp;SrcOpIdx0, unsigned &amp;SrcOpIdx1) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02450">SIInstrInfo.cpp:2450</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a6c4c2a9d09070e2709f9725a915575e4"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6c4c2a9d09070e2709f9725a915575e4">llvm::SIInstrInfo::isAtomicRet</a></div><div class="ttdeci">static bool isAtomicRet(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00579">SIInstrInfo.h:579</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a35a34ad93d12d742710032a33f3ecb57"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a35a34ad93d12d742710032a33f3ecb57">llvm::SIInstrInfo::insertNoops</a></div><div class="ttdeci">void insertNoops(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned Quantity) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01837">SIInstrInfo.cpp:1837</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a585c7de40f618667f419b94928255632"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a585c7de40f618667f419b94928255632">llvm::SIInstrInfo::isFLAT</a></div><div class="ttdeci">bool isFLAT(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00551">SIInstrInfo.h:551</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992dade5bdaea3c9b894b4d8d07410372c7f1"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dade5bdaea3c9b894b4d8d07410372c7f1">llvm::SIInstrFlags::FPDPRounding</a></div><div class="ttdeci">@ FPDPRounding</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00111">SIDefines.h:111</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992dab20a2dd15666d86af4e1fdeb88b1be7c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dab20a2dd15666d86af4e1fdeb88b1be7c">llvm::SIInstrFlags::SALU</a></div><div class="ttdeci">@ SALU</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00029">SIDefines.h:29</a></div></div>
<div class="ttc" id="aCompiler_8h_html_ab8e0eab61769d9974aeed9345ce11baf"><div class="ttname"><a href="Compiler_8h.html#ab8e0eab61769d9974aeed9345ce11baf">LLVM_READONLY</a></div><div class="ttdeci">#define LLVM_READONLY</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00196">Compiler.h:196</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad7b97d5468dc585811f9ee483258e74b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad7b97d5468dc585811f9ee483258e74b">llvm::SIInstrInfo::isDPP</a></div><div class="ttdeci">bool isDPP(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00633">SIInstrInfo.h:633</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a0213035c0c8aafb9c83ccab262d2e84f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0213035c0c8aafb9c83ccab262d2e84f">llvm::SIInstrInfo::isFLATGlobal</a></div><div class="ttdeci">bool isFLATGlobal(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00538">SIInstrInfo.h:538</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_acae141c2c150567424d8cc080976608e"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#acae141c2c150567424d8cc080976608e">llvm::SIInstrInfo::insertNE</a></div><div class="ttdeci">Register insertNE(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, Register SrcReg, int Value) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01268">SIInstrInfo.cpp:1268</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ab50cfc49b7fd5dcd5797fd5c2e528092"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab50cfc49b7fd5dcd5797fd5c2e528092">llvm::SIInstrInfo::isDisableWQM</a></div><div class="ttdeci">bool isDisableWQM(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00609">SIInstrInfo.h:609</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a64f165f45ca62b4d27bde48f484897da"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a64f165f45ca62b4d27bde48f484897da">llvm::SIInstrInfo::swapSourceModifiers</a></div><div class="ttdeci">bool swapSourceModifiers(MachineInstr &amp;MI, MachineOperand &amp;Src0, unsigned Src0OpName, MachineOperand &amp;Src1, unsigned Src1OpName) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02348">SIInstrInfo.cpp:2348</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00107">AArch64ExpandPseudoInsts.cpp:107</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a88cd70c26e65e8c622336b8d1b5ecc1e"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a88cd70c26e65e8c622336b8d1b5ecc1e">llvm::SIInstrInfo::hasFPClamp</a></div><div class="ttdeci">static bool hasFPClamp(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00748">SIInstrInfo.h:748</a></div></div>
<div class="ttc" id="anamespacellvm_html_a615f4542f26ca7383f06e780996f8ef3"><div class="ttname"><a href="namespacellvm.html#a615f4542f26ca7383f06e780996f8ef3">llvm::MONoClobber</a></div><div class="ttdeci">static const MachineMemOperand::Flags MONoClobber</div><div class="ttdoc">Mark the MMO of a uniform load if there are no potentially clobbering stores on any path from the sta...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00041">SIInstrInfo.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_abe3f4df7c81b52adcd9a67f4c0937634"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#abe3f4df7c81b52adcd9a67f4c0937634">llvm::SIInstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">bool isSchedulingBoundary(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03612">SIInstrInfo.cpp:3612</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5ff7467be99b93194854ce84b534f711"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5ff7467be99b93194854ce84b534f711">llvm::AMDGPU::getMFMAEarlyClobberOp</a></div><div class="ttdeci">LLVM_READONLY int getMFMAEarlyClobberOp(uint16_t Opcode)</div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_acb7c4c826cd2ba559b369d732208fc07"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#acb7c4c826cd2ba559b369d732208fc07">llvm::SIInstrInfo::isDualSourceBlendEXP</a></div><div class="ttdeci">static bool isDualSourceBlendEXP(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00559">SIInstrInfo.h:559</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a2c49a690cf18ca46eda313ffdfe93ac5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a2c49a690cf18ca46eda313ffdfe93ac5">llvm::AMDGPU::getFlatScratchInstSVfromSS</a></div><div class="ttdeci">LLVM_READONLY int getFlatScratchInstSVfromSS(uint16_t Opcode)</div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad1f10f87fb228c645dab08a31a02d0a6"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad1f10f87fb228c645dab08a31a02d0a6">llvm::SIInstrInfo::isSGPRSpill</a></div><div class="ttdeci">static bool isSGPRSpill(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00621">SIInstrInfo.h:621</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a85e762ca75d1db9247a7d659fbf77d2a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a85e762ca75d1db9247a7d659fbf77d2a">llvm::SIInstrInfo::isVINTERP</a></div><div class="ttdeci">static bool isVINTERP(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00702">SIInstrInfo.h:702</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aa1fc08ee7f9afef760e977c0d05ec1ad"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aa1fc08ee7f9afef760e977c0d05ec1ad">llvm::SIInstrInfo::isSOP2</a></div><div class="ttdeci">bool isSOP2(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00390">SIInstrInfo.h:390</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aedb55bd2a3f524ae536b9c0ef17e41c0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aedb55bd2a3f524ae536b9c0ef17e41c0">llvm::SIInstrInfo::isFixedSize</a></div><div class="ttdeci">static bool isFixedSize(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00740">SIInstrInfo.h:740</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a0e2008041a23dfc43ff1e90b014a2936"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a0e2008041a23dfc43ff1e90b014a2936">llvm::SIRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned RCID) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l03042">SIRegisterInfo.cpp:3042</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a657f9370200aef683a600a5050624e6b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a657f9370200aef683a600a5050624e6b">llvm::SIInstrInfo::isMAI</a></div><div class="ttdeci">bool isMAI(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00665">SIInstrInfo.h:665</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da4b3bb80273571c42a8b35d5e952034c9"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4b3bb80273571c42a8b35d5e952034c9">llvm::SIInstrFlags::VOP3P</a></div><div class="ttdeci">@ VOP3P</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00046">SIDefines.h:46</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da6edf620aaa09a9f39b50177b8fa809d4"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da6edf620aaa09a9f39b50177b8fa809d4">llvm::SIInstrFlags::TRANS</a></div><div class="ttdeci">@ TRANS</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00051">SIDefines.h:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a9fac55ed154a25a20608a5f71dc833c0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a9fac55ed154a25a20608a5f71dc833c0">llvm::SIInstrInfo::materializeImmediate</a></div><div class="ttdeci">void materializeImmediate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, Register DestReg, int64_t Value) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01068">SIInstrInfo.cpp:1068</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a12dd3d67cb6eaad5443d1d2bf367e8f0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a12dd3d67cb6eaad5443d1d2bf367e8f0">llvm::SIInstrInfo::getClampMask</a></div><div class="ttdeci">uint64_t getClampMask(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00760">SIInstrInfo.h:760</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a64e3c3928f613445e6a6c1f3b1073744"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a64e3c3928f613445e6a6c1f3b1073744">llvm::SIInstrInfo::isReallyTriviallyReMaterializable</a></div><div class="ttdeci">bool isReallyTriviallyReMaterializable(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00108">SIInstrInfo.cpp:108</a></div></div>
<div class="ttc" id="anamespacellvm_html_a08d85ca884294cf7a067290c1593fd50"><div class="ttname"><a href="namespacellvm.html#a08d85ca884294cf7a067290c1593fd50">llvm::getRegSubRegPair</a></div><div class="ttdeci">TargetInstrInfo::RegSubRegPair getRegSubRegPair(const MachineOperand &amp;O)</div><div class="ttdoc">Create RegSubRegPair from a register MachineOperand.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01212">SIInstrInfo.h:1212</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a0d8a3508b676977a0396a0bb055c0a03"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0d8a3508b676977a0396a0bb055c0a03">llvm::SIInstrInfo::isNeverUniform</a></div><div class="ttdeci">static bool isNeverUniform(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00784">SIInstrInfo.h:784</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534">llvm::MCOI::OPERAND_IMMEDIATE</a></div><div class="ttdeci">@ OPERAND_IMMEDIATE</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00060">MCInstrDesc.h:60</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5965cc6ae8985160e076a4391a4e1181"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5965cc6ae8985160e076a4391a4e1181">llvm::AMDGPU::getAtomicNoRetOp</a></div><div class="ttdeci">LLVM_READONLY int getAtomicNoRetOp(uint16_t Opcode)</div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aabb9a8e62924675b70fc1f53021735f4"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aabb9a8e62924675b70fc1f53021735f4">llvm::SIInstrInfo::usesLGKM_CNT</a></div><div class="ttdeci">static bool usesLGKM_CNT(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00718">SIInstrInfo.h:718</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aea20d1c20096fa82081f0b56e083dd32"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aea20d1c20096fa82081f0b56e083dd32">llvm::SIInstrInfo::usesVM_CNT</a></div><div class="ttdeci">static bool usesVM_CNT(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00714">SIInstrInfo.h:714</a></div></div>
<div class="ttc" id="aREADME-SSE_8txt_html_a63d206a063eefcdf8c318ded97b65020"><div class="ttname"><a href="README-SSE_8txt.html#a63d206a063eefcdf8c318ded97b65020">P</a></div><div class="ttdeci">This currently compiles esp xmm0 movsd esp eax eax esp ret We should use not the dag combiner This is because dagcombine2 needs to be able to see through the X86ISD::Wrapper which DAGCombine can t really do The code for turning x load into a single vector load is target independent and should be moved to the dag combiner The code for turning x load into a vector load can only handle a direct load from a global or a direct load from the stack It should be generalized to handle any load from P</div><div class="ttdef"><b>Definition:</b> <a href="README-SSE_8txt_source.html#l00411">README-SSE.txt:411</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a0aab14aaa9761a9af59b094090851ca3"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0aab14aaa9761a9af59b094090851ca3">llvm::SIInstrInfo::isVOP3</a></div><div class="ttdeci">static bool isVOP3(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00442">SIInstrInfo.h:442</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad6ea5d87214dc42f15929ac6d1283d8c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad6ea5d87214dc42f15929ac6d1283d8c">llvm::SIInstrInfo::doesNotReadTiedSource</a></div><div class="ttdeci">bool doesNotReadTiedSource(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00792">SIInstrInfo.h:792</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a12bfd4ca919a2fdb6f1c03d5c2859e54"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a12bfd4ca919a2fdb6f1c03d5c2859e54">llvm::SIInstrInfo::hasVGPRUses</a></div><div class="ttdeci">bool hasVGPRUses(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00804">SIInstrInfo.h:804</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612aa0fc2d47a80ef17faaee718a2659384d"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612aa0fc2d47a80ef17faaee718a2659384d">llvm::SI::KernelInputOffsets::GLOBAL_SIZE_Y</a></div><div class="ttdeci">@ GLOBAL_SIZE_Y</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01340">SIInstrInfo.h:1340</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a75ab509751b75f67128683efcbef3e71"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a75ab509751b75f67128683efcbef3e71">llvm::SIInstrInfo::getMovOpcode</a></div><div class="ttdeci">unsigned getMovOpcode(const TargetRegisterClass *DstRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01281">SIInstrInfo.cpp:1281</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ae6b4c62a3fb13c8ee7c8fd227b004aa4"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ae6b4c62a3fb13c8ee7c8fd227b004aa4">llvm::SIInstrInfo::isSOPP</a></div><div class="ttdeci">bool isSOPP(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00414">SIInstrInfo.h:414</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a6c6831e85182fd706818bd9196f8604a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6c6831e85182fd706818bd9196f8604a">llvm::SIInstrInfo::isBufferSMRD</a></div><div class="ttdeci">bool isBufferSMRD(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07887">SIInstrInfo.cpp:7887</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ac1656e5749e564620d30b6c2bd704f11"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac1656e5749e564620d30b6c2bd704f11">llvm::SIInstrInfo::getNumWaitStates</a></div><div class="ttdeci">static unsigned getNumWaitStates(const MachineInstr &amp;MI)</div><div class="ttdoc">Return the number of wait states that result from executing this instruction.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01866">SIInstrInfo.cpp:1866</a></div></div>
<div class="ttc" id="aclassllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00149">TargetRegistry.h:149</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bbaf8bf104f053c930813dce1aa8b9f9f7c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbaf8bf104f053c930813dce1aa8b9f9f7c">llvm::SIInstrInfo::MO_GOTPCREL32</a></div><div class="ttdeci">@ MO_GOTPCREL32</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00161">SIInstrInfo.h:161</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a835ce544e7ae111f1889501136ea6b3d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a835ce544e7ae111f1889501136ea6b3d">llvm::SIInstrInfo::isImmOperandLegal</a></div><div class="ttdeci">bool isImmOperandLegal(const MachineInstr &amp;MI, unsigned OpNo, const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03846">SIInstrInfo.cpp:3846</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a8762c11a12f1ce6910169c87c7ffbc06"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a8762c11a12f1ce6910169c87c7ffbc06">llvm::SIInstrInfo::convertNonUniformLoopRegion</a></div><div class="ttdeci">void convertNonUniformLoopRegion(MachineBasicBlock *LoopEntry, MachineBasicBlock *LoopEnd) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07700">SIInstrInfo.cpp:7700</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a4c2569a20f3cd4919625f6409b53d657"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4c2569a20f3cd4919625f6409b53d657">llvm::SIInstrInfo::isHighLatencyDef</a></div><div class="ttdeci">bool isHighLatencyDef(int Opc) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07530">SIInstrInfo.cpp:7530</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a72af200d9640277de56f3c208181a9fb"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a72af200d9640277de56f3c208181a9fb">llvm::SIInstrInfo::isDisableWQM</a></div><div class="ttdeci">static bool isDisableWQM(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00605">SIInstrInfo.h:605</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a4d8d351faef4293dcc8a164ce2f87d5c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4d8d351faef4293dcc8a164ce2f87d5c">llvm::SIInstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02834">SIInstrInfo.cpp:2834</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a96da06741a80bacedc0da0469394eff3"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a96da06741a80bacedc0da0469394eff3">llvm::SIInstrInfo::analyzeBranchImpl</a></div><div class="ttdeci">bool analyzeBranchImpl(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02662">SIInstrInfo.cpp:2662</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a9a8fba38c0c431dd917ceff91ccdbd73"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a9a8fba38c0c431dd917ceff91ccdbd73">llvm::SIInstrInfo::isScalarStore</a></div><div class="ttdeci">static bool isScalarStore(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00732">SIInstrInfo.h:732</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_aed4562ccf898feaf2eb6cf5555b5084d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">llvm::MachineRegisterInfo::getTargetRegisterInfo</a></div><div class="ttdeci">const TargetRegisterInfo * getTargetRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00156">MachineRegisterInfo.h:156</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aea3489e1fa192776df90b3f6b8e66511"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aea3489e1fa192776df90b3f6b8e66511">llvm::SIInstrInfo::createPHIDestinationCopy</a></div><div class="ttdeci">MachineInstr * createPHIDestinationCopy(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsPt, const DebugLoc &amp;DL, Register Src, Register Dst) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08275">SIInstrInfo.cpp:8275</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992daeac247ab12a49434e1142ece1a35379b"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daeac247ab12a49434e1142ece1a35379b">llvm::SIInstrFlags::IntClamp</a></div><div class="ttdeci">@ IntClamp</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00092">SIDefines.h:92</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a2d40ab246e329190bbf36cd93fd88e83"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a2d40ab246e329190bbf36cd93fd88e83">llvm::SIInstrInfo::isEXP</a></div><div class="ttdeci">static bool isEXP(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00555">SIInstrInfo.h:555</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad4445a2ce5876c120e2a6e6796edaf5c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad4445a2ce5876c120e2a6e6796edaf5c">llvm::SIInstrInfo::convertToThreeAddress</a></div><div class="ttdeci">MachineInstr * convertToThreeAddress(MachineInstr &amp;MI, LiveVariables *LV, LiveIntervals *LIS) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03380">SIInstrInfo.cpp:3380</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a826c5f2bb260d27a430d48225e03383e"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a826c5f2bb260d27a430d48225e03383e">llvm::SIInstrInfo::isFoldableCopy</a></div><div class="ttdeci">static bool isFoldableCopy(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02997">SIInstrInfo.cpp:2997</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a2c55e5649ff9412a08e823c28ee00b37"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a2c55e5649ff9412a08e823c28ee00b37">llvm::SIInstrInfo::moveToVALU</a></div><div class="ttdeci">MachineBasicBlock * moveToVALU(MachineInstr &amp;MI, MachineDominatorTree *MDT=nullptr) const</div><div class="ttdoc">Replace this instruction's opcode with the equivalent VALU opcode.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06155">SIInstrInfo.cpp:6155</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00463">SelectionDAGNodes.h:463</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ac49e04076b2aaf96a7497774136482f3"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac49e04076b2aaf96a7497774136482f3">llvm::SIInstrInfo::modifiesModeRegister</a></div><div class="ttdeci">static bool modifiesModeRegister(const MachineInstr &amp;MI)</div><div class="ttdoc">Return true if the instruction modifies the mode register.q.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03653">SIInstrInfo.cpp:3653</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a0b3f411f0032973ee08934a9d8611c8d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0b3f411f0032973ee08934a9d8611c8d">llvm::AMDGPU::getSOPKOp</a></div><div class="ttdeci">LLVM_READONLY int getSOPKOp(uint16_t Opcode)</div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a91182af2c28f7c3e0654a2c7d33150f4"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a91182af2c28f7c3e0654a2c7d33150f4">llvm::SIInstrInfo::isSDWA</a></div><div class="ttdeci">bool isSDWA(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00454">SIInstrInfo.h:454</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da484d7c83afcf07dd63b198f5d317cc1c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da484d7c83afcf07dd63b198f5d317cc1c">llvm::SIInstrFlags::SOPK_ZEXT</a></div><div class="ttdeci">@ SOPK_ZEXT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00080">SIDefines.h:80</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aa73d2c1e9830ef93cfc4355a334a3f49"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aa73d2c1e9830ef93cfc4355a334a3f49">llvm::SIInstrInfo::isMUBUF</a></div><div class="ttdeci">bool isMUBUF(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00470">SIInstrInfo.h:470</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ab4066528dcb90837f8f1c5c69ce14a6f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab4066528dcb90837f8f1c5c69ce14a6f">llvm::SIInstrInfo::isWMMA</a></div><div class="ttdeci">bool isWMMA(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00682">SIInstrInfo.h:682</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992daa1db6db58e0bae030fb7277723deb3a9"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daa1db6db58e0bae030fb7277723deb3a9">llvm::SIInstrFlags::SOP1</a></div><div class="ttdeci">@ SOP1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00033">SIDefines.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a0a35ade96e14e74ae51d74559eeb2e5d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a0a35ade96e14e74ae51d74559eeb2e5d">llvm::AMDGPU::getGlobalSaddrOp</a></div><div class="ttdeci">LLVM_READONLY int getGlobalSaddrOp(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da2f0e3ce334e6b7fa59a2822e2770ab1d"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da2f0e3ce334e6b7fa59a2822e2770ab1d">llvm::SIInstrFlags::SOP2</a></div><div class="ttdeci">@ SOP2</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00034">SIDefines.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARMII_html_a7d414894ef8cdc39b147eb7e0d7e4305a479711d0ab662307550fc709665589ea"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#a7d414894ef8cdc39b147eb7e0d7e4305a479711d0ab662307550fc709665589ea">llvm::ARMII::VecSize</a></div><div class="ttdeci">@ VecSize</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00421">ARMBaseInfo.h:421</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a1a819579880816f46644139609f4de8c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a1a819579880816f46644139609f4de8c">llvm::SIInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07570">SIInstrInfo.cpp:7570</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ac1b8098108d7629973d94015838b8904"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac1b8098108d7629973d94015838b8904">llvm::SIInstrInfo::isVOP3P</a></div><div class="ttdeci">static bool isVOP3P(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00645">SIInstrInfo.h:645</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da3240de017ea18f8b8daf38bc4d927294"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3240de017ea18f8b8daf38bc4d927294">llvm::SIInstrFlags::SOPP</a></div><div class="ttdeci">@ SOPP</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00037">SIDefines.h:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ab02ccaad1b78c3ebc1d06867f9c3e3b6"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab02ccaad1b78c3ebc1d06867f9c3e3b6">llvm::SIInstrInfo::isAsmOnlyOpcode</a></div><div class="ttdeci">bool isAsmOnlyOpcode(int MCOp) const</div><div class="ttdoc">Check if this instruction should only be used by assembler.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08024">SIInstrInfo.cpp:8024</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00032">GCNSubtarget.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ab54d6d16078e78dfe594321574f39223"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab54d6d16078e78dfe594321574f39223">llvm::SIInstrInfo::isVGPRSpill</a></div><div class="ttdeci">static bool isVGPRSpill(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00613">SIInstrInfo.h:613</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bba31e6af0765d85a29b3539b4b14a42998"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba31e6af0765d85a29b3539b4b14a42998">llvm::SIInstrInfo::MO_MASK</a></div><div class="ttdeci">@ MO_MASK</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00155">SIInstrInfo.h:155</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ab56dfc46c9da130d7a7e06d7d6588164"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab56dfc46c9da130d7a7e06d7d6588164">llvm::SIInstrInfo::CreateTargetPostRAHazardRecognizer</a></div><div class="ttdeci">ScheduleHazardRecognizer * CreateTargetPostRAHazardRecognizer(const InstrItineraryData *II, const ScheduleDAG *DAG) const override</div><div class="ttdoc">This is used by the post-RA scheduler (SchedulePostRAList.cpp).</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07758">SIInstrInfo.cpp:7758</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_af0c31a9fd43cc1a320582913a2f27ece"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#af0c31a9fd43cc1a320582913a2f27ece">llvm::SIInstrInfo::getScratchRsrcWords23</a></div><div class="ttdeci">uint64_t getScratchRsrcWords23() const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07500">SIInstrInfo.cpp:7500</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bbae1cf0b40cb6ab32eca2bb094dbf01c87"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbae1cf0b40cb6ab32eca2bb094dbf01c87">llvm::SIInstrInfo::MO_GOTPCREL</a></div><div class="ttdeci">@ MO_GOTPCREL</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00159">SIInstrInfo.h:159</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a3d948b7e2917067bdbab9e5ca0fff861"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a3d948b7e2917067bdbab9e5ca0fff861">llvm::SIInstrInfo::doesNotReadTiedSource</a></div><div class="ttdeci">static bool doesNotReadTiedSource(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00788">SIInstrInfo.h:788</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a14d33066a44cffac139a9ab987c34c6d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a14d33066a44cffac139a9ab987c34c6d">llvm::SIInstrInfo::getIndirectRegWriteMovRelPseudo</a></div><div class="ttdeci">const MCInstrDesc &amp; getIndirectRegWriteMovRelPseudo(unsigned VecSize, unsigned EltSize, bool IsSGPR) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01421">SIInstrInfo.cpp:1421</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a27efe1286cc31f5fc95355af30b0356c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">LLVM_READONLY int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx)</div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da3f6b33151573e94a6ef7f14b809dbe70"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3f6b33151573e94a6ef7f14b809dbe70">llvm::SIInstrFlags::EXP</a></div><div class="ttdeci">@ EXP</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00058">SIDefines.h:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_afff49d92e227fa12fc068d203a22bd15"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#afff49d92e227fa12fc068d203a22bd15">llvm::SIInstrInfo::hasAnyModifiersSet</a></div><div class="ttdeci">bool hasAnyModifiersSet(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03901">SIInstrInfo.cpp:3901</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad6c11ec8de146c5e79bfd5dea3cfab01"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad6c11ec8de146c5e79bfd5dea3cfab01">llvm::SIInstrInfo::isBranchOffsetInRange</a></div><div class="ttdeci">bool isBranchOffsetInRange(unsigned BranchOpc, int64_t BrOffset) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02474">SIInstrInfo.cpp:2474</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad8e550107fa28c8e3869a5b28dad59b9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad8e550107fa28c8e3869a5b28dad59b9">llvm::SIInstrInfo::insertNoop</a></div><div class="ttdeci">void insertNoop(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01832">SIInstrInfo.cpp:1832</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da19795cb02079a5e5d58e8a5df3b6ba4b"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da19795cb02079a5e5d58e8a5df3b6ba4b">llvm::SIInstrFlags::VGPRSpill</a></div><div class="ttdeci">@ VGPRSpill</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00063">SIDefines.h:63</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a4caa6a9d1e0cbdab6787bf09d96bc082"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4caa6a9d1e0cbdab6787bf09d96bc082">llvm::SIInstrInfo::isBasicBlockPrologue</a></div><div class="ttdeci">bool isBasicBlockPrologue(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07814">SIInstrInfo.cpp:7814</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad88bfb92ca2f7d419adc7e6645406a7c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad88bfb92ca2f7d419adc7e6645406a7c">llvm::SIInstrInfo::insertVectorSelect</a></div><div class="ttdeci">void insertVectorSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, Register DstReg, ArrayRef&lt; MachineOperand &gt; Cond, Register TrueReg, Register FalseReg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01129">SIInstrInfo.cpp:1129</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aa2d1485717248598c2a6ae6ca262e94e"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aa2d1485717248598c2a6ae6ca262e94e">llvm::SIInstrInfo::isVOP1</a></div><div class="ttdeci">bool isVOP1(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00430">SIInstrInfo.h:430</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ac76905a82cf568afc14dd95691c867f0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac76905a82cf568afc14dd95691c867f0">llvm::SIInstrInfo::fixImplicitOperands</a></div><div class="ttdeci">void fixImplicitOperands(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07877">SIInstrInfo.cpp:7877</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">llvm::TargetInstrInfo::RegSubRegPair</a></div><div class="ttdoc">A pair composed of a register and a sub-register index.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00494">TargetInstrInfo.h:494</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a60186bc8b94ad7c8cd4eb4d253ca906f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a60186bc8b94ad7c8cd4eb4d253ca906f">llvm::SIInstrInfo::isVOPC</a></div><div class="ttdeci">bool isVOPC(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00462">SIInstrInfo.h:462</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da953a5ba3766c4aea8d9b8eeeba722679"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da953a5ba3766c4aea8d9b8eeeba722679">llvm::SIInstrFlags::DS</a></div><div class="ttdeci">@ DS</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00060">SIDefines.h:60</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992dae0063a0501793fcbc332d543bd1541bc"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dae0063a0501793fcbc332d543bd1541bc">llvm::SIInstrFlags::DisableWQM</a></div><div class="ttdeci">@ DisableWQM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00078">SIDefines.h:78</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab0ccda834736fa549ceccbbb9d4aa340"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab0ccda834736fa549ceccbbb9d4aa340">llvm::AMDGPU::getVOPe64</a></div><div class="ttdeci">LLVM_READONLY int getVOPe64(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992daf5dfd8c9db8b07c80292e662aa96c6a7"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daf5dfd8c9db8b07c80292e662aa96c6a7">llvm::SIInstrFlags::VM_CNT</a></div><div class="ttdeci">@ VM_CNT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00073">SIDefines.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a829e9621ba24a27ddaaccfb4b0f58308"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a829e9621ba24a27ddaaccfb4b0f58308">llvm::SIInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, Register DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01777">SIInstrInfo.cpp:1777</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_acd85372be31eb6cd26e75c961e2ca5fa"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#acd85372be31eb6cd26e75c961e2ca5fa">llvm::SIInstrInfo::hasUnwantedEffectsWhenEXECEmpty</a></div><div class="ttdeci">bool hasUnwantedEffectsWhenEXECEmpty(const MachineInstr &amp;MI) const</div><div class="ttdoc">Whether we must prevent this instruction from executing with EXEC = 0.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03660">SIInstrInfo.cpp:3660</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a0df02605d5e00cad00c3b7f4aef3aa14"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0df02605d5e00cad00c3b7f4aef3aa14">llvm::SIInstrInfo::getOpSize</a></div><div class="ttdeci">unsigned getOpSize(uint16_t Opcode, unsigned OpNo) const</div><div class="ttdoc">Return the size in bytes of the operand OpNo on the given.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00924">SIInstrInfo.h:924</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a4b7d2799877b8bf1ebd139ef268ee7d6"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4b7d2799877b8bf1ebd139ef268ee7d6">llvm::SIInstrInfo::isWave32</a></div><div class="ttdeci">bool isWave32() const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08310">SIInstrInfo.cpp:8310</a></div></div>
<div class="ttc" id="anamespacellvm_html_a73257f51950d9ea50955e3fb9c724a25"><div class="ttname"><a href="namespacellvm.html#a73257f51950d9ea50955e3fb9c724a25">llvm::get</a></div><div class="ttdeci">decltype(auto) get(const PointerIntPair&lt; PointerTy, IntBits, IntType, PtrTraits, Info &gt; &amp;Pair)</div><div class="ttdef"><b>Definition:</b> <a href="PointerIntPair_8h_source.html#l00234">PointerIntPair.h:234</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad20315758fcf345ce175df966fae0c82"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad20315758fcf345ce175df966fae0c82">llvm::SIInstrInfo::isWMMA</a></div><div class="ttdeci">static bool isWMMA(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00678">SIInstrInfo.h:678</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a4e8b8e35244538ba4a04d756420454ba"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4e8b8e35244538ba4a04d756420454ba">llvm::SIInstrInfo::isVOPC</a></div><div class="ttdeci">static bool isVOPC(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00458">SIInstrInfo.h:458</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperandInfo_html"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html">llvm::MCOperandInfo</a></div><div class="ttdoc">This holds information about one operand of a machine instruction, indicating the register class for ...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00085">MCInstrDesc.h:85</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aae844768b9501609ab55c31b3c4f6ea5"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aae844768b9501609ab55c31b3c4f6ea5">llvm::SIInstrInfo::canShrink</a></div><div class="ttdeci">bool canShrink(const MachineInstr &amp;MI, const MachineRegisterInfo &amp;MRI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03906">SIInstrInfo.cpp:3906</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ac4c95246ad0278e01cc6e03560005f0b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ac4c95246ad0278e01cc6e03560005f0b">llvm::AMDGPU::getCommuteOrig</a></div><div class="ttdeci">LLVM_READONLY int getCommuteOrig(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da046343a654627954ce26d0e7531e12f7"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da046343a654627954ce26d0e7531e12f7">llvm::SIInstrFlags::IsAtomicRet</a></div><div class="ttdeci">@ IsAtomicRet</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00129">SIDefines.h:129</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddace83cf304d65cdb6b3b22cc485eed877"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddace83cf304d65cdb6b3b22cc485eed877">llvm::MachineMemOperand::MOTargetFlag1</a></div><div class="ttdeci">@ MOTargetFlag1</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00150">MachineMemOperand.h:150</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da3f90dc3ee0272479ff77f144e37b8abc"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3f90dc3ee0272479ff77f144e37b8abc">llvm::SIInstrFlags::FIXED_SIZE</a></div><div class="ttdeci">@ FIXED_SIZE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00082">SIDefines.h:82</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ac5ef91f370e4eb770203cf33a176616a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac5ef91f370e4eb770203cf33a176616a">llvm::SIInstrInfo::hasDivergentBranch</a></div><div class="ttdeci">bool hasDivergentBranch(const MachineBasicBlock *MBB) const</div><div class="ttdoc">Return whether the block terminate with divergent branch.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02501">SIInstrInfo.cpp:2501</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ac3468d2a2ca1c2b1602a8088b314a40a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac3468d2a2ca1c2b1602a8088b314a40a">llvm::SIInstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00716">SIInstrInfo.cpp:716</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00682">MachineFunction.h:682</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bbab9b475527cd46e49f6208722a1034e92"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbab9b475527cd46e49f6208722a1034e92">llvm::SIInstrInfo::MO_NONE</a></div><div class="ttdeci">@ MO_NONE</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00157">SIInstrInfo.h:157</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bba2a19cea491a8770e242de4561299ee96"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba2a19cea491a8770e242de4561299ee96">llvm::SIInstrInfo::MO_GOTPCREL32_LO</a></div><div class="ttdeci">@ MO_GOTPCREL32_LO</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00162">SIInstrInfo.h:162</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_abdcf600002fd489c76924f2ec4f4fc0f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#abdcf600002fd489c76924f2ec4f4fc0f">llvm::SIInstrInfo::isMIMG</a></div><div class="ttdeci">static bool isMIMG(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00502">SIInstrInfo.h:502</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a942451ddbfccce7cef5bd4ad5789f564"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a942451ddbfccce7cef5bd4ad5789f564">llvm::SIInstrInfo::isSOPK</a></div><div class="ttdeci">bool isSOPK(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00406">SIInstrInfo.h:406</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a74a57155f2a7f277616abc8e72a26d4e"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a74a57155f2a7f277616abc8e72a26d4e">llvm::SIInstrInfo::isAtomicNoRet</a></div><div class="ttdeci">bool isAtomicNoRet(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00575">SIInstrInfo.h:575</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a0ced2d6b15f87f297ec231c753e624e6"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0ced2d6b15f87f297ec231c753e624e6">llvm::SIInstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07596">SIInstrInfo.cpp:7596</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a0480d6290cd95e40641f2af7a18fb764"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0480d6290cd95e40641f2af7a18fb764">llvm::SIInstrInfo::isInlineConstant</a></div><div class="ttdeci">bool isInlineConstant(const APInt &amp;Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03726">SIInstrInfo.cpp:3726</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_adbbf88b03dcc6927f63b144f40bbc54c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#adbbf88b03dcc6927f63b144f40bbc54c">llvm::SIInstrInfo::isSOPC</a></div><div class="ttdeci">static bool isSOPC(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00394">SIInstrInfo.h:394</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a73c5c62286bf6da4e995283f012602fc"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a73c5c62286bf6da4e995283f012602fc">llvm::SIInstrInfo::getSchedModel</a></div><div class="ttdeci">const TargetSchedModel &amp; getSchedModel() const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01191">SIInstrInfo.h:1191</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa98382e49aca921e295d8f8f80c61f6f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa98382e49aca921e295d8f8f80c61f6f">llvm::AMDGPU::getDPPOp64</a></div><div class="ttdeci">LLVM_READONLY int getDPPOp64(uint16_t Opcode)</div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a454f04c1cce23ff2b87305df8909ab33"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a454f04c1cce23ff2b87305df8909ab33">llvm::SIInstrInfo::createPHISourceCopy</a></div><div class="ttdeci">MachineInstr * createPHISourceCopy(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsPt, const DebugLoc &amp;DL, Register Src, unsigned SrcSubReg, Register Dst) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08290">SIInstrInfo.cpp:8290</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a0a7deb17cce3406bd32958ed7b234d89"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0a7deb17cce3406bd32958ed7b234d89">llvm::SIInstrInfo::isNonUniformBranchInstr</a></div><div class="ttdeci">bool isNonUniformBranchInstr(MachineInstr &amp;Instr) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07671">SIInstrInfo.cpp:7671</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a0605f773275c0461756eae0fb2321fa0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0605f773275c0461756eae0fb2321fa0">llvm::SIInstrInfo::isMAI</a></div><div class="ttdeci">static bool isMAI(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00661">SIInstrInfo.h:661</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992dadaafc9c279a6480f1729929b26a4ad05"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dadaafc9c279a6480f1729929b26a4ad05">llvm::SIInstrFlags::SCALAR_STORE</a></div><div class="ttdeci">@ SCALAR_STORE</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00081">SIDefines.h:81</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a7d0fced78b683ae1e38051a1313615d2"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a7d0fced78b683ae1e38051a1313615d2">llvm::SIInstrInfo::isSOPK</a></div><div class="ttdeci">static bool isSOPK(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00402">SIInstrInfo.h:402</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992daccce8eb3ea48e8b0d5f5b7e9e011cc19"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daccce8eb3ea48e8b0d5f5b7e9e011cc19">llvm::SIInstrFlags::FPAtomic</a></div><div class="ttdeci">@ FPAtomic</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00114">SIDefines.h:114</a></div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdeci">@ SI</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07993">SIInstrInfo.cpp:7993</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ae86326b2bc0ff967b391246b7c63b46f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ae86326b2bc0ff967b391246b7c63b46f">llvm::AMDGPU::getFlatScratchInstSSfromSV</a></div><div class="ttdeci">LLVM_READONLY int getFlatScratchInstSSfromSV(uint16_t Opcode)</div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da9a72e6ffd62dc38f5f4b7fd3e1f778da"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da9a72e6ffd62dc38f5f4b7fd3e1f778da">llvm::SIInstrFlags::FlatScratch</a></div><div class="ttdeci">@ FlatScratch</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00123">SIDefines.h:123</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_af7ee4c22ed353efa8afd9ea35e4af06f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#af7ee4c22ed353efa8afd9ea35e4af06f">llvm::SIInstrInfo::isOperandLegal</a></div><div class="ttdeci">bool isOperandLegal(const MachineInstr &amp;MI, unsigned OpIdx, const MachineOperand *MO=nullptr) const</div><div class="ttdoc">Check if MO is a legal operand if it was the OpIdx Operand for MI.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05093">SIInstrInfo.cpp:5093</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ae181c0f85f73d387339267a62642b7ab"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ae181c0f85f73d387339267a62642b7ab">llvm::SIInstrInfo::hasIntClamp</a></div><div class="ttdeci">static bool hasIntClamp(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00756">SIInstrInfo.h:756</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a1441f79530bc7f3a89118bb8067eac69"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a></div><div class="ttdeci">const SmallVectorImpl&lt; MachineOperand &gt; MachineBasicBlock * TBB</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">RISCVRedundantCopyElimination.cpp:76</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a2888339a06c839e6231a8391d379cc69"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a2888339a06c839e6231a8391d379cc69">llvm::AMDGPU::getDPPOp32</a></div><div class="ttdeci">LLVM_READONLY int getDPPOp32(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da31a282e99b9ec37019e46aa2481190e9"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da31a282e99b9ec37019e46aa2481190e9">llvm::SIInstrFlags::IsNeverUniform</a></div><div class="ttdeci">@ IsNeverUniform</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00138">SIDefines.h:138</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a17fda9e2f2cb60c24bfdec02d7793b86"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a17fda9e2f2cb60c24bfdec02d7793b86">llvm::AMDGPU::getVOPe32</a></div><div class="ttdeci">LLVM_READONLY int getVOPe32(uint16_t Opcode)</div></div>
<div class="ttc" id="aAMDGPUMIRFormatter_8h_html"><div class="ttname"><a href="AMDGPUMIRFormatter_8h.html">AMDGPUMIRFormatter.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a47bb27735aca2ff82019bf9ed21632c9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a47bb27735aca2ff82019bf9ed21632c9">llvm::SIInstrInfo::isVOP3</a></div><div class="ttdeci">bool isVOP3(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00446">SIInstrInfo.h:446</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a248ac957da40daa5249681573066b693"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a248ac957da40daa5249681573066b693">llvm::SIInstrInfo::isSegmentSpecificFLAT</a></div><div class="ttdeci">bool isSegmentSpecificFLAT(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00529">SIInstrInfo.h:529</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00198">MCInstrDesc.h:198</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da4863f895381859543f89e4423126a73f"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4863f895381859543f89e4423126a73f">llvm::SIInstrFlags::MTBUF</a></div><div class="ttdeci">@ MTBUF</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00055">SIDefines.h:55</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_abb7d43f6cef90b6a7954a38c64fd31d6"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#abb7d43f6cef90b6a7954a38c64fd31d6">llvm::SIInstrInfo::getSerializableTargetIndices</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; int, const char * &gt; &gt; getSerializableTargetIndices() const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07745">SIInstrInfo.cpp:7745</a></div></div>
<div class="ttc" id="anamespaceAMDGPU_html"><div class="ttname"><a href="namespaceAMDGPU.html">AMDGPU</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUReplaceLDSUseWithPointer_8cpp_source.html#l00114">AMDGPUReplaceLDSUseWithPointer.cpp:114</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da95d3d9b72a40bcb9f88738fd86094a62"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da95d3d9b72a40bcb9f88738fd86094a62">llvm::SIInstrFlags::SOPK</a></div><div class="ttdeci">@ SOPK</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00036">SIDefines.h:36</a></div></div>
<div class="ttc" id="anamespaceOpName_html"><div class="ttname"><a href="namespaceOpName.html">OpName</a></div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00062">R600Defines.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_af346776aba97ebc30be21629ac0eadb9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#af346776aba97ebc30be21629ac0eadb9">llvm::SIInstrInfo::decomposeMachineOperandsTargetFlags</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; decomposeMachineOperandsTargetFlags(unsigned TF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07785">SIInstrInfo.cpp:7785</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a5224ad33a1e97bad70c72d6fd61728a9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a5224ad33a1e97bad70c72d6fd61728a9">llvm::SIInstrInfo::isGather4</a></div><div class="ttdeci">bool isGather4(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00514">SIInstrInfo.h:514</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ab9c89059d817934a6c4432b698ba8171"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab9c89059d817934a6c4432b698ba8171">llvm::SIInstrInfo::getInstrLatency</a></div><div class="ttdeci">unsigned getInstrLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;MI, unsigned *PredCost=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08349">SIInstrInfo.cpp:8349</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a09787033a63326e79a0d1445d3e0de13"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a09787033a63326e79a0d1445d3e0de13">llvm::SIInstrInfo::legalizeOperands</a></div><div class="ttdeci">MachineBasicBlock * legalizeOperands(MachineInstr &amp;MI, MachineDominatorTree *MDT=nullptr) const</div><div class="ttdoc">Legalize all operands in this instruction.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05829">SIInstrInfo.cpp:5829</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da1f248cc663b917010c5d5ea2cff9445f"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da1f248cc663b917010c5d5ea2cff9445f">llvm::SIInstrFlags::ClampLo</a></div><div class="ttdeci">@ ClampLo</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00095">SIDefines.h:95</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7ca6bbc21c19a9a6b005aff44ca8562f"><div class="ttname"><a href="namespacellvm.html#a7ca6bbc21c19a9a6b005aff44ca8562f">llvm::getVRegSubRegDef</a></div><div class="ttdeci">MachineInstr * getVRegSubRegDef(const TargetInstrInfo::RegSubRegPair &amp;P, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Return the defining instruction for a given reg:subreg pair skipping copy like instructions and subre...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08151">SIInstrInfo.cpp:8151</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ac786791624fc85886f2db5c5e0601f1b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac786791624fc85886f2db5c5e0601f1b">llvm::SIInstrInfo::moveFlatAddrToVGPR</a></div><div class="ttdeci">bool moveFlatAddrToVGPR(MachineInstr &amp;Inst) const</div><div class="ttdoc">Change SADDR form of a FLAT Inst to its VADDR form if saddr operand was moved to VGPR.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05446">SIInstrInfo.cpp:5446</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad2ff9e192390622fadf2d0a9e5ef0326"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad2ff9e192390622fadf2d0a9e5ef0326">llvm::SIInstrInfo::isVINTERP</a></div><div class="ttdeci">bool isVINTERP(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00706">SIInstrInfo.h:706</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a23e6a2bae144c329c1291fce64db62af"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a23e6a2bae144c329c1291fce64db62af">llvm::SIInstrInfo::FoldImmediate</a></div><div class="ttdeci">bool FoldImmediate(MachineInstr &amp;UseMI, MachineInstr &amp;DefMI, Register Reg, MachineRegisterInfo *MRI) const final</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03030">SIInstrInfo.cpp:3030</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a9ca2446049aa20c79381f60ef473763b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a9ca2446049aa20c79381f60ef473763b">llvm::SIInstrInfo::sopkIsZext</a></div><div class="ttdeci">static bool sopkIsZext(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00722">SIInstrInfo.h:722</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a88be1c1d521b53193aeb82aac36b2342"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a88be1c1d521b53193aeb82aac36b2342">llvm::SIInstrInfo::isVOP2</a></div><div class="ttdeci">bool isVOP2(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00438">SIInstrInfo.h:438</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a61297a04e9cd91c9658b9affecdd9797"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a61297a04e9cd91c9658b9affecdd9797">llvm::SIInstrInfo::getNamedOperand</a></div><div class="ttdeci">LLVM_READONLY MachineOperand * getNamedOperand(MachineInstr &amp;MI, unsigned OperandName) const</div><div class="ttdoc">Returns the operand named Op.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07466">SIInstrInfo.cpp:7466</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a479dd1c44dc19d46f04837f4da7ce325"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a479dd1c44dc19d46f04837f4da7ce325">llvm::SIInstrInfo::hasModifiers</a></div><div class="ttdeci">bool hasModifiers(unsigned Opcode) const</div><div class="ttdoc">Return true if this instruction has any modifiers.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03888">SIInstrInfo.cpp:3888</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00030">SIRegisterInfo.h:30</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da3cb08b10c27a453c57a2708e83859b47"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da3cb08b10c27a453c57a2708e83859b47">llvm::SIInstrFlags::SDWA</a></div><div class="ttdeci">@ SDWA</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00049">SIDefines.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_af14d27fb00fd2058e8da7eec1489df19"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#af14d27fb00fd2058e8da7eec1489df19">llvm::TargetRegisterInfo::getMatchingSuperRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getMatchingSuperRegClass(const TargetRegisterClass *A, const TargetRegisterClass *B, unsigned Idx) const</div><div class="ttdoc">Return a subclass of the specified register class A so that each register in it has a sub-register of...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00303">TargetRegisterInfo.cpp:303</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ac8a4ed2583bd6448a049175c27b0f6c4"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac8a4ed2583bd6448a049175c27b0f6c4">llvm::SIInstrInfo::isVOP3P</a></div><div class="ttdeci">bool isVOP3P(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00649">SIInstrInfo.h:649</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a39d7080130a2d44447525617ead75825"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a39d7080130a2d44447525617ead75825">llvm::SIInstrInfo::isGather4</a></div><div class="ttdeci">static bool isGather4(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00510">SIInstrInfo.h:510</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bba563c4436cfc2d24b41acd1cfd4357977"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba563c4436cfc2d24b41acd1cfd4357977">llvm::SIInstrInfo::MO_REL32</a></div><div class="ttdeci">@ MO_REL32</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00166">SIInstrInfo.h:166</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperandInfo_html_ad3abf78805559fecd7642d0c57032c56"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">llvm::MCOperandInfo::RegClass</a></div><div class="ttdeci">int16_t RegClass</div><div class="ttdoc">This specifies the register class enumeration of the operand if the operand is a register.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00091">MCInstrDesc.h:91</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a31612a0bf935add36f82065133267d4a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a31612a0bf935add36f82065133267d4a">llvm::SIInstrInfo::legalizeGenericOperand</a></div><div class="ttdeci">void legalizeGenericOperand(MachineBasicBlock &amp;InsertMBB, MachineBasicBlock::iterator I, const TargetRegisterClass *DstRC, MachineOperand &amp;Op, MachineRegisterInfo &amp;MRI, const DebugLoc &amp;DL) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05545">SIInstrInfo.cpp:5545</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a721c83954a20f8b52f471cbafe2458bb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a721c83954a20f8b52f471cbafe2458bb">llvm::AMDGPU::getSDWAOp</a></div><div class="ttdeci">LLVM_READONLY int getSDWAOp(uint16_t Opcode)</div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_acad8fe90886f92eabced0c2f9bd0e6f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">llvm::MachineOperand::getParent</a></div><div class="ttdeci">MachineInstr * getParent()</div><div class="ttdoc">getParent - Return the instruction that this operand belongs to.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00243">MachineOperand.h:243</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ae57ec0924f807505d7b9a64e30b1dc49"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ae57ec0924f807505d7b9a64e30b1dc49">llvm::SIInstrInfo::isScalarUnit</a></div><div class="ttdeci">static bool isScalarUnit(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00710">SIInstrInfo.h:710</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992dab0e8527c8c81d2caa91d9b2bd1852574"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dab0e8527c8c81d2caa91d9b2bd1852574">llvm::SIInstrFlags::FLAT</a></div><div class="ttdeci">@ FLAT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00059">SIDefines.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bba4d206cbdcdd039cb05719c60fc873c89"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba4d206cbdcdd039cb05719c60fc873c89">llvm::SIInstrInfo::MO_FAR_BRANCH_OFFSET</a></div><div class="ttdeci">@ MO_FAR_BRANCH_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00171">SIInstrInfo.h:171</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a8c000dbdd84cae416e103d023ca4f3bc"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a8c000dbdd84cae416e103d023ca4f3bc">llvm::AMDGPU::Exp::ET_DUAL_SRC_BLEND0</a></div><div class="ttdeci">@ ET_DUAL_SRC_BLEND0</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00878">SIDefines.h:878</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a50479b16c92722ed623d81fe63879639"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a50479b16c92722ed623d81fe63879639">llvm::SI::KernelInputOffsets::NGROUPS_Z</a></div><div class="ttdeci">@ NGROUPS_Z</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01338">SIInstrInfo.h:1338</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aa2cd816c352a41376b0e659e485e9ab0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aa2cd816c352a41376b0e659e485e9ab0">llvm::SIInstrInfo::isVALU</a></div><div class="ttdeci">bool isVALU(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00366">SIInstrInfo.h:366</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bbafe82a0bc03151bffd10d66929b1ed545"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbafe82a0bc03151bffd10d66929b1ed545">llvm::SIInstrInfo::MO_ABS32_LO</a></div><div class="ttdeci">@ MO_ABS32_LO</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00173">SIInstrInfo.h:173</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_aa363afffca4fc13a709673936b47fe33"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(Register Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00661">MachineRegisterInfo.h:661</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bb"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bb">llvm::SIInstrInfo::TargetOperandFlags</a></div><div class="ttdeci">TargetOperandFlags</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00154">SIInstrInfo.h:154</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a15fe0ce54453ae7355ee50ef1beb52a0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a15fe0ce54453ae7355ee50ef1beb52a0">llvm::SIInstrInfo::getAddNoCarry</a></div><div class="ttdeci">MachineInstrBuilder getAddNoCarry(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, Register DestReg) const</div><div class="ttdoc">Return a partially built integer add instruction without carry.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07820">SIInstrInfo.cpp:7820</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ab92f90456dfda18d91d3531204e5cc33"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab92f90456dfda18d91d3531204e5cc33">llvm::SIInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07556">SIInstrInfo.cpp:7556</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a4fe4716676c6cd66f5db59639fc63bc8"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4fe4716676c6cd66f5db59639fc63bc8">llvm::SIInstrInfo::removeModOperands</a></div><div class="ttdeci">void removeModOperands(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03021">SIInstrInfo.cpp:3021</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a336018566d16df6c9592feb6e4e40e0b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a336018566d16df6c9592feb6e4e40e0b">llvm::SIInstrInfo::isInlineConstant</a></div><div class="ttdeci">bool isInlineConstant(const APFloat &amp;Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00824">SIInstrInfo.h:824</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a1bb14a9b3b3a3886cead6fd320980b3a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a1bb14a9b3b3a3886cead6fd320980b3a">llvm::SIInstrInfo::getSerializableDirectMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableDirectMachineOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07790">SIInstrInfo.cpp:7790</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5c4e292db193538fa8ef82438d1ca2e2"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5c4e292db193538fa8ef82438d1ca2e2">llvm::AMDGPU::getFlatScratchInstSVfromSVS</a></div><div class="ttdeci">LLVM_READONLY int getFlatScratchInstSVfromSVS(uint16_t Opcode)</div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00744">APFloat.h:744</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a9190a9fa370b0c81005613f21afed7d7"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a9190a9fa370b0c81005613f21afed7d7">llvm::SIInstrInfo::getOpSize</a></div><div class="ttdeci">unsigned getOpSize(const MachineInstr &amp;MI, unsigned OpNo) const</div><div class="ttdoc">This form should usually be preferred since it handles operands with unknown register classes.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00938">SIInstrInfo.h:938</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bba3e9ced1912f545db50d64c7932e9ae72"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba3e9ced1912f545db50d64c7932e9ae72">llvm::SIInstrInfo::MO_ABS32_HI</a></div><div class="ttdeci">@ MO_ABS32_HI</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00174">SIInstrInfo.h:174</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a953f3ddec823a0c7db75e73dbf550632"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a953f3ddec823a0c7db75e73dbf550632">llvm::SIInstrInfo::insertSelect</a></div><div class="ttdeci">void insertSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, Register DstReg, ArrayRef&lt; MachineOperand &gt; Cond, Register TrueReg, Register FalseReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02890">SIInstrInfo.cpp:2890</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVFenceField_html_a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb"><div class="ttname"><a href="namespacellvm_1_1RISCVFenceField.html#a147be9e9780c1e33363ea572d4c7b25fa1a33f1d911a725a1f81234a908d03edb">llvm::RISCVFenceField::O</a></div><div class="ttdeci">@ O</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00277">RISCVBaseInfo.h:277</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a960996ed89167b7ad321c647644d8dfb"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a960996ed89167b7ad321c647644d8dfb">llvm::SIInstrInfo::isDPP</a></div><div class="ttdeci">static bool isDPP(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00629">SIInstrInfo.h:629</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ac480fbed83b389892dac3700ebc2a228"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac480fbed83b389892dac3700ebc2a228">llvm::SIInstrInfo::isWQM</a></div><div class="ttdeci">bool isWQM(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00601">SIInstrInfo.h:601</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a975ccb82baef08d83e403c8818c52db8"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a975ccb82baef08d83e403c8818c52db8">llvm::SIInstrInfo::isLowLatencyInstruction</a></div><div class="ttdeci">bool isLowLatencyInstruction(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07524">SIInstrInfo.cpp:7524</a></div></div>
<div class="ttc" id="aTargetSchedule_8h_html"><div class="ttname"><a href="TargetSchedule_8h.html">TargetSchedule.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a71b55958d73cd9fa8c5a32f5a6ac5a4c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a71b55958d73cd9fa8c5a32f5a6ac5a4c">llvm::SIInstrInfo::hasVALU32BitEncoding</a></div><div class="ttdeci">bool hasVALU32BitEncoding(unsigned Opcode) const</div><div class="ttdoc">Return true if this 64-bit VALU instruction has a 32-bit encoding.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03876">SIInstrInfo.cpp:3876</a></div></div>
<div class="ttc" id="aAMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a2594ff53aaaa639014fafa681a4046ba"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a2594ff53aaaa639014fafa681a4046ba">llvm::SIInstrInfo::getNamedImmOperand</a></div><div class="ttdeci">int64_t getNamedImmOperand(const MachineInstr &amp;MI, unsigned OpName) const</div><div class="ttdoc">Get required immediate operand.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01040">SIInstrInfo.h:1040</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00030">TargetSchedule.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00329">MachineOperand.h:329</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00069">MachineInstrBuilder.h:69</a></div></div>
<div class="ttc" id="anamespacellvm_html_afd734184546746d0ab64985a91368a14"><div class="ttname"><a href="namespacellvm.html#afd734184546746d0ab64985a91368a14">llvm::execMayBeModifiedBeforeAnyUse</a></div><div class="ttdeci">bool execMayBeModifiedBeforeAnyUse(const MachineRegisterInfo &amp;MRI, Register VReg, const MachineInstr &amp;DefMI)</div><div class="ttdoc">Return false if EXEC is not changed between the def of VReg at DefMI and all its uses.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08219">SIInstrInfo.cpp:8219</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992daee110070224119e12075fafd4909dc9c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daee110070224119e12075fafd4909dc9c">llvm::SIInstrFlags::LGKM_CNT</a></div><div class="ttdeci">@ LGKM_CNT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00075">SIDefines.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ae9b02e48dc93169ab00bccabbc6b4b72"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ae9b02e48dc93169ab00bccabbc6b4b72">llvm::SIInstrInfo::hasFPClamp</a></div><div class="ttdeci">bool hasFPClamp(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00752">SIInstrInfo.h:752</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da2fca87a5855f045ac7f07d8c2814e81f"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da2fca87a5855f045ac7f07d8c2814e81f">llvm::SIInstrFlags::MUBUF</a></div><div class="ttdeci">@ MUBUF</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00054">SIDefines.h:54</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612aad70bdccb9143514e90e2ffed213e4ae"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612aad70bdccb9143514e90e2ffed213e4ae">llvm::SI::KernelInputOffsets::LOCAL_SIZE_X</a></div><div class="ttdeci">@ LOCAL_SIZE_X</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01342">SIInstrInfo.h:1342</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a9bdb84393d9857645ae424328b9b1087"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a9bdb84393d9857645ae424328b9b1087">llvm::SIInstrInfo::getMIRFormatter</a></div><div class="ttdeci">const MIRFormatter * getMIRFormatter() const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01183">SIInstrInfo.h:1183</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992dadad0f2be60062a72d37634705e8aed51"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dadad0f2be60062a72d37634705e8aed51">llvm::SIInstrFlags::SOPC</a></div><div class="ttdeci">@ SOPC</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00035">SIDefines.h:35</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da1440c15f5bea6a1ebb07324b7be433c3"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da1440c15f5bea6a1ebb07324b7be433c3">llvm::SIInstrFlags::VINTERP</a></div><div class="ttdeci">@ VINTERP</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00070">SIDefines.h:70</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da25bdad6e13bc9ed9f9ce690ae614db1c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da25bdad6e13bc9ed9f9ce690ae614db1c">llvm::SIInstrFlags::VALU</a></div><div class="ttdeci">@ VALU</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00030">SIDefines.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a3fb468e3875bfa4c3c69d57a6eebbe17"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a3fb468e3875bfa4c3c69d57a6eebbe17">llvm::SIInstrInfo::buildExtractSubReg</a></div><div class="ttdeci">unsigned buildExtractSubReg(MachineBasicBlock::iterator MI, MachineRegisterInfo &amp;MRI, MachineOperand &amp;SuperReg, const TargetRegisterClass *SuperRC, unsigned SubIdx, const TargetRegisterClass *SubRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04994">SIInstrInfo.cpp:4994</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a312ac0ddaff5ba3b2b36278f1cf224e0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a312ac0ddaff5ba3b2b36278f1cf224e0">llvm::SIInstrInfo::sopkIsZext</a></div><div class="ttdeci">bool sopkIsZext(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00726">SIInstrInfo.h:726</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperandInfo_html_a9173ff0e651bbc7ce633a7c4b83d9586"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">llvm::MCOperandInfo::OperandType</a></div><div class="ttdeci">uint8_t OperandType</div><div class="ttdoc">Information about the type of the operand.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00097">MCInstrDesc.h:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a13fdc38a01504ed9a44abd1c9018737d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a13fdc38a01504ed9a44abd1c9018737d">llvm::SIInstrInfo::isFLATScratch</a></div><div class="ttdeci">static bool isFLATScratch(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00542">SIInstrInfo.h:542</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Exp_html_af7592dc94276d1958420bcfb414b6998a46aec9d69fc2301884b99597f4090df5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Exp.html#af7592dc94276d1958420bcfb414b6998a46aec9d69fc2301884b99597f4090df5">llvm::AMDGPU::Exp::ET_DUAL_SRC_BLEND1</a></div><div class="ttdeci">@ ET_DUAL_SRC_BLEND1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00879">SIDefines.h:879</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a08b60e6be6801b1f90d723990ef68009"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a08b60e6be6801b1f90d723990ef68009">llvm::SIInstrInfo::isDS</a></div><div class="ttdeci">static bool isDS(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00492">SIInstrInfo.h:492</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a6e53bd5414e49ae1835daca35246337e"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6e53bd5414e49ae1835daca35246337e">llvm::SIInstrInfo::isDS</a></div><div class="ttdeci">bool isDS(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00496">SIInstrInfo.h:496</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_a980c731f7723b02b66010f4fce010c0f"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a980c731f7723b02b66010f4fce010c0f">llvm::SIRegisterInfo::isSGPRReg</a></div><div class="ttdeci">bool isSGPRReg(const MachineRegisterInfo &amp;MRI, Register Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l02779">SIRegisterInfo.cpp:2779</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a1c990a34866f377751f50f112cef61bc"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a1c990a34866f377751f50f112cef61bc">llvm::SIInstrInfo::isSMRD</a></div><div class="ttdeci">static bool isSMRD(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00482">SIInstrInfo.h:482</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1a20c762703f9faa4263464684aae1ad"><div class="ttname"><a href="namespacellvm.html#a1a20c762703f9faa4263464684aae1ad">llvm::execMayBeModifiedBeforeUse</a></div><div class="ttdeci">bool execMayBeModifiedBeforeUse(const MachineRegisterInfo &amp;MRI, Register VReg, const MachineInstr &amp;DefMI, const MachineInstr &amp;UseMI)</div><div class="ttdoc">Return false if EXEC is not changed between the def of VReg at DefMI and the use at UseMI.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08186">SIInstrInfo.cpp:8186</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ab97de5c81e48922426466768a69b38bf"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab97de5c81e48922426466768a69b38bf">llvm::SIInstrInfo::isLegalFLATOffset</a></div><div class="ttdeci">bool isLegalFLATOffset(int64_t Offset, unsigned AddrSpace, uint64_t FlatVariant) const</div><div class="ttdoc">Returns if Offset is legal for the subtarget as the offset to a FLAT encoded instruction.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07930">SIInstrInfo.cpp:7930</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a23855b574f5790880e0cdfc2b6b39aad"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a23855b574f5790880e0cdfc2b6b39aad">llvm::SIInstrInfo::legalizeOperandsFLAT</a></div><div class="ttdeci">void legalizeOperandsFLAT(MachineRegisterInfo &amp;MRI, MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05527">SIInstrInfo.cpp:5527</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96d"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96d">llvm::MCOI::OperandType</a></div><div class="ttdeci">OperandType</div><div class="ttdoc">Operands are tagged with one of the values of this enum.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00058">MCInstrDesc.h:58</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992daacf639f4528a313767923c5575e1828e"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daacf639f4528a313767923c5575e1828e">llvm::SIInstrFlags::IsPacked</a></div><div class="ttdeci">@ IsPacked</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00102">SIDefines.h:102</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da52880c64f523a9a892d8e4d33c3375dd"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da52880c64f523a9a892d8e4d33c3375dd">llvm::SIInstrFlags::ClampHi</a></div><div class="ttdeci">@ ClampHi</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00099">SIDefines.h:99</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ae0196eca3002f5fd8c339ea859ddd12f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ae0196eca3002f5fd8c339ea859ddd12f">llvm::SIInstrInfo::enforceOperandRCAlignment</a></div><div class="ttdeci">void enforceOperandRCAlignment(MachineInstr &amp;MI, unsigned OpName) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08726">SIInstrInfo.cpp:8726</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a5c4551760d712abe6c1234a4997e22de"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a5c4551760d712abe6c1234a4997e22de">llvm::SIInstrInfo::isSOP2</a></div><div class="ttdeci">static bool isSOP2(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00386">SIInstrInfo.h:386</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">llvm::MachineMemOperand::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdoc">Flags values. These may be or'd together.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00130">MachineMemOperand.h:130</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_abc3c9e158c4e62a5330d07d74b49570d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#abc3c9e158c4e62a5330d07d74b49570d">llvm::SIInstrInfo::isScalarStore</a></div><div class="ttdeci">bool isScalarStore(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00736">SIInstrInfo.h:736</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a96ebcd476b7e0bf9c549c423546b18dc"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a96ebcd476b7e0bf9c549c423546b18dc">llvm::SIInstrInfo::isMFMA</a></div><div class="ttdeci">static bool isMFMA(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00669">SIInstrInfo.h:669</a></div></div>
<div class="ttc" id="aPeepholeOptimizer_8cpp_html_a16005492b382a6a76abae848b4af2b83"><div class="ttname"><a href="PeepholeOptimizer_8cpp.html#a16005492b382a6a76abae848b4af2b83">RegSubRegPair</a></div><div class="ttdeci">TargetInstrInfo::RegSubRegPair RegSubRegPair</div><div class="ttdef"><b>Definition:</b> <a href="PeepholeOptimizer_8cpp_source.html#l00099">PeepholeOptimizer.cpp:99</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bba878d31fbae9344bcf4e0b9a8928f4107"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba878d31fbae9344bcf4e0b9a8928f4107">llvm::SIInstrInfo::MO_REL32_LO</a></div><div class="ttdeci">@ MO_REL32_LO</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00167">SIInstrInfo.h:167</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aa4b208f7f6a759e6572b26d8b9ebb435"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aa4b208f7f6a759e6572b26d8b9ebb435">llvm::SIInstrInfo::isAlwaysGDS</a></div><div class="ttdeci">bool isAlwaysGDS(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03643">SIInstrInfo.cpp:3643</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da4777a05ca68d18f5d938d481ea0127c3"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4777a05ca68d18f5d938d481ea0127c3">llvm::SIInstrFlags::TiedSourceNotRead</a></div><div class="ttdeci">@ TiedSourceNotRead</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00135">SIDefines.h:135</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_acb4b6b90314d09d2b71e77d7127607c9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#acb4b6b90314d09d2b71e77d7127607c9">llvm::SIInstrInfo::getBranchDestBlock</a></div><div class="ttdeci">MachineBasicBlock * getBranchDestBlock(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02490">SIInstrInfo.cpp:2490</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a8199afaa2a1a1d226a09ad721ed956c1"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a8199afaa2a1a1d226a09ad721ed956c1">llvm::SIInstrInfo::isInlineConstant</a></div><div class="ttdeci">bool isInlineConstant(const MachineInstr &amp;MI, unsigned OpIdx) const</div><div class="ttdoc">returns true if the operand OpIdx in MI is a valid inline immediate.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00857">SIInstrInfo.h:857</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aba5b6e8b61c6dea0c9a2b710bc387464"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aba5b6e8b61c6dea0c9a2b710bc387464">llvm::SIInstrInfo::isVMEM</a></div><div class="ttdeci">bool isVMEM(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00374">SIInstrInfo.h:374</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aaaa31803a8b78287f011850b909536ae"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aaaa31803a8b78287f011850b909536ae">llvm::SIInstrInfo::isFPAtomic</a></div><div class="ttdeci">static bool isFPAtomic(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00776">SIInstrInfo.h:776</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a96ee73177af6a48c7ce8c098c6a9cb19"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a96ee73177af6a48c7ce8c098c6a9cb19">llvm::SIInstrInfo::isSGPRSpill</a></div><div class="ttdeci">bool isSGPRSpill(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00625">SIInstrInfo.h:625</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aae4c830b57693cee2adf434f4b9c394f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aae4c830b57693cee2adf434f4b9c394f">llvm::SIInstrInfo::isPacked</a></div><div class="ttdeci">static bool isPacked(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00418">SIInstrInfo.h:418</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_acf2a604407f622a88ca631dfa50dd3b0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#acf2a604407f622a88ca631dfa50dd3b0">llvm::SIInstrInfo::isAtomic</a></div><div class="ttdeci">static bool isAtomic(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00587">SIInstrInfo.h:587</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae58c751054b01f206f9b9e34e461d25f"><div class="ttname"><a href="namespacellvm.html#ae58c751054b01f206f9b9e34e461d25f">llvm::InstructionUniformity</a></div><div class="ttdeci">InstructionUniformity</div><div class="ttdoc">Enum describing how instructions behave with respect to uniformity and divergence,...</div><div class="ttdef"><b>Definition:</b> <a href="Uniformity_8h_source.html#l00018">Uniformity.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da0666b703f5fe8ee884171492fb6a685a"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da0666b703f5fe8ee884171492fb6a685a">llvm::SIInstrFlags::MIMG</a></div><div class="ttdeci">@ MIMG</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00057">SIDefines.h:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></div><div class="ttdoc">ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00273">MachineScheduler.h:273</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_adacd3cb5a6ca5003891b6d0032b9ade5"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#adacd3cb5a6ca5003891b6d0032b9ade5">llvm::SIInstrInfo::isSOP1</a></div><div class="ttdeci">static bool isSOP1(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00378">SIInstrInfo.h:378</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a2d7ac7b1dd9a9e4ae81fb54010f324f9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a2d7ac7b1dd9a9e4ae81fb54010f324f9">llvm::SIInstrInfo::isSALU</a></div><div class="ttdeci">static bool isSALU(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00354">SIInstrInfo.h:354</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a2d04c20f5631c0950af280cb294db89d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a2d04c20f5631c0950af280cb294db89d">llvm::SIInstrInfo::insertReturn</a></div><div class="ttdeci">void insertReturn(MachineBasicBlock &amp;MBB) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01848">SIInstrInfo.cpp:1848</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a328299d8f8d9100f6eaadc2bbf13ba43"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a328299d8f8d9100f6eaadc2bbf13ba43">llvm::AMDGPU::getFlatScratchInstSTfromSS</a></div><div class="ttdeci">LLVM_READONLY int getFlatScratchInstSTfromSS(uint16_t Opcode)</div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00554">ScheduleDAG.h:554</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a16c0128051315d3d5cc1f32047c7449c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a16c0128051315d3d5cc1f32047c7449c">llvm::SIInstrInfo::mayAccessFlatAddressSpace</a></div><div class="ttdeci">bool mayAccessFlatAddressSpace(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07657">SIInstrInfo.cpp:7657</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_afe1b887d2fad2d25f93580c261fea3a9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#afe1b887d2fad2d25f93580c261fea3a9">llvm::SIInstrInfo::isVOP1</a></div><div class="ttdeci">static bool isVOP1(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00426">SIInstrInfo.h:426</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da9dbc1631e11296bf1f8e95a2111a1bb9"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da9dbc1631e11296bf1f8e95a2111a1bb9">llvm::SIInstrFlags::IsAtomicNoRet</a></div><div class="ttdeci">@ IsAtomicNoRet</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00126">SIDefines.h:126</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a114e8b572de0ca0a14b4beec74337b9f"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a114e8b572de0ca0a14b4beec74337b9f">llvm::SI::KernelInputOffsets::NGROUPS_Y</a></div><div class="ttdeci">@ NGROUPS_Y</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01337">SIInstrInfo.h:1337</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a062b134de5c9143eab05c83faab131e9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a062b134de5c9143eab05c83faab131e9">llvm::AMDGPU::RSRC_DATA_FORMAT</a></div><div class="ttdeci">const uint64_t RSRC_DATA_FORMAT</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01324">SIInstrInfo.h:1324</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad34047d7a876baee37d1e4271f936e74"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad34047d7a876baee37d1e4271f936e74">llvm::SIInstrInfo::shouldClusterMemOps</a></div><div class="ttdeci">bool shouldClusterMemOps(ArrayRef&lt; const MachineOperand * &gt; BaseOps1, ArrayRef&lt; const MachineOperand * &gt; BaseOps2, unsigned NumLoads, unsigned NumBytes) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00481">SIInstrInfo.cpp:481</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad73e9b3e610bd8cac60e740a61fcf5bf"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad73e9b3e610bd8cac60e740a61fcf5bf">llvm::SIInstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02774">SIInstrInfo.cpp:2774</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_acf5805a583f1403b04347f8c0f5df005"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#acf5805a583f1403b04347f8c0f5df005">llvm::SIInstrInfo::canInsertSelect</a></div><div class="ttdeci">bool canInsertSelect(const MachineBasicBlock &amp;MBB, ArrayRef&lt; MachineOperand &gt; Cond, Register DstReg, Register TrueReg, Register FalseReg, int &amp;CondCycles, int &amp;TrueCycles, int &amp;FalseCycles) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02848">SIInstrInfo.cpp:2848</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bba5330b2c3f2242c9c700f91ae1372500e"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bba5330b2c3f2242c9c700f91ae1372500e">llvm::SIInstrInfo::MO_REL32_HI</a></div><div class="ttdeci">@ MO_REL32_HI</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00169">SIInstrInfo.h:169</a></div></div>
<div class="ttc" id="anamespacellvm_html_a61d13d6824ec46c31260a4fd0997eda0"><div class="ttname"><a href="namespacellvm.html#a61d13d6824ec46c31260a4fd0997eda0">llvm::any_of</a></div><div class="ttdeci">bool any_of(R &amp;&amp;range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::any_of which take ranges instead of having to pass begin/end explicitly.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01742">STLExtras.h:1742</a></div></div>
<div class="ttc" id="aBasicBlockSections_8cpp_html_a5fd0741d696f28faf65b33f6c6af8fda"><div class="ttname"><a href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a></div><div class="ttdeci">SmallVector&lt; MachineOperand, 4 &gt; Cond</div><div class="ttdef"><b>Definition:</b> <a href="BasicBlockSections_8cpp_source.html#l00137">BasicBlockSections.cpp:137</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a1f6067626e3318b8569835d83acbd92e"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a1f6067626e3318b8569835d83acbd92e">llvm::SIInstrInfo::usesConstantBus</a></div><div class="ttdeci">bool usesConstantBus(const MachineRegisterInfo &amp;MRI, const MachineOperand &amp;MO, const MCOperandInfo &amp;OpInfo) const</div><div class="ttdoc">Returns true if this operand uses the constant bus.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04022">SIInstrInfo.cpp:4022</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ab92b353cd5e64914fd35af38bb31e61b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab92b353cd5e64914fd35af38bb31e61b">llvm::SIInstrInfo::verifyInstruction</a></div><div class="ttdeci">bool verifyInstruction(const MachineInstr &amp;MI, StringRef &amp;ErrInfo) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04102">SIInstrInfo.cpp:4102</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a937968cca64524eb49e6b3ae31398da7"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a937968cca64524eb49e6b3ae31398da7">llvm::SIInstrInfo::isInlineConstant</a></div><div class="ttdeci">bool isInlineConstant(const MachineOperand &amp;MO, const MCOperandInfo &amp;OpInfo) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00837">SIInstrInfo.h:837</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992dabd8ac36f299f3add1ff63d49475d51a5"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dabd8ac36f299f3add1ff63d49475d51a5">llvm::SIInstrFlags::IsDOT</a></div><div class="ttdeci">@ IsDOT</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00120">SIDefines.h:120</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a4415862e701263a670bb75582cd42764"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4415862e701263a670bb75582cd42764">llvm::SIInstrInfo::isFixedSize</a></div><div class="ttdeci">bool isFixedSize(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00744">SIInstrInfo.h:744</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a3295a9f4a742f69dfa4d7bb91cced3a9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a3295a9f4a742f69dfa4d7bb91cced3a9">llvm::SIInstrInfo::isSDWA</a></div><div class="ttdeci">static bool isSDWA(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00450">SIInstrInfo.h:450</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da4c00f2292227a96409b86e250bac9b87"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da4c00f2292227a96409b86e250bac9b87">llvm::SIInstrFlags::FPClamp</a></div><div class="ttdeci">@ FPClamp</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00089">SIDefines.h:89</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a87226bc5abee70cba380c80a150917e1"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a87226bc5abee70cba380c80a150917e1">llvm::SIInstrInfo::isSALU</a></div><div class="ttdeci">bool isSALU(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00358">SIInstrInfo.h:358</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a323a96a23d09892cc1b252bf1cba2732"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a323a96a23d09892cc1b252bf1cba2732">llvm::SIInstrInfo::isVOP2</a></div><div class="ttdeci">static bool isVOP2(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00434">SIInstrInfo.h:434</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a241b0b6bb1961190125114fb88db4a27"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a241b0b6bb1961190125114fb88db4a27">llvm::SIInstrInfo::optimizeCompareInstr</a></div><div class="ttdeci">bool optimizeCompareInstr(MachineInstr &amp;CmpInstr, Register SrcReg, Register SrcReg2, int64_t CmpMask, int64_t CmpValue, const MachineRegisterInfo *MRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08579">SIInstrInfo.cpp:8579</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_abfa6d240b967c15d0c6d925b87499b05"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#abfa6d240b967c15d0c6d925b87499b05">llvm::SIInstrInfo::commuteOpcode</a></div><div class="ttdeci">LLVM_READONLY int commuteOpcode(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00264">SIInstrInfo.h:264</a></div></div>
<div class="ttc" id="aclassAMDGPUGenInstrInfo_html"><div class="ttname"><a href="classAMDGPUGenInstrInfo.html">AMDGPUGenInstrInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a8616d2d8f4c04005569e89bcfe67e421"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a8616d2d8f4c04005569e89bcfe67e421">llvm::SIInstrInfo::isMUBUF</a></div><div class="ttdeci">static bool isMUBUF(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00466">SIInstrInfo.h:466</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a0e3240800d3a7421ad0a66117d1427e5"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0e3240800d3a7421ad0a66117d1427e5">llvm::SIInstrInfo::isAtomic</a></div><div class="ttdeci">bool isAtomic(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00592">SIInstrInfo.h:592</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a3def5eabd8d8f1c67948c9626bf2be74"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a3def5eabd8d8f1c67948c9626bf2be74">llvm::SIInstrInfo::isDOT</a></div><div class="ttdeci">static bool isDOT(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00674">SIInstrInfo.h:674</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_abbb482928f89d29ad3f81f61cc6631e6"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#abbb482928f89d29ad3f81f61cc6631e6">llvm::SIInstrInfo::isVINTRP</a></div><div class="ttdeci">bool isVINTRP(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00657">SIInstrInfo.h:657</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a028a8c5113d40d8c3f4427053bf36738"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">llvm::MachineOperand::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00374">MachineOperand.h:374</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da0bd36c4d359999d7043f5fdf440b0c7c"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da0bd36c4d359999d7043f5fdf440b0c7c">llvm::SIInstrFlags::VINTRP</a></div><div class="ttdeci">@ VINTRP</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00048">SIDefines.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_adf5d3b4379e4e570f14f6700d6e87467"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#adf5d3b4379e4e570f14f6700d6e87467">llvm::SIInstrInfo::commuteInstructionImpl</a></div><div class="ttdeci">MachineInstr * commuteInstructionImpl(MachineInstr &amp;MI, bool NewMI, unsigned OpIdx0, unsigned OpIdx1) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02398">SIInstrInfo.cpp:2398</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a4ab6232188433548694ea1a9a98d542f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4ab6232188433548694ea1a9a98d542f">llvm::SIInstrInfo::CreateTargetMIHazardRecognizer</a></div><div class="ttdeci">ScheduleHazardRecognizer * CreateTargetMIHazardRecognizer(const InstrItineraryData *II, const ScheduleDAGMI *DAG) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07773">SIInstrInfo.cpp:7773</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a6ca25d96b652c00368600bd3845f5591"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6ca25d96b652c00368600bd3845f5591">llvm::SIInstrInfo::isKillTerminator</a></div><div class="ttdeci">static bool isKillTerminator(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07856">SIInstrInfo.cpp:7856</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a96286d8f7d90ece30046d826bbb71422"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a96286d8f7d90ece30046d826bbb71422">llvm::AMDGPU::getCommuteRev</a></div><div class="ttdeci">LLVM_READONLY int getCommuteRev(uint16_t Opcode)</div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a6f42f246e7fe1f60196d02fd63890a13"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6f42f246e7fe1f60196d02fd63890a13">llvm::SIInstrInfo::isLegalMUBUFImmOffset</a></div><div class="ttdeci">static bool isLegalMUBUFImmOffset(unsigned Imm)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01134">SIInstrInfo.h:1134</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad1b876e5ef51615ffe027d180ea6c07f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad1b876e5ef51615ffe027d180ea6c07f">llvm::SIInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, Register SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01578">SIInstrInfo.cpp:1578</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdeci">@ FrameIndex</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00080">ISDOpcodes.h:80</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a864a107b54979b53706e9d88f51c07e3"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a864a107b54979b53706e9d88f51c07e3">llvm::SIInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01880">SIInstrInfo.cpp:1880</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a4cb529d6108d5dfdf8479ac3b03c9812"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4cb529d6108d5dfdf8479ac3b03c9812">llvm::SIInstrInfo::legalizeOpWithMove</a></div><div class="ttdeci">void legalizeOpWithMove(MachineInstr &amp;MI, unsigned OpIdx) const</div><div class="ttdoc">Legalize the OpIndex operand of this instruction by inserting a MOV.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04967">SIInstrInfo.cpp:4967</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a28183beb0c1d8ce3fcdbb11b26467b0d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a28183beb0c1d8ce3fcdbb11b26467b0d">llvm::SIInstrInfo::getMemOperandsWithOffsetWidth</a></div><div class="ttdeci">bool getMemOperandsWithOffsetWidth(const MachineInstr &amp;LdSt, SmallVectorImpl&lt; const MachineOperand * &gt; &amp;BaseOps, int64_t &amp;Offset, bool &amp;OffsetIsScalable, unsigned &amp;Width, const TargetRegisterInfo *TRI) const final</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00294">SIInstrInfo.cpp:294</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a9e42e66a4042bf3ca2b5feccc17a9f0f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a9e42e66a4042bf3ca2b5feccc17a9f0f">llvm::SIInstrInfo::isTRANS</a></div><div class="ttdeci">bool isTRANS(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00641">SIInstrInfo.h:641</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a51b89f22fd1adb2250ed1a38ed01ff5a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a51b89f22fd1adb2250ed1a38ed01ff5a">llvm::SIInstrInfo::splitFlatOffset</a></div><div class="ttdeci">std::pair&lt; int64_t, int64_t &gt; splitFlatOffset(int64_t COffsetVal, unsigned AddrSpace, uint64_t FlatVariant) const</div><div class="ttdoc">Split COffsetVal into {immediate offset field, remainder offset} values.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07957">SIInstrInfo.cpp:7957</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ac52fb1cbf5beca84fddfdfe48e7e3133"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac52fb1cbf5beca84fddfdfe48e7e3133">llvm::SIInstrInfo::convertNonUniformIfRegion</a></div><div class="ttdeci">void convertNonUniformIfRegion(MachineBasicBlock *IfEntry, MachineBasicBlock *IfEnd) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07675">SIInstrInfo.cpp:7675</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a1e525d2b10c6f432c4ee58dcba3a95c5"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a1e525d2b10c6f432c4ee58dcba3a95c5">llvm::SIInstrInfo::isVGPRSpill</a></div><div class="ttdeci">bool isVGPRSpill(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00617">SIInstrInfo.h:617</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ab15461b62340553d2246296826167082"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ab15461b62340553d2246296826167082">llvm::SIInstrInfo::getMCOpcodeFromPseudo</a></div><div class="ttdeci">const MCInstrDesc &amp; getMCOpcodeFromPseudo(unsigned Opcode) const</div><div class="ttdoc">Return the descriptor of the target-specific machine instruction that corresponds to the specified ps...</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01053">SIInstrInfo.h:1053</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_afbb07a5c117ab74c3cd893b82560bb82"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#afbb07a5c117ab74c3cd893b82560bb82">llvm::SIInstrInfo::isAtomicNoRet</a></div><div class="ttdeci">static bool isAtomicNoRet(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00571">SIInstrInfo.h:571</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00357">SIDefines.h:357</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a76f877e67f5943b857f8976d4a289848"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a76f877e67f5943b857f8976d4a289848">llvm::SIInstrInfo::legalizeOperandsVOP2</a></div><div class="ttdeci">void legalizeOperandsVOP2(MachineRegisterInfo &amp;MRI, MachineInstr &amp;MI) const</div><div class="ttdoc">Legalize operands in MI by either commuting it or inserting a copy of src1.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05188">SIInstrInfo.cpp:5188</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da78562688e8d67f7ffa892e4b92311a98"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da78562688e8d67f7ffa892e4b92311a98">llvm::SIInstrFlags::VOP3</a></div><div class="ttdeci">@ VOP3</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00045">SIDefines.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a671450d13848a2a6b079f214174efee0"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a671450d13848a2a6b079f214174efee0">llvm::SIInstrInfo::getMachineCSELookAheadLimit</a></div><div class="ttdeci">unsigned getMachineCSELookAheadLimit() const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00345">SIInstrInfo.h:345</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a8ed947ddafde5421d3f771f43f9c04d1"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a8ed947ddafde5421d3f771f43f9c04d1">llvm::SIInstrInfo::isSegmentSpecificFLAT</a></div><div class="ttdeci">static bool isSegmentSpecificFLAT(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00524">SIInstrInfo.h:524</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5eb95c1fe12d25bcfe6d3b63f6148605"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5eb95c1fe12d25bcfe6d3b63f6148605">llvm::AMDGPU::getAddr64Inst</a></div><div class="ttdeci">LLVM_READONLY int getAddr64Inst(uint16_t Opcode)</div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ac498c193dd1d1e364aa8e9b640f72826"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac498c193dd1d1e364aa8e9b640f72826">llvm::SIInstrInfo::getVALUOp</a></div><div class="ttdeci">unsigned getVALUOp(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04803">SIInstrInfo.cpp:4803</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a08b830059090a1bb27b14e1e524fdb46"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a08b830059090a1bb27b14e1e524fdb46">llvm::SIInstrInfo::isVMEM</a></div><div class="ttdeci">static bool isVMEM(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00370">SIInstrInfo.h:370</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da30118e93ea743944a8fa1d846dcbaf37"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da30118e93ea743944a8fa1d846dcbaf37">llvm::SIInstrFlags::SMRD</a></div><div class="ttdeci">@ SMRD</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00056">SIDefines.h:56</a></div></div>
<div class="ttc" id="anamespacellvm_html_a57f971ad6c752a26d68bf9a990e52e9a"><div class="ttname"><a href="namespacellvm.html#a57f971ad6c752a26d68bf9a990e52e9a">llvm::getRegSequenceSubReg</a></div><div class="ttdeci">TargetInstrInfo::RegSubRegPair getRegSequenceSubReg(MachineInstr &amp;MI, unsigned SubReg)</div><div class="ttdoc">Return the SubReg component from REG_SEQUENCE.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08114">SIInstrInfo.cpp:8114</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_af724c54b41bc0a366bf3197f2855ce83"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#af724c54b41bc0a366bf3197f2855ce83">llvm::SIInstrInfo::areMemAccessesTriviallyDisjoint</a></div><div class="ttdeci">bool areMemAccessesTriviallyDisjoint(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03295">SIInstrInfo.cpp:3295</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad8e9b54f022eddc33ee49305e85d6b7f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad8e9b54f022eddc33ee49305e85d6b7f">llvm::SIInstrInfo::expandMovDPP64</a></div><div class="ttdeci">std::pair&lt; MachineInstr *, MachineInstr * &gt; expandMovDPP64(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02285">SIInstrInfo.cpp:2285</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ac00c84cfc6dac484e038a2d4258933ef"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac00c84cfc6dac484e038a2d4258933ef">llvm::SIInstrInfo::buildExtractSubRegOrImm</a></div><div class="ttdeci">MachineOperand buildExtractSubRegOrImm(MachineBasicBlock::iterator MI, MachineRegisterInfo &amp;MRI, MachineOperand &amp;SuperReg, const TargetRegisterClass *SuperRC, unsigned SubIdx, const TargetRegisterClass *SubRC) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05026">SIInstrInfo.cpp:5026</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af7672ecd68ad0182beb360a4453b51ba"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af7672ecd68ad0182beb360a4453b51ba">llvm::AMDGPU::getIfAddr64Inst</a></div><div class="ttdeci">LLVM_READONLY int getIfAddr64Inst(uint16_t Opcode)</div><div class="ttdoc">Check if Opcode is an Addr64 opcode.</div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_afb5a8099c7351303ef337ec57d5e8e24"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#afb5a8099c7351303ef337ec57d5e8e24">llvm::SIInstrInfo::isStackAccess</a></div><div class="ttdeci">unsigned isStackAccess(const MachineInstr &amp;MI, int &amp;FrameIndex) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07535">SIInstrInfo.cpp:7535</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a362490a43ee948c5614e3b8385384257"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a362490a43ee948c5614e3b8385384257">llvm::SIInstrInfo::getRegisterInfo</a></div><div class="ttdeci">const SIRegisterInfo &amp; getRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00179">SIInstrInfo.h:179</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a6409b94615d6f974f7cea22ee2814862"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a6409b94615d6f974f7cea22ee2814862">llvm::SIInstrInfo::getPreferredSelectRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPreferredSelectRegClass(unsigned Size) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01125">SIInstrInfo.cpp:1125</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da0dd2852ae8f20b7261f6d01eb354f1ff"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da0dd2852ae8f20b7261f6d01eb354f1ff">llvm::SIInstrFlags::VOP1</a></div><div class="ttdeci">@ VOP1</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00040">SIDefines.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a2c6289dfab83449b3f69792b35277cac"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a2c6289dfab83449b3f69792b35277cac">llvm::SIInstrInfo::isMTBUF</a></div><div class="ttdeci">static bool isMTBUF(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00474">SIInstrInfo.h:474</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00053">LiveIntervals.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a102a3360ca127a95fa27ce5bd43b2089"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a102a3360ca127a95fa27ce5bd43b2089">llvm::SIInstrInfo::isLDSDIR</a></div><div class="ttdeci">bool isLDSDIR(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00698">SIInstrInfo.h:698</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a0c774e0a392ba6bd21225cb9439d15eb"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0c774e0a392ba6bd21225cb9439d15eb">llvm::SIInstrInfo::isSMRD</a></div><div class="ttdeci">bool isSMRD(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00486">SIInstrInfo.h:486</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a31aa4c781d7a65b275b3de1882180675"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a31aa4c781d7a65b275b3de1882180675">llvm::SIInstrInfo::buildShrunkInst</a></div><div class="ttdeci">MachineInstr * buildShrunkInst(MachineInstr &amp;MI, unsigned NewOpcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03976">SIInstrInfo.cpp:3976</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad2a37b361832888b7decb77cfdf3d465"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad2a37b361832888b7decb77cfdf3d465">llvm::SIInstrInfo::getSerializableMachineMemOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; MachineMemOperand::Flags, const char * &gt; &gt; getSerializableMachineMemOperandTargetFlags() const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07805">SIInstrInfo.cpp:7805</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a106115f2e43839ccbb8304f38cc33ef6"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a106115f2e43839ccbb8304f38cc33ef6">llvm::SIInstrInfo::isFLATScratch</a></div><div class="ttdeci">bool isFLATScratch(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00546">SIInstrInfo.h:546</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a8221c74806acd5e0e133095c1bd6a3ce"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a8221c74806acd5e0e133095c1bd6a3ce">llvm::SIInstrInfo::getDSShaderTypeValue</a></div><div class="ttdeci">static unsigned getDSShaderTypeValue(const MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08498">SIInstrInfo.cpp:8498</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a89d4956fc6fdfd046ec5650281c75e6b"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a89d4956fc6fdfd046ec5650281c75e6b">llvm::SI::KernelInputOffsets::LOCAL_SIZE_Y</a></div><div class="ttdeci">@ LOCAL_SIZE_Y</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01343">SIInstrInfo.h:1343</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aba962e46a3ab42206182058420cb876f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aba962e46a3ab42206182058420cb876f">llvm::SIInstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08312">SIInstrInfo.cpp:8312</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_afe40d3ac1550829e52891bb120130ef5"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#afe40d3ac1550829e52891bb120130ef5">llvm::SIInstrInfo::SIInstrInfo</a></div><div class="ttdeci">SIInstrInfo(const GCNSubtarget &amp;ST)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00064">SIInstrInfo.cpp:64</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00449">SIDefines.h:449</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a4af1ed9673e6fd142b364ce35a925e03"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4af1ed9673e6fd142b364ce35a925e03">llvm::SIInstrInfo::isDOT</a></div><div class="ttdeci">bool isDOT(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00690">SIInstrInfo.h:690</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html">llvm::SIInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00044">SIInstrInfo.h:44</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a823f64d5695b8da6f9b418bd4dc55176"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a823f64d5695b8da6f9b418bd4dc55176">llvm::AMDGPU::RSRC_TID_ENABLE</a></div><div class="ttdeci">const uint64_t RSRC_TID_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01327">SIInstrInfo.h:1327</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aea2f43a12c41999677d0c4091c34d317"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aea2f43a12c41999677d0c4091c34d317">llvm::SIInstrInfo::usesFPDPRounding</a></div><div class="ttdeci">bool usesFPDPRounding(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00772">SIInstrInfo.h:772</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ac6a93ad1fcae43e09eb8a6d4c55d79ca"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac6a93ad1fcae43e09eb8a6d4c55d79ca">llvm::SIInstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02748">SIInstrInfo.cpp:2748</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad5c2911f44ee301ccf57ae61b7915b5a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad5c2911f44ee301ccf57ae61b7915b5a">llvm::SIInstrInfo::legalizeOperandsSMRD</a></div><div class="ttdeci">void legalizeOperandsSMRD(MachineRegisterInfo &amp;MRI, MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05427">SIInstrInfo.cpp:5427</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a857fe4edfc845f9b0eee86ace55971c8"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a857fe4edfc845f9b0eee86ace55971c8">llvm::SI::KernelInputOffsets::NGROUPS_X</a></div><div class="ttdeci">@ NGROUPS_X</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01336">SIInstrInfo.h:1336</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992dadb719433b001db91973f66b4bc3b6dc8"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dadb719433b001db91973f66b4bc3b6dc8">llvm::SIInstrFlags::IsWMMA</a></div><div class="ttdeci">@ IsWMMA</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00132">SIDefines.h:132</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a10a8333f33c54fcb73d4f41ee264ce8e"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a10a8333f33c54fcb73d4f41ee264ce8e">llvm::SIInstrInfo::getDefaultRsrcDataFormat</a></div><div class="ttdeci">uint64_t getDefaultRsrcDataFormat() const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07475">SIInstrInfo.cpp:7475</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aee81828a7ba7ae3e86ed968067d671b4"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aee81828a7ba7ae3e86ed968067d671b4">llvm::SIInstrInfo::commuteOpcode</a></div><div class="ttdeci">LLVM_READONLY int commuteOpcode(unsigned Opc) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01050">SIInstrInfo.cpp:1050</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a08b135e0f9484354a83410d97d698b22"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a08b135e0f9484354a83410d97d698b22">llvm::AMDGPU::getBasicFromSDWAOp</a></div><div class="ttdeci">LLVM_READONLY int getBasicFromSDWAOp(uint16_t Opcode)</div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a47667f6ac9bbf55b4aa5442354af468d"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a47667f6ac9bbf55b4aa5442354af468d">llvm::SIInstrInfo::isInlineConstant</a></div><div class="ttdeci">bool isInlineConstant(const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00879">SIInstrInfo.h:879</a></div></div>
<div class="ttc" id="aclassllvm_1_1MIRFormatter_html"><div class="ttname"><a href="classllvm_1_1MIRFormatter.html">llvm::MIRFormatter</a></div><div class="ttdoc">MIRFormater - Interface to format MIR operand based on target.</div><div class="ttdef"><b>Definition:</b> <a href="MIRFormatter_8h_source.html#l00028">MIRFormatter.h:28</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992dafe9bf84e87ab9f272db7a7145eb59758"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dafe9bf84e87ab9f272db7a7145eb59758">llvm::SIInstrFlags::LDSDIR</a></div><div class="ttdeci">@ LDSDIR</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00067">SIDefines.h:67</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da1fb3a3c9d73c11f77861315b283e3fde"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da1fb3a3c9d73c11f77861315b283e3fde">llvm::SIInstrFlags::Gather4</a></div><div class="ttdeci">@ Gather4</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00079">SIDefines.h:79</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a1152df63da5e2f53576d9922fa408625"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a1152df63da5e2f53576d9922fa408625">llvm::SIInstrInfo::isSOPP</a></div><div class="ttdeci">static bool isSOPP(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00410">SIInstrInfo.h:410</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_abecccbf97c3a9d0be384e6c639fcf2dc"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#abecccbf97c3a9d0be384e6c639fcf2dc">llvm::SIInstrInfo::isLegalRegOperand</a></div><div class="ttdeci">bool isLegalRegOperand(const MachineRegisterInfo &amp;MRI, const MCOperandInfo &amp;OpInfo, const MachineOperand &amp;MO) const</div><div class="ttdoc">Check if MO (a register operand) is a legal register for the given operand description.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05055">SIInstrInfo.cpp:5055</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a517d5b2e170532fbf6c01d5b69d7b7d6"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a517d5b2e170532fbf6c01d5b69d7b7d6">llvm::SI::KernelInputOffsets::GLOBAL_SIZE_Z</a></div><div class="ttdeci">@ GLOBAL_SIZE_Z</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01341">SIInstrInfo.h:1341</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a4216fe6040d5c549d7ea1f997f3fb53b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a4216fe6040d5c549d7ea1f997f3fb53b">llvm::SIInstrInfo::usesFPDPRounding</a></div><div class="ttdeci">static bool usesFPDPRounding(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00768">SIInstrInfo.h:768</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ae0376d4668bb0a8b7d4afa76f6ce3fee"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ae0376d4668bb0a8b7d4afa76f6ce3fee">llvm::AMDGPU::RSRC_INDEX_STRIDE_SHIFT</a></div><div class="ttdeci">const uint64_t RSRC_INDEX_STRIDE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01326">SIInstrInfo.h:1326</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a185895a367f8cba1b465d6fd2a660fe7"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a185895a367f8cba1b465d6fd2a660fe7">llvm::SIInstrInfo::shouldScheduleLoadsNear</a></div><div class="ttdeci">bool shouldScheduleLoadsNear(SDNode *Load0, SDNode *Load1, int64_t Offset0, int64_t Offset1, unsigned NumLoads) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l00524">SIInstrInfo.cpp:524</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aff3eb40a3be5c2fb6f804f1e5649fd57"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aff3eb40a3be5c2fb6f804f1e5649fd57">llvm::SIInstrInfo::insertIndirectBranch</a></div><div class="ttdeci">void insertIndirectBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock &amp;NewDestBB, MachineBasicBlock &amp;RestoreBB, const DebugLoc &amp;DL, int64_t BrOffset, RegScavenger *RS) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l02511">SIInstrInfo.cpp:2511</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da125415c6b554fcb76cedd65841141a92"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da125415c6b554fcb76cedd65841141a92">llvm::SIInstrFlags::FlatGlobal</a></div><div class="ttdeci">@ FlatGlobal</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00108">SIDefines.h:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a86c872d6942793868e63eea201d0d8af"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a86c872d6942793868e63eea201d0d8af">llvm::SIInstrInfo::analyzeCompare</a></div><div class="ttdeci">bool analyzeCompare(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;SrcReg2, int64_t &amp;CmpMask, int64_t &amp;CmpValue) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08520">SIInstrInfo.cpp:8520</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a65dcf8264f3f411eed5734a4b1ad7efa"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a65dcf8264f3f411eed5734a4b1ad7efa">llvm::SIInstrInfo::isFLATGlobal</a></div><div class="ttdeci">static bool isFLATGlobal(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00534">SIInstrInfo.h:534</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade90146180a53b9d9edc077b933e70bbad2a7a2d26258b290db9b195d021623a2"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade90146180a53b9d9edc077b933e70bbad2a7a2d26258b290db9b195d021623a2">llvm::SIInstrInfo::MO_GOTPCREL32_HI</a></div><div class="ttdeci">@ MO_GOTPCREL32_HI</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00164">SIInstrInfo.h:164</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612a8397b2e7a714eebb964c86930299ba2e"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612a8397b2e7a714eebb964c86930299ba2e">llvm::SI::KernelInputOffsets::LOCAL_SIZE_Z</a></div><div class="ttdeci">@ LOCAL_SIZE_Z</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01344">SIInstrInfo.h:1344</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ade8d533000b775c514d9ac189b66c3a5"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ade8d533000b775c514d9ac189b66c3a5">llvm::SIInstrInfo::isVALU</a></div><div class="ttdeci">static bool isVALU(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00362">SIInstrInfo.h:362</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">AArch64ExpandPseudoInsts.cpp:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a7146fde75e8d02adcab5d5dc553ee954"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a7146fde75e8d02adcab5d5dc553ee954">llvm::SIInstrInfo::isFPAtomic</a></div><div class="ttdeci">bool isFPAtomic(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00780">SIInstrInfo.h:780</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a3d133265b86c18fe71284768fa495726"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a3d133265b86c18fe71284768fa495726">llvm::SIInstrInfo::isWQM</a></div><div class="ttdeci">static bool isWQM(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00597">SIInstrInfo.h:597</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a46dc81bfb344b8a33cf8a3eb0da9cd55"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a46dc81bfb344b8a33cf8a3eb0da9cd55">llvm::SIInstrInfo::getNamedOperand</a></div><div class="ttdeci">const LLVM_READONLY MachineOperand * getNamedOperand(const MachineInstr &amp;MI, unsigned OpName) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01034">SIInstrInfo.h:1034</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">llvm::AMDGPU::OPERAND_REG_IMM_INT32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_INT32</div><div class="ttdoc">Operands with register or 32-bit immediate.</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00160">SIDefines.h:160</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992daa0bc33f3818c02a577a8b209d98766cb"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992daa0bc33f3818c02a577a8b209d98766cb">llvm::SIInstrFlags::IsMAI</a></div><div class="ttdeci">@ IsMAI</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00117">SIDefines.h:117</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612acaf6a7dc31f80148ce9ad3eaa8871db2"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612acaf6a7dc31f80148ce9ad3eaa8871db2">llvm::SI::KernelInputOffsets::GLOBAL_SIZE_X</a></div><div class="ttdeci">@ GLOBAL_SIZE_X</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01339">SIInstrInfo.h:1339</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a3d9b286b0c8c32ae52faedcc2a6130a7"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a3d9b286b0c8c32ae52faedcc2a6130a7">llvm::SIInstrInfo::isLegalVSrcOperand</a></div><div class="ttdeci">bool isLegalVSrcOperand(const MachineRegisterInfo &amp;MRI, const MCOperandInfo &amp;OpInfo, const MachineOperand &amp;MO) const</div><div class="ttdoc">Check if MO would be a valid operand for the given operand definition OpInfo.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05082">SIInstrInfo.cpp:5082</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a7d38ae4f1dfa5ec71b0f78fab996425b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a7d38ae4f1dfa5ec71b0f78fab996425b">llvm::SIInstrInfo::getOpRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getOpRegClass(const MachineInstr &amp;MI, unsigned OpNo) const</div><div class="ttdoc">Return the correct register class for OpNo.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04950">SIInstrInfo.cpp:4950</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallSetVector_html"><div class="ttname"><a href="classllvm_1_1SmallSetVector.html">llvm::SmallSetVector</a></div><div class="ttdoc">A SetVector that performs no allocations if smaller than a certain size.</div><div class="ttdef"><b>Definition:</b> <a href="SetVector_8h_source.html#l00300">SetVector.h:300</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da06434d3505958806f243119630f8c976"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da06434d3505958806f243119630f8c976">llvm::SIInstrFlags::DPP</a></div><div class="ttdeci">@ DPP</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00050">SIDefines.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a46f8aeadd124344d2708f5941a62e1b1"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a46f8aeadd124344d2708f5941a62e1b1">llvm::SIInstrInfo::readlaneVGPRToSGPR</a></div><div class="ttdeci">Register readlaneVGPRToSGPR(Register SrcReg, MachineInstr &amp;UseMI, MachineRegisterInfo &amp;MRI) const</div><div class="ttdoc">Copy a value from a VGPR (SrcReg) to SGPR.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05385">SIInstrInfo.cpp:5385</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveVariables_html"><div class="ttname"><a href="classllvm_1_1LiveVariables.html">llvm::LiveVariables</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00047">LiveVariables.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_abbf7fd6ca838658494b35472858597c9"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#abbf7fd6ca838658494b35472858597c9">llvm::SIInstrInfo::isVGPRCopy</a></div><div class="ttdeci">bool isVGPRCopy(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00796">SIInstrInfo.h:796</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a75d714113557721ffd5bd3d06dc79642"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a75d714113557721ffd5bd3d06dc79642">llvm::SIInstrInfo::isSGPRStackAccess</a></div><div class="ttdeci">unsigned isSGPRStackAccess(const MachineInstr &amp;MI, int &amp;FrameIndex) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07548">SIInstrInfo.cpp:7548</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aca118bcab72fa2bdc9d3f21c5f0892ba"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aca118bcab72fa2bdc9d3f21c5f0892ba">llvm::SIInstrInfo::isEXP</a></div><div class="ttdeci">bool isEXP(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00567">SIInstrInfo.h:567</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a7c01b647a2569809ece29a7ce35e5102"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a7c01b647a2569809ece29a7ce35e5102">llvm::SIInstrInfo::isTRANS</a></div><div class="ttdeci">static bool isTRANS(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00637">SIInstrInfo.h:637</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da40767b966aa194931bb6ce67e3649de7"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da40767b966aa194931bb6ce67e3649de7">llvm::SIInstrFlags::VOPC</a></div><div class="ttdeci">@ VOPC</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00042">SIDefines.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a398ffd28d7b40e800b2b394a332e8f1b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a398ffd28d7b40e800b2b394a332e8f1b">llvm::SIInstrInfo::isAtomicRet</a></div><div class="ttdeci">bool isAtomicRet(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00583">SIInstrInfo.h:583</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aec38ce9c3f2c358a93023edb399855d5"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aec38ce9c3f2c358a93023edb399855d5">llvm::SIInstrInfo::getSubtarget</a></div><div class="ttdeci">const GCNSubtarget &amp; getSubtarget() const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00183">SIInstrInfo.h:183</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a2b5d90dd54abf16e6fc7dd6d229a89a2"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a2b5d90dd54abf16e6fc7dd6d229a89a2">llvm::SIInstrInfo::isPacked</a></div><div class="ttdeci">bool isPacked(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00422">SIInstrInfo.h:422</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da600d26b3fa43f262c5ca2270667c0be2"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da600d26b3fa43f262c5ca2270667c0be2">llvm::SIInstrFlags::VOP2</a></div><div class="ttdeci">@ VOP2</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00041">SIDefines.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_adc3333d2d5974f4068df84f8706fc7d2"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#adc3333d2d5974f4068df84f8706fc7d2">llvm::SIInstrInfo::isFLAT</a></div><div class="ttdeci">static bool isFLAT(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00518">SIInstrInfo.h:518</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad94f2f559486e50040a794798454f67f"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad94f2f559486e50040a794798454f67f">llvm::SIInstrInfo::insertEQ</a></div><div class="ttdeci">Register insertEQ(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, Register SrcReg, int Value) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01255">SIInstrInfo.cpp:1255</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992da488c16a0fdf36e29dd42e37b988dab36"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992da488c16a0fdf36e29dd42e37b988dab36">llvm::SIInstrFlags::SGPRSpill</a></div><div class="ttdeci">@ SGPRSpill</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00064">SIDefines.h:64</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a5a55a26fbacd40b385e54565fdebc4dd"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5a55a26fbacd40b385e54565fdebc4dd">llvm::AMDGPU::RSRC_ELEMENT_SIZE_SHIFT</a></div><div class="ttdeci">const uint64_t RSRC_ELEMENT_SIZE_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01325">SIInstrInfo.h:1325</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a5b2aaf80981b29494436f2b18a604e1c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a5b2aaf80981b29494436f2b18a604e1c">llvm::SIInstrInfo::isLDSDIR</a></div><div class="ttdeci">static bool isLDSDIR(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00694">SIInstrInfo.h:694</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SI_1_1KernelInputOffsets_html_a58b4eae4b0a45d478c7c0f3959b04612"><div class="ttname"><a href="namespacellvm_1_1SI_1_1KernelInputOffsets.html#a58b4eae4b0a45d478c7c0f3959b04612">llvm::SI::KernelInputOffsets::Offsets</a></div><div class="ttdeci">Offsets</div><div class="ttdoc">Offsets in bytes from the start of the input buffer.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01335">SIInstrInfo.h:1335</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ae4e476239af2c0fd428aa3daec3b3672"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ae4e476239af2c0fd428aa3daec3b3672">llvm::SIInstrInfo::isInlineConstant</a></div><div class="ttdeci">bool isInlineConstant(const MachineInstr &amp;MI, unsigned OpIdx, const MachineOperand &amp;MO) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00862">SIInstrInfo.h:862</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineDominatorTree_html"><div class="ttname"><a href="classllvm_1_1MachineDominatorTree.html">llvm::MachineDominatorTree</a></div><div class="ttdoc">DominatorTree Class - Concrete subclass of DominatorTreeBase that is used to compute a normal dominat...</div><div class="ttdef"><b>Definition:</b> <a href="MachineDominators_8h_source.html#l00051">MachineDominators.h:51</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ac8376ab01e1f2eb75e242eb464d3992dae51b91ec89e9fd6502c3339d1360c147"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ac8376ab01e1f2eb75e242eb464d3992dae51b91ec89e9fd6502c3339d1360c147">llvm::SIInstrFlags::WQM</a></div><div class="ttdeci">@ WQM</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00077">SIDefines.h:77</a></div></div>
<div class="ttc" id="anamespacellvm_html_ad1125e2fe4751891ae3e54013588b5bf"><div class="ttname"><a href="namespacellvm.html#ad1125e2fe4751891ae3e54013588b5bf">llvm::isOfRegClass</a></div><div class="ttdeci">bool isOfRegClass(const TargetInstrInfo::RegSubRegPair &amp;P, const TargetRegisterClass &amp;TRC, MachineRegisterInfo &amp;MRI)</div><div class="ttdoc">Returns true if a reg:subreg pair P has a TRC class.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l01200">SIInstrInfo.h:1200</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html">llvm::ScheduleHazardRecognizer</a></div><div class="ttdoc">HazardRecognizer - This determines whether or not an instruction can be issued this cycle,...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00025">ScheduleHazardRecognizer.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ac18c5827c119a73ea6f07b4ef4649654"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ac18c5827c119a73ea6f07b4ef4649654">llvm::SIInstrInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(const MCInstrDesc &amp;TID, unsigned OpNum, const TargetRegisterInfo *TRI, const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l04920">SIInstrInfo.cpp:4920</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_aea349efd44508e36429de592f1437b14"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#aea349efd44508e36429de592f1437b14">llvm::SIInstrInfo::hasModifiersSet</a></div><div class="ttdeci">bool hasModifiersSet(const MachineInstr &amp;MI, unsigned OpName) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03895">SIInstrInfo.cpp:3895</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ad4705aea7dab2a011b09f6036a49087c"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ad4705aea7dab2a011b09f6036a49087c">llvm::SIInstrInfo::mayReadEXEC</a></div><div class="ttdeci">bool mayReadEXEC(const MachineRegisterInfo &amp;MRI, const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns true if the instruction could potentially depend on the value of exec.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l03701">SIInstrInfo.cpp:3701</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a8e8f884db0a3faadefc981023902a1ec"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a8e8f884db0a3faadefc981023902a1ec">llvm::SIInstrInfo::getInstructionUniformity</a></div><div class="ttdeci">InstructionUniformity getInstructionUniformity(const MachineInstr &amp;MI) const override final</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08416">SIInstrInfo.cpp:8416</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a125b690ac5caa9383822f14c597e792b"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a125b690ac5caa9383822f14c597e792b">llvm::SIInstrInfo::getGenericInstructionUniformity</a></div><div class="ttdeci">InstructionUniformity getGenericInstructionUniformity(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08367">SIInstrInfo.cpp:8367</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a0c893675dfd5d1b1e4aea1e8211217c7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a0c893675dfd5d1b1e4aea1e8211217c7">llvm::MachineOperand::getOperandNo</a></div><div class="ttdeci">unsigned getOperandNo() const</div><div class="ttdoc">Returns the index of this operand in the instruction that it belongs to.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00056">MachineOperand.cpp:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a339cb5c023edce57dbe8c60c466b0f68"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a339cb5c023edce57dbe8c60c466b0f68">llvm::SIInstrInfo::getKillTerminatorFromPseudo</a></div><div class="ttdeci">const MCInstrDesc &amp; getKillTerminatorFromPseudo(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07866">SIInstrInfo.cpp:7866</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00109">MCInstrItineraries.h:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a3da5f49658f691382c762e246c183d09"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a3da5f49658f691382c762e246c183d09">llvm::SIInstrInfo::isSOPC</a></div><div class="ttdeci">bool isSOPC(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00398">SIInstrInfo.h:398</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">llvm::AMDGPU::OPERAND_REG_IMM_INT64</a></div><div class="ttdeci">@ OPERAND_REG_IMM_INT64</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00161">SIDefines.h:161</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a2c6c099091f6e286415971cc7979316a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a2c6c099091f6e286415971cc7979316a">llvm::SIInstrInfo::getIndirectGPRIDXPseudo</a></div><div class="ttdeci">const MCInstrDesc &amp; getIndirectGPRIDXPseudo(unsigned VecSize, bool IsIndirectSrc) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l01296">SIInstrInfo.cpp:1296</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a6e019b80f4d173031212a5a6319b5b64"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a6e019b80f4d173031212a5a6319b5b64">llvm::AMDGPU::getVCMPXOpFromVCMP</a></div><div class="ttdeci">LLVM_READONLY int getVCMPXOpFromVCMP(uint16_t Opcode)</div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_ae25e963e7382528026a78b5c2e31c435"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#ae25e963e7382528026a78b5c2e31c435">llvm::SIInstrInfo::pseudoToMCOpcode</a></div><div class="ttdeci">int pseudoToMCOpcode(int Opcode) const</div><div class="ttdoc">Return a target-specific opcode if Opcode is a pseudo instruction.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l08044">SIInstrInfo.cpp:8044</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a42e6f807e1852ff50f30ed48bce3abea"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a42e6f807e1852ff50f30ed48bce3abea">llvm::AMDGPU::getGlobalVaddrOp</a></div><div class="ttdeci">LLVM_READONLY int getGlobalVaddrOp(uint16_t Opcode)</div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a367f8f335f81011958967cd6fb98e9db"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a367f8f335f81011958967cd6fb98e9db">llvm::SIInstrInfo::isVINTRP</a></div><div class="ttdeci">static bool isVINTRP(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00653">SIInstrInfo.h:653</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a32ebd70b2428374bec760033a071ed77"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a32ebd70b2428374bec760033a071ed77">llvm::SIInstrInfo::isSOP1</a></div><div class="ttdeci">bool isSOP1(uint16_t Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00382">SIInstrInfo.h:382</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a0673c8aeb9b580e1be469133adba37e5"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a0673c8aeb9b580e1be469133adba37e5">llvm::SIInstrInfo::legalizeOperandsVOP3</a></div><div class="ttdeci">void legalizeOperandsVOP3(MachineRegisterInfo &amp;MRI, MachineInstr &amp;MI) const</div><div class="ttdoc">Fix operands in MI to satisfy constant bus requirements.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l05299">SIInstrInfo.cpp:5299</a></div></div>
<div class="ttc" id="aSetVector_8h_html"><div class="ttname"><a href="SetVector_8h.html">SetVector.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a3c8354f891fe3cb5f3df8d1d867b6780"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a3c8354f891fe3cb5f3df8d1d867b6780">llvm::SIInstrInfo::isMFMAorWMMA</a></div><div class="ttdeci">static bool isMFMAorWMMA(const MachineInstr &amp;MI)</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00686">SIInstrInfo.h:686</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00024">MCRegister.h:24</a></div></div>
<div class="ttc" id="aAMDGPUBaseInfo_8h_html"><div class="ttname"><a href="AMDGPUBaseInfo_8h.html">AMDGPUBaseInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a601c42a582df16aaa8a045ec741ebe4a"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a601c42a582df16aaa8a045ec741ebe4a">llvm::SIInstrInfo::isInlineConstant</a></div><div class="ttdeci">bool isInlineConstant(const MachineInstr &amp;MI, const MachineOperand &amp;UseMO, const MachineOperand &amp;DefMO) const</div><div class="ttdoc">returns true if UseMO is substituted with DefMO in MI it would be an inline immediate.</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8h_source.html#l00844">SIInstrInfo.h:844</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIInstrInfo_html_a31d7b26c45988dda37e32395313029eb"><div class="ttname"><a href="classllvm_1_1SIInstrInfo.html#a31d7b26c45988dda37e32395313029eb">llvm::SIInstrInfo::getInstBundleSize</a></div><div class="ttdeci">unsigned getInstBundleSize(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07584">SIInstrInfo.cpp:7584</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:10:14 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
