#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jul 29 23:22:32 2025
# Process ID         : 3628
# Current directory  : C:/Users/12097/Desktop/UCL/Final Project/originBER_sim
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent16472 C:\Users\12097\Desktop\UCL\Final Project\originBER_sim\originBER_sim.xpr
# Log file           : C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/vivado.log
# Journal file       : C:/Users/12097/Desktop/UCL/Final Project/originBER_sim\vivado.jou
# Running On         : LAPTOP-C6J8EKUI
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-10875H CPU @ 2.30GHz
# CPU Frequency      : 2304 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16953 MB
# Swap memory        : 11811 MB
# Total Virtual      : 28764 MB
# Available Virtual  : 14979 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/emb-plus-vpr-4616/1.0/board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/v80/1.0/board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vhk158/production/1.2/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2024.2/data/boards/board_parts/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/tb_top_ber_comparison_behav.wcfg'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'xilinx.com::kc705:1.7' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:01:16 ; elapsed = 00:00:43 . Memory (MB): peak = 2222.691 ; gain = 1047.684
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_ber_comparison'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_ber_comparison' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_ber_comparison_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/ip/gng/rtl/gng.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gng
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/ip/gng/rtl/gng_coef.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gng_coef
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/ip/gng/rtl/gng_ctg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gng_ctg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/ip/gng/rtl/gng_interp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gng_interp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/ip/gng/rtl/gng_lzd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gng_lzd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/ip/gng/rtl/gng_smul_16_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gng_smul_16_18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/ip/gng/rtl/gng_smul_16_18_sadd_37.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gng_smul_16_18_sadd_37
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_top_ber_comparison_vhdl.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/analysis.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'analysis'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/channel/ang_to_iq.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ang_to_iq'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/project_1/awgn_pkg.vhdl" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/channel/awgn.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'awgn'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/new/bps.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bps'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/channel.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/uart/communication.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'communication'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/control.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_16QAM.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demod_16QAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_256QAM.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demod_256QAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_64QAM.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demod_64QAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_BPSK.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demod_BPSK'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_QPSK.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demod_QPSK'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demodulator.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demodulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/dsp.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dsp'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.031 ; gain = 10.062
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2274.031 ; gain = 12.477
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_top_ber_comparison'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top_ber_comparison' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_ber_comparison_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/ip/gng/rtl/gng.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gng
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/ip/gng/rtl/gng_coef.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gng_coef
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/ip/gng/rtl/gng_ctg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gng_ctg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/ip/gng/rtl/gng_interp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gng_interp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/ip/gng/rtl/gng_lzd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gng_lzd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/ip/gng/rtl/gng_smul_16_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gng_smul_16_18
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/ip/gng/rtl/gng_smul_16_18_sadd_37.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gng_smul_16_18_sadd_37
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_top_ber_comparison_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/analysis.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'analysis'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/channel/ang_to_iq.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ang_to_iq'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/project_1/awgn_pkg.vhdl" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/channel/awgn.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'awgn'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/new/bps.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bps'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/channel.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'channel'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/uart/communication.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'communication'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/control.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_16QAM.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demod_16QAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_256QAM.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demod_256QAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_64QAM.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demod_64QAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_BPSK.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demod_BPSK'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demod_QPSK.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demod_QPSK'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/receiver/demodulator.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demodulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/dsp.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dsp'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/analysis/error_counter.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'error_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/memory_params.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_params'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/memory_results.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory_results'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/mod_16QAM.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mod_16QAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/mod_256QAM.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mod_256QAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/mod_64QAM.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mod_64QAM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/mod_BPSK.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mod_BPSK'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/mod_QPSK.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mod_QPSK'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/modulator.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'modulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/project_1/phase_noise_pkg.vhdl" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/channel/phase_noise.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'phase_noise'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/receiver.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/misc/reset_sync.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reset_sync'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/rng.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rng'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/uart/rx.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/system.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/top.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/transmitter.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'transmitter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/uart/tx.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/uart/uart.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/transmitter/xorshift.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xorshift'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top_ber_comparison'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2274.031 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_ber_comparison_behav xil_defaultlib.tb_top_ber_comparison xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_ber_comparison_behav xil_defaultlib.tb_top_ber_comparison xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 9223372036854775807 [C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.srcs/sources_1/imports/sources_1/imports/choice/src/examples/single/receiver.vhdl:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffa34305e4e]
[1] (OPENSSL_Applink+0x2c2daa) [0x7ff660e4e2ea]
[2] (OPENSSL_Applink+0x2d54a2) [0x7ff660e609e2]
[3] (OPENSSL_Applink+0x2d7469) [0x7ff660e629a9]
[4] (OPENSSL_Applink+0x15c8f8) [0x7ff660ce7e38]
[5] (OPENSSL_Applink+0x15c4cd) [0x7ff660ce7a0d]
[6] (OPENSSL_Applink+0x15bdd3) [0x7ff660ce7313]
[7] (OPENSSL_Applink+0x15c84d) [0x7ff660ce7d8d]
[8] (OPENSSL_Applink+0x15c815) [0x7ff660ce7d55]
[9] (OPENSSL_Applink+0x15b3b7) [0x7ff660ce68f7]
[10] (OPENSSL_Applink+0x38dff) [0x7ff660bc433f]
[11] (boost::serialization::singleton_module::unlock+0x2b3d6) [0x7ff6606f76e6]
[12] (boost::serialization::singleton_module::unlock+0x8051) [0x7ff6606d4361]
[13] (boost::serialization::singleton_module::unlock+0x576e) [0x7ff6606d1a7e]
[14] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0xe1658) [0x7ff660f801b8]
[15] (BaseThreadInitThunk+0x17) [0x7ffa32d2e8d7]

Done
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2274.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/12097/Desktop/UCL/Final Project/originBER_sim/originBER_sim.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:18 . Memory (MB): peak = 2280.703 ; gain = 6.672
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 29 23:26:58 2025...
