;redcode
;assert 1
	SPL 0, <40
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV -1, <-20
	JMP -1, -22
	SUB #270, <1
	SUB @124, 106
	ADD -1, <-20
	JMP @72, #200
	SUB @0, @2
	JMP <121, 106
	JMP <121, 106
	SUB @127, 106
	MOV -4, <-20
	SUB #250, 0
	SUB 5, <100
	CMP @121, 103
	ADD 270, 60
	SPL 207, @101
	SUB 20, @10
	DJN -1, @-20
	CMP -25, 0
	SUB @121, 106
	SUB 12, @10
	MOV -7, <-20
	SUB #250, 0
	SLT #-777, 0
	CMP @127, 106
	CMP @127, 106
	SUB #270, <1
	SUB #270, <1
	SPL <124, 106
	SPL <124, 106
	SUB -27, 0
	SPL -27
	SUB -27, 0
	SPL -27
	MOV -1, <-20
	SLT 20, @10
	SLT 702, 10
	SLT 702, 10
	SLT 702, 10
	MOV -1, <-20
	ADD 270, 60
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	SLT -64, <-20
	SLT 20, @10
