#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jan 20 18:44:34 2019
# Process ID: 7011
# Current directory: /home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/WaterlightLed/WaterlightLed.runs/synth_1
# Command line: vivado -log WaterlightLed.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source WaterlightLed.tcl
# Log file: /home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/WaterlightLed/WaterlightLed.runs/synth_1/WaterlightLed.vds
# Journal file: /home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/WaterlightLed/WaterlightLed.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source WaterlightLed.tcl -notrace
Command: synth_design -top WaterlightLed -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7020 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1308.809 ; gain = 86.887 ; free physical = 2709 ; free virtual = 12718
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'WaterlightLed' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/WaterlightLed/WaterlightLed.srcs/sources_1/new/WaterlightLed.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_mod_m' [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/WaterlightLed/WaterlightLed.srcs/sources_1/new/counter_mod_m.v:23]
	Parameter N bound to: 24 - type: integer 
	Parameter M bound to: 10000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_mod_m' (1#1) [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/WaterlightLed/WaterlightLed.srcs/sources_1/new/counter_mod_m.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WaterlightLed' (2#1) [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/WaterlightLed/WaterlightLed.srcs/sources_1/new/WaterlightLed.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1353.434 ; gain = 131.512 ; free physical = 2721 ; free virtual = 12731
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1353.434 ; gain = 131.512 ; free physical = 2720 ; free virtual = 12729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1353.434 ; gain = 131.512 ; free physical = 2720 ; free virtual = 12729
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/WaterlightLed/WaterlightLed.srcs/constrs_1/new/basys3_waterlightLed.xdc]
Finished Parsing XDC File [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/WaterlightLed/WaterlightLed.srcs/constrs_1/new/basys3_waterlightLed.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/WaterlightLed/WaterlightLed.srcs/constrs_1/new/basys3_waterlightLed.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/WaterlightLed_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/WaterlightLed_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1653.762 ; gain = 0.000 ; free physical = 2472 ; free virtual = 12489
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1653.762 ; gain = 431.840 ; free physical = 2548 ; free virtual = 12566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1653.762 ; gain = 431.840 ; free physical = 2548 ; free virtual = 12565
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1653.762 ; gain = 431.840 ; free physical = 2550 ; free virtual = 12568
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "m_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1653.762 ; gain = 431.840 ; free physical = 2541 ; free virtual = 12559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module WaterlightLed 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module counter_mod_m 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "counter_mod_m10HZ/m_out" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1653.762 ; gain = 431.840 ; free physical = 2532 ; free virtual = 12549
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1653.762 ; gain = 431.840 ; free physical = 2412 ; free virtual = 12425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1653.762 ; gain = 431.840 ; free physical = 2412 ; free virtual = 12424
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:35 . Memory (MB): peak = 1654.770 ; gain = 432.848 ; free physical = 2411 ; free virtual = 12424
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1654.770 ; gain = 432.848 ; free physical = 2412 ; free virtual = 12424
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1654.770 ; gain = 432.848 ; free physical = 2412 ; free virtual = 12424
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1654.770 ; gain = 432.848 ; free physical = 2411 ; free virtual = 12424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1654.770 ; gain = 432.848 ; free physical = 2411 ; free virtual = 12424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1654.770 ; gain = 432.848 ; free physical = 2411 ; free virtual = 12424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1654.770 ; gain = 432.848 ; free physical = 2411 ; free virtual = 12424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT3   |     1|
|6     |LUT4   |     2|
|7     |LUT5   |     3|
|8     |LUT6   |     5|
|9     |FDCE   |     7|
|10    |FDPE   |     1|
|11    |FDRE   |    24|
|12    |IBUF   |     2|
|13    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+--------------+------+
|      |Instance            |Module        |Cells |
+------+--------------------+--------------+------+
|1     |top                 |              |    63|
|2     |  counter_mod_m10HZ |counter_mod_m |    43|
+------+--------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:35 . Memory (MB): peak = 1654.770 ; gain = 432.848 ; free physical = 2411 ; free virtual = 12424
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1654.770 ; gain = 132.520 ; free physical = 2466 ; free virtual = 12479
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 1654.777 ; gain = 432.848 ; free physical = 2466 ; free virtual = 12479
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 1659.770 ; gain = 450.414 ; free physical = 2464 ; free virtual = 12476
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/princeling/Documents/ElectronicDesign/Fpga-verilog/LearnBasys3/WaterlightLed/WaterlightLed.runs/synth_1/WaterlightLed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file WaterlightLed_utilization_synth.rpt -pb WaterlightLed_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1659.770 ; gain = 0.000 ; free physical = 2463 ; free virtual = 12475
INFO: [Common 17-206] Exiting Vivado at Sun Jan 20 18:45:18 2019...
