

================================================================
== Vitis HLS Report for 'levmarq'
================================================================
* Date:           Mon Aug 12 18:55:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        levmarq
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.312 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max   |    min    |    max    |   min   |    max   |   Type  |
    +---------+----------+-----------+-----------+---------+----------+---------+
    |  9174017|  25820161|  57.906 ms|  0.163 sec|  9174017|  25820161|       no|
    +---------+----------+-----------+-----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_174  |levmarq_Pipeline_VITIS_LOOP_19_3  |       30|      157|  0.153 us|  0.799 us|   30|  157|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+----------+--------------+-----------+-----------+------+----------+
        |                    |  Latency (cycles)  |   Iteration  |  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |    max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+----------+--------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_4_1    |  9174016|  25820160|  8959 ~ 25215|          -|          -|  1024|        no|
        | + VITIS_LOOP_14_2  |     8832|     25088|      69 ~ 196|          -|          -|   128|        no|
        +--------------------+---------+----------+--------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     68|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   15|    2073|   2384|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1378|    -|
|Register         |        -|    -|     786|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   15|    2859|   3830|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    6|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |                   Instance                  |                Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_10_full_dsp_1_U22          |fadd_32ns_32ns_32_10_full_dsp_1      |        0|   2|  365|  421|    0|
    |fadd_32ns_32ns_32_10_full_dsp_1_U23          |fadd_32ns_32ns_32_10_full_dsp_1      |        0|   2|  365|  421|    0|
    |faddfsub_32ns_32ns_32_10_full_dsp_1_U21      |faddfsub_32ns_32ns_32_10_full_dsp_1  |        0|   2|  365|  421|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U24            |fmul_32ns_32ns_32_8_max_dsp_1        |        0|   3|  199|  324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U25            |fmul_32ns_32ns_32_8_max_dsp_1        |        0|   3|  199|  324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U26            |fmul_32ns_32ns_32_8_max_dsp_1        |        0|   3|  199|  324|    0|
    |grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_174  |levmarq_Pipeline_VITIS_LOOP_19_3     |        0|   0|  381|  149|    0|
    |sitofp_32ns_32_7_no_dsp_1_U27                |sitofp_32ns_32_7_no_dsp_1            |        0|   0|    0|    0|    0|
    +---------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+
    |Total                                        |                                     |        0|  15| 2073| 2384|    0|
    +---------------------------------------------+-------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln14_1_fu_365_p2  |         +|   0|  0|  15|           8|           1|
    |add_ln14_fu_349_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln4_fu_323_p2     |         +|   0|  0|  12|          11|           1|
    |icmp_ln14_fu_343_p2   |      icmp|   0|  0|  14|           8|           9|
    |icmp_ln4_fu_317_p2    |      icmp|   0|  0|  12|          11|          12|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  68|          46|          24|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm            |  891|        167|    1|        167|
    |g_address0           |   31|          6|    7|         42|
    |g_ce0                |   14|          3|    1|          3|
    |g_d0                 |   20|          4|   32|        128|
    |grp_fu_187_ce        |    9|          2|    1|          2|
    |grp_fu_187_opcode    |   20|          4|    2|          8|
    |grp_fu_187_p0        |   53|         10|   32|        320|
    |grp_fu_187_p1        |   53|         10|   32|        320|
    |grp_fu_192_p0        |   14|          3|   32|         96|
    |grp_fu_192_p1        |   25|          5|   32|        160|
    |grp_fu_197_p0        |   14|          3|   32|         96|
    |grp_fu_197_p1        |   25|          5|   32|        160|
    |grp_fu_213_p0        |   31|          6|   32|        192|
    |grp_fu_213_p1        |   53|         10|   32|        320|
    |grp_fu_218_ce        |    9|          2|    1|          2|
    |grp_fu_218_p0        |   20|          4|   32|        128|
    |grp_fu_218_p1        |   20|          4|   32|        128|
    |grp_fu_223_ce        |    9|          2|    1|          2|
    |grp_fu_223_p0        |   20|          4|   32|        128|
    |grp_fu_223_p1        |   20|          4|   32|        128|
    |i_reg_151            |    9|          2|    8|         16|
    |indvars_iv7_reg_162  |    9|          2|    8|         16|
    |x_fu_72              |    9|          2|   11|         22|
    +---------------------+-----+-----------+-----+-----------+
    |Total                | 1378|        264|  457|       2584|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+-----+----+-----+-----------+
    |                           Name                           |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+-----+----+-----+-----------+
    |add_ln14_1_reg_472                                        |    8|   0|    8|          0|
    |add_ln14_reg_452                                          |    8|   0|    8|          0|
    |add_ln4_reg_411                                           |   11|   0|   11|          0|
    |ap_CS_fsm                                                 |  166|   0|  166|          0|
    |d_addr_reg_462                                            |    7|   0|    7|          0|
    |d_load_reg_488                                            |   32|   0|   32|          0|
    |empty_reg_467                                             |    7|   0|    7|          0|
    |grp_levmarq_Pipeline_VITIS_LOOP_19_3_fu_174_ap_start_reg  |    1|   0|    1|          0|
    |i_reg_151                                                 |    8|   0|    8|          0|
    |indvars_iv7_reg_162                                       |    8|   0|    8|          0|
    |reg_234                                                   |   32|   0|   32|          0|
    |reg_242                                                   |   32|   0|   32|          0|
    |reg_248                                                   |   32|   0|   32|          0|
    |reg_254                                                   |   32|   0|   32|          0|
    |reg_262                                                   |   32|   0|   32|          0|
    |reg_270                                                   |   32|   0|   32|          0|
    |reg_276                                                   |   32|   0|   32|          0|
    |reg_282                                                   |   32|   0|   32|          0|
    |reg_289                                                   |   32|   0|   32|          0|
    |reg_294                                                   |   32|   0|   32|          0|
    |reg_299                                                   |   32|   0|   32|          0|
    |reg_304                                                   |   32|   0|   32|          0|
    |tmp_1_reg_483                                             |    7|   0|   14|          7|
    |weight_reg_438                                            |   32|   0|   32|          0|
    |x_assign_reg_421                                          |   32|   0|   32|          0|
    |x_fu_72                                                   |   11|   0|   11|          0|
    |x_s_reg_477                                               |   32|   0|   32|          0|
    |y_load_reg_444                                            |   32|   0|   32|          0|
    +----------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                     |  786|   0|  793|          7|
    +----------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|       levmarq|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|       levmarq|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|       levmarq|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|       levmarq|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|       levmarq|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|       levmarq|  return value|
|dysq_address0  |  out|   10|   ap_memory|          dysq|         array|
|dysq_ce0       |  out|    1|   ap_memory|          dysq|         array|
|dysq_q0        |   in|   32|   ap_memory|          dysq|         array|
|g_address0     |  out|    7|   ap_memory|             g|         array|
|g_ce0          |  out|    1|   ap_memory|             g|         array|
|g_we0          |  out|    1|   ap_memory|             g|         array|
|g_d0           |  out|   32|   ap_memory|             g|         array|
|g_q0           |   in|   32|   ap_memory|             g|         array|
|d_address0     |  out|    7|   ap_memory|             d|         array|
|d_ce0          |  out|    1|   ap_memory|             d|         array|
|d_we0          |  out|    1|   ap_memory|             d|         array|
|d_d0           |  out|   32|   ap_memory|             d|         array|
|d_q0           |   in|   32|   ap_memory|             d|         array|
|y_address0     |  out|   10|   ap_memory|             y|         array|
|y_ce0          |  out|    1|   ap_memory|             y|         array|
|y_q0           |   in|   32|   ap_memory|             y|         array|
|h_address0     |  out|   14|   ap_memory|             h|         array|
|h_ce0          |  out|    1|   ap_memory|             h|         array|
|h_we0          |  out|    1|   ap_memory|             h|         array|
|h_d0           |  out|   32|   ap_memory|             h|         array|
|h_address1     |  out|   14|   ap_memory|             h|         array|
|h_ce1          |  out|    1|   ap_memory|             h|         array|
|h_q1           |   in|   32|   ap_memory|             h|         array|
+---------------+-----+-----+------------+--------------+--------------+

