s1(10Dec2019:02:19:37):  ncverilog tb.v SingleCycleMIPS.v +define+Baseline +access+r 
s2(10Dec2019:02:21:57):  ncverilog tb.v SingleCycleMIPS_syn.v tsmc13.v +define+Baseline+SDF +access+r 
