// Generated by CIRCT 42e53322a
module bsg_xnor_width_p33(	// /tmp/tmp.iVgwTf1ART/12905_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_xnor_width_p33.cleaned.mlir:2:3
  input  [32:0] a_i,	// /tmp/tmp.iVgwTf1ART/12905_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_xnor_width_p33.cleaned.mlir:2:36
                b_i,	// /tmp/tmp.iVgwTf1ART/12905_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_xnor_width_p33.cleaned.mlir:2:51
  output [32:0] o	// /tmp/tmp.iVgwTf1ART/12905_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_xnor_width_p33.cleaned.mlir:2:67
);

  assign o = a_i ^ ~b_i;	// /tmp/tmp.iVgwTf1ART/12905_OpenABC_leaf_level_verilog_tsmc65lp_vanilla5_bsg_xnor_width_p33.cleaned.mlir:4:10, :5:5
endmodule

