Warning (10268): Verilog HDL information at Reg_8.sv(26): always construct contains both blocking and non-blocking assignments File: C:/Users/Erwin/Desktop/Assignments/semester4/ECE 385/Lab5/Reg_8.sv Line: 26
