Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Mar 29 18:49:15 2023
| Host         : DESKTOP-RSF5MMH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ElectronicClock_control_sets_placed.rpt
| Design       : ElectronicClock
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             146 |           66 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              96 |           24 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |           16 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+------------------------+----------------------------------+------------------+----------------+--------------+
|         Clock Signal        |      Enable Signal     |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+------------------------+----------------------------------+------------------+----------------+--------------+
|  debounce5/btn[0]           |                        |                                  |                1 |              1 |         1.00 |
|  debounce5/clk_20ms_reg_n_0 |                        |                                  |                4 |              4 |         1.00 |
|  divider3/CLK               |                        |                                  |               10 |             19 |         1.90 |
|  CLK100MHZ_IBUF_BUFG        |                        |                                  |                7 |             24 |         3.43 |
|  rco[1]                     |                        |                                  |               15 |             32 |         2.13 |
|  CLK100HZ_BUFG              | stopwatch_counter/E[0] | debounce5/delay2_reg[0]_1        |               16 |             32 |         2.00 |
|  CLK100MHZ_IBUF_BUFG        |                        | divider1/clear                   |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG        |                        | divider2/count_clk[0]_i_1__0_n_0 |                8 |             32 |         4.00 |
|  CLK100MHZ_IBUF_BUFG        |                        | divider3/count_clk[0]_i_1__1_n_0 |                8 |             32 |         4.00 |
|  rco[0]                     |                        |                                  |               13 |             33 |         2.54 |
|  CLK1HZ_BUFG                |                        |                                  |               16 |             33 |         2.06 |
+-----------------------------+------------------------+----------------------------------+------------------+----------------+--------------+


