Source Block: verilog-ethernet/rtl/arp_eth_rx.v@324:394@HdlStmProcess
            end
        end
    endcase
end

always @(posedge clk) begin
    if (rst) begin
        state_reg <= STATE_IDLE;
        frame_ptr_reg <= 0;
        input_eth_payload_tready_reg <= 0;
        output_frame_valid_reg <= 0;
        output_eth_dest_mac_reg <= 0;
        output_eth_src_mac_reg <= 0;
        output_eth_type_reg <= 0;
        busy_reg <= 0;
        error_header_early_termination_reg <= 0;
        error_invalid_header_reg <= 0;
    end else begin
        state_reg <= state_next;

        input_eth_hdr_ready_reg <= input_eth_hdr_ready_next;
        input_eth_payload_tready_reg <= input_eth_payload_tready_next;

        frame_ptr_reg <= frame_ptr_next;

        output_frame_valid_reg <= output_frame_valid_next;

        error_header_early_termination_reg <= error_header_early_termination_next;
        error_invalid_header_reg <= error_invalid_header_next;

        busy_reg <= state_next != STATE_IDLE;

        // datapath
        if (store_eth_hdr) begin
            output_eth_dest_mac_reg <= input_eth_dest_mac;
            output_eth_src_mac_reg <= input_eth_src_mac;
            output_eth_type_reg <= input_eth_type;
        end

        if (store_arp_htype_0) output_arp_htype_reg[ 7: 0] <= input_eth_payload_tdata;
        if (store_arp_htype_1) output_arp_htype_reg[15: 8] <= input_eth_payload_tdata;
        if (store_arp_ptype_0) output_arp_ptype_reg[ 7: 0] <= input_eth_payload_tdata;
        if (store_arp_ptype_1) output_arp_ptype_reg[15: 8] <= input_eth_payload_tdata;
        if (store_arp_hlen) output_arp_hlen_reg <= input_eth_payload_tdata;
        if (store_arp_plen) output_arp_plen_reg <= input_eth_payload_tdata;
        if (store_arp_oper_0) output_arp_oper_reg[ 7: 0] <= input_eth_payload_tdata;
        if (store_arp_oper_1) output_arp_oper_reg[15: 8] <= input_eth_payload_tdata;
        if (store_arp_sha_0) output_arp_sha_reg[ 7: 0] <= input_eth_payload_tdata;
        if (store_arp_sha_1) output_arp_sha_reg[15: 8] <= input_eth_payload_tdata;
        if (store_arp_sha_2) output_arp_sha_reg[23:16] <= input_eth_payload_tdata;
        if (store_arp_sha_3) output_arp_sha_reg[31:24] <= input_eth_payload_tdata;
        if (store_arp_sha_4) output_arp_sha_reg[39:32] <= input_eth_payload_tdata;
        if (store_arp_sha_5) output_arp_sha_reg[47:40] <= input_eth_payload_tdata;
        if (store_arp_spa_0) output_arp_spa_reg[ 7: 0] <= input_eth_payload_tdata;
        if (store_arp_spa_1) output_arp_spa_reg[15: 8] <= input_eth_payload_tdata;
        if (store_arp_spa_2) output_arp_spa_reg[23:16] <= input_eth_payload_tdata;
        if (store_arp_spa_3) output_arp_spa_reg[31:24] <= input_eth_payload_tdata;
        if (store_arp_tha_0) output_arp_tha_reg[ 7: 0] <= input_eth_payload_tdata;
        if (store_arp_tha_1) output_arp_tha_reg[15: 8] <= input_eth_payload_tdata;
        if (store_arp_tha_2) output_arp_tha_reg[23:16] <= input_eth_payload_tdata;
        if (store_arp_tha_3) output_arp_tha_reg[31:24] <= input_eth_payload_tdata;
        if (store_arp_tha_4) output_arp_tha_reg[39:32] <= input_eth_payload_tdata;
        if (store_arp_tha_5) output_arp_tha_reg[47:40] <= input_eth_payload_tdata;
        if (store_arp_tpa_0) output_arp_tpa_reg[ 7: 0] <= input_eth_payload_tdata;
        if (store_arp_tpa_1) output_arp_tpa_reg[15: 8] <= input_eth_payload_tdata;
        if (store_arp_tpa_2) output_arp_tpa_reg[23:16] <= input_eth_payload_tdata;
        if (store_arp_tpa_3) output_arp_tpa_reg[31:24] <= input_eth_payload_tdata;
    end
end

endmodule

Diff Content:
- 332         frame_ptr_reg <= 0;
- 333         input_eth_payload_tready_reg <= 0;
- 334         output_frame_valid_reg <= 0;
- 335         output_eth_dest_mac_reg <= 0;
- 336         output_eth_src_mac_reg <= 0;
- 337         output_eth_type_reg <= 0;
- 338         busy_reg <= 0;
- 339         error_header_early_termination_reg <= 0;
- 340         error_invalid_header_reg <= 0;
- 357         if (store_eth_hdr) begin
- 358             output_eth_dest_mac_reg <= input_eth_dest_mac;
- 359             output_eth_src_mac_reg <= input_eth_src_mac;
- 360             output_eth_type_reg <= input_eth_type;
- 361         end
- 363         if (store_arp_htype_0) output_arp_htype_reg[ 7: 0] <= input_eth_payload_tdata;
- 364         if (store_arp_htype_1) output_arp_htype_reg[15: 8] <= input_eth_payload_tdata;
- 365         if (store_arp_ptype_0) output_arp_ptype_reg[ 7: 0] <= input_eth_payload_tdata;
- 366         if (store_arp_ptype_1) output_arp_ptype_reg[15: 8] <= input_eth_payload_tdata;
- 367         if (store_arp_hlen) output_arp_hlen_reg <= input_eth_payload_tdata;
- 368         if (store_arp_plen) output_arp_plen_reg <= input_eth_payload_tdata;
- 369         if (store_arp_oper_0) output_arp_oper_reg[ 7: 0] <= input_eth_payload_tdata;
- 370         if (store_arp_oper_1) output_arp_oper_reg[15: 8] <= input_eth_payload_tdata;
- 371         if (store_arp_sha_0) output_arp_sha_reg[ 7: 0] <= input_eth_payload_tdata;
- 372         if (store_arp_sha_1) output_arp_sha_reg[15: 8] <= input_eth_payload_tdata;
- 373         if (store_arp_sha_2) output_arp_sha_reg[23:16] <= input_eth_payload_tdata;
- 374         if (store_arp_sha_3) output_arp_sha_reg[31:24] <= input_eth_payload_tdata;
- 375         if (store_arp_sha_4) output_arp_sha_reg[39:32] <= input_eth_payload_tdata;
- 376         if (store_arp_sha_5) output_arp_sha_reg[47:40] <= input_eth_payload_tdata;
- 377         if (store_arp_spa_0) output_arp_spa_reg[ 7: 0] <= input_eth_payload_tdata;
- 378         if (store_arp_spa_1) output_arp_spa_reg[15: 8] <= input_eth_payload_tdata;
- 379         if (store_arp_spa_2) output_arp_spa_reg[23:16] <= input_eth_payload_tdata;
- 380         if (store_arp_spa_3) output_arp_spa_reg[31:24] <= input_eth_payload_tdata;
- 381         if (store_arp_tha_0) output_arp_tha_reg[ 7: 0] <= input_eth_payload_tdata;
- 382         if (store_arp_tha_1) output_arp_tha_reg[15: 8] <= input_eth_payload_tdata;
- 383         if (store_arp_tha_2) output_arp_tha_reg[23:16] <= input_eth_payload_tdata;
- 384         if (store_arp_tha_3) output_arp_tha_reg[31:24] <= input_eth_payload_tdata;
- 385         if (store_arp_tha_4) output_arp_tha_reg[39:32] <= input_eth_payload_tdata;
- 386         if (store_arp_tha_5) output_arp_tha_reg[47:40] <= input_eth_payload_tdata;
- 387         if (store_arp_tpa_0) output_arp_tpa_reg[ 7: 0] <= input_eth_payload_tdata;
- 388         if (store_arp_tpa_1) output_arp_tpa_reg[15: 8] <= input_eth_payload_tdata;
- 389         if (store_arp_tpa_2) output_arp_tpa_reg[23:16] <= input_eth_payload_tdata;
- 390         if (store_arp_tpa_3) output_arp_tpa_reg[31:24] <= input_eth_payload_tdata;
+ 340         frame_ptr_reg <= 8'd0;
+ 340         input_eth_payload_tready_reg <= 1'b0;
+ 340         output_frame_valid_reg <= 1'b0;
+ 340         busy_reg <= 1'b0;
+ 340         error_header_early_termination_reg <= 1'b0;
+ 340         error_invalid_header_reg <= 1'b0;
+ 354     end
+ 390     if (store_eth_hdr) begin
+ 390         output_eth_dest_mac_reg <= input_eth_dest_mac;
+ 390         output_eth_src_mac_reg <= input_eth_src_mac;
+ 390         output_eth_type_reg <= input_eth_type;
+ 391     if (store_arp_htype_0) output_arp_htype_reg[ 7: 0] <= input_eth_payload_tdata;
+ 391     if (store_arp_htype_1) output_arp_htype_reg[15: 8] <= input_eth_payload_tdata;
+ 391     if (store_arp_ptype_0) output_arp_ptype_reg[ 7: 0] <= input_eth_payload_tdata;
+ 391     if (store_arp_ptype_1) output_arp_ptype_reg[15: 8] <= input_eth_payload_tdata;
+ 391     if (store_arp_hlen) output_arp_hlen_reg <= input_eth_payload_tdata;
+ 391     if (store_arp_plen) output_arp_plen_reg <= input_eth_payload_tdata;
+ 391     if (store_arp_oper_0) output_arp_oper_reg[ 7: 0] <= input_eth_payload_tdata;
+ 391     if (store_arp_oper_1) output_arp_oper_reg[15: 8] <= input_eth_payload_tdata;
+ 391     if (store_arp_sha_0) output_arp_sha_reg[ 7: 0] <= input_eth_payload_tdata;
+ 391     if (store_arp_sha_1) output_arp_sha_reg[15: 8] <= input_eth_payload_tdata;
+ 391     if (store_arp_sha_2) output_arp_sha_reg[23:16] <= input_eth_payload_tdata;
+ 391     if (store_arp_sha_3) output_arp_sha_reg[31:24] <= input_eth_payload_tdata;
+ 391     if (store_arp_sha_4) output_arp_sha_reg[39:32] <= input_eth_payload_tdata;
+ 391     if (store_arp_sha_5) output_arp_sha_reg[47:40] <= input_eth_payload_tdata;
+ 391     if (store_arp_spa_0) output_arp_spa_reg[ 7: 0] <= input_eth_payload_tdata;
+ 391     if (store_arp_spa_1) output_arp_spa_reg[15: 8] <= input_eth_payload_tdata;
+ 391     if (store_arp_spa_2) output_arp_spa_reg[23:16] <= input_eth_payload_tdata;
+ 391     if (store_arp_spa_3) output_arp_spa_reg[31:24] <= input_eth_payload_tdata;
+ 391     if (store_arp_tha_0) output_arp_tha_reg[ 7: 0] <= input_eth_payload_tdata;
+ 391     if (store_arp_tha_1) output_arp_tha_reg[15: 8] <= input_eth_payload_tdata;
+ 391     if (store_arp_tha_2) output_arp_tha_reg[23:16] <= input_eth_payload_tdata;
+ 391     if (store_arp_tha_3) output_arp_tha_reg[31:24] <= input_eth_payload_tdata;
+ 391     if (store_arp_tha_4) output_arp_tha_reg[39:32] <= input_eth_payload_tdata;
+ 391     if (store_arp_tha_5) output_arp_tha_reg[47:40] <= input_eth_payload_tdata;
+ 391     if (store_arp_tpa_0) output_arp_tpa_reg[ 7: 0] <= input_eth_payload_tdata;
+ 391     if (store_arp_tpa_1) output_arp_tpa_reg[15: 8] <= input_eth_payload_tdata;
+ 391     if (store_arp_tpa_2) output_arp_tpa_reg[23:16] <= input_eth_payload_tdata;
+ 391     if (store_arp_tpa_3) output_arp_tpa_reg[31:24] <= input_eth_payload_tdata;

Clone Blocks:
Clone Blocks 1:
verilog-ethernet/rtl/arp_eth_rx_64.v@249:327
            end
        end
    endcase
end

always @(posedge clk) begin
    if (rst) begin
        state_reg <= STATE_IDLE;
        frame_ptr_reg <= 0;
        input_eth_payload_tready_reg <= 0;
        output_frame_valid_reg <= 0;
        output_eth_dest_mac_reg <= 0;
        output_eth_src_mac_reg <= 0;
        output_eth_type_reg <= 0;
        busy_reg <= 0;
        error_header_early_termination_reg <= 0;
        error_invalid_header_reg <= 0;
    end else begin
        state_reg <= state_next;

        input_eth_hdr_ready_reg <= input_eth_hdr_ready_next;
        input_eth_payload_tready_reg <= input_eth_payload_tready_next;

        frame_ptr_reg <= frame_ptr_next;

        output_frame_valid_reg <= output_frame_valid_next;

        error_header_early_termination_reg <= error_header_early_termination_next;
        error_invalid_header_reg <= error_invalid_header_next;

        busy_reg <= state_next != STATE_IDLE;

        // datapath
        if (store_eth_hdr) begin
            output_eth_dest_mac_reg <= input_eth_dest_mac;
            output_eth_src_mac_reg <= input_eth_src_mac;
            output_eth_type_reg <= input_eth_type;
        end

        if (store_arp_hdr_word_0) begin
            output_arp_htype_reg[15: 8] <= input_eth_payload_tdata[ 7: 0];
            output_arp_htype_reg[ 7: 0] <= input_eth_payload_tdata[15: 8];
            output_arp_ptype_reg[15: 8] <= input_eth_payload_tdata[23:16];
            output_arp_ptype_reg[ 7: 0] <= input_eth_payload_tdata[31:24];
            output_arp_hlen_reg <= input_eth_payload_tdata[39:32];
            output_arp_plen_reg <= input_eth_payload_tdata[47:40];
            output_arp_oper_reg[15: 8] <= input_eth_payload_tdata[55:48];
            output_arp_oper_reg[ 7: 0] <= input_eth_payload_tdata[63:56];
        end
        if (store_arp_hdr_word_1) begin
            output_arp_sha_reg[47:40] <= input_eth_payload_tdata[ 7: 0];
            output_arp_sha_reg[39:32] <= input_eth_payload_tdata[15: 8];
            output_arp_sha_reg[31:24] <= input_eth_payload_tdata[23:16];
            output_arp_sha_reg[23:16] <= input_eth_payload_tdata[31:24];
            output_arp_sha_reg[15: 8] <= input_eth_payload_tdata[39:32];
            output_arp_sha_reg[ 7: 0] <= input_eth_payload_tdata[47:40];
            output_arp_spa_reg[31:24] <= input_eth_payload_tdata[55:48];
            output_arp_spa_reg[23:16] <= input_eth_payload_tdata[63:56];
        end
        if (store_arp_hdr_word_2) begin
            output_arp_spa_reg[15: 8] <= input_eth_payload_tdata[ 7: 0];
            output_arp_spa_reg[ 7: 0] <= input_eth_payload_tdata[15: 8];
            output_arp_tha_reg[47:40] <= input_eth_payload_tdata[23:16];
            output_arp_tha_reg[39:32] <= input_eth_payload_tdata[31:24];
            output_arp_tha_reg[31:24] <= input_eth_payload_tdata[39:32];
            output_arp_tha_reg[23:16] <= input_eth_payload_tdata[47:40];
            output_arp_tha_reg[15: 8] <= input_eth_payload_tdata[55:48];
            output_arp_tha_reg[ 7: 0] <= input_eth_payload_tdata[63:56];
        end
        if (store_arp_hdr_word_3) begin
            output_arp_tpa_reg[31:24] <= input_eth_payload_tdata[ 7: 0];
            output_arp_tpa_reg[23:16] <= input_eth_payload_tdata[15: 8];
            output_arp_tpa_reg[15: 8] <= input_eth_payload_tdata[23:16];
            output_arp_tpa_reg[ 7: 0] <= input_eth_payload_tdata[31:24];
        end
    end
end

endmodule

