<?xml version="1.0" encoding="UTF-8"?>
<ZeBuUiDoc type="xcui" version="1.0" creator="glog">
    <author>zCoreBuild</author>
    <date>Wed Apr 19 01:05:06 2023</date>
    <views>
        <view name="Warnings/Errors">
            <h1>zCoreCompilation : default</h1>
                <h2>Warning</h2>
                <p>[ZBD0328W] max_deph will become hidden (under expert mode &#39;!&#39;) in next release.</p>
                <p>[ZBD0329W] max_node will become hidden (under expert mode &#39;!&#39;) in next release.</p>
                <p>[ZBD0334W] delete_stuck_at_z will become hidden (under expert mode &#39;!&#39;) in next release.</p>
            <h1>zCoreCompilation : Part_0</h1>
                <h2>Warning</h2>
                <p>[CLU0081W] Multiple occurence of the same command, using  cluster set max_fill_bram=50</p>
                <p>[KBD2077W] zCorePartitioning: Terminal FPGA cannot be identified</p>
                <p>[RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_bb_wb_reg</p>
                <p>[RAS0020W] ZBNF Resources: No resource information can be found for Module zfwc_hs_1</p>
                <p>[RAS0020W] ZBNF Resources: No resource information can be found for Module ZXLSYS</p>
                <p>[RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_bb_zmem_clk</p>
                <p>[RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_bb_zmem_di</p>
                <p>[RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_bb_zmem_addr</p>
                <p>[RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_bb_zmem_we</p>
                <p>[RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_bb_zmem_do</p>
                <p>[RAS0020W] ZBNF Resources: No resource information can be found for Module zfwc_hs_48</p>
                <p>[RAS0020W] ZBNF Resources: No resource information can be found for Module ZebuClockFilterData</p>
                <p>[RAS0020W] ZBNF Resources: No resource information can be found for Module zfwc_hs_4</p>
                <p>[RAS0020W] ZBNF Resources: No resource information can be found for Module ZebuClockFilterClock</p>
                <p>[RAS0020W] ZBNF Resources: No resource information can be found for Module zebu_clockGen</p>
                <p>[CLK0388W] Failed to parse Core Interface</p>
                <p>[CLK0388W] Failed to parse Core Interface</p>
                <p>[CLK0388W] Failed to parse Core Interface</p>
                <p>[KBD2251W] usage of timing model can&#39;t be enable on zse</p>
                <p>[KBD2093W] Using ZFILTER_ASYNC_SET_RESET_PATH on &#39;timing&#39; command might increase the longest filter path</p>
                <p>[KBD2160W] Using ZFILTER_FETCH_FEEDBACK on &#39;timing&#39; command might increase the longest filter path</p>
                <p>[ZBD0301W] Critical Path Optimization is disabled because fetch mode is not enabled</p>
        </view>
        <view name="Target">
            <h1>zCore Compilation : Part_0</h1>
                <h2>Size</h2>
                <p> MODE=virtex7</p>
                <p> Chosen part reference for resource evaluation is VIRTEX7 7vlx2000tff1925 .</p>
                <p> System size : 9 FPGA</p>
                <p> </p>
                <p> +----------------+------+------+------+------+------+-----+-----+------+</p>
                <p> |                |   REG|   LUT|RAMLUT|  LUT6| MUXCY| BRAM|  DSP|  QIWC|</p>
                <p> +----------------+------+------+------+------+------+-----+-----+------+</p>
                <p> |VIRTEX7 (FPGA)  |2,443K|1,222K|  345K|1,222K|1,222K|1,290|2,160|  524K|</p>
                <p> |VIRTEX7 (System)|   22M|   11M|3,103K|   11M|   11M|  12K|  19K|4,719K|</p>
                <p> +----------------+------+------+------+------+------+-----+-----+------+</p>
        </view>
        <view name="Partitioning" order="-5000">
            <h1>zCore Compilation : Part_0</h1>
                <h2>Resource utilization and IO cut by FPGA</h2>
                <p>+-------------------------+-----------+---------+-----------+---------+----------+-----------+--+</p>
                <p>|FPGA\ Res(Used/Available)|        LUT|     LUT6|        REG|   RAMLUT|FWC_IP_NUM|FWC_IP_BITS|IO|</p>
                <p>+-------------------------+-----------+---------+-----------+---------+----------+-----------+--+</p>
                <p>|                U0_M0_F00|5338/671880|29/342048|5950/659664|72/172400|     3/843|  136/68567| 0|</p>
                <p>+-------------------------+-----------+---------+-----------+---------+----------+-----------+--+</p>
                <p>|                      SUM|5338/671880|29/342048|5950/659664|72/172400|     3/843|  136/68567| 0|</p>
                <p>+-------------------------+-----------+---------+-----------+---------+----------+-----------+--+</p>
                <p></p>
                <p></p>
                <p>Inter partitions IO cuts (undirected)</p>
                <p>+---------+---------+---------+</p>
                <p>|From \ To|U0_M0_F00|Interface|</p>
                <p>+---------+---------+---------+</p>
                <p>|U0_M0_F00|        0|        0|</p>
                <p>|Interface|        0|        0|</p>
                <p>+---------+---------+---------+</p>
                <p>|  SUM CUT|        0|        0|</p>
                <p>+---------+---------+---------+</p>
                <p></p>
        </view>
        <view name="Optimization">
            <h1>zCore Compilation : Part_0</h1>
                <h2>Partitioning</h2>
                <p>The partitioner used is : zCorePartitioning.</p>
        </view>
        <view name="Clock">
            <h1>zCore Compilation : Part_0</h1>
                <h2>Clock localization</h2>
                <p> Only one partition, no clock localization will be performed</p>
        </view>
        <view name="Performance" order="-3000">
            <h1>zCore Compilation : Part_0</h1>
                <h2>Final resource utilization and IO cut by FPGA</h2>
                <p></p>
                <p> FPGAs after partitioning and clock localization steps.</p>
                <p></p>
                <p> FPGAs after partitioning and clock localization steps.</p>
                <p>+-------------+------------+----------+------------+----------+----------------------------+-------+----+-------+---+------+</p>
                <p>|FPGA         |         REG|(*)MUXF7,8|         LUT|    RAMLUT|                   (**)MUXCY|   BRAM|URAM|    DSP|CUT|STATUS|</p>
                <p>+-------------+------------+----------+------------+----------+----------------------------+-------+----+-------+---+------+</p>
                <p>|UNIT0.MOD0.F0|948 /2443200|         0|273 /1221600|72 /344800|2/lut(2)/lut_no_weighting(2)|0 /1290|0 /0|0 /2160|  5|    OK|</p>
                <p>+-------------+------------+----------+------------+----------+----------------------------+-------+----+-------+---+------+</p>
                <p>|SUM          |948 /2443200|        --|273 /1221600|72 /344800|2/lut(2)/lut_no_weighting(2)|0 /1290|0 /0|0 /2160|  5|    --|</p>
                <p>+-------------+------------+----------+------------+----------+----------------------------+-------+----+-------+---+------+</p>
                <p></p>
                <p> REG        : REG count in generated netlists / FPGA capacity. </p>
                <p> (*)MUXF7,8 : MUXF7 and MUXF8 count in generated netlists. A cost of 1 register is associated to each MUXF7 or MUXF8, </p>
                <p>              this additionnal cost is not included in the REG column. </p>
                <p> LUT        : LUT count in generated netlists, including RAMLUTs / FPGA capacity. </p>
                <p> RAMLUT     : RAMLUT count in generated netlists / FPGA capacity. </p>
                <p> (**)MUXCY  : MUXCY count in generated netlists. Depending on connectivity, a cost of 1 LUT (modulo lut weighting) is </p>
                <p>              associated to MUXCY, this additionnal cost is not included in the LUT column. </p>
                <p> BRAM       : Block RAM count in generated netlists / FPGA capacity. </p>
                <p> URAM       : Block URAM count in generated netlists / FPGA capacity. </p>
                <p> DSP        : DSP count in generated netlists / FPGA capacity. </p>
                <p> CUT        : Number of ports at the interface of the FPGA. </p>
                <p> STATUS     : FPGA capacity and cut status. </p>
        </view>
    </views>
</ZeBuUiDoc>
