{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696623101296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696623101306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 06 13:11:41 2023 " "Processing started: Fri Oct 06 13:11:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696623101306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696623101306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696623101306 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696623101776 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696623101776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parking_lot_occupancy.sv 1 1 " "Found 1 design units, including 1 entities, in source file parking_lot_occupancy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parking_lot_occupancy " "Found entity 1: parking_lot_occupancy" {  } { { "parking_lot_occupancy.sv" "" { Text "C:/Users/Mexipino/OneDrive/Documents/School/EE 371 Design of Digital Circuits and Systems/Labs/EE371-Labs/Lab 1/lab1/parking_lot_occupancy.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696623110654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696623110654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Mexipino/OneDrive/Documents/School/EE 371 Design of Digital Circuits and Systems/Labs/EE371-Labs/Lab 1/lab1/DE1_SoC.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696623110657 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_tb " "Found entity 2: DE1_SoC_tb" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Mexipino/OneDrive/Documents/School/EE 371 Design of Digital Circuits and Systems/Labs/EE371-Labs/Lab 1/lab1/DE1_SoC.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696623110657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696623110657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car_detection.sv 2 2 " "Found 2 design units, including 2 entities, in source file car_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 car_detection " "Found entity 1: car_detection" {  } { { "car_detection.sv" "" { Text "C:/Users/Mexipino/OneDrive/Documents/School/EE 371 Design of Digital Circuits and Systems/Labs/EE371-Labs/Lab 1/lab1/car_detection.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696623110660 ""} { "Info" "ISGN_ENTITY_NAME" "2 car_detection_tb " "Found entity 2: car_detection_tb" {  } { { "car_detection.sv" "" { Text "C:/Users/Mexipino/OneDrive/Documents/School/EE 371 Design of Digital Circuits and Systems/Labs/EE371-Labs/Lab 1/lab1/car_detection.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696623110660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696623110660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car_counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file car_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 car_counter " "Found entity 1: car_counter" {  } { { "car_counter.sv" "" { Text "C:/Users/Mexipino/OneDrive/Documents/School/EE 371 Design of Digital Circuits and Systems/Labs/EE371-Labs/Lab 1/lab1/car_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696623110664 ""} { "Info" "ISGN_ENTITY_NAME" "2 car_counter_tb " "Found entity 2: car_counter_tb" {  } { { "car_counter.sv" "" { Text "C:/Users/Mexipino/OneDrive/Documents/School/EE 371 Design of Digital Circuits and Systems/Labs/EE371-Labs/Lab 1/lab1/car_counter.sv" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696623110664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696623110664 ""}
{ "Error" "EVRFX_SV_IMPLICIT_PORT_CONNECTS_REQUIRE_BINDING" "dut DE1_SoC.sv(46) " "SystemVerilog error at DE1_SoC.sv(46): can't resolve implicit port connection(s) to instance \"dut\" without a module declaration or an extern equivalent" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Mexipino/OneDrive/Documents/School/EE 371 Design of Digital Circuits and Systems/Labs/EE371-Labs/Lab 1/lab1/DE1_SoC.sv" 46 0 0 } }  } 0 10932 "SystemVerilog error at %2!s!: can't resolve implicit port connection(s) to instance \"%1!s!\" without a module declaration or an extern equivalent" 0 0 "Analysis & Synthesis" 0 -1 1696623110669 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clk DE1_SoC.sv(54) " "Verilog HDL error at DE1_SoC.sv(54): object \"clk\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Mexipino/OneDrive/Documents/School/EE 371 Design of Digital Circuits and Systems/Labs/EE371-Labs/Lab 1/lab1/DE1_SoC.sv" 54 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696623110669 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clk DE1_SoC.sv(55) " "Verilog HDL error at DE1_SoC.sv(55): object \"clk\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Mexipino/OneDrive/Documents/School/EE 371 Design of Digital Circuits and Systems/Labs/EE371-Labs/Lab 1/lab1/DE1_SoC.sv" 55 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696623110669 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696623110753 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 06 13:11:50 2023 " "Processing ended: Fri Oct 06 13:11:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696623110753 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696623110753 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696623110753 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696623110753 ""}
