 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac_unit
Version: S-2021.06-SP1
Date   : Thu Nov 16 20:48:14 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: in_b[14] (input port clocked by clk)
  Endpoint: mac_out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_unit           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  in_b[14] (in)                           0.000      0.000 r
  U279/ZN (INV_X1)                        0.030      0.030 f
  U230/ZN (NOR2_X2)                       0.050      0.080 r
  U369/ZN (OAI21_X1)                      0.034      0.115 f
  U370/ZN (AOI21_X1)                      0.070      0.185 r
  U376/ZN (INV_X1)                        0.032      0.216 f
  U255/ZN (OAI21_X2)                      0.064      0.280 r
  U261/ZN (NAND2_X2)                      0.074      0.354 f
  U435/ZN (OAI21_X1)                      0.061      0.416 r
  U436/ZN (INV_X1)                        0.034      0.449 f
  U492/ZN (NAND3_X1)                      0.033      0.482 r
  U497/ZN (AND3_X1)                       0.048      0.530 r
  U317/ZN (AND4_X1)                       0.067      0.597 r
  U288/ZN (OAI21_X1)                      0.037      0.634 f
  U287/Z (BUF_X2)                         0.056      0.690 f
  U571/Z (MUX2_X1)                        0.072      0.762 r
  U573/ZN (AND2_X1)                       0.041      0.803 r
  U577/ZN (NAND4_X1)                      0.049      0.853 f
  U590/Z (BUF_X1)                         0.048      0.901 f
  U592/ZN (AND2_X1)                       0.039      0.939 f
  U607/Z (MUX2_X1)                        0.072      1.011 f
  U232/ZN (OR2_X2)                        0.059      1.070 f
  U648/ZN (NAND4_X1)                      0.043      1.113 r
  U652/ZN (NAND2_X1)                      0.035      1.148 f
  U324/ZN (NAND4_X1)                      0.032      1.181 r
  U280/ZN (NAND3_X1)                      0.050      1.230 f
  U694/ZN (AND3_X1)                       0.055      1.285 f
  U695/ZN (INV_X1)                        0.035      1.320 r
  U309/ZN (NAND3_X1)                      0.050      1.370 f
  U308/ZN (OR2_X1)                        0.066      1.436 f
  U744/ZN (NAND2_X1)                      0.024      1.460 r
  mac_out[0] (out)                        0.002      1.462 r
  data arrival time                                  1.462

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  -----------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -1.462
  -----------------------------------------------------------
  slack (VIOLATED)                                  -1.462


1
