{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1582293066155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1582293066165 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 21 05:51:06 2020 " "Processing started: Fri Feb 21 05:51:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1582293066165 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1582293066165 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_ipod_solution -c simple_ipod_solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1582293066166 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1582293066876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Synchronizer " "Found entity 1: Synchronizer" {  } { { "Synchronizer.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Synchronizer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293079743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293079743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "light_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file light_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Light_Control " "Found entity 1: Light_Control" {  } { { "Light_Control.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Light_Control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293079745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293079745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Flipflop " "Found entity 1: Flipflop" {  } { { "Flipflop.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Flipflop.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293079747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293079747 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 Flash_Address_Control.sv(29) " "Verilog HDL Expression warning at Flash_Address_Control.sv(29): truncated literal to match 6 bits" {  } { { "Flash_Address_Control.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Flash_Address_Control.sv" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1582293079748 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 Flash_Address_Control.sv(30) " "Verilog HDL Expression warning at Flash_Address_Control.sv(30): truncated literal to match 6 bits" {  } { { "Flash_Address_Control.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Flash_Address_Control.sv" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1582293079748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash_address_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file flash_address_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Flash_Address_Control " "Found entity 1: Flash_Address_Control" {  } { { "Flash_Address_Control.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Flash_Address_Control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293079749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293079749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divided_clk.sv 1 1 " "Found 1 design units, including 1 entities, in source file divided_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Divided_Clk " "Found entity 1: Divided_Clk" {  } { { "Divided_Clk.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Divided_Clk.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293079751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293079751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalaon_read_flash.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalaon_read_flash.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Avalon_Read_Flash " "Found entity 1: Avalon_Read_Flash" {  } { { "Avalaon_Read_Flash.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Avalaon_Read_Flash.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293079753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293079753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scope_capture.qxp 1 1 " "Found 1 design units, including 1 entities, in source file scope_capture.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 scope_capture " "Found entity 1: scope_capture" {  } { { "scope_capture.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/scope_capture.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293079902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293079902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flash.qxp 1 1 " "Found 1 design units, including 1 entities, in source file flash.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 flash " "Found entity 1: flash" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293080088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293080088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293080227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293080227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293080516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293080516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_slow_clk_interface.qxp 1 1 " "Found 1 design units, including 1 entities, in source file to_slow_clk_interface.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 to_slow_clk_interface " "Found entity 1: to_slow_clk_interface" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293080648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293080648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_reg_control.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speed_reg_control.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speed_reg_control " "Found entity 1: speed_reg_control" {  } { { "speed_reg_control.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/speed_reg_control.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293080813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293080813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_scope_encapsulated_pacoblaze.qxp 1 1 " "Found 1 design units, including 1 entities, in source file lcd_scope_encapsulated_pacoblaze.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293080975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293080975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "audio_controller.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/audio_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293081122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293081122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset_gen_1_pulse.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset_gen_1_pulse.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset_gen_1_pulse " "Found entity 1: async_trap_and_reset_gen_1_pulse" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293081253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293081253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset " "Found entity 1: async_trap_and_reset" {  } { { "async_trap_and_reset.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/async_trap_and_reset.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293081372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293081372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ipod_solution.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_ipod_solution.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ipod_solution " "Found entity 1: simple_ipod_solution" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293081378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293081378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file speed_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Speed_Control " "Found entity 1: Speed_Control" {  } { { "Speed_Control.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Speed_Control.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293081380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293081380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Control " "Found entity 1: Keyboard_Control" {  } { { "Keyboard_Control.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Keyboard_Control.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293081382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293081382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacoblaze_instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file pacoblaze_instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 pacoblaze_instruction_memory " "Found entity 1: pacoblaze_instruction_memory" {  } { { "pacoblaze_instruction_memory.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze_instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293081385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293081385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "doublesync.v 1 1 " "Found 1 design units, including 1 entities, in source file doublesync.v" { { "Info" "ISGN_ENTITY_NAME" "1 doublesync " "Found entity 1: doublesync" {  } { { "doublesync.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/doublesync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293081387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293081387 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picoblaze_interface.v(122) " "Verilog HDL warning at picoblaze_interface.v(122): extended using \"x\" or \"z\"" {  } { { "picoblaze_interface.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/picoblaze_interface.v" 122 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1582293081388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picoblaze_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file picoblaze_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 picoblaze_interface " "Found entity 1: picoblaze_interface" {  } { { "picoblaze_interface.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/picoblaze_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293081389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293081389 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_ipod_solution " "Elaborating entity \"simple_ipod_solution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1582293081443 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Sample_Clk_Signal simple_ipod_solution.v(226) " "Verilog HDL warning at simple_ipod_solution.v(226): object Sample_Clk_Signal used but never assigned" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 226 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1582293081447 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 simple_ipod_solution.v(366) " "Verilog HDL assignment warning at simple_ipod_solution.v(366): truncated value with size 64 to match size of target (8)" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582293081450 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 simple_ipod_solution.v(625) " "Verilog HDL assignment warning at simple_ipod_solution.v(625): truncated value with size 32 to match size of target (16)" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582293081452 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 simple_ipod_solution.v(683) " "Verilog HDL assignment warning at simple_ipod_solution.v(683): truncated value with size 32 to match size of target (16)" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582293081452 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(698) " "Verilog HDL assignment warning at simple_ipod_solution.v(698): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582293081453 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(699) " "Verilog HDL assignment warning at simple_ipod_solution.v(699): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582293081453 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(700) " "Verilog HDL assignment warning at simple_ipod_solution.v(700): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582293081453 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(701) " "Verilog HDL assignment warning at simple_ipod_solution.v(701): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 701 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582293081453 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(702) " "Verilog HDL assignment warning at simple_ipod_solution.v(702): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582293081453 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 simple_ipod_solution.v(703) " "Verilog HDL assignment warning at simple_ipod_solution.v(703): truncated value with size 8 to match size of target (7)" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582293081453 "|simple_ipod_solution"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LED\[1\] 0 simple_ipod_solution.v(131) " "Net \"LED\[1\]\" at simple_ipod_solution.v(131) has no driver or initial value, using a default initial value '0'" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 131 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1582293081456 "|simple_ipod_solution"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Sample_Clk_Signal 0 simple_ipod_solution.v(226) " "Net \"Sample_Clk_Signal\" at simple_ipod_solution.v(226) has no driver or initial value, using a default initial value '0'" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 226 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1582293081456 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR simple_ipod_solution.v(113) " "Output port \"DRAM_ADDR\" at simple_ipod_solution.v(113) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 113 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582293081456 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA simple_ipod_solution.v(114) " "Output port \"DRAM_BA\" at simple_ipod_solution.v(114) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582293081456 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N simple_ipod_solution.v(115) " "Output port \"DRAM_CAS_N\" at simple_ipod_solution.v(115) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582293081456 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE simple_ipod_solution.v(116) " "Output port \"DRAM_CKE\" at simple_ipod_solution.v(116) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582293081456 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK simple_ipod_solution.v(117) " "Output port \"DRAM_CLK\" at simple_ipod_solution.v(117) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 117 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582293081456 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N simple_ipod_solution.v(118) " "Output port \"DRAM_CS_N\" at simple_ipod_solution.v(118) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 118 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582293081456 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM simple_ipod_solution.v(120) " "Output port \"DRAM_LDQM\" at simple_ipod_solution.v(120) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582293081456 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM simple_ipod_solution.v(121) " "Output port \"DRAM_UDQM\" at simple_ipod_solution.v(121) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 121 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582293081457 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N simple_ipod_solution.v(122) " "Output port \"DRAM_RAS_N\" at simple_ipod_solution.v(122) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 122 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582293081457 "|simple_ipod_solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N simple_ipod_solution.v(123) " "Output port \"DRAM_WE_N\" at simple_ipod_solution.v(123) has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 123 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582293081457 "|simple_ipod_solution"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flash flash:flash_inst " "Elaborating entity \"flash\" for hierarchy \"flash:flash_inst\"" {  } { { "simple_ipod_solution.v" "flash_inst" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Avalon_Read_Flash Avalon_Read_Flash:Read_Flash " "Elaborating entity \"Avalon_Read_Flash\" for hierarchy \"Avalon_Read_Flash:Read_Flash\"" {  } { { "simple_ipod_solution.v" "Read_Flash" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchronizer Synchronizer:Speed_Up_Synchronizer " "Elaborating entity \"Synchronizer\" for hierarchy \"Synchronizer:Speed_Up_Synchronizer\"" {  } { { "simple_ipod_solution.v" "Speed_Up_Synchronizer" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flipflop Synchronizer:Speed_Up_Synchronizer\|Flipflop:fdc1 " "Elaborating entity \"Flipflop\" for hierarchy \"Synchronizer:Speed_Up_Synchronizer\|Flipflop:fdc1\"" {  } { { "Synchronizer.sv" "fdc1" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Synchronizer.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Speed_Control Speed_Control:Speed_Control_Inst " "Elaborating entity \"Speed_Control\" for hierarchy \"Speed_Control:Speed_Control_Inst\"" {  } { { "simple_ipod_solution.v" "Speed_Control_Inst" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081572 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Speed_Control.sv(14) " "Verilog HDL Case Statement information at Speed_Control.sv(14): all case item expressions in this case statement are onehot" {  } { { "Speed_Control.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Speed_Control.sv" 14 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1582293081573 "|simple_ipod_solution|Speed_Control:Speed_Control_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divided_Clk Divided_Clk:Divided_Clk_44K " "Elaborating entity \"Divided_Clk\" for hierarchy \"Divided_Clk:Divided_Clk_44K\"" {  } { { "simple_ipod_solution.v" "Divided_Clk_44K" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flash_Address_Control Flash_Address_Control:Address_Control " "Elaborating entity \"Flash_Address_Control\" for hierarchy \"Flash_Address_Control:Address_Control\"" {  } { { "simple_ipod_solution.v" "Address_Control" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081577 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Flash_Address_Control.sv(65) " "Verilog HDL Case Statement warning at Flash_Address_Control.sv(65): case item expression covers a value already covered by a previous case item" {  } { { "Flash_Address_Control.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/Flash_Address_Control.sv" 65 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1582293081579 "|simple_ipod_solution|Flash_Address_Control:Address_Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Control Keyboard_Control:Keyboard_Control_Inst " "Elaborating entity \"Keyboard_Control\" for hierarchy \"Keyboard_Control:Keyboard_Control_Inst\"" {  } { { "simple_ipod_solution.v" "Keyboard_Control_Inst" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picoblaze_interface picoblaze_interface:picoblaze_interface_inst " "Elaborating entity \"picoblaze_interface\" for hierarchy \"picoblaze_interface:picoblaze_interface_inst\"" {  } { { "simple_ipod_solution.v" "picoblaze_interface_inst" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081583 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 picoblaze_interface.v(147) " "Verilog HDL assignment warning at picoblaze_interface.v(147): truncated value with size 8 to match size of target (1)" {  } { { "picoblaze_interface.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/picoblaze_interface.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582293081584 "|simple_ipod_solution|picoblaze_interface:picoblaze_interface_inst"}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "operation_is pacoblaze_alu.v 44 pacoblaze.v(56) " "Verilog HDL macro warning at pacoblaze.v(56): overriding existing definition for macro \"operation_is\", which was defined in \"pacoblaze_alu.v\", line 44" {  } { { "pacoblaze.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze.v" 56 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1582293081606 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pacoblaze/pacoblaze3.v 6 6 " "Using design file pacoblaze/pacoblaze3.v, which is not specified as a design file for the current project, but contains definitions for 6 design units and 6 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pacoblaze3_idu " "Found entity 1: pacoblaze3_idu" {  } { { "pacoblaze_idu.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze_idu.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293081611 ""} { "Info" "ISGN_ENTITY_NAME" "2 pacoblaze3_alu " "Found entity 2: pacoblaze3_alu" {  } { { "pacoblaze_alu.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze_alu.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293081611 ""} { "Info" "ISGN_ENTITY_NAME" "3 pacoblaze3_stack " "Found entity 3: pacoblaze3_stack" {  } { { "pacoblaze_stack.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze_stack.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293081611 ""} { "Info" "ISGN_ENTITY_NAME" "4 pacoblaze3_register " "Found entity 4: pacoblaze3_register" {  } { { "pacoblaze_register.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze_register.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293081611 ""} { "Info" "ISGN_ENTITY_NAME" "5 pacoblaze3_scratch " "Found entity 5: pacoblaze3_scratch" {  } { { "pacoblaze_scratch.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze_scratch.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293081611 ""} { "Info" "ISGN_ENTITY_NAME" "6 pacoblaze3 " "Found entity 6: pacoblaze3" {  } { { "pacoblaze.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293081611 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1582293081611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3 picoblaze_interface:picoblaze_interface_inst\|pacoblaze3:led_8seg_kcpsm " "Elaborating entity \"pacoblaze3\" for hierarchy \"picoblaze_interface:picoblaze_interface_inst\|pacoblaze3:led_8seg_kcpsm\"" {  } { { "picoblaze_interface.v" "led_8seg_kcpsm" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/picoblaze_interface.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081617 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_alu pacoblaze.v(195) " "Verilog HDL or VHDL warning at pacoblaze.v(195): object \"is_alu\" assigned a value but never read" {  } { { "pacoblaze.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1582293081619 "|simple_ipod_solution|picoblaze_interface:picoblaze_interface_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pacoblaze.v(251) " "Verilog HDL assignment warning at pacoblaze.v(251): truncated value with size 32 to match size of target (1)" {  } { { "pacoblaze.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582293081619 "|simple_ipod_solution|picoblaze_interface:picoblaze_interface_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacoblaze.v(268) " "Verilog HDL assignment warning at pacoblaze.v(268): truncated value with size 32 to match size of target (10)" {  } { { "pacoblaze.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582293081619 "|simple_ipod_solution|picoblaze_interface:picoblaze_interface_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pacoblaze.v(274) " "Verilog HDL assignment warning at pacoblaze.v(274): truncated value with size 32 to match size of target (10)" {  } { { "pacoblaze.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582293081619 "|simple_ipod_solution|picoblaze_interface:picoblaze_interface_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "pacoblaze.v(322) " "Verilog HDL Synthesis Attribute warning at pacoblaze.v(322): ignoring full_case attribute on case statement with explicit default case item" {  } { { "pacoblaze.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze.v" 322 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1582293081619 "|simple_ipod_solution|picoblaze_interface:picoblaze_interface_inst|pacoblaze3:led_8seg_kcpsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_idu picoblaze_interface:picoblaze_interface_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_idu:idu " "Elaborating entity \"pacoblaze3_idu\" for hierarchy \"picoblaze_interface:picoblaze_interface_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_idu:idu\"" {  } { { "pacoblaze.v" "idu" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081620 ""}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "pacoblaze_idu.v(169) " "Verilog HDL Case Statement warning at pacoblaze_idu.v(169): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "pacoblaze_idu.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze_idu.v" 169 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Quartus II" 0 -1 1582293081621 "|simple_ipod_solution|picoblaze_interface:picoblaze_interface_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_idu:idu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_alu picoblaze_interface:picoblaze_interface_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_alu:alu " "Elaborating entity \"pacoblaze3_alu\" for hierarchy \"picoblaze_interface:picoblaze_interface_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_alu:alu\"" {  } { { "pacoblaze.v" "alu" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pacoblaze_alu.v(96) " "Verilog HDL assignment warning at pacoblaze_alu.v(96): truncated value with size 32 to match size of target (1)" {  } { { "pacoblaze_alu.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze_alu.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582293081623 "|simple_ipod_solution|picoblaze_interface:picoblaze_interface_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_alu:alu"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "pacoblaze_alu.v(180) " "Verilog HDL Synthesis Attribute warning at pacoblaze_alu.v(180): ignoring full_case attribute on case statement with explicit default case item" {  } { { "pacoblaze_alu.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze_alu.v" 180 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "Quartus II" 0 -1 1582293081623 "|simple_ipod_solution|picoblaze_interface:picoblaze_interface_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_register picoblaze_interface:picoblaze_interface_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_register:register " "Elaborating entity \"pacoblaze3_register\" for hierarchy \"picoblaze_interface:picoblaze_interface_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_register:register\"" {  } { { "pacoblaze.v" "register" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_stack picoblaze_interface:picoblaze_interface_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_stack:stack " "Elaborating entity \"pacoblaze3_stack\" for hierarchy \"picoblaze_interface:picoblaze_interface_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_stack:stack\"" {  } { { "pacoblaze.v" "stack" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081629 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pacoblaze_stack.v(51) " "Verilog HDL assignment warning at pacoblaze_stack.v(51): truncated value with size 32 to match size of target (5)" {  } { { "pacoblaze_stack.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze_stack.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582293081634 "|simple_ipod_solution|picoblaze_interface:picoblaze_interface_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze3_scratch picoblaze_interface:picoblaze_interface_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_scratch:scratch " "Elaborating entity \"pacoblaze3_scratch\" for hierarchy \"picoblaze_interface:picoblaze_interface_inst\|pacoblaze3:led_8seg_kcpsm\|pacoblaze3_scratch:scratch\"" {  } { { "pacoblaze.v" "scratch" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze/pacoblaze.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pacoblaze_instruction_memory picoblaze_interface:picoblaze_interface_inst\|pacoblaze_instruction_memory:pacoblaze_instruction_memory_inst " "Elaborating entity \"pacoblaze_instruction_memory\" for hierarchy \"picoblaze_interface:picoblaze_interface_inst\|pacoblaze_instruction_memory:pacoblaze_instruction_memory_inst\"" {  } { { "picoblaze_interface.v" "pacoblaze_instruction_memory_inst" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/picoblaze_interface.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 pacoblaze_instruction_memory.v(14) " "Verilog HDL assignment warning at pacoblaze_instruction_memory.v(14): truncated value with size 20 to match size of target (18)" {  } { { "pacoblaze_instruction_memory.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/pacoblaze_instruction_memory.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582293081649 "|simple_ipod_solution|picoblaze_interface:picoblaze_interface_inst|pacoblaze_instruction_memory:pacoblaze_instruction_memory_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doublesync doublesync:ps2c_doublsync " "Elaborating entity \"doublesync\" for hierarchy \"doublesync:ps2c_doublsync\"" {  } { { "simple_ipod_solution.v" "ps2c_doublsync" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081651 ""}
{ "Warning" "WSGN_SEARCH_FILE" "kbd_ctrl.v 1 1 " "Using design file kbd_ctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Kbd_ctrl " "Found entity 1: Kbd_ctrl" {  } { { "kbd_ctrl.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/kbd_ctrl.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293081664 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1582293081664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Kbd_ctrl Kbd_ctrl:Kbd_Controller " "Elaborating entity \"Kbd_ctrl\" for hierarchy \"Kbd_ctrl:Kbd_Controller\"" {  } { { "simple_ipod_solution.v" "Kbd_Controller" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081665 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "old_kbd_data kbd_ctrl.v(31) " "Output port \"old_kbd_data\" at kbd_ctrl.v(31) has no driver" {  } { { "kbd_ctrl.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/kbd_ctrl.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582293081666 "|simple_ipod_solution|Kbd_ctrl:Kbd_Controller"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "very_old_kbd_data kbd_ctrl.v(32) " "Output port \"very_old_kbd_data\" at kbd_ctrl.v(32) has no driver" {  } { { "kbd_ctrl.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/kbd_ctrl.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1582293081666 "|simple_ipod_solution|Kbd_ctrl:Kbd_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_trap_and_reset Kbd_ctrl:Kbd_Controller\|async_trap_and_reset:ensure_data_ready_hold " "Elaborating entity \"async_trap_and_reset\" for hierarchy \"Kbd_ctrl:Kbd_Controller\|async_trap_and_reset:ensure_data_ready_hold\"" {  } { { "kbd_ctrl.v" "ensure_data_ready_hold" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/kbd_ctrl.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081667 ""}
{ "Warning" "WSGN_SEARCH_FILE" "key2ascii.v 1 1 " "Using design file key2ascii.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 key2ascii " "Found entity 1: key2ascii" {  } { { "key2ascii.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/key2ascii.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293081743 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1582293081743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key2ascii key2ascii:kbd2ascii " "Elaborating entity \"key2ascii\" for hierarchy \"key2ascii:kbd2ascii\"" {  } { { "simple_ipod_solution.v" "kbd2ascii" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081744 ""}
{ "Warning" "WSGN_SEARCH_FILE" "write_kbd_to_scope_lcd.v 1 1 " "Using design file write_kbd_to_scope_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Write_Kbd_To_Scope_LCD " "Found entity 1: Write_Kbd_To_Scope_LCD" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/write_kbd_to_scope_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293081756 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1582293081756 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(47) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(47): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/write_kbd_to_scope_lcd.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1582293081757 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(48) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(48): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/write_kbd_to_scope_lcd.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1582293081757 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(49) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(49): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/write_kbd_to_scope_lcd.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1582293081757 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(50) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(50): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/write_kbd_to_scope_lcd.v" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1582293081757 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(51) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(51): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/write_kbd_to_scope_lcd.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1582293081758 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(52) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(52): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/write_kbd_to_scope_lcd.v" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1582293081758 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(53) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(53): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/write_kbd_to_scope_lcd.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1582293081758 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Write_Kbd_To_Scope_LCD write_kbd_to_scope_lcd.v(54) " "Verilog HDL Parameter Declaration warning at write_kbd_to_scope_lcd.v(54): Parameter Declaration in module \"Write_Kbd_To_Scope_LCD\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/write_kbd_to_scope_lcd.v" 54 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1582293081758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Write_Kbd_To_Scope_LCD Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1 " "Elaborating entity \"Write_Kbd_To_Scope_LCD\" for hierarchy \"Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1\"" {  } { { "simple_ipod_solution.v" "Write_Kbd_To_LCD1" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081759 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 write_kbd_to_scope_lcd.v(104) " "Verilog HDL assignment warning at write_kbd_to_scope_lcd.v(104): truncated value with size 17 to match size of target (16)" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/write_kbd_to_scope_lcd.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582293081761 "|simple_ipod_solution|Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 write_kbd_to_scope_lcd.v(125) " "Verilog HDL assignment warning at write_kbd_to_scope_lcd.v(125): truncated value with size 32 to match size of target (16)" {  } { { "write_kbd_to_scope_lcd.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/write_kbd_to_scope_lcd.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1582293081761 "|simple_ipod_solution|Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1"}
{ "Warning" "WSGN_SEARCH_FILE" "generate_arbitrary_divided_clk32.v 1 1 " "Using design file generate_arbitrary_divided_clk32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Generate_Arbitrary_Divided_Clk32 " "Found entity 1: Generate_Arbitrary_Divided_Clk32" {  } { { "generate_arbitrary_divided_clk32.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/generate_arbitrary_divided_clk32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293081801 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1582293081801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generate_Arbitrary_Divided_Clk32 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk " "Elaborating entity \"Generate_Arbitrary_Divided_Clk32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\"" {  } { { "simple_ipod_solution.v" "Generate_LCD_scope_Clk" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "var_clk_div32 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk " "Elaborating entity \"var_clk_div32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\"" {  } { { "generate_arbitrary_divided_clk32.v" "Div_Clk" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/generate_arbitrary_divided_clk32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scope_capture scope_capture:LCD_scope_channelA " "Elaborating entity \"scope_capture\" for hierarchy \"scope_capture:LCD_scope_channelA\"" {  } { { "simple_ipod_solution.v" "LCD_scope_channelA" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081863 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_scope_encapsulated_pacoblaze_wrapper.v 1 1 " "Using design file lcd_scope_encapsulated_pacoblaze_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze_wrapper " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze_wrapper" {  } { { "lcd_scope_encapsulated_pacoblaze_wrapper.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/lcd_scope_encapsulated_pacoblaze_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293081935 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1582293081935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Scope_Encapsulated_pacoblaze_wrapper LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope " "Elaborating entity \"LCD_Scope_Encapsulated_pacoblaze_wrapper\" for hierarchy \"LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\"" {  } { { "simple_ipod_solution.v" "LCD_LED_scope" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Scope_Encapsulated_pacoblaze LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst " "Elaborating entity \"LCD_Scope_Encapsulated_pacoblaze\" for hierarchy \"LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\"" {  } { { "lcd_scope_encapsulated_pacoblaze_wrapper.v" "LCD_Scope_Encapsulated_pacoblaze_inst" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/lcd_scope_encapsulated_pacoblaze_wrapper.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293081939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_trap_and_reset_gen_1_pulse async_trap_and_reset_gen_1_pulse:make_speedup_pulse " "Elaborating entity \"async_trap_and_reset_gen_1_pulse\" for hierarchy \"async_trap_and_reset_gen_1_pulse:make_speedup_pulse\"" {  } { { "simple_ipod_solution.v" "make_speedup_pulse" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293082034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_reg_control speed_reg_control:speed_reg_control_inst " "Elaborating entity \"speed_reg_control\" for hierarchy \"speed_reg_control:speed_reg_control_inst\"" {  } { { "simple_ipod_solution.v" "speed_reg_control_inst" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293082100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\"" {  } { { "simple_ipod_solution.v" "SevenSegmentDisplayDecoder_inst0" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293082134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_slow_clk_interface to_slow_clk_interface:interface_actual_audio_data_right " "Elaborating entity \"to_slow_clk_interface\" for hierarchy \"to_slow_clk_interface:interface_actual_audio_data_right\"" {  } { { "simple_ipod_solution.v" "interface_actual_audio_data_right" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293082365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_controller audio_controller:audio_control " "Elaborating entity \"audio_controller\" for hierarchy \"audio_controller:audio_control\"" {  } { { "simple_ipod_solution.v" "audio_control" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1582293082425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_88e4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_88e4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_88e4 " "Found entity 1: altsyncram_88e4" {  } { { "db/altsyncram_88e4.tdf" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/altsyncram_88e4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293085456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293085456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293085955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293085955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293086059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293086059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qai " "Found entity 1: cntr_qai" {  } { { "db/cntr_qai.tdf" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/cntr_qai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293086222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293086222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293086287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293086287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293086382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293086382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293086532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293086532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293086645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293086645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293086744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293086744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293086806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293086806 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293087240 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1582293087303 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1582293096512 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1582293096760 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1582293098705 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1582293098734 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1582293098818 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1582293098832 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1582293098836 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1582293099600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldcdeaedfc/alt_sld_fab.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/ip/sldcdeaedfc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293099748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293099748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_ident.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/ip/sldcdeaedfc/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293099750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293099750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_presplit.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/ip/sldcdeaedfc/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293099759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293099759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/ip/sldcdeaedfc/submodules/alt_sld_fab_sldfabric.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293099790 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/ip/sldcdeaedfc/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293099790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293099790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldcdeaedfc/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldcdeaedfc/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sldcdeaedfc/submodules/alt_sld_fab_splitter.sv" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/db/ip/sldcdeaedfc/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1582293099801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1582293099801 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Quartus II" 0 -1 1582293100847 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1582293103705 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Bidir \"PS2_CLK\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 104 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 105 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 119 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 109 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1582293103878 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1582293103878 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293105075 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293105075 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 96 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293105075 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_I2C_SDAT~synth " "Node \"FPGA_I2C_SDAT~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 101 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293105075 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293105075 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293105075 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293105075 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293105075 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293105075 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293105075 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293105075 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293105075 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293105075 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293105075 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 108 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293105075 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1582293105075 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582293105079 "|simple_ipod_solution|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582293105079 "|simple_ipod_solution|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582293105079 "|simple_ipod_solution|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582293105079 "|simple_ipod_solution|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582293105079 "|simple_ipod_solution|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582293105079 "|simple_ipod_solution|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582293105079 "|simple_ipod_solution|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582293105079 "|simple_ipod_solution|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582293105079 "|simple_ipod_solution|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582293105079 "|simple_ipod_solution|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582293105079 "|simple_ipod_solution|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582293105079 "|simple_ipod_solution|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582293105079 "|simple_ipod_solution|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 113 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582293105079 "|simple_ipod_solution|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582293105079 "|simple_ipod_solution|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582293105079 "|simple_ipod_solution|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582293105079 "|simple_ipod_solution|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582293105079 "|simple_ipod_solution|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582293105079 "|simple_ipod_solution|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 118 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582293105079 "|simple_ipod_solution|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582293105079 "|simple_ipod_solution|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 121 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582293105079 "|simple_ipod_solution|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 122 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582293105079 "|simple_ipod_solution|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 123 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1582293105079 "|simple_ipod_solution|DRAM_WE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1582293105079 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293105345 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ScopeChannelBSignal " "Logic cell \"ScopeChannelBSignal\"" {  } { { "simple_ipod_solution.v" "ScopeChannelBSignal" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 499 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293106807 ""} { "Info" "ISCL_SCL_CELL_NAME" "scope_clk " "Logic cell \"scope_clk\"" {  } { { "simple_ipod_solution.v" "scope_clk" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 473 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293106807 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1582293106807 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293107159 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.map.smsg " "Generated suppressed messages file C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1582293107607 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 613 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 613 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1582293108875 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 0 0 0 " "Adding 12 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1582293109137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109137 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "152 " "Optimize away 152 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[1\]\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[1\]\[0\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[1\]\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[1\]\[1\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[1\]\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[1\]\[2\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[1\]\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[1\]\[3\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[1\]\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[1\]\[4\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[1\]\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[1\]\[5\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[1\]\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[1\]\[6\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[1\]\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[1\]\[7\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[0\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[1\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[2\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[3\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[4\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[5\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[6\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|rd_data_reg\[2\]\[7\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[0\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[0\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[1\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[1\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[2\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[2\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[3\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[3\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[4\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[4\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[5\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[5\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[6\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[6\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_out_reg\[7\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|statreg_out\[7\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|flash_csr_waitrequest " "Node: \"flash:flash_inst\|flash_csr_waitrequest\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[0\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[0\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[1\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[1\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[2\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[2\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[3\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[3\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[4\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[4\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[5\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[5\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[6\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[6\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[7\] " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata\[7\]\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_valid\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_valid\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_valid\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_isr_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_isr_valid\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_imr_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_imr_valid\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata_valid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|avl_csr_rddata_valid\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_en " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_sid_en\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_en " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_rdid_en\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_en " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|read_status_en\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_erase_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_erase_reg\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_erase_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_erase_reg\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_write_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|m_illegal_write_reg\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_write_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|illegal_write_reg\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|asmi_read_sid " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_epcq_controller_core:epcq_controller_inst\|altera_epcq_controller_arb:altera_epcq_controller_core\|altera_epcq_controller:controller\|asmi_read_sid\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_load " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|rdid_load\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_erase_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_erase_reg\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_write_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|ill_write_reg\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_erase_dly_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_erase_dly_reg\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_write_dly_reg " "Node: \"flash:flash_inst\|altera_epcq_controller_wrapper:epcq_controller_0\|altera_asmi_parallel:asmi_parallel_inst\|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel\|illegal_write_dly_reg\"" {  } { { "flash.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/flash.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_not_reg " "Node: \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_not_reg\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|outclk_not " "Node: \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|outclk_not\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_not_reg " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|tc_not_reg\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|outclk_not " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|var_clk_div32:Div_Clk\|outclk_not\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_not_reg " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|tc_not_reg\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|outclk_not " "Node: \"Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|var_clk_div32:Div_Clk\|outclk_not\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293109672 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Quartus II" 0 -1 1582293109672 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 75 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293110283 "|simple_ipod_solution|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293110283 "|simple_ipod_solution|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293110283 "|simple_ipod_solution|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293110283 "|simple_ipod_solution|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293110283 "|simple_ipod_solution|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293110283 "|simple_ipod_solution|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293110283 "|simple_ipod_solution|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 78 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293110283 "|simple_ipod_solution|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "simple_ipod_solution.v" "" { Text "C:/UBC/w2019-2020t2/CPEN311/digital_systems_design/Lab3/lab3_template_de1soc/simple_ipod_solution.v" 92 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1582293110283 "|simple_ipod_solution|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1582293110283 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9897 " "Implemented 9897 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1582293110323 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1582293110323 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "94 " "Implemented 94 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1582293110323 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9386 " "Implemented 9386 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1582293110323 ""} { "Info" "ICUT_CUT_TM_RAMS" "316 " "Implemented 316 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1582293110323 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1582293110323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 188 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 188 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4973 " "Peak virtual memory: 4973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1582293110545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 21 05:51:50 2020 " "Processing ended: Fri Feb 21 05:51:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1582293110545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1582293110545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:17 " "Total CPU time (on all processors): 00:01:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1582293110545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1582293110545 ""}
