/*
 * 86Box    A hypervisor and IBM PC system emulator that specializes in
 *          running old operating systems and software designed for IBM
 *          PC systems and compatibles from 1981 through fairly recent
 *          system designs based on the PCI bus.
 *
 *          This file is part of the 86Box distribution.
 * 
 *          Welcome to what happens when a single person demands that their overly complicated "vision" of a design be implemented 
 *          with absolutely no compromise. This is true lunacy.
 * 
 *          Explanation of what is being done here, and how this all works, hopefully posted on the 86Box blog.
 *          Notes specific to a subsystem in the header or c file for that subsystem
 *          Also check the doc folder for some more notres
 * 
 *          vid_nv4.h:      NV4 Architecture Hardware Reference (open-source)
 *          Last updated:   6 April 2025 (STILL WORKING ON IT!!!)
 *  
 * Authors: Connor Hyde <mario64crashed@gmail.com>
 *
 *          Copyright 2024-2025 Connor Hyde
 */

#pragma once
#include <86box/nv/classes/vid_nv4_classes.h>
#include <86box/nv/render/vid_nv4_render.h>

// The GPU base structure
extern const device_config_t nv4_config[];

#define NV4_MMIO_SIZE                                   0x1000000       // Max MMIO size

#define NV4_LFB_RAMIN_MIRROR_START                      0x400000        // Mirror of ramin (VERIFY ON HARDWARE)
#define NV4_LFB_MIRROR_START                            0x800000        // The second half of LFB(?)
#define NV4_LFB_RAMIN_START                             0xC00000        // RAMIN mapping start
#define NV4_LFB_MAPPING_SIZE                            0x400000        // Size of RAMIN

// THere are 64 DMA channels grouped into 8 "channels" with 8 "subchannels" each. You can only use one channel at a time. An arbitrary number of 8 objects can be submitted.
// Channel 0 is always taken up by NV drivers.

#define NV4_DMA_CHANNELS                                8
#define NV4_DMA_SUBCHANNELS_PER_CHANNEL                 8

#define NV4_DMA_CHANNELS_TOTAL                          0x7F            // This is also used somewhere despite there only being 8*8 = 64 channels

#define NV4_86BOX_TIMER_SYSTEM_FIX_QUOTIENT             1               // The amount by which we have to ration out the memory clock because it's not fast enough...
                                                                        // Multiply by this value to get the real clock speed.
#define NV4_LAST_VALID_GRAPHICS_OBJECT_ID               0x1F

// The class ids are represented with 5 bits in PGRAPH, but 7 bits in PFIFO!
// What...
#define NV4_PFIFO_FIRST_VALID_GRAPHICS_OBJECT_ID        0x40
#define NV4_PFIFO_LAST_VALID_GRAPHICS_OBJECT_ID         0x5F

// Default value for the boot information register.
// Depends on the chip
#define NV4_BOOT_REG_REV_A00                            0x20044000
#define NV4_BOOT_REG_REV_B00                            0x20044001
#define NV4_BOOT_REG_REV_C00                            0x20044004

// various vbioses for testing
//todo: move to hash system

#define NV4_VBIOS_CREATIVE_RIVATNT                      "roms/video/nvidia/nv4/nv4_creative.rom"                            // Creative Graphics Blaster RIVA TNT
#define NV4_VBIOS_DIAMOND_V550_REVA                     "roms/video/nvidia/nv4/nv4_diamond_reva.rom"                        // Diamond Viper V550 rev A
#define NV4_VBIOS_DIAMOND_V550_REVB                     "roms/video/nvidia/nv4/nv4_diamond_revb.rom"                        // Diamond Viper V550 rev B
#define NV4_VBIOS_STB_4400_RIVATNT                      "roms/video/nvidia/nv4/nv4_stb_velocity.rom"                        // STB Velocity 4400 (RIVA TNT)
#define NV4_VBIOS_SPECTRA_2500_1_03_01                  "roms/video/nvidia/nv4/SPECTRA_2500_AGP_SD_1.03.01_NTSC.rom"        // Canopus SPECTRA 2500 SDR Verion 1.03.01

// The default VBIOS to use
#define NV4_VBIOS_DEFAULT                               NV4_VBIOS_CREATIVE_RIVATNT

// Temporary, will be loaded from settings
#define NV4_VRAM_SIZE_8MB                                   0x800000 // 8MB
#define NV4_VRAM_SIZE_16MB                                  0x1000000 // 16MB

// PCI config
#define NV4_PCI_CFG_VENDOR_ID                           0x0
#define NV4_PCI_CFG_DEVICE_ID                           0x2
#define NV4_PCI_CFG_CAPABILITIES                        0x4

#define NV4_PCI_COMMAND_L_IO                            1
#define NV4_PCI_COMMAND_L_IO_ENABLED                    0x1
#define NV4_PCI_COMMAND_L_MEMORY                        2
#define NV4_PCI_COMMAND_L_MEMORY_ENABLED                0x1
#define NV4_PCI_COMMAND_L_BUSMASTER                     4

#define NV4_PCI_COMMAND_H_FAST_BACK2BACK                0x01

#define NV4_PCI_STATUS_L_CAP_LIST                       0x10
#define NV4_PCI_STATUS_L_66MHZ_CAPABLE                  0x20
#define NV4_PCI_STATUS_L_FAST_BACK2BACK                 0x80
#define NV4_PCI_STATUS_H_FAST_DEVSEL_TIMING             0x00
#define NV4_PCI_STATUS_H_DEVSEL_TIMING                  5
#define NV4_PCI_STATUS_H_MEDIUM_DEVSEL_TIMING           0x02

#define NV4_PCI_CFG_REVISION                            0x8

#define NV4_PCI_CFG_REVISION_A00                        0x00
#define NV4_PCI_CFG_REVISION_B00                        0x01
#define NV4_PCI_CFG_REVISION_C00                        0x04

#define NV4_PCI_CFG_PROGRAMMING_INTERFACE               0x9
#define NV4_PCI_CFG_SUBCLASS_CODE                       0x0A
#define NV4_PCI_CFG_CLASS_CODE                          0x0B
#define NV4_PCI_CFG_CLASS_CODE_VGA                      0x03

#define NV4_PCI_CFG_CACHE_LINE_SIZE                     0x0C
#define NV4_PCI_CFG_CACHE_LINE_SIZE_DEFAULT_FROM_VBIOS  0x40

#define NV4_PCI_CFG_LATENCY_TIMER                       0x0D
#define NV4_PCI_CFG_HEADER_TYPE                         0x0E
#define NV4_PCI_CFG_BIST                                0x0F

// PCI Bars
#define NV4_PCI_CFG_BAR_PREFETCHABLE                    3
#define NV4_PCI_CFG_BAR_PREFETCHABLE_ENABLED            0x1

#define NV4_PCI_CFG_BAR0_L                              0x10
#define NV4_PCI_CFG_BAR0_BYTE1                          0x11
#define NV4_PCI_CFG_BAR0_BYTE2                          0x12
#define NV4_PCI_CFG_BAR0_BASE_ADDRESS                   0x13
#define NV4_PCI_CFG_BAR1_L                              0x14
#define NV4_PCI_CFG_BAR1_BYTE1                          0x15
#define NV4_PCI_CFG_BAR1_BYTE2                          0x16
#define NV4_PCI_CFG_BAR1_BASE_ADDRESS                   0x17
#define NV4_PCI_CFG_BAR_INVALID_START                   0x18
#define NV4_PCI_CFG_BAR_INVALID_END                     0x27
#define NV4_PCI_CFG_SUBSYSTEM_ID                        0x2C

#define NV4_PCI_CFG_ENABLE_VBIOS                        0x30
#define NV4_PCI_CFG_VBIOS_BASE                          0x32 ... 0x33
#define NV4_PCI_CFG_VBIOS_BASE_L                        0x32
#define NV4_PCI_CFG_VBIOS_BASE_H                        0x33

#define NV4_PCI_CFG_INT_LINE                            0x3C
#define NV4_PCI_CFG_INT_PIN                             0x3D

#define NV4_PCI_CFG_CAPPTR                              0x34

#define NV4_PCI_CFG_SUBSYSTEM_ID_MIRROR_START           0x40
#define NV4_PCI_CFG_SUBSYSTEM_ID_MIRROR_END             0x43

#define NV4_PCI_CFG_MIN_GRANT                           0x3E
#define NV4_PCI_CFG_MIN_GRANT_DEFAULT                   0x03
#define NV4_PCI_CFG_MAX_LATENCY                         0x3F
#define NV4_PCI_CFG_MAX_LATENCY_DEFAULT                 0x01

// GPU Subsystems
// These most likely correspond to functional blocks in the original design

#define NV4_PMC_START                                   0x0         // Chip Master Control Subsystem

#define NV4_PMC_BOOT                                    0x0         // Boot Configuration

#define NV4_PMC_INTERRUPT_STATUS                        0x100       // Interrupt Control
#define NV4_PMC_INTERRUPT_PAUDIO                        0           // Unused, NV3A only
#define NV4_PMC_INTERRUPT_PAUDIO_PENDING                0x1         // Unused, NV3A only
#define NV4_PMC_INTERRUPT_PMEDIA                        4
#define NV4_PMC_INTERRUPT_PMEDIA_PENDING                0x1
#define NV4_PMC_INTERRUPT_PFIFO                         8
#define NV4_PMC_INTERRUPT_PFIFO_PENDING                 0x1
#define NV4_PMC_INTERRUPT_PGRAPH0                       12
#define NV4_PMC_INTERRUPT_PGRAPH0_PENDING               0x1
#define NV4_PMC_INTERRUPT_PGRAPH1                       13
#define NV4_PMC_INTERRUPT_PGRAPH1_PENDING               0x1
#define NV4_PMC_INTERRUPT_PVIDEO                        16
#define NV4_PMC_INTERRUPT_PVIDEO_PENDING                0x1
#define NV4_PMC_INTERRUPT_PTIMER                        20
#define NV4_PMC_INTERRUPT_PTIMER_PENDING                0x1
#define NV4_PMC_INTERRUPT_PFB                           24
#define NV4_PMC_INTERRUPT_PFB_PENDING                   0x1
#define NV4_PMC_INTERRUPT_PBUS                          28  
#define NV4_PMC_INTERRUPT_PBUS_PENDING                  0x1
#define NV4_PMC_INTERRUPT_SOFTWARE                      31
#define NV4_PMC_INTERRUPT_SOFTWARE_PENDING              0x1
#define NV4_PMC_INTERRUPT_ENABLE                        0x140       // Controls global interrupt enable state
#define NV4_PMC_INTERRUPT_ENABLE_HARDWARE               0x1         // Determines if hardware interrupts are enabled
#define NV4_PMC_INTERRUPT_ENABLE_SOFTWARE               0x2         // Determinse if software interrupts were enabled
#define NV4_PMC_ENABLE                                  0x200       // Determines which gpu subsystems were enabled
#define NV4_PMC_ENABLE_PAUDIO                           0           // UNUSED - PAudio removed in NV3 Stepping B0 
#define NV4_PMC_ENABLE_PAUDIO_ENABLED                   0x1         // UNUSED - PAudio removed in NV3 Stepping B0
#define NV4_PMC_ENABLE_PMEDIA                           4
#define NV4_PMC_ENABLE_PMEDIA_ENABLED                   0x1
#define NV4_PMC_ENABLE_PFIFO                            8
#define NV4_PMC_ENABLE_PFIFO_ENABLED                    0x1
#define NV4_PMC_ENABLE_PGRAPH                           12          // Determines if PGRAPH is enabled.
#define NV4_PMC_ENABLE_PGRAPH_ENABLED                   0x1
#define NV4_PMC_ENABLE_PPMI                             16
#define NV4_PMC_ENABLE_PPMI_ENABLED                     0x1
#define NV4_PMC_ENABLE_PFB                              20
#define NV4_PMC_ENABLE_PFB_ENABLED                      0x1
#define NV4_PMC_ENABLE_PCRTC                            24
#define NV4_PMC_ENABLE_PCRTC_ENABLED                    0x1
#define NV4_PMC_ENABLE_PVIDEO                           28
#define NV4_PMC_ENABLE_PVIDEO_ENABLED                   0x1

#define NV4_PMC_END                                     0xfff       // overlaps with CIO
#define NV4_CIO_START                                   0x3b0       // Legacy SVGA Emulation Subsystem
#define NV4_CIO_END                                     0x3df
#define NV4_PBUS_START                                  0x1000      // Bus Control Subsystem
#define NV4_PBUS_DEBUG_0                                0x1084      // Bus Control Debug
#define NV4_PBUS_INTR                                   0x1100      // Bus Control - Interrupt Status

#define NV4_PBUS_INTR_EN                                0x1140      // Bus Control - Interrupt Enable
#define NV4_PBUS_PCI_START                              0x1800      // PCI mirror start
#define NV4_PBUS_PCI_END                                0x18FF      // PCI mirror end
#define NV4_PBUS_END                                    0x1FFF
#define NV4_PFIFO_START                                 0x2000      // FIFO for DMA Object Submission (uses hashtable to store the objects)

#define NV4_PFIFO_MINIMUM_GUARANTEED_DEPTH                             0x7C

#define NV4_PFIFO_DELAY_0                               0x2040      // PFIFO Config Register
#define NV4_PFIFO_DEBUG_0                               0x2080      // PFIFO Debug Register
#define NV4_PFIFO_CACHE0_ERROR_PENDING                  0
#define NV4_PFIFO_CACHE1_ERROR_PENDING                  4

#define NV4_PFIFO_INTR                                  0x2100      // FIFO - Interrupt Status
#define NV4_PFIFO_INTR_EN                               0x2140      // FIFO - Interrupt Enable

// PFIFO interrupts
#define NV4_PFIFO_INTR_CACHE_ERROR                      0
#define NV4_PFIFO_INTR_RUNOUT                           4
#define NV4_PFIFO_INTR_RUNOUT_OVERFLOW                  8
#define NV4_PFIFO_INTR_DMA_PUSHER                       12
#define NV4_PFIFO_INTR_DMA_PTE                          16

#define NV4_PFIFO_CONFIG_0                              0x2200
#define NV4_PFIFO_CONFIG_0_DMA_FETCH                    8

#define NV4_PFIFO_CONFIG_RAMHT                          0x2210      // Hashtable for graphics objects config
#define NV4_PFIFO_CONFIG_RAMHT_BASE_ADDRESS             12          // 15:12
#define NV4_PFIFO_CONFIG_RAMHT_BASE_ADDRESS_DEFAULT     0x0
#define NV4_PFIFO_CONFIG_RAMHT_SIZE                     16          // 17:16
#define NV4_PFIFO_CONFIG_RAMHT_SIZE_4K                  0x0
#define NV4_PFIFO_CONFIG_RAMHT_SIZE_8K                  0x1
#define NV4_PFIFO_CONFIG_RAMHT_SIZE_16K                 0x2
#define NV4_PFIFO_CONFIG_RAMHT_SIZE_32K                 0x3

#define NV4_PFIFO_CONFIG_RAMFC                          0x2214
#define NV4_PFIFO_CONFIG_RAMFC_BASE_ADDRESS             9
#define NV4_PFIFO_CONFIG_RAMFC_BASE_ADDRESS_DEFAULT     0x1C00      // Hardcoded in silicon?
#define NV4_PFIFO_CONFIG_RAMRO                          0x2218
#define NV4_PFIFO_CONFIG_RAMRO_BASE_ADDRESS             9
#define NV4_PFIFO_CONFIG_RAMRO_BASE_ADDRESS_DEFAULT     0x1E00      // Hardcoded in silicon?
#define NV4_PFIFO_CONFIG_RAMRO_SIZE                     16
#define NV4_PFIFO_CONFIG_RAMRO_SIZE_512B                0x0
#define NV4_PFIFO_CONFIG_RAMRO_SIZE_8K                  0x1 

#define NV4_PFIFO_RUNOUT_STATUS                         0x2400
#define NV4_PFIFO_RUNOUT_STATUS_RANOUT                  0           // 1 if we fucked up
#define NV4_PFIFO_RUNOUT_STATUS_EMPTY                   4           // 1 if ramro is empty
#define NV4_PFIFO_RUNOUT_STATUS_FULL                    8
#define NV4_PFIFO_RUNOUT_PUT                            0x2410
#define NV4_PFIFO_RUNOUT_PUT_ADDRESS                    3           // 9:3 if small ramfc(?) otherwise 12:3
#define NV4_PFIFO_RUNOUT_GET                            0x2420
#define NV4_PFIFO_RUNOUT_GET_ADDRESS                    3           // 13:3

#define NV4_PFIFO_RUNOUT_RAMIN_ERR                      28          // bit to or with

#define NV4_PFIFO_CACHE0_SIZE                           1           // This is for software-injected notified only!
#define NV4_PFIFO_CACHE1_SIZE_REV_AB                    32
#define NV4_PFIFO_CACHE1_SIZE_REV_C                     64
#define NV4_PFIFO_CACHE1_SIZE_MAX                       NV4_PFIFO_CACHE1_SIZE_REV_C
#define NV4_PFIFO_CACHE_REASSIGNMENT                    0x2500        

#define NV4_PFIFO_CACHE0_PUSH0                          0x3000
#define NV4_PFIFO_CACHE0_PUSH_CHANNEL_ID                0x3004
#define NV4_PFIFO_CACHE0_PUT                            0x3010
#define NV4_PFIFO_CACHE0_STATUS                         0x3014
#define NV4_PFIFO_CACHE0_STATUS_EMPTY                   4           // 1 if ramro is empty
#define NV4_PFIFO_CACHE0_STATUS_FULL                    8
#define NV4_PFIFO_CACHE0_PUT_ADDRESS                    2           // 1 bit
#define NV4_PFIFO_CACHE0_PULL0                          0x3040
#define NV4_PFIFO_CACHE0_PULL0_ENABLED                  0
#define NV4_PFIFO_CACHE0_PULL0_HASH_FAILURE             4
#define NV4_PFIFO_CACHE0_PULL0_SOFTWARE_METHOD          8
#define NV4_PFIFO_CACHE0_PULLER_CTX_STATE               0x3050
#define NV4_PFIFO_CACHE0_PULLER_CTX_STATE_DIRTY         4           // 1=dirty 0=clean
#define NV4_PFIFO_CACHE0_GET                            0x3070
#define NV4_PFIFO_CACHE0_GET_ADDRESS                    2           // 1 bit
// Current channel context - cache1
#define NV4_PFIFO_CACHE0_CTX                            0x3080      

#define NV4_PFIFO_CACHE0_METHOD_START                   0x3100
#define NV4_PFIFO_CACHE0_METHOD_END                     0x3200
#define NV4_PFIFO_CACHE0_METHOD_ADDRESS                 2           // 12:2
#define NV4_PFIFO_CACHE0_METHOD_SUBCHANNEL              13          // 15:13
#define NV4_PFIFO_CACHE1_PUSH0                          0x3200
#define NV4_PFIFO_CACHE1_PUSH_CHANNEL_ID                0x3204
#define NV4_PFIFO_CACHE1_PUT                            0x3210
#define NV4_PFIFO_CACHE1_PUT_ADDRESS                    2           // 6:2
#define NV4_PFIFO_CACHE1_STATUS                         0x3214
#define NV4_PFIFO_CACHE1_STATUS_RANOUT                  0           // 1 if we fucked up
#define NV4_PFIFO_CACHE1_STATUS_EMPTY                   4           // 1 if ramro is empty
#define NV4_PFIFO_CACHE1_STATUS_FULL                    8
#define NV4_PFIFO_CACHE1_DMA_STATUS                     0x3218
#define NV4_PFIFO_CACHE1_DMA_CONFIG_0                   0x3220
#define NV4_PFIFO_CACHE1_DMA_CONFIG_1                   0x3224
#define NV4_PFIFO_CACHE1_DMA_CONFIG_2                   0x3228
#define NV4_PFIFO_CACHE1_DMA_CONFIG_3                   0x322C
#define NV4_PFIFO_CACHE1_DMA_CONFIG_3_TARGET_NODE       0           // The type of bus we are sending over
#define NV4_PFIFO_CACHE1_DMA_CONFIG_3_TARGET_NODE_PCI   0x02        // The type of bus we are sending over
#define NV4_PFIFO_CACHE1_DMA_CONFIG_3_TARGET_NODE_AGP   0x03        // The type of bus we are sending over

// Why does a gpu need its own translation lookaside buffer and pagetable format. Are they crazy
#define NV4_PFIFO_CACHE1_DMA_TLB_TAG                    0x3230
#define NV4_PFIFO_CACHE1_DMA_TLB_PTE                    0x3234      // Base of pagetableor DMA
#define NV4_PFIFO_CACHE1_DMA_TLB_PT_BASE                0x3238      // Base of pagetable for DMA
#define NV4_PFIFO_CACHE1_PULL0                          0x3240
//todo: merge stuff
#define NV4_PFIFO_CACHE1_PULL0_ENABLED                  0
#define NV4_PFIFO_CACHE1_PULL0_HASH_FAILURE             4   
#define NV4_PFIFO_CACHE1_PULL0_SOFTWARE_METHOD          8           // 0=software, 1=hardware
#define NV4_PFIFO_CACHE1_PULLER_CTX_STATE               0x3250
#define NV4_PFIFO_CACHE1_PULLER_CTX_STATE_DIRTY         4
#define NV4_PFIFO_CACHE1_GET                            0x3270
#define NV4_PFIFO_CACHE1_GET_ADDRESS                    2           // 6:2

// Current channel context - cache1
#define NV4_PFIFO_CACHE1_CTX_START                      0x3280      
#define NV4_PFIFO_CACHE1_CTX_END                        0x32F0

#define NV4_PFIFO_CACHE1_METHOD_START                   0x3300
#define NV4_PFIFO_CACHE1_METHOD_END                     0x3400
#define NV4_PFIFO_CACHE1_METHOD_ADDRESS                 2           // 12:2
#define NV4_PFIFO_CACHE1_METHOD_SUBCHANNEL              13          // 15:13


#define NV4_PFIFO_END                                   0x3FFF
#define NV4_PRM_START                                   0x4000      // Real-Mode Device Support Subsystem
#define NV4_PRM_INTR                                    0x4100
#define NV4_PRM_INTR_EN                                 0x4140
#define NV4_PRM_END                                     0x4FFF
#define NV4_PRAM_START                                  0x6000      // Local ram/cache?
#define NV4_PRAM_END                                    0x6FFF
#define NV4_PRMIO_START                                 0x7000      // Real-Mode I/O Subsystem
#define NV4_PRMIO_END                                   0x7FFF
#define NV4_PTIMER_START                                0x9000      // Programmable Interval Timer
#define NV4_PTIMER_INTR                                 0x9100
#define NV4_PTIMER_INTR_ALARM                           0           // Alarm interrupt
#define NV4_PTIMER_INTR_EN                              0x9140
#define NV4_PTIMER_NUMERATOR                            0x9200
#define NV4_PTIMER_DENOMINATOR                          0x9210
#define NV4_PTIMER_TIME_0_NSEC                          0x9400      // nanoseconds [31:5]
#define NV4_PTIMER_TIME_1_NSEC                          0x9410      // nanoseconds [28:0]
#define NV4_PTIMER_ALARM_NSEC                           0x9420      // nanoseconds [31:5]
#define NV4_PTIMER_END                                  0x9FFF
#define NV4_VGA_VRAM_START                              0xA0000     // VGA Emulation VRAM
#define NV4_VGA_VRAM_END                                0xBFFFF
#define NV4_VGA_START                                   0xC0000     // VGA Emulation Registers
#define NV4_VGA_END                                     0xC7FFF
#define NV4_PRMVIO_START                                NV4_VGA_START // VGA stuff written from main GPU
#define NV4_PRMVIO_END                                  0xC0400
#define NV4_PFB_START                                   0x100000    // GPU Interface to VRAM
#define NV4_PFB_BOOT                                    0x100000    // Boot registration 
#define NV4_PFB_BOOT_RAM_AMOUNT                         0           // The amount of ram
#define NV4_PFB_BOOT_RAM_AMOUNT_32MB                    0x0         // actually nv5 only (can be used for 32mb)
#define NV4_PFB_BOOT_RAM_AMOUNT_4MB                     0x1
#define NV4_PFB_BOOT_RAM_AMOUNT_8MB                     0x2
#define NV4_PFB_BOOT_RAM_AMOUNT_16MB                    0x3
#define NV4_PFB_BOOT_RAM_AMOUNT_UNDEFINED               0x3         // i assume this is used for debug
#define NV4_PFB_BOOT_RAM_WIDTH                          2           // the bus width of the gpu's vram
#define NV4_PFB_BOOT_RAM_WIDTH_64                       0x0         // 64bit
#define NV4_PFB_BOOT_RAM_WIDTH_128                      0x1         // 128bit
#define NV4_PFB_BOOT_RAM_BANKS                          3           // the number of banks
#define NV4_PFB_BOOT_RAM_BANKS_2                        0x0         // 2 banks (seems to be used for 2mb)
#define NV4_PFB_BOOT_RAM_BANKS_4                        0x1         // 4 banks (seems to be used for 4mb)
#define NV4_PFB_BOOT_RAM_BANKS_8                        0x2         // 8 banks
#define NV4_PFB_BOOT_RAM_DATA_TWIDDLE                   4
#define NV4_PFB_BOOT_RAM_DATA_TWIDDLE_OFF               0x0
#define NV4_PFB_BOOT_RAM_DATA_TWIDDLE_ON                0x1
#define NV4_PFB_BOOT_RAM_EXTENSION                      5
#define NV4_PFB_BOOT_RAM_EXTENSION_NONE                 0x0
#define NV4_PFB_BOOT_RAM_EXTENSION_8MB                  0x1

#define NV4_PFB_DELAY                                   0x100044
#define NV4_PFB_DEBUG_0                                 0x100080    // Debug register for pfb
#define NV4_PFB_GREEN_0                                 0x1000C0

#define NV4_PFB_CONFIG_0                                0x100200    // Framebuffer interface config register 0

// What is this lol
// ??? Part of the memory timings
#define NV4_PFB_RTL                                     0x100300
#define NV4_PFB_CONFIG_0_RESOLUTION                     0
// 1=40 horiz. resolution
// i assume it can be divided by some kind of divisor to produce the vertical resolution (e.g. 3/2 or multiply by 2/3) to get the final 
// horiz is 32*value
// theoretically it should support resolutions from 40-2560 horiz

// WHAT ARE THE TIMINGS: ARE THEY IN THE VBIOS?
#define NV4_PFB_CONFIG_0_HORIZ_RESOLUTION_320           0xA
#define NV4_PFB_CONFIG_0_HORIZ_RESOLUTION_400           0xD
#define NV4_PFB_CONFIG_0_HORIZ_RESOLUTION_480           0xF
#define NV4_PFB_CONFIG_0_HORIZ_RESOLUTION_512           0x10
#define NV4_PFB_CONFIG_0_HORIZ_RESOLUTION_640           0x14
#define NV4_PFB_CONFIG_0_HORIZ_RESOLUTION_800           0x19
#define NV4_PFB_CONFIG_0_HORIZ_RESOLUTION_960           0x1E
#define NV4_PFB_CONFIG_0_HORIZ_RESOLUTION_1024          0x20
#define NV4_PFB_CONFIG_0_HORIZ_RESOLUTION_1152          0x24
#define NV4_PFB_CONFIG_0_HORIZ_RESOLUTION_1280          0x28
#define NV4_PFB_CONFIG_0_HORIZ_RESOLUTION_1600          0x32

#define NV4_PFB_CONFIG_0_PIXEL_DEPTH                    8
#define NV4_PFB_CONFIG_0_DEPTH_8BPP                     0x1
#define NV4_PFB_CONFIG_0_DEPTH_16BPP                    0x2
#define NV4_PFB_CONFIG_0_DEPTH_32BPP                    0x3

#define NV4_PFB_CONFIG_1                                0x100204    // Framebuffer interface config register 1
#define NV4_PFB_END                                     0x100FFF
#define NV4_PEXTDEV_START                               0x101000    // External Devices
#define NV4_PSTRAPS                                     0x101000    // Straps Bits
#define NV4_PSTRAPS_BUS_SPEED                           0           // Configured bus speed
#define NV4_PSTRAPS_BUS_SPEED_33MHZ                     0x0
#define NV4_PSTRAPS_BUS_SPEED_66MHZ                     0x1
#define NV4_PSTRAPS_BIOS                                1           // Is a VBIOS present?
#define NV4_PSTRAPS_BIOS_NOT_PRESENT                    0x0
#define NV4_PSTRAPS_BIOS_PRESENT                        1
#define NV4_PSTRAPS_RAM_TYPE                            2           // Type of RAM module
#define NV4_PSTRAPS_RAM_TYPE_16MBIT                     0x0
#define NV4_PSTRAPS_RAM_TYPE_8MBIT                      0x1
#define NV4_PSTRAPS_NEC_MODE                            3           // PC98?
#define NV4_PSTRAPS_NEC_MODE_DISABLED                   0x0
#define NV4_PSTRAPS_NEC_MODE_ENABLED                    0x1
#define NV4_PSTRAPS_BUS_WIDTH                           4           // Bus width
#define NV4_PSTRAPS_BUS_WIDTH_64BIT                     0x0
#define NV4_PSTRAPS_BUS_WIDTH_128BIT                    0x0
#define NV4_PSTRAPS_BUS_TYPE                            5           // Determines if this is a PCI or AGP card
#define NV4_PSTRAPS_BUS_TYPE_PCI                        0x0
#define NV4_PSTRAPS_BUS_TYPE_AGP                        0x1
#define NV4_PSTRAPS_CRYSTAL                             6           // type of clock crystal
#define NV4_PSTRAPS_CRYSTAL_13500K                      0x0         // 13.5 Mhz
#define NV4_PSTRAPS_CRYSTAL_14318180                    0x1         // 14.318180 Mhz clock crystal
#define NV4_PSTRAPS_TVMODE                              7           // Type of TV signal to put out
#define NV4_PSTRAPS_TVMODE_SECAM                        0x0  
#define NV4_PSTRAPS_TVMODE_NTSC                         0x1
#define NV4_PSTRAPS_TVMODE_PAL                          0x2
#define NV4_PSTRAPS_TVMODE_NONE                         0x3
#define NV4_PSTRAPS_AGP2X                               9
#define NV4_PSTRAPS_AGP2X_ENABLED                       0x0
#define NV4_PSTRAPS_AGP2X_DISABLED                      0x1
#define NV4_PSTRAPS_UNUSED                              10
#define NV4_PSTRAPS_OVERWRITE                           11
#define NV4_PSTRAPS_OVERWRITE_DISABLED                  0x0
#define NV4_PSTRAPS_OVERWRITE_ENABLED                   0x1
#define NV4_PEXTDEV_END                                 0x101FFF
#define NV4_PROM_START                                  0x300000    // VBIOS?
#define NV4_PROM_END                                    0x30FFFF
#define NV4_PME_START                                   0x200000    // Mediaport 
#define NV4_PME_INTR                                    0x200100    // Mediaport: Interrupt Pending?
#define NV4_PME_INTR_EN                                 0x200140    // Mediaport: Interrupt Enable
#define NV4_PME_END                                     0x200FFF
#define NV4_PGRAPH_START                                0x400000    // Scene graph for 2d/3d rendering...the most important part
// PGRAPH Core

#define NV4_PGRAPH_MAX_BUFFERS                          4

// For these debug registers, 0=Disabled, 1=Enabled

// Debug 0: General
#define NV4_PGRAPH_DEBUG_0                              0x400080
#define NV4_PGRAPH_DEBUG_0_STATE_IN_RESET               0
#define NV4_PGRAPH_DEBUG_0_AP_PIPE_IN_RESET             1
#define NV4_PGRAPH_DEBUG_0_CACHE_IN_RESET               2
#define NV4_PGRAPH_DEBUG_0_3D_PIPE_IN_RESET             3
#define NV4_PGRAPH_DEBUG_0_BULK_READS                   4
#define NV4_PGRAPH_DEBUG_0_TILING                       16
#define NV4_PGRAPH_DEBUG_0_WRITE_ONLY_ROPS_2D           20
#define NV4_PGRAPH_DEBUG_0_WRITE_ONLY_ROPS_3D           21
#define NV4_PGRAPH_DEBUG_0_DRAWDIR_AUT                  24
#define NV4_PGRAPH_DEBUG_0_DRAWDIR_Y                    25
#define NV4_PGRAPH_DEBUG_0_ALPHA_ABORT                  28

// Debug 1: Registers
#define NV4_PGRAPH_DEBUG_1                              0x400084
#define NV4_PGRAPH_DEBUG_1_VOLATILE_RESET_LAST          0
#define NV4_PGRAPH_DEBUG_1_DMA_ACTIVITY_CANCEL          4
#define NV4_PGRAPH_DEBUG_1_TURBO3D_2X                   8
#define NV4_PGRAPH_DEBUG_1_TURBO3D_4X                   9
#define NV4_PGRAPH_DEBUG_1_TRIANGLE_OPS                 12
#define NV4_PGRAPH_DEBUG_1_TRIANGLE_CLIP_OPS            13
#define NV4_PGRAPH_DEBUG_1_INSTANCE                     16
#define NV4_PGRAPH_DEBUG_1_CONTEXT                      20
#define NV4_PGRAPH_DEBUG_1_CACHE_FLUSH                  24
#define NV4_PGRAPH_DEBUG_1_ZCLAMP                       28

// Debug 2: 3D Pipeline
#define NV4_PGRAPH_DEBUG_2                              0x400088
#define NV4_PGRAPH_DEBUG_2_AVOID_READMODIFYWRITE_BLEND  0
#define NV4_PGRAPH_DEBUG_2_DPWR_FIFO                    8
#define NV4_PGRAPH_DEBUG_2_BILINEAR_FILTERING_3D        12
#define NV4_PGRAPH_DEBUG_2_ANISOTROPIC_FILTERING_3D     13
#define NV4_PGRAPH_DEBUG_2_FOG                          14
#define NV4_PGRAPH_DEBUG_2_LIGHTING                     15 // Not sure what this does, maybe hardware t&l was planned
#define NV4_PGRAPH_DEBUG_2_BILINEAR_FILTERING_2D        16
#define NV4_PGRAPH_DEBUG_2_ANISOTROPIC_FILTERING_2D     17
#define NV4_PGRAPH_DEBUG_2_D3D_COALESCE                 20 // coalesce reads/writes for d3d class 0x17
#define NV4_PGRAPH_DEBUG_2_D3D_COALESCE_POINT_ZETA      22 // class 0x18 coalesce
#define NV4_PGRAPH_DEBUG_2_PREFETCH                     24
#define NV4_PGRAPH_DEBUG_2_VOLATILE_RESET               28

// Debug 3: Zeta & Alpha Buffer 
#define NV4_PGRAPH_DEBUG_3                              0x40008C
#define NV4_PGRAPH_DEBUG_3_CULLING                      0
#define NV4_PGRAPH_DEBUG_3_FAST_DATA_D3D                4
#define NV4_PGRAPH_DEBUG_3_FAST_DATA_STRETCH            5
#define NV4_PGRAPH_DEBUG_3_ZFLUSH                       7
#define NV4_PGRAPH_DEBUG_3_AUTOZFLUSH_POINT_ZETA        8
#define NV4_PGRAPH_DEBUG_3_AUTOZFLUSH_D3D               9
#define NV4_PGRAPH_DEBUG_3_SLOT_CONFLICT_POINT_ZETA     10          // Slot conflict handling for POINT_ZETA (class 0x18)
#define NV4_PGRAPH_DEBUG_3_SLOT_CONFLICT_D3D            11          // Slot conflict handling for D3D5_TRI (class 0x17)
#define NV4_PGRAPH_DEBUG_3_EARLY_ZABORT                 12
#define NV4_PGRAPH_DEBUG_3_TRIANGLE_END_FLUSH           13
#define NV4_PGRAPH_DEBUG_3_ZFIFO_NOOP                   14          // ???
#define NV4_PGRAPH_DEBUG_3_DITHER                       15
#define NV4_PGRAPH_DEBUG_3_FORCE_COLOR_BUFFER_READ      16
#define NV4_PGRAPH_DEBUG_3_FORCE_ZETA_BUFFER_READ       17
#define NV4_PGRAPH_DEBUG_3_DATA_CHECK                   20
#define NV4_PGRAPH_DEBUG_3_DATA_CHECK_FAIL              21
#define NV4_PGRAPH_DEBUG_3_FORMAT_CHECK                 22
#define NV4_PGRAPH_DEBUG_3_ALPHA_CHECK                  24

// Interrupt stuff
#define NV4_PGRAPH_INTR_0                               0x400100
#define NV4_PGRAPH_INTR_0_VBLANK                        8           // Fired every frame
#define NV4_PGRAPH_INTR_0_VBLANK_ENABLED                0x1         // Is the vblank interrupt enabled?
#define NV4_PGRAPH_INTR_0_SOFTWARE_NOTIFY               28          // Fired on software notification

#define NV4_PGRAPH_INTR_1                               0x400104
#define NV4_PGRAPH_INTR_1_SOFTWARE_METHOD_PENDING       0           // Software or invalid method
#define NV4_PGRAPH_INTR_1_INVALID_DATA                  4           // Invalid data. Not sure when this would be triggered.
#define NV4_PGRAPH_INTR_1_DOUBLE_NOTIFY                 12          // Tried to notify while a notify was pending.
#define NV4_PGRAPH_INTR_1_CTXSW_NOTIFY                  16          // Notify fired for software context

#define NV4_PGRAPH_INTR_EN_0                            0x400140    // Interrupt Control for PGRAPH #1
//todo: add what this does
#define NV4_PGRAPH_INTR_EN_1                            0x400144    // Interrupt Control for PGRAPH #2 (it can receive two at onc)
#define NV4_PGRAPH_CONTEXT_SWITCH                       0x400180    // Holds the current PGRAPH context, switched by context switching

/* Contextual information for pgraph */
#define NV4_PGRAPH_CONTEXT_SWITCH_COLOR_FORMAT          2           // Holds the current color format used for drawing operations.
#define NV4_PGRAPH_CONTEXT_SWITCH_ALPHA                 3           // Holds a boolean if alpha transparency is currently enabled in drawing operations.
#define NV4_PGRAPH_CONTEXT_SWITCH_MONO_FORMAT           8           // Holds the current color format used for monochome drawing operations.  
#define NV4_PGRAPH_CONTEXT_SWITCH_DAC_BYPASS            9           // Holds if PRAMDAC should be bypassed, and an external DAC drawn.
#define NV4_PGRAPH_CONTEXT_SWITCH_Z_WRITE               12          // Holds if we should write back to the zbuffer.
#define NV4_PGRAPH_CONTEXT_SWITCH_CHROMA_KEY            13          // Holds the current chroma mask used for drawing operations.
#define NV4_PGRAPH_CONTEXT_SWITCH_PLANE_MASK            14          // Holds the current plane mask used for drawing operations.
#define NV4_PGRAPH_CONTEXT_SWITCH_USER_CLIP             15          // Holds the user-specified clipping information used for drawing operations.
#define NV4_PGRAPH_CONTEXT_SWITCH_SRC_BUFFER            16          // Holds the buffer ID used for drawing operation (i.e. which bpixel/bpitch/boffset index to use)
#define NV4_PGRAPH_CONTEXT_SWITCH_DST_BUFFER0_ENABLED   20          // Holds a boolean indicating if buffer 0 can be used as the destination for a drawing operation.
#define NV4_PGRAPH_CONTEXT_SWITCH_DST_BUFFER1_ENABLED   21          // Holds a boolean indicating if buffer 1 can be used as the destination for a drawing operation.
#define NV4_PGRAPH_CONTEXT_SWITCH_DST_BUFFER2_ENABLED   22          // Holds a boolean indicating if buffer 2 can be used as the destination for a drawing operation.
#define NV4_PGRAPH_CONTEXT_SWITCH_DST_BUFFER3_ENABLED   23          // Holds a boolean indicating if buffer 3 can be used as the destination for a drawing operation.
#define NV4_PGRAPH_CONTEXT_SWITCH_PATCH_CONFIG          24          // Something to do with an operation to do during a patchcord?
#define NV4_PGRAPH_CONTEXT_SWITCH_VOLATILE              31          // HUH

#define NV4_PGRAPH_CONTEXT_CONTROL                      0x400190    // DMA context control
#define NV4_PGRAPH_CONTEXT_USER                         0x400194    // Current DMA context state, may rename
#define NV4_PGRAPH_CONTEXT_CACHE(i)                     0x4001A0+(i*4)  // Context Cache
#define NV4_PGRAPH_CONTEXT_CACHE_SIZE                   8
// TODO: CLIP0/CLIP1 (8 clips min/max in 32bits)
#define NV4_PGRAPH_ABS_UCLIP_XMIN                       0x40053C    // Clip X minimum
#define NV4_PGRAPH_ABS_UCLIP_XMAX                       0x400540    // Clip X maximum
#define NV4_PGRAPH_ABS_UCLIP_YMIN                       0x400544    // Clip Y minimum
#define NV4_PGRAPH_ABS_UCLIP_YMAX                       0x400548    // Clip Y maximum
#define NV4_PGRAPH_SRC_CANVAS_MIN                       0x400550    // Minimum Source Canvas for Blit, Y=30:16, X=10:0
#define NV4_PGRAPH_SRC_CANVAS_MAX                       0x400554    // Maximum Source Canvas for Blit, Y=30:16, X=10:0
#define NV4_PGRAPH_DST_CANVAS_MIN                       0x400558    // Minimum Destination Canvas for Blit, Y=30:16, X=10:0
#define NV4_PGRAPH_DST_CANVAS_MAX                       0x40055C    // Maximum Destination Canvas for Blit, Y=30:16, X=10:0
#define NV4_PGRAPH_PATTERN_COLOR_0_RGB                  0x400600    
#define NV4_PGRAPH_PATTERN_COLOR_0_ALPHA                0x400604
#define NV4_PGRAPH_PATTERN_COLOR_1_RGB                  0x400608    
#define NV4_PGRAPH_PATTERN_COLOR_1_ALPHA                0x40060C    // pattern color 
#define NV4_PGRAPH_PATTERN_BITMAP_HIGH                  0x400610    // pattern bitmap [31:0]
#define NV4_PGRAPH_PATTERN_BITMAP_LOW                   0x400614    // pattern bitmap [63:32]
#define NV4_PGRAPH_PATTERN_SHAPE                        0x400618
#define NV4_PGRAPH_ROP3                                 0x400624    // ROP3      
#define NV4_PGRAPH_PLANE_MASK                           0x400628
#define NV4_PGRAPH_CHROMA_KEY                           0x40062C
#define NV4_PGRAPH_BETA                                 0x400640    // Beta factor (30:23 fractional, 22:0 before fraction)
#define NV4_PGRAPH_DMA                                  0x400680
#define NV4_PGRAPH_INSTANCE                             0x400688    // Current instance (?)

// Current notification object for pgraph
#define NV4_PGRAPH_NOTIFY                               0x400684    // Notifier for PGRAPH    
#define NV4_PGRAPH_NOTIFY_INSTANCE                      0
#define NV4_PGRAPH_NOTIFY_REQUEST_PENDING               16
#define NV4_PGRAPH_NOTIFY_REQUEST_TYPE                  20
#define NV4_PGRAPH_NOTIFY_REQUEST_TYPE_HARDWARE         0x0         // anything else is software

#define NV4_PGRAPH_CLIP0_MIN                            0x400690    // Clip for Blitting 0 Min
#define NV4_PGRAPH_CLIP0_MAX                            0x400694    // Clip for Blitting 0 Max
#define NV4_PGRAPH_CLIP1_MIN                            0x400698    // Clip for Blitting 1 Min
#define NV4_PGRAPH_CLIP1_MAX                            0x40069C    // Clip for Blitting 1 Max
#define NV4_PGRAPH_CLIP_MISC                            0x4006A0    // Regions/Render/Complex mode
#define NV4_PGRAPH_FIFO_ACCESS                          0x4006A4    // Is PGRAPH enabled?
#define NV4_PGRAPH_FIFO_ACCESS_DISABLED                 0x0
#define NV4_PGRAPH_FIFO_ACCESS_ENABLED                  0x1
#define NV4_PGRAPH_CLIP_MISC                            0x4006A0    // Miscellaneous clipping information
#define NV4_PGRAPH_STATUS                               0x4006B0    // Current PGRAPH status
#define NV4_PGRAPH_TRAPPED_ADDRESS                      0x4006B4
#define NV4_PGRAPH_TRAPPED_DATA                         0x4006B8
#define NV4_PGRAPH_TRAPPED_INSTANCE                     0x4006BC

#define NV4_PGRAPH_DMA_INTR_0                           0x401100    // PGRAPH DMA Interrupt Status
#define NV4_PGRAPH_DMA_INTR_INSTANCE                    0
#define NV4_PGRAPH_DMA_INTR_PRESENT                     4
#define NV4_PGRAPH_DMA_INTR_PROTECTION                  8
#define NV4_PGRAPH_DMA_INTR_LINEAR                      12
#define NV4_PGRAPH_DMA_INTR_NOTIFY                      16
#define NV4_PGRAPH_DMA_INTR_EN_0                        0x401140    // PGRAPH DMA Interrupt Enable 0

// not sure about the class ids
// these are NOT what each class is, just uSed to manipulate it (there isn't a one to one class->reg mapping anyway)
#define NV4_PGRAPH_CLASS01_BETA_START                   0x410000    // Beta blending factor
#define NV4_PGRAPH_CLASS01_BETA_END                     0x411FFF  
#define NV4_PGRAPH_CLASS02_ROP_START                    0x420000    // Blending render operation used at final pixel/fragment generation stage
#define NV4_PGRAPH_CLASS02_ROP_END                      0x421FFF
#define NV4_PGRAPH_CLASS03_COLORKEY_START               0x430000    // Color key for image
#define NV4_PGRAPH_CLASS03_COLORKEY_END                 0x431FFF      
#define NV4_PGRAPH_CLASS04_PLANEMASK_START              0x440000    // Plane mask (for clipping?)
#define NV4_PGRAPH_CLASS04_PLANEMASK_END                0x441FFF
#define NV4_PGRAPH_CLASS05_CLIP_START                   0x450000    // clipping, probably class 23
#define NV4_PGRAPH_CLASS05_CLIP_END                     0x451FFF
#define NV4_PGRAPH_CLASS06_PATTERN_START                0x460000    // presumably a blend pattern 
#define NV4_PGRAPH_CLASS06_PATTERN_END                  0x461FFF
#define NV4_PGRAPH_CLASS07_RECTANGLE_START              0x470000    // also class 25 - that's black [NV1]
#define NV4_PGRAPH_CLASS07_RECTANGLE_END                0x471FFF    // also class 25 - that's black [NV1]
#define NV4_PGRAPH_CLASS08_POINT_START                  0x480000    // A single point
#define NV4_PGRAPH_CLASS08_POINT_END                    0x481FFF
#define NV4_PGRAPH_CLASS09_LINE_START                   0x490000    // A line
#define NV4_PGRAPH_CLASS09_LINE_END                     0x491FFF       
#define NV4_PGRAPH_CLASS0A_LIN_START                    0x4A0000    // A lin - a line without its starting or ending pixels
#define NV4_PGRAPH_CLASS0A_LIN_END                      0x4A1FFF
#define NV4_PGRAPH_CLASS0B_TRIANGLE_START               0x4B0000    // A triangle [NV1 variant] - in NV1 this was converted to a quad patch
#define NV4_PGRAPH_CLASS0B_TRIANGLE_END                 0x4B1FFF   
#define NV4_PGRAPH_CLASS0C_GDITEXT_START                0x4C0000    // Windows 95/NT GDI text acceleration
#define NV4_PGRAPH_CLASS0C_GDITEXT_END                  0x4C1FFF    

#define NV4_PGRAPH_CLASS0D_MEM2MEM_XFER_START           0x4D0000    // memory to memory transfer (not sure about which class this is)
#define NV4_PGRAPH_CLASS0D_MEM2MEM_XFER_END             0x4D1FFF    
#define NV4_PGRAPH_CLASS0E_IMAGE2MEM_XFER_SCALED_START  0x4E0000    // class 55, 56
#define NV4_PGRAPH_CLASS0F_IMAGE2MEM_XFER_SCALED_END    0x4E1FFF

#define NV4_PGRAPH_CLASS10_BLIT_START                   0x500000    // Blit 2d image from memory
#define NV4_PGRAPH_CLASS10_BLIT_END                     0x501FFF      

#define NV4_PGRAPH_CLASS11_CPU2MEM_IMAGE_START          0x510000    // Used for class 33, 34, 54
#define NV4_PGRAPH_CLASS11_CPU2MEM_IMAGE_END            0x511FFF    
#define NV4_PGRAPH_CLASS12_CPU2MEM_BITMAP_START         0x520000    // not sure, might depend on format
#define NV4_PGRAPH_CLASS12_CPU2MEM_BITMAP_END           0x521FFF    

#define NV4_PGRAPH_CLASS14_IMAGE2MEM_XFER_START         0x540000    // send image to vram, not sure what class 
#define NV4_PGRAPH_CLASS14_IMAGE2MEM_XFER_END           0x541FFF    
#define NV4_PGRAPH_CLASS15_CPU2MEM_STRETCHED_START      0x550000    // stretched cpu->vram transfer, 54
#define NV4_PGRAPH_CLASS15_CPU2MEM_STRETCHED_END        0x551FFF  

#define NV4_PGRAPH_CLASS17_D3D5TRI_ZETA_START           0x570000    // [NV3] Copy a direct3d 5.0 accelerated triangle to the zeta buffer
#define NV4_PGRAPH_CLASS17_D3D5TRI_ZETA_END             0x571FFF    
#define NV4_PGRAPH_CLASS18_POINTZETA_START              0x580000    // possibly class 69
#define NV4_PGRAPH_CLASS18_POINTZETA_END                0x581FFF

#define NV4_PGRAPH_CLASS1C_MEM2IMAGE_START              0x5C0000    // class 55, 56, 62, 63?
#define NV4_PGRAPH_CLASS1C_MEM2IMAGE_END                0x5C1FFF    


#define NV4_PGRAPH_REGISTER_END                         0x401FFF    // end of pgraph registers
#define NV4_PGRAPH_REAL_END                             0x5C1FFF

// PRMCIO is redirected to SVGA subsystem
#define NV4_PRMCIO_START                                0x601000


#define NV4_PRMCIO_CRTC_REGISTER_CUR_INDEX_MONO         0x6013B4    // Current CRTC Register Index - Monochrome
#define NV4_PRMCIO_CRTC_REGISTER_CUR_MONO               0x6013B5    // Currently Selected CRTC Register - Monochrome
#define NV4_PRMCIO_CRTC_REGISTER_CUR_INDEX_COLOR        0x6013D4    // Current CRTC Register Index - Colour
#define NV4_PRMCIO_CRTC_REGISTER_CUR_COLOR              0x6013D5    
#define NV4_PRMCIO_END                                  0x601FFF

#define NV4_PDAC_START                                  0x680000    // OPTIONAL external DAC
#define NV4_PVIDEO_START                                0x680000    // Video Generation / overlay configuration
#define NV4_PVIDEO_INTR                                 0x680100
#define NV4_PVIDEO_INTR_EN                              0x680140
#define NV4_PVIDEO_FIFO_THRESHOLD                       0x680238
#define NV4_PVIDEO_FIFO_BURST_LENGTH                    0x68023C
#define NV4_PVIDEO_OVERLAY                              0x680244
#define NV4_PVIDEO_OVERLAY_VIDEO_IS_ON                  0
#define NV4_PVIDEO_OVERLAY_KEY_ENABLED                  4
#define NV4_PVIDEO_OVERLAY_FORMAT                       8           // 0 = CCIR, 1 = YUY2

#define NV4_PVIDEO_END                                  0x6802FF
#define NV4_PRAMDAC_START                               0x680300

#define NV4_PRAMDAC_CLOCK_MEMORY                        0x680504
#define NV4_PRAMDAC_CLOCK_MEMORY_VDIV                   7:0
#define NV4_PRAMDAC_CLOCK_MEMORY_NDIV                   15:8
#define NV4_PRAMDAC_CLOCK_MEMORY_PDIV                   18:16
#define NV4_PRAMDAC_CLOCK_PIXEL                         0x680508
#define NV4_PRAMDAC_COEFF_SELECT                        0x68050C

#define NV4_PRAMDAC_GENERAL_CONTROL                     0x680600
#define NV4_PRAMDAC_GENERAL_CONTROL_565_MODE            12

// These are all 10-bit values, but aligned to 32bits
// so treating them as 32bit should be fine
#define NV4_PRAMDAC_VSERR_WIDTH                         0x680700
#define NV4_PRAMDAC_VEQU_END                            0x680704
#define NV4_PRAMDAC_VBBLANK_END                         0x680708
#define NV4_PRAMDAC_VBLANK_END                          0x68070C
#define NV4_PRAMDAC_VBLANK_START                        0x680710
#define NV4_PRAMDAC_VBBLANK_START                       0x680714
#define NV4_PRAMDAC_VEQU_START                          0x680718
#define NV4_PRAMDAC_VTOTAL                              0x68071C
#define NV4_PRAMDAC_HSYNC_WIDTH                         0x680720
#define NV4_PRAMDAC_HBURST_START                        0x680724
#define NV4_PRAMDAC_HBURST_END                          0x680728
#define NV4_PRAMDAC_HBLANK_START                        0x68072C
#define NV4_PRAMDAC_HBLANK_END                          0x680730
#define NV4_PRAMDAC_HTOTAL                              0x680734
#define NV4_PRAMDAC_HEQU_WIDTH                          0x680738
#define NV4_PRAMDAC_HSERR_WIDTH                         0x68073C

#define NV4_PRAMDAC_END                                 0x680FFF
#define NV4_PDAC_END                                    0x680FFF    // OPTIONAL external DAC

#define NV4_VGA_DAC_START                               0x6813C6
#define NV4_VGA_DAC_END                                 0x6813C9

#define NV4_USER_START                                  0x800000    // Mapping for the area where objects are submitted into the FIFO (up to 0x880000?)
#define NV4_USER_END                                    0xFFFFFF

// easier name
#define NV4_OBJECT_SUBMIT_START                         NV4_USER_START
#define NV4_OBJECT_SUBMIT_SUBCHANNEL                    13
#define NV4_OBJECT_SUBMIT_CHANNEL                       16
#define NV4_OBJECT_SUBMIT_END                           NV4_USER_END

// also PDFB (Debug Framebuffer?)
#define NV4_PNVM_START                                  0x1000000   // VRAM access (max 8MB)
#define NV4_PNVM_END                                    0x17FFFFF   

// to be less confusing - NVM = "NV Memory"
#define NV4_VRAM_START                                  NV4_PNVM_START
#define NV4_VRAM_END                                    NV4_PNVM_END

// control structures for dma'd in graphics objects from pfifo
// these all have configurable sizes, define them here
#define NV4_RAMIN_START                                0x1C00000

#define NV4_RAMIN_RAMHT_START                          0x1C00000   // Hashtable for storing submitted objects
#define NV4_RAMIN_RAMHT_END                            0x1C00FFF
#define NV4_RAMIN_RAMHT_SIZE_0                         0xFFF
#define NV4_RAMIN_RAMHT_SIZE_1                         0x1FFF
#define NV4_RAMIN_RAMHT_SIZE_2                         0x3FFF
#define NV4_RAMIN_RAMHT_SIZE_3                         0x7FFF

/* OBSOLETE AREA for AUDIO probably. DO NOT USE! */
#define NV4_RAMIN_RAMAU_START                          0x1C01000   
#define NV4_RAMIN_RAMAU_END                            0x1C01BFF
#define NV4_RAMIN_RAMFC_START                          0x1C01C00   // context for unused PFIFO DMA channels
#define NV4_RAMIN_RAMFC_END                            0x1C01DFF
#define NV4_RAMIN_RAMFC_SIZE_0                         0x1FF
#define NV4_RAMIN_RAMFC_SIZE_1                         0xFFF
#define NV4_RAMIN_RAMRO_START                          0x1C01E00   // Runout area for invalid submissions
#define NV4_RAMIN_RAMRO_SIZE_0                         0x1FF
#define NV4_RAMIN_RAMRO_SIZE_1                         0x1FFF
#define NV4_RAMIN_RAMRO_END                            0x1C01FFF
#define NV4_RAMIN_RAMRM_START                          0x1C02000
#define NV4_RAMIN_RAMRM_END                            0x1C02FFF

#define NV4_RAMIN_END                                  0x1FFFFFF

// not done

// CRTC/CIO (0x3b0-0x3df)

#define NV4_CRTC_DATA_OUT                               0x3C0
#define NV4_CRTC_MISCOUT                                0x3C2

#define NV4_RMA_REGISTER_START                          0x3D0
#define NV4_RMA_REGISTER_END                            0x3D3

#define NV4_CRTC_REGISTER_INDEX                         0x3D4 
#define NV4_CRTC_REGISTER_CURRENT                       0x3D5

// These are standard (0-18h)
#define NV4_CRTC_REGISTER_HTOTAL                        0x00
#define NV4_CRTC_REGISTER_HDISPEND                      0x01
#define NV4_CRTC_REGISTER_HBLANKSTART                   0x02
#define NV4_CRTC_REGISTER_HBLANKEND                     0x03
#define NV4_CRTC_REGISTER_HRETRACESTART                 0x04
#define NV4_CRTC_REGISTER_HRETRACEEND                   0x05
#define NV4_CRTC_REGISTER_VTOTAL                        0x06
#define NV4_CRTC_REGISTER_OVERFLOW                      0x07
#define NV4_CRTC_REGISTER_PRESETROWSCAN                 0x08
#define NV4_CRTC_REGISTER_MAXSCAN                       0x09
#define NV4_CRTC_REGISTER_CURSOR_START                  0x0A
#define NV4_CRTC_REGISTER_CURSOR_END                    0x0B
#define NV4_CRTC_REGISTER_STARTADDR_HIGH                0x0C
#define NV4_CRTC_REGISTER_STARTADDR_LOW                 0x0D
#define NV4_CRTC_REGISTER_CURSORLOCATION_HIGH           0x0E
#define NV4_CRTC_REGISTER_CURSORLOCATION_LOW            0x0F
#define NV4_CRTC_REGISTER_VRETRACESTART                 0x10
#define NV4_CRTC_REGISTER_VRETRACEEND                   0x11
#define NV4_CRTC_REGISTER_VDISPEND                      0x12
#define NV4_CRTC_REGISTER_OFFSET                        0x13
#define NV4_CRTC_REGISTER_UNDERLINELOCATION             0x14
#define NV4_CRTC_REGISTER_STARTVBLANK                   0x15
#define NV4_CRTC_REGISTER_ENDVBLANK                     0x16
#define NV4_CRTC_REGISTER_CRTCCONTROL                   0x17
#define NV4_CRTC_REGISTER_LINECOMP                      0x18
#define NV4_CRTC_REGISTER_STANDARDVGA_END               0x18


// These are nvidia, licensed from weitek (25-63)
#define NV4_CRTC_REGISTER_RPC0                          0x19        // What does this mean?
#define NV4_CRTC_REGISTER_RPC1                          0x1A        // What does this mean?
#define NV4_CRTC_REGISTER_READ_BANK                     0x1D
#define NV4_CRTC_REGISTER_WRITE_BANK                    0x1E
#define NV4_CRTC_REGISTER_FORMAT                        0x25
#define NV4_CRTC_REGISTER_FORMAT_VDT10                  0           // Use 10 bit vtotal value instead of 8 bit
#define NV4_CRTC_REGISTER_FORMAT_VDE10                  1           // Use 10 bit dispend value instead of 8 bit
#define NV4_CRTC_REGISTER_FORMAT_VRS10                  2           // Use 10 bit vblank start value instead of 8 bit
#define NV4_CRTC_REGISTER_FORMAT_VBS10                  3           // Use 10 bit vsync start value instead of 8 bit
#define NV4_CRTC_REGISTER_FORMAT_HBE6                   4           // Use 6 bit hsync start value
#define NV4_CRTC_REGISTER_PIXELMODE                     0x28

#define NV4_CRTC_REGISTER_HEB                           0x2D        // HRS most significant bit

#define NV4_CRTC_REGISTER_PIXELMODE_VGA                 0x00        // vga textmode
#define NV4_CRTC_REGISTER_PIXELMODE_8BPP                0x01
#define NV4_CRTC_REGISTER_PIXELMODE_16BPP               0x02
#define NV4_CRTC_REGISTER_PIXELMODE_32BPP               0x03 

#define NV4_CRTC_REGISTER_RL0                           0x34
#define NV4_CRTC_REGISTER_RL1                           0x35
#define NV4_CRTC_REGISTER_RMA                           0x38        // REAL MODE ACCESS!
#define NV4_CRTC_REGISTER_I2C                           0x3E    
#define NV4_CRTC_REGISTER_I2C_GPIO                      0x3F

// where the fuck is GDC?
#define NV4_CRTC_BANKED_128K_A0000                      0x00
#define NV4_CRTC_BANKED_64K_A0000                       0x04
#define NV4_CRTC_BANKED_32K_B0000                       0x08
#define NV4_CRTC_BANKED_32K_B8000                       0x0C

#define NV4_CRTC_REGISTER_NVIDIA_END                    0x3F

// for 86box 8bit addressing
// get rid of this asap, replace with 32->8 macros
#define NV4_RMA_SIGNATURE_MSB                           0x65
#define NV4_RMA_SIGNATURE_BYTE2                         0xD0
#define NV4_RMA_SIGNATURE_BYTE1                         0x16
#define NV4_RMA_SIGNATURE_LSB                           0x2B

#define NV4_CRTC_REGISTER_RMA_MODE_MAX                  0x0F




/* 
    STRUCTURES FOR THE GPU START HERE
    OBJECT CLASS & RENDERING RELATED STUFF IS IN VID_NV4_CLASSES.H
*/

//todo: pixel format

// Master Control
typedef struct nv4_pmc_s
{
    /* 
    Holds chip manufacturing information at bootup.
    Current specification (may change later): pre-packed for convenience

    Revision A: 
        FIB Revision 1, Mask Revision B0, Implementation 1 [NV3], Architecture 3 [NV3], Manufacturer Nvidia, Foundry SGS (seems to have been the most common?)
        31:28=0000, 27:24=0000, 23:16=0003, 15:8=0001, 7:4=0001, 3:0=0001
        little endian 00000000 00000011 00000001 00010001   = 0x00300111#
    Revision B/c:
        write this later
    */
    int32_t boot;   
    int32_t interrupt_status;   // Determines if interrupts are pending for specific subsystems.
    int32_t interrupt_enable;   // Determines if interrupts are actually enabled.
    int32_t enable;             // Determines which subsystems are enabled.

} nv4_pmc_t;

typedef struct nv4_pci_config_s
{
    uint8_t pci_regs[NV_PCI_NUM_CFG_REGS];  // The actual pci register values (not really used, just so they can be stored - they aren't very good for code readability)
    bool    vbios_enabled;                  // is the vbios enabled?
    uint8_t int_line;
} nv4_pci_config_t;


// add enums for eac
// Chip configuration
typedef struct nv4_straps_s
{
    uint32_t straps;
} nv4_straps_t;

// Framebuffer
typedef struct nv4_pfb_s
{
    uint32_t boot;
    uint32_t debug_0;                   // debug stuff
    uint32_t config_0;                  // Framebuffer width, etc.
    uint32_t config_1;
    uint32_t green;
    uint32_t delay;
    uint32_t rtl;                       // Part of the memory timings
} nv4_pfb_t;

//
// DMA & Notifier Engine
// All singing all dancing all happy happy bullshit to send dma transfers literally anywhere in your computer
//

// Not a notification status, because it's a 16-bit enum
// C23 fixes this
#define NV4_NOTIFICATION_STATUS_DONE_OK         0x0
#define NV4_NOTIFICATION_STATUS_IN_PROGRESS     0xFF
#define NV4_NOTIFICATION_STATUS_ERROR           0x100

#define NV4_NOTIFICATION_INFO_ADJUST            0       // Wut
#define NV4_NOTIFICATION_PT_PRESENT             16      // Determines if the pagetable exists.
#define NV4_NOTIFICATION_TARGET                 24      // Determines where this notification goes
#define NV4_NOTIFICATION_TARGET_NVM             0       // VRAM target for DMA
#define NV4_NOTIFICATION_TARGET_CART            1       // "Cartridge" target for dma, only mentioned in a few places, !!! NV2 LEFTOVER !!!
#define NV4_NOTIFICATION_TARGET_PCI             2       // Send the data to the host system over PCI
#define NV4_NOTIFICATION_TARGET_AGP             3       // Send the data to the host system over AGP

#define NV4_NOTIFICATION_PAGE_IS_PRESENT        0       // Determines if the page really exists
#define NV4_NOTIFICATION_PAGE_ACCESS            1       // Determines the page access type
#define NV4_NOTIFICATION_PAGE_ACCESS_READ       0x0     // If this is set, the page is read only
#define NV4_NOTIFICATION_PAGE_ACCESS_READ_WRITE 0x1     // If this is set, the page is read/write
#define NV4_NOTIFICATION_PAGE_FRAME_ADDRESS     12      // The pageframe to use 


// Core notification structure
typedef struct nv4_notification_s
{
    uint64_t nanoseconds;
    uint32_t info32;
    uint16_t info16;
    uint16_t status;
} nv4_notification_t;

#define NV4_RMA_NUM_REGS        4
// Access the GPU from real-mode
typedef struct nv4_pbus_rma_s
{
    uint32_t addr;                      // Address to RMA to
    uint32_t data;                      // Data to send to MMIO
    uint8_t mode;                       // the current state of the rma shifting engin
    uint8_t rma_regs[NV4_RMA_NUM_REGS]; // The rma registers (saved)
} nv4_pbus_rma_t;

// Bus Configuration
typedef struct nv4_pbus_s
{
    uint32_t debug_0;
    uint32_t interrupt_status;          // Interrupt status
    uint32_t interrupt_enable;          // Interrupt enable
    nv4_pbus_rma_t rma;
} nv4_pbus_t;

typedef struct nv4_pfifo_cache_s
{
    bool push0;                // Can we even access this cache?
    uint8_t put_address;                // Trigger a DMA into the value you put here.
    uint8_t get_address;                // Trigger a DMA from the value you put here into where you were going.
    uint8_t channel;                    // The DMA channel ID of this cache.
    uint32_t status;
    uint32_t pull0;
    uint32_t context[NV4_DMA_SUBCHANNELS_PER_CHANNEL];  // Only one of these exists for cache0

    /* cache1 only 
        do we even need to emulate this?
    */
    uint32_t dma_status;                // 0x3218
    bool dma_enabled;                   // 0x3220 bit0
    bool dma_is_busy;                   // 0x3220 bit4

    uint32_t dma_state;                 // Corresponds to PFIFO_CACHE1_DMA0    
    uint32_t dma_length;                // Corresponds to PFIFO_CACHE1_DMA1
    uint32_t dma_address;               // Corresponds to PFIFO_CACHE1_DMA2
    uint8_t dma_target_node;            // Corresponds to PFIFO_CACHE1_DMA3 depends on card bus
    uint8_t dma_tlb_tag;
    uint8_t dma_tlb_pte;                // DMA Engine - Translation Lookaside Buffer
    uint8_t dma_tlb_pt_base;            // DMA Engine - TLB Pagetable Base Addres
    uint16_t method_address;            // address of the method (i.e. what method it is)
    uint16_t method_subchannel;         // subchannel
    bool context_is_dirty;

    /* TODO */
} nv4_pfifo_cache_t;

typedef struct nv4_pfifo_cache_entry_s
{
    uint16_t method;                    // method id depending on class (offset from entry channel start in ramin)
    uint8_t subchannel;
    uint32_t data;                      // is this the context

} nv4_pfifo_cache_entry_t; 

// Command submission to PGRAPH
typedef struct nv4_pfifo_s
{
    uint32_t interrupt_status;          // Interrupt status
    uint32_t interrupt_enable;          // Interrupt enable
    uint32_t dma_delay_retry;           // DMA Delay/Retry
    uint32_t debug_0;                   // Cache Debug register
    uint32_t config_0;
    uint32_t ramht_config;              // RAMHT config
    uint32_t ramfc_config;              // RAMFC config
    uint32_t ramro_config;              // RAMRO config
    // Runout stuff
    uint32_t runout_put;                // 8:3 if RAMRO=512b, otherwise 12:3
    uint32_t runout_get;                // 8:3 if RAMRO=512b, otherwise 12:3

    // Cache stuff
    uint32_t cache_reassignment;        // Allow context switching
    nv4_pfifo_cache_t cache0_settings;
    nv4_pfifo_cache_t cache1_settings;

    nv4_pfifo_cache_entry_t cache0_entry;                              // It only has 1 entry
    nv4_pfifo_cache_entry_t cache1_entries[NV4_PFIFO_CACHE1_SIZE_MAX]; // ONLY 32 USED ON REVISION A/B CARDS
} nv4_pfifo_t;

// RAMDAC
typedef struct nv4_pramdac_s
{
    // these should be uint8_t but C math is a lot better with this
    uint32_t memory_clock_m;    // memory clock M-divider
    uint32_t memory_clock_n;    // memory clock N-divider
    uint32_t memory_clock_p;    // memory clock P-divider
    uint32_t pixel_clock_m;     // pixel clock M-divider
    uint32_t pixel_clock_n;     // pixel clock N-divider
    uint32_t pixel_clock_p;     // pixel clock P-divider
    uint32_t coeff_select;      // coefficient select

    uint32_t general_control;   // general control register

    // this could duplicate SVGA state but I tihnk it's more readable,
    // we'll just modify both
    uint32_t vserr_width;       // vertical sync error width
    uint32_t vequ_end;          // vequ end (not sure what this is)
    uint32_t vbblank_end;       // vbblank end (not sure what this is)
    uint32_t vblank_end;        // vblank end
    uint32_t vblank_start;      // vblank start
    uint32_t vequ_start;        // vequ start (not sure what this is)
    uint32_t vtotal;            // vertical total lines
    uint32_t hsync_width;       // horizontal sync width
    uint32_t hburst_start;      // horizontal burst signal start (in lines)
    uint32_t hburst_end;        // horizontal burst signal end (in lines)
    uint32_t hblank_start;      // horizontal blank start (in lines)
    uint32_t hblank_end;        // horizontal blank end (in lines)
    uint32_t htotal;            // horizontal total lines
    uint32_t hequ_width;        // horizontal equ width (not sure what this is)
    uint32_t hserr_width;       // horizontal sync error width
} nv4_pramdac_t;

/* Holds DMA channel context information */
typedef struct nv4_pgraph_context_switch_s
{
    /* TODO */
} nv4_pgraph_context_switch_t;

typedef struct nv4_pgraph_context_control_s
{
    /* TODO */
} nv4_pgraph_context_control_t;

/* DMA object context info 
   Context uploaded from CACHE0/CACH1 by DMA Puller
*/
typedef struct nv4_pgraph_context_user_s
{
    union
    {
        uint32_t value;

        struct
        {
            bool reserved3 : 1;
            uint8_t channel : 7;
            uint8_t reserved2 : 3;
            uint8_t class : 5;
            uint8_t subchannel : 3;
            uint16_t reserved : 13;
        };
    };
} nv4_pgraph_context_user_t; 

typedef struct nv4_pgraph_dma_settings_s
{
    /* TODO */
} nv4_pgraph_dma_settings_t;

typedef struct nv4_pgraph_clip_misc_settings_s
{
    /* TODO */
} nv4_pgraph_clip_misc_settings_t;

typedef struct nv4_pgraph_status_s
{
    bool overall_busy : 1;          // Is anything busy?
    uint8_t reserved : 3;
    bool xy_logic_busy : 1;         // Determines if the line drawing/xy/vector stuff is busy.
    uint8_t reserved2 : 3;
    bool port_notify_busy : 1;      // Mediaport?/PIO? notifier engine busy
    uint8_t reserved3 : 3;
    bool port_register_busy : 1;
    uint8_t reserved4 : 3;
    bool port_dma_busy : 1;         // Mediaport?/PIO? DMA engine busy
    bool dma_engine_busy : 1;       // DMA engine busy
    uint8_t reserved5 : 2;
    bool dma_notify_busy : 1;       // Are the notifiers busy?
    uint8_t reserved6 : 3;
    bool engine_3d_busy : 1;        // 3d engine busy?  
    bool engine_cache_busy : 1;     // PFIFO CACHE0/CACHE1 busy?
    bool engine_zfifo_busy : 1;     // ZFIFO (zeta buffer? z buffer?) busy?
    bool port_user_busy : 1;        // User context switch?
    uint8_t reserved7 : 3;

} nv4_pgraph_status_t;

/* All of this B* stuff is registers at 400630..40065c and 4006a8 in reality, easier to implement it like this 
   BPixel = Internal Binary Representation of the pixel within the architecture
*/
#define NV4_BPIXEL_FORMAT               0
#define NV4_BPIXEL_FORMAT_IS_VALID      2
#define NV4_BPIXEL_DEPTH                4

typedef enum nv4_pgraph_bpixel_format_e
{
    // Y16
    bpixel_fmt_y16 = 0,
    // 8-bit colour
    bpixel_fmt_8bit = 1,
    // 16-bit colour
    bpixel_fmt_16bit = 2,
    // 32-bit colour (ARGB)
    bpixel_fmt_32bit = 3,
} nv4_pgraph_bpixel_format;

// Graphics Subsystem
typedef struct nv4_pgraph_s
{
    uint32_t debug_0;
    uint32_t debug_1;
    uint32_t debug_2;
    uint32_t debug_3;
    uint32_t interrupt_status_0;          // Interrupt status 0
    uint32_t interrupt_enable_0;          // Interrupt enable 0 
    uint32_t interrupt_status_1;          // Interrupt status 1
    uint32_t interrupt_enable_1;          // Interrupt enable 1
    uint32_t interrupt_status_dma;        // Interrupt status for DMA
    uint32_t interrupt_enable_dma;        // Interrupt enable for DMA

    uint32_t context_switch;              // TODO: Make this a struct, it's just going to be enormous lol.
    nv4_pgraph_context_control_t context_control;
    nv4_pgraph_context_switch_t context_user_submit;
    nv4_pgraph_context_user_t context_user;
    uint32_t context_cache[NV4_PGRAPH_CONTEXT_CACHE_SIZE];  // DMA context cache (nv4_pgraph_context_user_t array?)

    // UCLIP stuff
    uint32_t abs_uclip_xmin;
    uint32_t abs_uclip_xmax;
    uint32_t abs_uclip_ymin;
    uint32_t abs_uclip_ymax;
    // Canvas stuff
    nv4_position_16_bigy_t src_canvas_min;
    nv4_position_16_bigy_t src_canvas_max;
    nv4_position_16_bigy_t dst_canvas_min;
    nv4_position_16_bigy_t dst_canvas_max;
    // Pattern stuff
    nv4_color_expanded_t pattern_color_0_rgb;               // ignore alpha
    uint32_t pattern_color_0_alpha;                         // only 7:0 relevant
    nv4_color_expanded_t pattern_color_1_rgb;               // ignore alpha
    uint32_t pattern_color_1_alpha;                         // only 7:0 relevant
    uint64_t pattern_bitmap;                                // pattern bitmap for blit. it's alwaus 64 bits to simplify pixel rendering code
    uint32_t pattern_shape;                                 // may need to be an enum - 0=8x8, 1=64x1, 2=1x64
    uint32_t plane_mask;                                    // only 7:0 relevant
    uint32_t chroma_key;                                    // color key
    uint32_t beta_factor;
    nv4_pgraph_dma_settings_t dma_settings;
    uint8_t rop;                                            // Current GDI Ternary Render Operation
    // SURFACE STUFF - PGRAPH CAN OPERATE ON 4 SURFACES/BUFFERS AT A TIME
    uint32_t boffset[NV4_PGRAPH_MAX_BUFFERS];               // 22-bit linear VRAM offset for the start of a buffer.
    uint16_t bpitch[NV4_PGRAPH_MAX_BUFFERS];                // 12-bit linear VRAM offset for the pitch of a buffer
    uint32_t bpixel[NV4_PGRAPH_MAX_BUFFERS];                // Pixel format for each possible surfaces.
    // CLIP
    nv4_pgraph_clip_misc_settings_t clip_misc_settings;
    uint32_t notifier;
    bool notify_pending;                                    // Determines if a notification is pending.
    /* Are these even used */
    nv4_position_16_bigy_t clip0_min;
    nv4_position_16_bigy_t clip0_max;
    nv4_position_16_bigy_t clip1_min;
    nv4_position_16_bigy_t clip1_max;
    /* idk */
    nv4_position_16_t clip_start;                           // Start of the clipping region
    nv4_position_16_t clip_size;                            // Size of the clipping region.
    bool fifo_access;                                       // Determines if PGRAPH can access PFIFO.
    nv4_pgraph_status_t status;                             // Current status of the 3D engine.
    uint32_t trapped_address;
    uint32_t trapped_data;
    uint32_t instance;                                      // no idea what this is but possibly an object context
    uint32_t trapped_instance;

    /*  This area is used for holding universal representations of the U* registers, which are actually mapped into MMIO */
    struct nv4_object_class_0012 beta_factor_class;
    struct nv4_object_class_0043 rop_class;
    struct nv4_object_class_0057 chroma_key_class;
    struct nv4_object_class_0019 clipping_rectangle;
    struct nv4_object_class_0044 pattern;
    struct nv4_object_class_005E rectangle;
    struct nv4_object_class_005C lin;
    struct nv4_object_class_005D triangle;   
    struct nv4_object_class_0039 m2mf;
    struct nv4_object_class_005F blit;
    struct nv4_object_class_0061 image;
    nv4_position_16_t image_current_position;               /* This is here so we can hold the current state of the image */
    struct nv4_object_class_0054 d3d5_tri;
    struct nv4_object_class_0055 d3d6_tri;
} nv4_pgraph_t;


// GPU Manufacturing Configuration (again)
// In the future this will be configurable
typedef struct nv4_pextdev_s
{
    /*
    // Disabled     33Mhz
    // Enabled      66Mhz
    bool bus_speed;
    
    // Disabled     No BIOS
    // Enabled      BIOS
    bool bios;

    // RAM Type #1
    // Disabled     16Mbit (2MB) module size
    // Enabled      8Mbit (1MB) module size
    bool ram_type_1;

    // NEC Mode
    bool nec_mode;

    // Disabled     64-bit
    // Enabled      128-bit
    bool bus_width;

    // Disabled     PCI
    // Enabled      AGP
    bool bus_type;

    // Disabled     13500
    // Enabled      14318180
    bool crystal;

    // TV Mode
    // 0 - SECAM, 1 - NTSC, 2 - PAL, 3 - none
    uint8_t tv_mode;

    // AGP 2X mode
    // Disabled     AGP 1X
    // Enabled      AGP 2X
    bool agp_is_2x; 
    
    bool unused;

    // Overwrite enable
    bool overwrite;

    See defines in vid_nv4.h
    */
    uint32_t straps;
    
    // more ram type stuff here but not used?
} nv4_pextdev_t;

typedef struct nv4_ptimer_s
{
    uint32_t interrupt_status;          // PTIMER Interrupt status
    uint32_t interrupt_enable;          // PTIMER Interrupt enable
    uint32_t clock_numerator;           // PTIMER (tick?) numerator
    uint32_t clock_denominator;         // PTIMER (tick?) denominator
    uint64_t time;                      // time
    uint32_t alarm;                     // The value of time when there should be an alarm
} nv4_ptimer_t;

// Object name is just a uint32_t identifier it doesn't need a struct
// This is howt he cotnext is represented in ramin
// IN PGRAPH IT IS DIFFERENT! ONLY 5 BITS FOR THE CLASS ID! WHY?
typedef struct nv4_ramin_context_s
{
    union 
    {
        uint32_t context; 

        struct
        {
            uint16_t ramin_offset; 
            uint8_t class_id : 7;
            bool is_rendering : 1;
            uint8_t channel : 7;
            bool reserved : 1;
        };
    };
} nv4_ramin_context_t;

// Graphics object hashtable for specific DMA [channel, subchannel] pair
typedef struct nv4_ramin_ramht_subchannel_s
{
    uint32_t           name;                      // must be >4096

    // Contextual information.
    // See the above union.
    nv4_ramin_context_t context;                       
} nv4_ramin_ramht_subchannel_t;

// Graphics object hashtable
typedef struct nv4_ramin_ramht_s
{
    nv4_ramin_ramht_subchannel_t subchannels[NV4_DMA_CHANNELS][NV4_DMA_SUBCHANNELS_PER_CHANNEL];
} nv4_ramin_ramht_t;


typedef enum nv4_ramin_ramro_reason_e
{
    nv4_runout_reason_illegal_access = 0,

    // PFIFO CACHE0/CACHE1 were turned off, so the graphics object could not be processed.
    nv4_runout_reason_no_cache_available = 1,

    // Ran out of CACHE0 & CACHE1 space.
    nv4_runout_reason_cache_ran_out = 2,

    nv4_runout_reason_free_count_overrun = 3,

    nv4_runout_reason_caught_lying = 4,

    // Access reserved by pagetable
    nv4_runout_reason_reserved_access = 5,

} nv4_ramin_ramro_reason;

/* This is a gigantic error handling system */
typedef struct nv4_ramin_ramro_entry_s
{
    
    //todo
} nv4_ramin_ramro_entry_t;

// Anti-fuckup device
typedef struct nv4_ramin_ramro_s
{

} nv4_ramin_ramro_t;

// context for unused channels
typedef struct nv4_ramin_ramfc_s
{

} nv4_ramin_ramfc_t;

// RAM for AUDIO - RevisionA ONLY
typedef struct nv_ramin_ramau_s
{

} nv4_ramin_ramau_t;

typedef struct nv4_ramin_s
{

} nv4_ramin_t;


typedef struct nv4_pvideo_s
{
    uint32_t interrupt_status;          // Interrupt status
    uint32_t interrupt_enable;          // Interrupt enable
    uint32_t fifo_threshold;            // FIFO threshold
    uint32_t fifo_burst_size;           // FIFO burst size
    uint32_t overlay_settings;          // Overlay settings
} nv4_pvideo_t;

typedef struct nv4_pme_s                // Mediaport
{
    uint32_t interrupt_status;
    uint32_t interrupt_enable;
} nv4_pme_t;

typedef struct nv4_s
{
    nv_base_t nvbase;   // Base Nvidia structure
    
    // Config
    nv4_straps_t straps;
    nv4_pci_config_t pci_config;

    // Subsystems
    nv4_pmc_t pmc;              // Master Control
    nv4_pfb_t pfb;              // Framebuffer/VRAM
    nv4_pbus_t pbus;            // Bus Control
    nv4_pfifo_t pfifo;          // FIFO for command submission

    nv4_pramdac_t pramdac;      // RAMDAC (CLUT etc)
    nv4_pgraph_t pgraph;        // 2D/3D Graphics
    nv4_pextdev_t pextdev;      // Chip configuration
    nv4_ptimer_t ptimer;        // programmable interval timer
    nv4_ramin_ramht_t ramht;   // hashtable for PGRAPH objects
    nv4_ramin_ramro_t ramro;   // anti-fuckup mechanism for idiots who fucked up the FIFO submission
    nv4_ramin_ramfc_t ramfc;   // context for unused channels
    nv4_ramin_ramau_t ramau;   // auxillary weirdnes
    nv4_ramin_t pramin;        // Ram for INput of DMA objects. Very important!
    nv4_pvideo_t pvideo;        // Video overlay
    nv4_pme_t pme;              // Mediaport - external MPEG decoder and video interface
    //more here

} nv4_t;

// device object
extern nv4_t* nv4;

/*
    *FUNCTIONS* for the GPU core start here
    Functions for PGRAPH objects are in vid_nv4_classes.h
*/

// Device Core
void*       nv4_init(const device_t *info);
void        nv4_close(void* priv);
void        nv4_speed_changed(void *priv);
void        nv4_recalc_timings(svga_t* svga);
void        nv4_force_redraw(void* priv);

/* BAR0 GPU MMIO read */
void        nv4_update_mappings(void);                                          // Update memory mappings
uint8_t     nv4_mmio_read8(uint32_t addr, void* priv);                          // Read 8-bit MMIO
uint16_t    nv4_mmio_read16(uint32_t addr, void* priv);                         // Read 16-bit MMIO
uint32_t    nv4_mmio_read32(uint32_t addr, void* priv);                         // Read 32-bit MMIO
void        nv4_mmio_write8(uint32_t addr, uint8_t val, void* priv);            // Write 8-bit MMIO
void        nv4_mmio_write16(uint32_t addr, uint16_t val, void* priv);          // Write 16-bit MMIO
void        nv4_mmio_write32(uint32_t addr, uint32_t val, void* priv);          // Write 32-bit MMIO

/* BAR1 Dumb Framebuffer Read */
uint8_t     nv4_dfb_read8(uint32_t addr, void* priv);                           // Write 8-bit DFB
uint16_t    nv4_dfb_read16(uint32_t addr, void* priv);                          // Write 16-bit DFB
uint32_t    nv4_dfb_read32(uint32_t addr, void* priv);                          // Write 32-bit DFB
void        nv4_dfb_write8(uint32_t addr, uint8_t val, void* priv);             // Write 8-bit DFB
void        nv4_dfb_write16(uint32_t addr, uint16_t val, void* priv);           // Write 16-bit DFB
void        nv4_dfb_write32(uint32_t addr, uint32_t val, void* priv);           // Write 32-bit DFB

uint8_t     nv4_svga_in(uint16_t addr, void* priv);                             // Read SVGA compatibility registers
void        nv4_svga_out(uint16_t addr, uint8_t val, void* priv);               // Write SVGA registers
uint8_t     nv4_pci_read(int32_t func, int32_t addr, void* priv);               // Read PCI configuration registers
void        nv4_pci_write(int32_t func, int32_t addr, uint8_t val, void* priv); // Write PCI configuration registers

uint8_t     nv4_ramin_read8(uint32_t addr, void* priv);                         // Read 8-bit RAMIN
uint16_t    nv4_ramin_read16(uint32_t addr, void* priv);                        // Read 16-bit RAMIN
uint32_t    nv4_ramin_read32(uint32_t addr, void* priv);                        // Read 32-bit RAMIN
void        nv4_ramin_write8(uint32_t addr, uint8_t val, void* priv);           // Write 8-bit RAMIN
void        nv4_ramin_write16(uint32_t addr, uint16_t val, void* priv);         // Write 16-bit RAMIN
void        nv4_ramin_write32(uint32_t addr, uint32_t val, void* priv);         // Write 32-bit RAMIN

bool        nv4_ramin_arbitrate_read(uint32_t address, uint32_t* value);       // Read arbitration so we can read/write to the structures in the first 64k of ramin
bool        nv4_ramin_arbitrate_write(uint32_t address, uint32_t value);       // Write arbitration so we can read/write to the structures in the first 64k of ramin

// RAMIN functions
uint32_t    nv4_ramht_hash(uint32_t name, uint32_t channel);
bool        nv4_ramin_find_object(uint32_t name, uint32_t cache_num, uint8_t channel_id, uint8_t subchannel_id);
#ifndef RELEASE_BUILD
void        nv4_debug_ramin_print_context_info(uint32_t name, nv4_ramin_context_t context);
#endif

uint32_t    nv4_ramfc_read(uint32_t address);
void        nv4_ramfc_write(uint32_t address, uint32_t value);
uint32_t    nv4_ramro_read(uint32_t address);
void        nv4_ramro_write(uint32_t address, uint32_t value);
uint32_t    nv4_ramht_read(uint32_t address);
void        nv4_ramht_write(uint32_t address, uint32_t value);

// MMIO Arbitration
// Determine where the hell in this mess our reads or writes are going
uint32_t    nv4_mmio_arbitrate_read(uint32_t address);
void        nv4_mmio_arbitrate_write(uint32_t address, uint32_t value);

// Read and Write functions for GPU subsystems
// Remove the ones that aren't used here eventually, have all of htem for now
uint32_t    nv4_pmc_read(uint32_t address);
void        nv4_pmc_write(uint32_t address, uint32_t value);
uint32_t    nv4_cio_read(uint32_t address);
void        nv4_cio_write(uint32_t address, uint32_t value);
uint32_t    nv4_pbus_read(uint32_t address);
void        nv4_pbus_write(uint32_t address, uint32_t value);
uint32_t    nv4_prm_read(uint32_t address);
void        nv4_prm_write(uint32_t address, uint32_t value);
uint32_t    nv4_prmio_read(uint32_t address);
void        nv4_prmio_write(uint32_t address, uint32_t value);
uint32_t    nv4_ptimer_read(uint32_t address);
void        nv4_ptimer_write(uint32_t address, uint32_t value);
uint32_t    nv4_pfb_read(uint32_t address);
void        nv4_pfb_write(uint32_t address, uint32_t value);
uint32_t    nv4_pextdev_read(uint32_t address);
void        nv4_pextdev_write(uint32_t address, uint32_t value);

// Special consideration for straps
#define nv4_pstraps_read nv4_pextdev_read(NV4_PSTRAPS)
#define nv4_pstraps_write(x) nv4_pextdev_write(NV4_PSTRAPS, x)

// Reads from vbios are 8bit
uint8_t     nv4_prom_read(uint32_t address);
void        nv4_prom_write(uint32_t address, uint32_t value);
uint32_t    nv4_palt_read(uint32_t address);
void        nv4_palt_write(uint32_t address, uint32_t value);
uint32_t    nv4_pme_read(uint32_t address);
void        nv4_pme_write(uint32_t address, uint32_t value);

// TODO: PGRAPH class registers

uint32_t    nv4_prmcio_read(uint32_t address);
void        nv4_prmcio_write(uint32_t address, uint32_t value);
uint32_t    nv4_pvideo_read(uint32_t address);
void        nv4_pvideo_write(uint32_t address, uint32_t value);
uint32_t    nv4_pramdac_read(uint32_t address);
void        nv4_pramdac_write(uint32_t address, uint32_t value);

uint32_t    nv4_user_read(uint32_t address);
void        nv4_user_write(uint32_t address, uint32_t value);
#define nv4_object_submit_start nv4_user_read
#define nv4_object_submit_end nv4_user_write
// TODO: RAMHT, RAMFC...or maybe handle it inside of nv4_ramin_*

// GPU subsystems

// NV4 PMC
void        nv4_pmc_init(void);
uint32_t    nv4_pmc_clear_interrupts(void);
uint32_t    nv4_pmc_handle_interrupts(bool send_now);

// NV4 PGRAPH
void        nv4_pgraph_init(void);
uint32_t    nv4_pgraph_read(uint32_t address);
void        nv4_pgraph_write(uint32_t address, uint32_t value);
void        nv4_pgraph_vblank_start(svga_t* svga);
void        nv4_pgraph_interrupt_valid(uint32_t num);
void        nv4_pgraph_interrupt_invalid(uint32_t num);
void        nv4_pgraph_submit(uint32_t param, uint16_t method, uint8_t channel, uint8_t subchannel, uint8_t class_id, nv4_ramin_context_t context);

// PGRAPH class methods
// this should be in "vid_nv4_classes.h", but before that can happen, some things need to be rejigged
void        nv4_generic_method(uint32_t param, uint32_t method_id, nv4_ramin_context_t context, nv4_grobj_t grobj);
void        nv4_class_0012_method(uint32_t param, uint32_t method_id, nv4_ramin_context_t context, nv4_grobj_t grobj);
void        nv4_class_0043_method(uint32_t param, uint32_t method_id, nv4_ramin_context_t context, nv4_grobj_t grobj);
void        nv4_class_0057_method(uint32_t param, uint32_t method_id, nv4_ramin_context_t context, nv4_grobj_t grobj);
void        nv4_class_0019_method(uint32_t param, uint32_t method_id, nv4_ramin_context_t context, nv4_grobj_t grobj);
void        nv4_class_0044_method(uint32_t param, uint32_t method_id, nv4_ramin_context_t context, nv4_grobj_t grobj);
void        nv4_class_005e_method(uint32_t param, uint32_t method_id, nv4_ramin_context_t context, nv4_grobj_t grobj);
void        nv4_class_005c_method(uint32_t param, uint32_t method_id, nv4_ramin_context_t context, nv4_grobj_t grobj);
void        nv4_class_005d_method(uint32_t param, uint32_t method_id, nv4_ramin_context_t context, nv4_grobj_t grobj);
void        nv4_class_0039_method(uint32_t param, uint32_t method_id, nv4_ramin_context_t context, nv4_grobj_t grobj);
void        nv4_class_005f_method(uint32_t param, uint32_t method_id, nv4_ramin_context_t context, nv4_grobj_t grobj);
void        nv4_class_0061_method(uint32_t param, uint32_t method_id, nv4_ramin_context_t context, nv4_grobj_t grobj);
void        nv4_class_0054_method(uint32_t param, uint32_t method_id, nv4_ramin_context_t context, nv4_grobj_t grobj);
void        nv4_class_0055_method(uint32_t param, uint32_t method_id, nv4_ramin_context_t context, nv4_grobj_t grobj);

// Notification Engine
void        nv4_notify_if_needed(uint32_t name, uint32_t method_id, nv4_ramin_context_t context,nv4_grobj_t grobj);

// NV4 PFIFO
void        nv4_pfifo_init(void);
uint32_t    nv4_pfifo_read(uint32_t address);
void        nv4_pfifo_write(uint32_t address, uint32_t value);
void        nv4_pfifo_interrupt(uint32_t id, bool fire_now);

// NV4 PFIFO - Caches
//cache0_push not a thing
void        nv4_pfifo_cache0_pull(void);
void        nv4_pfifo_cache1_push(uint32_t addr, uint32_t val);
void        nv4_pfifo_cache1_pull(void);
uint32_t    nv4_pfifo_cache1_normal2gray(uint32_t val);
uint32_t    nv4_pfifo_cache1_gray2normal(uint32_t val);
uint32_t    nv4_pfifo_cache1_num_free_spaces(void);

// NV4 PFB
void        nv4_pfb_init(void);

// NV4 PEXTDEV/PSTRAPS
void        nv4_pextdev_init(void);

// NV4 PBUS
void        nv4_pbus_init(void);

// NV4 PBUS RMA - Real Mode Access for VBIOS
uint8_t     nv4_pbus_rma_read(uint16_t addr);
void        nv4_pbus_rma_write(uint16_t addr, uint8_t val);

// NV4 PRAMDAC (Final presentation)
void        nv4_pramdac_init(void);
void        nv4_pramdac_set_vram_clock(void);
void        nv4_pramdac_set_pixel_clock(void);
void        nv4_pramdac_pixel_clock_poll(double real_time);
void        nv4_pramdac_memory_clock_poll(double real_time);

// NV4 PTIMER
void        nv4_ptimer_init(void);
void        nv4_ptimer_tick(double real_time);

// NV4 PVIDEO
void        nv4_pvideo_init(void);

// NV4 PME (Mediaport)
void        nv4_pme_init(void); 