command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	3133214	File	/home/p4ultr4n/workplace/ReVeal/raw_code/exynos4210_uart_write_0.c								
ANR	3133215	Function	exynos4210_uart_write	1:0:0:2385							
ANR	3133216	FunctionDef	"exynos4210_uart_write (void * opaque , target_phys_addr_t offset , uint64_t val , unsigned size)"		3133215	0					
ANR	3133217	CompoundStatement		5:0:137:2385	3133215	0					
ANR	3133218	IdentifierDeclStatement	Exynos4210UartState * s = ( Exynos4210UartState * ) opaque ;	7:4:144:198	3133215	0	True				
ANR	3133219	IdentifierDecl	* s = ( Exynos4210UartState * ) opaque		3133215	0					
ANR	3133220	IdentifierDeclType	Exynos4210UartState *		3133215	0					
ANR	3133221	Identifier	s		3133215	1					
ANR	3133222	AssignmentExpression	* s = ( Exynos4210UartState * ) opaque		3133215	2		=			
ANR	3133223	Identifier	s		3133215	0					
ANR	3133224	CastExpression	( Exynos4210UartState * ) opaque		3133215	1					
ANR	3133225	CastTarget	Exynos4210UartState *		3133215	0					
ANR	3133226	Identifier	opaque		3133215	1					
ANR	3133227	IdentifierDeclStatement	uint8_t ch ;	9:4:205:215	3133215	1	True				
ANR	3133228	IdentifierDecl	ch		3133215	0					
ANR	3133229	IdentifierDeclType	uint8_t		3133215	0					
ANR	3133230	Identifier	ch		3133215	1					
ANR	3133231	Statement	PRINT_DEBUG_EXTEND	13:4:224:241	3133215	2	True				
ANR	3133232	Statement	(	13:22:242:242	3133215	3	True				
ANR	3133233	Statement	"""UART%d: <0x%04x> %s <- 0x%08llx\\n"""	13:23:243:277	3133215	4	True				
ANR	3133234	Statement	","	13:58:278:278	3133215	5	True				
ANR	3133235	Statement	s	13:60:280:280	3133215	6	True				
ANR	3133236	Statement	->	13:61:281:282	3133215	7	True				
ANR	3133237	Statement	channel	13:63:283:289	3133215	8	True				
ANR	3133238	Statement	","	13:70:290:290	3133215	9	True				
ANR	3133239	Statement	offset	15:8:301:306	3133215	10	True				
ANR	3133240	Statement	","	15:14:307:307	3133215	11	True				
ANR	3133241	Statement	exynos4210_uart_regname	15:16:309:331	3133215	12	True				
ANR	3133242	Statement	(	15:39:332:332	3133215	13	True				
ANR	3133243	Statement	offset	15:40:333:338	3133215	14	True				
ANR	3133244	Statement	)	15:46:339:339	3133215	15	True				
ANR	3133245	Statement	","	15:47:340:340	3133215	16	True				
ANR	3133246	Statement	(	15:49:342:342	3133215	17	True				
ANR	3133247	Statement	long	15:50:343:346	3133215	18	True				
ANR	3133248	Statement	long	15:55:348:351	3133215	19	True				
ANR	3133249	Statement	unsigned	15:60:353:360	3133215	20	True				
ANR	3133250	Statement	int	15:69:362:364	3133215	21	True				
ANR	3133251	Statement	)	15:72:365:365	3133215	22	True				
ANR	3133252	Statement	val	15:73:366:368	3133215	23	True				
ANR	3133253	Statement	)	15:76:369:369	3133215	24	True				
ANR	3133254	ExpressionStatement		15:77:370:370	3133215	25	True				
ANR	3133255	SwitchStatement	switch ( offset )		3133215	26					
ANR	3133256	Condition	offset	19:12:387:392	3133215	0	True				
ANR	3133257	Identifier	offset		3133215	0					
ANR	3133258	CompoundStatement		15:20:257:257	3133215	1					
ANR	3133259	Label	case ULCON :	21:4:402:412	3133215	0	True				
ANR	3133260	Identifier	ULCON		3133215	0					
ANR	3133261	Label	case UBRDIV :	23:4:419:430	3133215	1	True				
ANR	3133262	Identifier	UBRDIV		3133215	0					
ANR	3133263	Label	case UFRACVAL :	25:4:437:450	3133215	2	True				
ANR	3133264	Identifier	UFRACVAL		3133215	0					
ANR	3133265	ExpressionStatement	s -> reg [ I_ ( offset ) ] = val	27:8:461:485	3133215	3	True				
ANR	3133266	AssignmentExpression	s -> reg [ I_ ( offset ) ] = val		3133215	0		=			
ANR	3133267	ArrayIndexing	s -> reg [ I_ ( offset ) ]		3133215	0					
ANR	3133268	PtrMemberAccess	s -> reg		3133215	0					
ANR	3133269	Identifier	s		3133215	0					
ANR	3133270	Identifier	reg		3133215	1					
ANR	3133271	CallExpression	I_ ( offset )		3133215	1					
ANR	3133272	Callee	I_		3133215	0					
ANR	3133273	Identifier	I_		3133215	0					
ANR	3133274	ArgumentList	offset		3133215	1					
ANR	3133275	Argument	offset		3133215	0					
ANR	3133276	Identifier	offset		3133215	0					
ANR	3133277	Identifier	val		3133215	1					
ANR	3133278	ExpressionStatement	exynos4210_uart_update_parameters ( s )	29:8:496:532	3133215	4	True				
ANR	3133279	CallExpression	exynos4210_uart_update_parameters ( s )		3133215	0					
ANR	3133280	Callee	exynos4210_uart_update_parameters		3133215	0					
ANR	3133281	Identifier	exynos4210_uart_update_parameters		3133215	0					
ANR	3133282	ArgumentList	s		3133215	1					
ANR	3133283	Argument	s		3133215	0					
ANR	3133284	Identifier	s		3133215	0					
ANR	3133285	BreakStatement	break ;	31:8:543:548	3133215	5	True				
ANR	3133286	Label	case UFCON :	33:4:555:565	3133215	6	True				
ANR	3133287	Identifier	UFCON		3133215	0					
ANR	3133288	ExpressionStatement	s -> reg [ I_ ( UFCON ) ] = val	35:8:576:599	3133215	7	True				
ANR	3133289	AssignmentExpression	s -> reg [ I_ ( UFCON ) ] = val		3133215	0		=			
ANR	3133290	ArrayIndexing	s -> reg [ I_ ( UFCON ) ]		3133215	0					
ANR	3133291	PtrMemberAccess	s -> reg		3133215	0					
ANR	3133292	Identifier	s		3133215	0					
ANR	3133293	Identifier	reg		3133215	1					
ANR	3133294	CallExpression	I_ ( UFCON )		3133215	1					
ANR	3133295	Callee	I_		3133215	0					
ANR	3133296	Identifier	I_		3133215	0					
ANR	3133297	ArgumentList	UFCON		3133215	1					
ANR	3133298	Argument	UFCON		3133215	0					
ANR	3133299	Identifier	UFCON		3133215	0					
ANR	3133300	Identifier	val		3133215	1					
ANR	3133301	IfStatement	if ( val & UFCON_Rx_FIFO_RESET )		3133215	8					
ANR	3133302	Condition	val & UFCON_Rx_FIFO_RESET	37:12:614:638	3133215	0	True				
ANR	3133303	BitAndExpression	val & UFCON_Rx_FIFO_RESET		3133215	0		&			
ANR	3133304	Identifier	val		3133215	0					
ANR	3133305	Identifier	UFCON_Rx_FIFO_RESET		3133215	1					
ANR	3133306	CompoundStatement		33:39:503:503	3133215	1					
ANR	3133307	ExpressionStatement	fifo_reset ( & s -> rx )	39:12:656:674	3133215	0	True				
ANR	3133308	CallExpression	fifo_reset ( & s -> rx )		3133215	0					
ANR	3133309	Callee	fifo_reset		3133215	0					
ANR	3133310	Identifier	fifo_reset		3133215	0					
ANR	3133311	ArgumentList	& s -> rx		3133215	1					
ANR	3133312	Argument	& s -> rx		3133215	0					
ANR	3133313	UnaryOperationExpression	& s -> rx		3133215	0					
ANR	3133314	UnaryOperator	&		3133215	0					
ANR	3133315	PtrMemberAccess	s -> rx		3133215	1					
ANR	3133316	Identifier	s		3133215	0					
ANR	3133317	Identifier	rx		3133215	1					
ANR	3133318	ExpressionStatement	s -> reg [ I_ ( UFCON ) ] &= ~UFCON_Rx_FIFO_RESET	41:12:689:730	3133215	1	True				
ANR	3133319	AssignmentExpression	s -> reg [ I_ ( UFCON ) ] &= ~UFCON_Rx_FIFO_RESET		3133215	0		&=			
ANR	3133320	ArrayIndexing	s -> reg [ I_ ( UFCON ) ]		3133215	0					
ANR	3133321	PtrMemberAccess	s -> reg		3133215	0					
ANR	3133322	Identifier	s		3133215	0					
ANR	3133323	Identifier	reg		3133215	1					
ANR	3133324	CallExpression	I_ ( UFCON )		3133215	1					
ANR	3133325	Callee	I_		3133215	0					
ANR	3133326	Identifier	I_		3133215	0					
ANR	3133327	ArgumentList	UFCON		3133215	1					
ANR	3133328	Argument	UFCON		3133215	0					
ANR	3133329	Identifier	UFCON		3133215	0					
ANR	3133330	Identifier	~UFCON_Rx_FIFO_RESET		3133215	1					
ANR	3133331	ExpressionStatement	"PRINT_DEBUG ( ""UART%d: Rx FIFO Reset\\n"" , s -> channel )"	43:12:745:795	3133215	2	True				
ANR	3133332	CallExpression	"PRINT_DEBUG ( ""UART%d: Rx FIFO Reset\\n"" , s -> channel )"		3133215	0					
ANR	3133333	Callee	PRINT_DEBUG		3133215	0					
ANR	3133334	Identifier	PRINT_DEBUG		3133215	0					
ANR	3133335	ArgumentList	"""UART%d: Rx FIFO Reset\\n"""		3133215	1					
ANR	3133336	Argument	"""UART%d: Rx FIFO Reset\\n"""		3133215	0					
ANR	3133337	PrimaryExpression	"""UART%d: Rx FIFO Reset\\n"""		3133215	0					
ANR	3133338	Argument	s -> channel		3133215	1					
ANR	3133339	PtrMemberAccess	s -> channel		3133215	0					
ANR	3133340	Identifier	s		3133215	0					
ANR	3133341	Identifier	channel		3133215	1					
ANR	3133342	IfStatement	if ( val & UFCON_Tx_FIFO_RESET )		3133215	9					
ANR	3133343	Condition	val & UFCON_Tx_FIFO_RESET	47:12:821:845	3133215	0	True				
ANR	3133344	BitAndExpression	val & UFCON_Tx_FIFO_RESET		3133215	0		&			
ANR	3133345	Identifier	val		3133215	0					
ANR	3133346	Identifier	UFCON_Tx_FIFO_RESET		3133215	1					
ANR	3133347	CompoundStatement		43:39:710:710	3133215	1					
ANR	3133348	ExpressionStatement	fifo_reset ( & s -> tx )	49:12:863:881	3133215	0	True				
ANR	3133349	CallExpression	fifo_reset ( & s -> tx )		3133215	0					
ANR	3133350	Callee	fifo_reset		3133215	0					
ANR	3133351	Identifier	fifo_reset		3133215	0					
ANR	3133352	ArgumentList	& s -> tx		3133215	1					
ANR	3133353	Argument	& s -> tx		3133215	0					
ANR	3133354	UnaryOperationExpression	& s -> tx		3133215	0					
ANR	3133355	UnaryOperator	&		3133215	0					
ANR	3133356	PtrMemberAccess	s -> tx		3133215	1					
ANR	3133357	Identifier	s		3133215	0					
ANR	3133358	Identifier	tx		3133215	1					
ANR	3133359	ExpressionStatement	s -> reg [ I_ ( UFCON ) ] &= ~UFCON_Tx_FIFO_RESET	51:12:896:937	3133215	1	True				
ANR	3133360	AssignmentExpression	s -> reg [ I_ ( UFCON ) ] &= ~UFCON_Tx_FIFO_RESET		3133215	0		&=			
ANR	3133361	ArrayIndexing	s -> reg [ I_ ( UFCON ) ]		3133215	0					
ANR	3133362	PtrMemberAccess	s -> reg		3133215	0					
ANR	3133363	Identifier	s		3133215	0					
ANR	3133364	Identifier	reg		3133215	1					
ANR	3133365	CallExpression	I_ ( UFCON )		3133215	1					
ANR	3133366	Callee	I_		3133215	0					
ANR	3133367	Identifier	I_		3133215	0					
ANR	3133368	ArgumentList	UFCON		3133215	1					
ANR	3133369	Argument	UFCON		3133215	0					
ANR	3133370	Identifier	UFCON		3133215	0					
ANR	3133371	Identifier	~UFCON_Tx_FIFO_RESET		3133215	1					
ANR	3133372	ExpressionStatement	"PRINT_DEBUG ( ""UART%d: Tx FIFO Reset\\n"" , s -> channel )"	53:12:952:1002	3133215	2	True				
ANR	3133373	CallExpression	"PRINT_DEBUG ( ""UART%d: Tx FIFO Reset\\n"" , s -> channel )"		3133215	0					
ANR	3133374	Callee	PRINT_DEBUG		3133215	0					
ANR	3133375	Identifier	PRINT_DEBUG		3133215	0					
ANR	3133376	ArgumentList	"""UART%d: Tx FIFO Reset\\n"""		3133215	1					
ANR	3133377	Argument	"""UART%d: Tx FIFO Reset\\n"""		3133215	0					
ANR	3133378	PrimaryExpression	"""UART%d: Tx FIFO Reset\\n"""		3133215	0					
ANR	3133379	Argument	s -> channel		3133215	1					
ANR	3133380	PtrMemberAccess	s -> channel		3133215	0					
ANR	3133381	Identifier	s		3133215	0					
ANR	3133382	Identifier	channel		3133215	1					
ANR	3133383	BreakStatement	break ;	57:8:1024:1029	3133215	10	True				
ANR	3133384	Label	case UTXH :	61:4:1038:1047	3133215	11	True				
ANR	3133385	Identifier	UTXH		3133215	0					
ANR	3133386	IfStatement	if ( s -> chr )		3133215	12					
ANR	3133387	Condition	s -> chr	63:12:1062:1067	3133215	0	True				
ANR	3133388	PtrMemberAccess	s -> chr		3133215	0					
ANR	3133389	Identifier	s		3133215	0					
ANR	3133390	Identifier	chr		3133215	1					
ANR	3133391	CompoundStatement		59:20:932:932	3133215	1					
ANR	3133392	ExpressionStatement	s -> reg [ I_ ( UTRSTAT ) ] &= ~ ( UTRSTAT_TRANSMITTER_EMPTY | UTRSTAT_Tx_BUFFER_EMPTY )	65:12:1085:1183	3133215	0	True				
ANR	3133393	AssignmentExpression	s -> reg [ I_ ( UTRSTAT ) ] &= ~ ( UTRSTAT_TRANSMITTER_EMPTY | UTRSTAT_Tx_BUFFER_EMPTY )		3133215	0		&=			
ANR	3133394	ArrayIndexing	s -> reg [ I_ ( UTRSTAT ) ]		3133215	0					
ANR	3133395	PtrMemberAccess	s -> reg		3133215	0					
ANR	3133396	Identifier	s		3133215	0					
ANR	3133397	Identifier	reg		3133215	1					
ANR	3133398	CallExpression	I_ ( UTRSTAT )		3133215	1					
ANR	3133399	Callee	I_		3133215	0					
ANR	3133400	Identifier	I_		3133215	0					
ANR	3133401	ArgumentList	UTRSTAT		3133215	1					
ANR	3133402	Argument	UTRSTAT		3133215	0					
ANR	3133403	Identifier	UTRSTAT		3133215	0					
ANR	3133404	UnaryOperationExpression	~ ( UTRSTAT_TRANSMITTER_EMPTY | UTRSTAT_Tx_BUFFER_EMPTY )		3133215	1					
ANR	3133405	UnaryOperator	~		3133215	0					
ANR	3133406	InclusiveOrExpression	UTRSTAT_TRANSMITTER_EMPTY | UTRSTAT_Tx_BUFFER_EMPTY		3133215	1		|			
ANR	3133407	Identifier	UTRSTAT_TRANSMITTER_EMPTY		3133215	0					
ANR	3133408	Identifier	UTRSTAT_Tx_BUFFER_EMPTY		3133215	1					
ANR	3133409	ExpressionStatement	ch = ( uint8_t ) val	69:12:1198:1215	3133215	1	True				
ANR	3133410	AssignmentExpression	ch = ( uint8_t ) val		3133215	0		=			
ANR	3133411	Identifier	ch		3133215	0					
ANR	3133412	CastExpression	( uint8_t ) val		3133215	1					
ANR	3133413	CastTarget	uint8_t		3133215	0					
ANR	3133414	Identifier	val		3133215	1					
ANR	3133415	ExpressionStatement	"qemu_chr_fe_write ( s -> chr , & ch , 1 )"	71:12:1230:1263	3133215	2	True				
ANR	3133416	CallExpression	"qemu_chr_fe_write ( s -> chr , & ch , 1 )"		3133215	0					
ANR	3133417	Callee	qemu_chr_fe_write		3133215	0					
ANR	3133418	Identifier	qemu_chr_fe_write		3133215	0					
ANR	3133419	ArgumentList	s -> chr		3133215	1					
ANR	3133420	Argument	s -> chr		3133215	0					
ANR	3133421	PtrMemberAccess	s -> chr		3133215	0					
ANR	3133422	Identifier	s		3133215	0					
ANR	3133423	Identifier	chr		3133215	1					
ANR	3133424	Argument	& ch		3133215	1					
ANR	3133425	UnaryOperationExpression	& ch		3133215	0					
ANR	3133426	UnaryOperator	&		3133215	0					
ANR	3133427	Identifier	ch		3133215	1					
ANR	3133428	Argument	1		3133215	2					
ANR	3133429	PrimaryExpression	1		3133215	0					
ANR	3133430	ExpressionStatement	"fprintf ( stderr , ""%c"" , ch )"	75:12:1297:1322	3133215	3	True				
ANR	3133431	CallExpression	"fprintf ( stderr , ""%c"" , ch )"		3133215	0					
ANR	3133432	Callee	fprintf		3133215	0					
ANR	3133433	Identifier	fprintf		3133215	0					
ANR	3133434	ArgumentList	stderr		3133215	1					
ANR	3133435	Argument	stderr		3133215	0					
ANR	3133436	Identifier	stderr		3133215	0					
ANR	3133437	Argument	"""%c"""		3133215	1					
ANR	3133438	PrimaryExpression	"""%c"""		3133215	0					
ANR	3133439	Argument	ch		3133215	2					
ANR	3133440	Identifier	ch		3133215	0					
ANR	3133441	ExpressionStatement	s -> reg [ I_ ( UTRSTAT ) ] |= UTRSTAT_TRANSMITTER_EMPTY | UTRSTAT_Tx_BUFFER_EMPTY	79:12:1345:1440	3133215	4	True				
ANR	3133442	AssignmentExpression	s -> reg [ I_ ( UTRSTAT ) ] |= UTRSTAT_TRANSMITTER_EMPTY | UTRSTAT_Tx_BUFFER_EMPTY		3133215	0		|=			
ANR	3133443	ArrayIndexing	s -> reg [ I_ ( UTRSTAT ) ]		3133215	0					
ANR	3133444	PtrMemberAccess	s -> reg		3133215	0					
ANR	3133445	Identifier	s		3133215	0					
ANR	3133446	Identifier	reg		3133215	1					
ANR	3133447	CallExpression	I_ ( UTRSTAT )		3133215	1					
ANR	3133448	Callee	I_		3133215	0					
ANR	3133449	Identifier	I_		3133215	0					
ANR	3133450	ArgumentList	UTRSTAT		3133215	1					
ANR	3133451	Argument	UTRSTAT		3133215	0					
ANR	3133452	Identifier	UTRSTAT		3133215	0					
ANR	3133453	InclusiveOrExpression	UTRSTAT_TRANSMITTER_EMPTY | UTRSTAT_Tx_BUFFER_EMPTY		3133215	1		|			
ANR	3133454	Identifier	UTRSTAT_TRANSMITTER_EMPTY		3133215	0					
ANR	3133455	Identifier	UTRSTAT_Tx_BUFFER_EMPTY		3133215	1					
ANR	3133456	ExpressionStatement	s -> reg [ I_ ( UINTSP ) ] |= UINTSP_TXD	83:12:1455:1488	3133215	5	True				
ANR	3133457	AssignmentExpression	s -> reg [ I_ ( UINTSP ) ] |= UINTSP_TXD		3133215	0		|=			
ANR	3133458	ArrayIndexing	s -> reg [ I_ ( UINTSP ) ]		3133215	0					
ANR	3133459	PtrMemberAccess	s -> reg		3133215	0					
ANR	3133460	Identifier	s		3133215	0					
ANR	3133461	Identifier	reg		3133215	1					
ANR	3133462	CallExpression	I_ ( UINTSP )		3133215	1					
ANR	3133463	Callee	I_		3133215	0					
ANR	3133464	Identifier	I_		3133215	0					
ANR	3133465	ArgumentList	UINTSP		3133215	1					
ANR	3133466	Argument	UINTSP		3133215	0					
ANR	3133467	Identifier	UINTSP		3133215	0					
ANR	3133468	Identifier	UINTSP_TXD		3133215	1					
ANR	3133469	ExpressionStatement	exynos4210_uart_update_irq ( s )	85:12:1503:1532	3133215	6	True				
ANR	3133470	CallExpression	exynos4210_uart_update_irq ( s )		3133215	0					
ANR	3133471	Callee	exynos4210_uart_update_irq		3133215	0					
ANR	3133472	Identifier	exynos4210_uart_update_irq		3133215	0					
ANR	3133473	ArgumentList	s		3133215	1					
ANR	3133474	Argument	s		3133215	0					
ANR	3133475	Identifier	s		3133215	0					
ANR	3133476	BreakStatement	break ;	89:8:1554:1559	3133215	13	True				
ANR	3133477	Label	case UINTP :	93:4:1568:1578	3133215	14	True				
ANR	3133478	Identifier	UINTP		3133215	0					
ANR	3133479	ExpressionStatement	s -> reg [ I_ ( UINTP ) ] &= ~val	95:8:1589:1614	3133215	15	True				
ANR	3133480	AssignmentExpression	s -> reg [ I_ ( UINTP ) ] &= ~val		3133215	0		&=			
ANR	3133481	ArrayIndexing	s -> reg [ I_ ( UINTP ) ]		3133215	0					
ANR	3133482	PtrMemberAccess	s -> reg		3133215	0					
ANR	3133483	Identifier	s		3133215	0					
ANR	3133484	Identifier	reg		3133215	1					
ANR	3133485	CallExpression	I_ ( UINTP )		3133215	1					
ANR	3133486	Callee	I_		3133215	0					
ANR	3133487	Identifier	I_		3133215	0					
ANR	3133488	ArgumentList	UINTP		3133215	1					
ANR	3133489	Argument	UINTP		3133215	0					
ANR	3133490	Identifier	UINTP		3133215	0					
ANR	3133491	Identifier	~val		3133215	1					
ANR	3133492	ExpressionStatement	s -> reg [ I_ ( UINTSP ) ] &= ~val	97:8:1625:1651	3133215	16	True				
ANR	3133493	AssignmentExpression	s -> reg [ I_ ( UINTSP ) ] &= ~val		3133215	0		&=			
ANR	3133494	ArrayIndexing	s -> reg [ I_ ( UINTSP ) ]		3133215	0					
ANR	3133495	PtrMemberAccess	s -> reg		3133215	0					
ANR	3133496	Identifier	s		3133215	0					
ANR	3133497	Identifier	reg		3133215	1					
ANR	3133498	CallExpression	I_ ( UINTSP )		3133215	1					
ANR	3133499	Callee	I_		3133215	0					
ANR	3133500	Identifier	I_		3133215	0					
ANR	3133501	ArgumentList	UINTSP		3133215	1					
ANR	3133502	Argument	UINTSP		3133215	0					
ANR	3133503	Identifier	UINTSP		3133215	0					
ANR	3133504	Identifier	~val		3133215	1					
ANR	3133505	ExpressionStatement	"PRINT_DEBUG ( ""UART%d: UINTP [%04x] have been cleared: %08x\\n"" , s -> channel , offset , s -> reg [ I_ ( UINTP ) ] )"	99:8:1662:1783	3133215	17	True				
ANR	3133506	CallExpression	"PRINT_DEBUG ( ""UART%d: UINTP [%04x] have been cleared: %08x\\n"" , s -> channel , offset , s -> reg [ I_ ( UINTP ) ] )"		3133215	0					
ANR	3133507	Callee	PRINT_DEBUG		3133215	0					
ANR	3133508	Identifier	PRINT_DEBUG		3133215	0					
ANR	3133509	ArgumentList	"""UART%d: UINTP [%04x] have been cleared: %08x\\n"""		3133215	1					
ANR	3133510	Argument	"""UART%d: UINTP [%04x] have been cleared: %08x\\n"""		3133215	0					
ANR	3133511	PrimaryExpression	"""UART%d: UINTP [%04x] have been cleared: %08x\\n"""		3133215	0					
ANR	3133512	Argument	s -> channel		3133215	1					
ANR	3133513	PtrMemberAccess	s -> channel		3133215	0					
ANR	3133514	Identifier	s		3133215	0					
ANR	3133515	Identifier	channel		3133215	1					
ANR	3133516	Argument	offset		3133215	2					
ANR	3133517	Identifier	offset		3133215	0					
ANR	3133518	Argument	s -> reg [ I_ ( UINTP ) ]		3133215	3					
ANR	3133519	ArrayIndexing	s -> reg [ I_ ( UINTP ) ]		3133215	0					
ANR	3133520	PtrMemberAccess	s -> reg		3133215	0					
ANR	3133521	Identifier	s		3133215	0					
ANR	3133522	Identifier	reg		3133215	1					
ANR	3133523	CallExpression	I_ ( UINTP )		3133215	1					
ANR	3133524	Callee	I_		3133215	0					
ANR	3133525	Identifier	I_		3133215	0					
ANR	3133526	ArgumentList	UINTP		3133215	1					
ANR	3133527	Argument	UINTP		3133215	0					
ANR	3133528	Identifier	UINTP		3133215	0					
ANR	3133529	ExpressionStatement	exynos4210_uart_update_irq ( s )	103:8:1794:1823	3133215	18	True				
ANR	3133530	CallExpression	exynos4210_uart_update_irq ( s )		3133215	0					
ANR	3133531	Callee	exynos4210_uart_update_irq		3133215	0					
ANR	3133532	Identifier	exynos4210_uart_update_irq		3133215	0					
ANR	3133533	ArgumentList	s		3133215	1					
ANR	3133534	Argument	s		3133215	0					
ANR	3133535	Identifier	s		3133215	0					
ANR	3133536	BreakStatement	break ;	105:8:1834:1839	3133215	19	True				
ANR	3133537	Label	case UTRSTAT :	107:4:1846:1858	3133215	20	True				
ANR	3133538	Identifier	UTRSTAT		3133215	0					
ANR	3133539	Label	case UERSTAT :	109:4:1865:1877	3133215	21	True				
ANR	3133540	Identifier	UERSTAT		3133215	0					
ANR	3133541	Label	case UFSTAT :	111:4:1884:1895	3133215	22	True				
ANR	3133542	Identifier	UFSTAT		3133215	0					
ANR	3133543	Label	case UMSTAT :	113:4:1902:1913	3133215	23	True				
ANR	3133544	Identifier	UMSTAT		3133215	0					
ANR	3133545	Label	case URXH :	115:4:1920:1929	3133215	24	True				
ANR	3133546	Identifier	URXH		3133215	0					
ANR	3133547	ExpressionStatement	"PRINT_DEBUG ( ""UART%d: Trying to write into RO register: %s [%04x]\\n"" , s -> channel , exynos4210_uart_regname ( offset ) , offset )"	117:8:1940:2082	3133215	25	True				
ANR	3133548	CallExpression	"PRINT_DEBUG ( ""UART%d: Trying to write into RO register: %s [%04x]\\n"" , s -> channel , exynos4210_uart_regname ( offset ) , offset )"		3133215	0					
ANR	3133549	Callee	PRINT_DEBUG		3133215	0					
ANR	3133550	Identifier	PRINT_DEBUG		3133215	0					
ANR	3133551	ArgumentList	"""UART%d: Trying to write into RO register: %s [%04x]\\n"""		3133215	1					
ANR	3133552	Argument	"""UART%d: Trying to write into RO register: %s [%04x]\\n"""		3133215	0					
ANR	3133553	PrimaryExpression	"""UART%d: Trying to write into RO register: %s [%04x]\\n"""		3133215	0					
ANR	3133554	Argument	s -> channel		3133215	1					
ANR	3133555	PtrMemberAccess	s -> channel		3133215	0					
ANR	3133556	Identifier	s		3133215	0					
ANR	3133557	Identifier	channel		3133215	1					
ANR	3133558	Argument	exynos4210_uart_regname ( offset )		3133215	2					
ANR	3133559	CallExpression	exynos4210_uart_regname ( offset )		3133215	0					
ANR	3133560	Callee	exynos4210_uart_regname		3133215	0					
ANR	3133561	Identifier	exynos4210_uart_regname		3133215	0					
ANR	3133562	ArgumentList	offset		3133215	1					
ANR	3133563	Argument	offset		3133215	0					
ANR	3133564	Identifier	offset		3133215	0					
ANR	3133565	Argument	offset		3133215	3					
ANR	3133566	Identifier	offset		3133215	0					
ANR	3133567	BreakStatement	break ;	121:8:2093:2098	3133215	26	True				
ANR	3133568	Label	case UINTSP :	123:4:2105:2116	3133215	27	True				
ANR	3133569	Identifier	UINTSP		3133215	0					
ANR	3133570	ExpressionStatement	s -> reg [ I_ ( UINTSP ) ] &= ~val	125:8:2127:2154	3133215	28	True				
ANR	3133571	AssignmentExpression	s -> reg [ I_ ( UINTSP ) ] &= ~val		3133215	0		&=			
ANR	3133572	ArrayIndexing	s -> reg [ I_ ( UINTSP ) ]		3133215	0					
ANR	3133573	PtrMemberAccess	s -> reg		3133215	0					
ANR	3133574	Identifier	s		3133215	0					
ANR	3133575	Identifier	reg		3133215	1					
ANR	3133576	CallExpression	I_ ( UINTSP )		3133215	1					
ANR	3133577	Callee	I_		3133215	0					
ANR	3133578	Identifier	I_		3133215	0					
ANR	3133579	ArgumentList	UINTSP		3133215	1					
ANR	3133580	Argument	UINTSP		3133215	0					
ANR	3133581	Identifier	UINTSP		3133215	0					
ANR	3133582	Identifier	~val		3133215	1					
ANR	3133583	BreakStatement	break ;	127:8:2165:2170	3133215	29	True				
ANR	3133584	Label	case UINTM :	129:4:2177:2187	3133215	30	True				
ANR	3133585	Identifier	UINTM		3133215	0					
ANR	3133586	ExpressionStatement	s -> reg [ I_ ( UINTM ) ] = val	131:8:2198:2221	3133215	31	True				
ANR	3133587	AssignmentExpression	s -> reg [ I_ ( UINTM ) ] = val		3133215	0		=			
ANR	3133588	ArrayIndexing	s -> reg [ I_ ( UINTM ) ]		3133215	0					
ANR	3133589	PtrMemberAccess	s -> reg		3133215	0					
ANR	3133590	Identifier	s		3133215	0					
ANR	3133591	Identifier	reg		3133215	1					
ANR	3133592	CallExpression	I_ ( UINTM )		3133215	1					
ANR	3133593	Callee	I_		3133215	0					
ANR	3133594	Identifier	I_		3133215	0					
ANR	3133595	ArgumentList	UINTM		3133215	1					
ANR	3133596	Argument	UINTM		3133215	0					
ANR	3133597	Identifier	UINTM		3133215	0					
ANR	3133598	Identifier	val		3133215	1					
ANR	3133599	ExpressionStatement	exynos4210_uart_update_irq ( s )	133:8:2232:2261	3133215	32	True				
ANR	3133600	CallExpression	exynos4210_uart_update_irq ( s )		3133215	0					
ANR	3133601	Callee	exynos4210_uart_update_irq		3133215	0					
ANR	3133602	Identifier	exynos4210_uart_update_irq		3133215	0					
ANR	3133603	ArgumentList	s		3133215	1					
ANR	3133604	Argument	s		3133215	0					
ANR	3133605	Identifier	s		3133215	0					
ANR	3133606	BreakStatement	break ;	135:8:2272:2277	3133215	33	True				
ANR	3133607	Label	case UCON :	137:4:2284:2293	3133215	34	True				
ANR	3133608	Identifier	UCON		3133215	0					
ANR	3133609	Label	case UMCON :	139:4:2300:2310	3133215	35	True				
ANR	3133610	Identifier	UMCON		3133215	0					
ANR	3133611	Label	default :	141:4:2317:2324	3133215	36	True				
ANR	3133612	Identifier	default		3133215	0					
ANR	3133613	ExpressionStatement	s -> reg [ I_ ( offset ) ] = val	143:8:2335:2359	3133215	37	True				
ANR	3133614	AssignmentExpression	s -> reg [ I_ ( offset ) ] = val		3133215	0		=			
ANR	3133615	ArrayIndexing	s -> reg [ I_ ( offset ) ]		3133215	0					
ANR	3133616	PtrMemberAccess	s -> reg		3133215	0					
ANR	3133617	Identifier	s		3133215	0					
ANR	3133618	Identifier	reg		3133215	1					
ANR	3133619	CallExpression	I_ ( offset )		3133215	1					
ANR	3133620	Callee	I_		3133215	0					
ANR	3133621	Identifier	I_		3133215	0					
ANR	3133622	ArgumentList	offset		3133215	1					
ANR	3133623	Argument	offset		3133215	0					
ANR	3133624	Identifier	offset		3133215	0					
ANR	3133625	Identifier	val		3133215	1					
ANR	3133626	BreakStatement	break ;	145:8:2370:2375	3133215	38	True				
ANR	3133627	ReturnType	static void		3133215	1					
ANR	3133628	Identifier	exynos4210_uart_write		3133215	2					
ANR	3133629	ParameterList	"void * opaque , target_phys_addr_t offset , uint64_t val , unsigned size"		3133215	3					
ANR	3133630	Parameter	void * opaque	1:34:34:45	3133215	0	True				
ANR	3133631	ParameterType	void *		3133215	0					
ANR	3133632	Identifier	opaque		3133215	1					
ANR	3133633	Parameter	target_phys_addr_t offset	1:48:48:72	3133215	1	True				
ANR	3133634	ParameterType	target_phys_addr_t		3133215	0					
ANR	3133635	Identifier	offset		3133215	1					
ANR	3133636	Parameter	uint64_t val	3:31:107:118	3133215	2	True				
ANR	3133637	ParameterType	uint64_t		3133215	0					
ANR	3133638	Identifier	val		3133215	1					
ANR	3133639	Parameter	unsigned size	3:45:121:133	3133215	3	True				
ANR	3133640	ParameterType	unsigned		3133215	0					
ANR	3133641	Identifier	size		3133215	1					
ANR	3133642	CFGEntryNode	ENTRY		3133215		True				
ANR	3133643	CFGExitNode	EXIT		3133215		True				
ANR	3133644	Symbol	s -> reg		3133215						
ANR	3133645	Symbol	& s -> tx		3133215						
ANR	3133646	Symbol	& s -> rx		3133215						
ANR	3133647	Symbol	UINTSP		3133215						
ANR	3133648	Symbol	UFCON_Rx_FIFO_RESET		3133215						
ANR	3133649	Symbol	& ch		3133215						
ANR	3133650	Symbol	UTRSTAT		3133215						
ANR	3133651	Symbol	* * s		3133215						
ANR	3133652	Symbol	~val		3133215						
ANR	3133653	Symbol	UFCON_Tx_FIFO_RESET		3133215						
ANR	3133654	Symbol	val		3133215						
ANR	3133655	Symbol	opaque		3133215						
ANR	3133656	Symbol	UINTM		3133215						
ANR	3133657	Symbol	offset		3133215						
ANR	3133658	Symbol	ch		3133215						
ANR	3133659	Symbol	* s -> reg		3133215						
ANR	3133660	Symbol	UINTP		3133215						
ANR	3133661	Symbol	UTRSTAT_Tx_BUFFER_EMPTY		3133215						
ANR	3133662	Symbol	stderr		3133215						
ANR	3133663	Symbol	UTRSTAT_TRANSMITTER_EMPTY		3133215						
ANR	3133664	Symbol	s -> channel		3133215						
ANR	3133665	Symbol	s		3133215						
ANR	3133666	Symbol	~UFCON_Tx_FIFO_RESET		3133215						
ANR	3133667	Symbol	size		3133215						
ANR	3133668	Symbol	exynos4210_uart_regname		3133215						
ANR	3133669	Symbol	I_		3133215						
ANR	3133670	Symbol	s -> chr		3133215						
ANR	3133671	Symbol	~UFCON_Rx_FIFO_RESET		3133215						
ANR	3133672	Symbol	UINTSP_TXD		3133215						
ANR	3133673	Symbol	* s		3133215						
ANR	3133674	Symbol	* I_		3133215						
ANR	3133675	Symbol	UFCON		3133215						
