
---------- Begin Simulation Statistics ----------
final_tick                                 2709348000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 199117                       # Simulator instruction rate (inst/s)
host_mem_usage                                 878244                       # Number of bytes of host memory used
host_op_rate                                   226461                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    50.22                       # Real time elapsed on the host
host_tick_rate                               53947625                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11373297                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002709                       # Number of seconds simulated
sim_ticks                                  2709348000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.151282                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1370027                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1395832                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 21                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             46559                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2471098                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28460                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           32225                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3765                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2874461                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  136857                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          850                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   6039868                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6042781                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             39577                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2506891                       # Number of branches committed
system.cpu.commit.bw_lim_events                497097                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            5294                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          749241                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10012014                       # Number of instructions committed
system.cpu.commit.committedOps               11385310                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5119391                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.223958                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.574480                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1655716     32.34%     32.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1131013     22.09%     54.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       796347     15.56%     69.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       395208      7.72%     77.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       136601      2.67%     80.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       151600      2.96%     83.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       295864      5.78%     89.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        59945      1.17%     90.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       497097      9.71%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5119391                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               116697                       # Number of function calls committed.
system.cpu.commit.int_insts                   9271243                       # Number of committed integer instructions.
system.cpu.commit.loads                       1741320                       # Number of loads committed
system.cpu.commit.membars                        5240                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8203252     72.05%     72.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           27722      0.24%     72.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1042      0.01%     72.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          86244      0.76%     73.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           5938      0.05%     73.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            506      0.00%     73.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult           719      0.01%     73.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        83053      0.73%     73.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             63      0.00%     73.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          5519      0.05%     73.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          4214      0.04%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              22      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              22      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              10      0.00%     73.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          28016      0.25%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     74.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1741320     15.29%     89.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1197623     10.52%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11385310                       # Class of committed instruction
system.cpu.commit.refs                        2938943                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    580319                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11373297                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.541870                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.541870                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                812564                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  7092                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1343078                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               12524328                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  1811333                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2469528                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  39854                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 26281                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                101752                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2874461                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1750548                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3253830                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 16640                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          236                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       11354337                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   67                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   93672                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.530471                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1934062                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1535344                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.095399                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            5235031                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.452846                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.907558                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2503531     47.82%     47.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   169082      3.23%     51.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   598607     11.43%     62.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   169121      3.23%     65.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   500859      9.57%     75.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   158618      3.03%     78.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   350877      6.70%     85.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   209412      4.00%     89.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   574924     10.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5235031                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          183667                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                49873                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2578883                       # Number of branches executed
system.cpu.iew.exec_nop                         13341                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.176140                       # Inst execution rate
system.cpu.iew.exec_refs                      3079714                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1223133                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  119273                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1871135                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               6117                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             25629                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1250233                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            12134832                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1856581                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             64279                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11791846                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    454                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  7597                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  39854                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  8306                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           351                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            22540                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          254                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        35752                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       129813                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        52610                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            254                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        32242                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          17631                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12360403                       # num instructions consuming a value
system.cpu.iew.wb_count                      11707048                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.493040                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6094173                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.160491                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11724000                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 13400791                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7894254                       # number of integer regfile writes
system.cpu.ipc                               1.845462                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.845462                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8505908     71.74%     71.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                28187      0.24%     71.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1099      0.01%     71.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               86264      0.73%     72.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                6026      0.05%     72.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 513      0.00%     72.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                741      0.01%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           83064      0.70%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  64      0.00%     73.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               5943      0.05%     73.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               4221      0.04%     73.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   24      0.00%     73.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   24      0.00%     73.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     73.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   12      0.00%     73.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               28469      0.24%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1876783     15.83%     89.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1228763     10.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11856130                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      173923                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014669                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   38265     22.00%     22.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     60      0.03%     22.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     22.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     22.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     22.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     22.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  122      0.07%     22.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc               104      0.06%     22.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                   238      0.14%     22.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                   33      0.02%     22.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                   27      0.02%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     22.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  48420     27.84%     50.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 86651     49.82%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11421308                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           27930230                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11123653                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12272879                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   12115374                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11856130                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                6117                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          748183                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3208                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            823                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       748967                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5235031                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.264768                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.223081                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1511283     28.87%     28.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1035586     19.78%     48.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              666891     12.74%     61.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              580423     11.09%     72.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              485407      9.27%     81.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              265234      5.07%     86.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              442607      8.45%     95.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              158747      3.03%     98.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               88853      1.70%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5235031                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.188003                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 608740                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            1194187                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       583395                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            597045                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             31982                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            64153                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1871135                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1250233                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9152846                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 202510                       # number of misc regfile writes
system.cpu.numCycles                          5418698                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  134858                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              14124428                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  44071                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1878202                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  87422                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   187                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              22603175                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               12372008                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            15358269                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2499365                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 155913                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  39854                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                329554                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1233814                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         14055854                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         353198                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              24588                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    491577                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           6124                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           634752                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     16755987                       # The number of ROB reads
system.cpu.rob.rob_writes                    24385681                       # The number of ROB writes
system.cpu.timesIdled                            5230                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   627177                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  390033                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    53                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3753                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         7823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        18097                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3070                       # Transaction distribution
system.membus.trans_dist::ReadExReq               534                       # Transaction distribution
system.membus.trans_dist::ReadExResp              534                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3070                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           149                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       230656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  230656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3753                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3753    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3753                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4565000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19095250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2709348000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              9529                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          634                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6768                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             412                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              6                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              597                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             597                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8262                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1267                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          151                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          151                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        23284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         5088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 28372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       961408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       159872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1121280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               8                       # Total snoops (count)
system.tol2bus.snoopTraffic                       512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            10283                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001750                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041804                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  10265     99.82%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     18      0.18%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              10283                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           16450500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2874500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          12393000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2709348000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 6140                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  374                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6514                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                6140                       # number of overall hits
system.l2.overall_hits::.cpu.data                 374                       # number of overall hits
system.l2.overall_hits::total                    6514                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2114                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1490                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3604                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2114                       # number of overall misses
system.l2.overall_misses::.cpu.data              1490                       # number of overall misses
system.l2.overall_misses::total                  3604                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    165815000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    117912500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        283727500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    165815000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    117912500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       283727500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             8254                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1864                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10118                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            8254                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1864                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10118                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.256118                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.799356                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.356197                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.256118                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.799356                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.356197                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78436.613056                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79135.906040                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78725.721421                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78436.613056                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79135.906040                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78725.721421                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3604                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3604                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    144675000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    103011502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    247686502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    144675000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    103011502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    247686502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.256118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.799356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.356197                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.256118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.799356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.356197                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68436.613056                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69135.236242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68725.444506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68436.613056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69135.236242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68725.444506                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          634                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              634                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          634                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6768                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6768                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6768                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6768                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                6                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    63                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             534                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 534                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     42527000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      42527000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           597                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               597                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.894472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.894472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79638.576779                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79638.576779                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          534                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            534                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     37186002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     37186002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.894472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.894472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69636.707865                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69636.707865                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           6140                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6140                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2114                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2114                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    165815000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    165815000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         8254                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8254                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.256118                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.256118                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78436.613056                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78436.613056                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2114                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2114                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    144675000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    144675000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.256118                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.256118                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68436.613056                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68436.613056                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           311                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               311                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          956                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             956                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     75385500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     75385500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1267                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.754538                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.754538                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78855.125523                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78855.125523                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          956                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          956                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     65825500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     65825500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.754538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.754538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68855.125523                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68855.125523                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          149                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             149                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          151                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           151                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.986755                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.986755                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          149                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          149                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      2833500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2833500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.986755                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.986755                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19016.778523                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19016.778523                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2709348000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3379.087786                       # Cycle average of tags in use
system.l2.tags.total_refs                       17939                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3697                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.852313                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      84.201182                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1947.124931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1347.761673                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002570                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.059422                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.041130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.103122                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3695                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3679                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.112762                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    148401                       # Number of tag accesses
system.l2.tags.data_accesses                   148401                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2709348000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         135296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          95360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             230656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       135296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        135296                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3604                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          49936738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          35196660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              85133397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     49936738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         49936738                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         49936738                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         35196660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             85133397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000671500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7817                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3604                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3604                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               98                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     31906500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   18020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                99481500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8853.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27603.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2821                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3604                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          783                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    294.579821                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   185.735288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.869856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          252     32.18%     32.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          213     27.20%     59.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           96     12.26%     71.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           68      8.68%     80.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           31      3.96%     84.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           28      3.58%     87.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           17      2.17%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      1.15%     91.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           69      8.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          783                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 230656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  230656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        85.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     85.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2679356500                       # Total gap between requests
system.mem_ctrls.avgGap                     743439.65                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       135296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        95360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 49936737.547188475728                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 35196659.860601149499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     57730000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     41751500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27308.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28021.14                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2763180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1468665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10888500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     213280080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        216622800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        857970720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1302993945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        480.925280                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2228397000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     90220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    390731000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2827440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1502820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            14844060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     213280080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        190509960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        879960480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1302924840                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        480.899774                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2285659500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     90220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    333468500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2709348000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1740918                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1740918                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1740918                       # number of overall hits
system.cpu.icache.overall_hits::total         1740918                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         9629                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           9629                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         9629                       # number of overall misses
system.cpu.icache.overall_misses::total          9629                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    298307996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    298307996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    298307996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    298307996                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1750547                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1750547                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1750547                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1750547                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005501                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005501                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005501                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005501                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 30980.163672                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30980.163672                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 30980.163672                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30980.163672                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2907                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                43                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.604651                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         6768                       # number of writebacks
system.cpu.icache.writebacks::total              6768                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1367                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1367                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1367                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1367                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         8262                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8262                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8262                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8262                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    243053498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    243053498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    243053498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    243053498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004720                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004720                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004720                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004720                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 29418.239893                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29418.239893                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 29418.239893                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29418.239893                       # average overall mshr miss latency
system.cpu.icache.replacements                   6768                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1740918                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1740918                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         9629                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          9629                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    298307996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    298307996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1750547                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1750547                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005501                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005501                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 30980.163672                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30980.163672                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1367                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1367                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8262                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8262                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    243053498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    243053498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004720                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004720                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 29418.239893                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29418.239893                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2709348000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1407.948522                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1749180                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8262                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            211.713871                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1407.948522                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.687475                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.687475                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1486                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3         1445                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.725586                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3509356                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3509356                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2709348000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2709348000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2709348000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2709348000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2709348000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2991053                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2991053                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3002565                       # number of overall hits
system.cpu.dcache.overall_hits::total         3002565                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6343                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6343                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6369                       # number of overall misses
system.cpu.dcache.overall_misses::total          6369                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    384363696                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    384363696                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    384363696                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    384363696                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2997396                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2997396                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3008934                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3008934                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002116                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002116                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002117                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002117                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60596.515214                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60596.515214                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60349.143665                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60349.143665                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12582                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          633                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               384                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.765625                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   126.600000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          634                       # number of writebacks
system.cpu.dcache.writebacks::total               634                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4348                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4348                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4348                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4348                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1995                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1995                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2019                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2019                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    127371890                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    127371890                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    129269390                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    129269390                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000666                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000666                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000671                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000671                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63845.558897                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63845.558897                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64026.443784                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64026.443784                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1046                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1798505                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1798505                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    152023500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    152023500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1801102                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1801102                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001442                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001442                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58538.120909                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58538.120909                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1356                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1356                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1241                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1241                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     78545000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     78545000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000689                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000689                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 63291.700242                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 63291.700242                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1191511                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1191511                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3608                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3608                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    227932780                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    227932780                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1195119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1195119                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003019                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003019                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63174.273836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63174.273836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2992                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2992                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          616                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          616                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     44557474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     44557474                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000515                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72333.561688                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72333.561688                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        11512                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         11512                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           26                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           26                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        11538                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        11538                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002253                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002253                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           24                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1897500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1897500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002080                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002080                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79062.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79062.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data         1037                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total         1037                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          138                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          138                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4407416                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4407416                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data         1175                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total         1175                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.117447                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.117447                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31937.797101                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31937.797101                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          138                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          138                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4269416                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4269416                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.117447                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.117447                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30937.797101                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30937.797101                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6043                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6043                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       186500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       186500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         6045                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6045                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000331                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000331                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        93250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        93250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       184500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000331                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000331                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        92250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        92250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5240                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5240                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5240                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5240                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2709348000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           919.420131                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3015908                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2013                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1498.215599                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   919.420131                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.897871                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.897871                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          967                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          949                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.944336                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6042451                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6042451                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2709348000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2709348000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
