
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
 
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--USE ieee.numeric_std.ALL;
 
ENTITY tb IS
END tb;
 
ARCHITECTURE behavior OF tb IS 
 
    -- Component Declaration for the Unit Under Test (UUT)
 
    COMPONENT HA
    PORT(
         A : IN  std_logic;
         B : IN  std_logic;
         S : OUT  std_logic;
         C : OUT  std_logic
        );
    END COMPONENT;
    

   --Inputs
   signal A : std_logic := '0';
   signal B : std_logic := '0';

 	--Outputs
   signal S : std_logic;
   signal C : std_logic;
   -- No clocks detected in port list. Replace <clock> below with 
   -- appropriate port name 
 
 
 
BEGIN
 
	-- Instantiate the Unit Under Test (UUT)
   uut: HA PORT MAP (
          A => A,
          B => B,
          S => S,
          C => C
        );



   -- Stimulus process
   stim_proc: process
   begin	
	A<='0'; B<='0';
	wait for 100 ns;
	assert S<='0'; assert C<='0';
   wait for 100 ns;	
	A<='1'; B<='0';
	wait for 100 ns;
	assert S<='1'; assert C<='0';
   wait for 100 ns;	
	A<='0'; B<='1';
	wait for 100 ns;
	assert S<='1'; assert C<='0';
   wait for 100 ns;
	A<='1'; B<='1';
	wait for 100 ns;
	assert S<='1'; assert C<='0';
   wait for 100 ns;	

 

      -- insert stimulus here 

      wait;
   end process;

END;
