Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Jun 18 12:34:00 2020
| Host         : Laptop running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file eth_driver_control_sets_placed.rpt
| Design       : eth_driver
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              18 |           12 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               5 |            2 |
| Yes          | No                    | Yes                    |             260 |           73 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------+--------------------------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal             |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------+--------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | pmod_mosi_i_1_n_0                     | FSM_onehot_control_state[74]_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG | status_error_i_1_n_0                  | FSM_onehot_control_state[74]_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG | debug0                                |                                      |                2 |              5 |
|  clk_IBUF_BUFG | FSM_onehot_control_state_reg_n_0_[41] | FSM_onehot_control_state[74]_i_2_n_0 |                3 |              6 |
|  clk_IBUF_BUFG | wr_data[7]_i_1_n_0                    | FSM_onehot_control_state[74]_i_2_n_0 |                5 |              8 |
|  clk_IBUF_BUFG | rd_data[7]_i_1_n_0                    | FSM_onehot_control_state[74]_i_2_n_0 |                4 |              8 |
|  clk_IBUF_BUFG | buf[15]_i_1_n_0                       | FSM_onehot_control_state[74]_i_2_n_0 |                1 |              8 |
|  clk_IBUF_BUFG | buf[7]_i_1_n_0                        | FSM_onehot_control_state[74]_i_2_n_0 |                2 |              8 |
|  clk_IBUF_BUFG | debug_var[15]_i_1_n_0                 | FSM_onehot_control_state[74]_i_2_n_0 |                3 |              8 |
|  clk_IBUF_BUFG | debug_len[4]_i_1_n_0                  | FSM_onehot_control_state[74]_i_2_n_0 |                4 |             10 |
|  clk_IBUF_BUFG |                                       | FSM_onehot_control_state[74]_i_2_n_0 |               12 |             18 |
|  clk_IBUF_BUFG | k[31]_i_1_n_0                         | FSM_onehot_control_state[74]_i_2_n_0 |                6 |             31 |
|  clk_IBUF_BUFG | j[31]_i_1_n_0                         | FSM_onehot_control_state[74]_i_2_n_0 |                9 |             32 |
|  clk_IBUF_BUFG | l[31]_i_1_n_0                         | FSM_onehot_control_state[74]_i_2_n_0 |                8 |             32 |
|  clk_IBUF_BUFG | i                                     | FSM_onehot_control_state[74]_i_2_n_0 |                9 |             32 |
|  clk_IBUF_BUFG | FSM_onehot_control_state[74]_i_1_n_0  | FSM_onehot_control_state[74]_i_2_n_0 |               17 |             75 |
+----------------+---------------------------------------+--------------------------------------+------------------+----------------+


