#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Oct 17 15:56:08 2024
# Process ID: 10956
# Current directory: C:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.runs/base_trace_cntrl_64_0_0_synth_1
# Command line: vivado.exe -log base_trace_cntrl_64_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_trace_cntrl_64_0_0.tcl
# Log file: C:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.runs/base_trace_cntrl_64_0_0_synth_1/base_trace_cntrl_64_0_0.vds
# Journal file: C:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.runs/base_trace_cntrl_64_0_0_synth_1\vivado.jou
# Running On        :Weathly
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency     :2419 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16969 MB
# Swap memory       :13451 MB
# Total Virtual     :30420 MB
# Available Virtual :4127 MB
#-----------------------------------------------------------
source base_trace_cntrl_64_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 486.324 ; gain = 200.945
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/PXL/EOS_PXL_2025/HDMI/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: base_trace_cntrl_64_0_0
Command: synth_design -top base_trace_cntrl_64_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27180
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1376.949 ; gain = 446.832
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_trace_cntrl_64_0_0' [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/synth/base_trace_cntrl_64_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'trace_cntrl_64' [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/955e/hdl/verilog/trace_cntrl_64.v:9]
INFO: [Synth 8-6157] synthesizing module 'trace_cntrl_64_trace_cntrl_64_Pipeline_VITIS_LOOP_27_1' [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/955e/hdl/verilog/trace_cntrl_64_trace_cntrl_64_Pipeline_VITIS_LOOP_27_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'trace_cntrl_64_flow_control_loop_pipe_sequential_init' [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/955e/hdl/verilog/trace_cntrl_64_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'trace_cntrl_64_flow_control_loop_pipe_sequential_init' (0#1) [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/955e/hdl/verilog/trace_cntrl_64_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'trace_cntrl_64_trace_cntrl_64_Pipeline_VITIS_LOOP_27_1' (0#1) [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/955e/hdl/verilog/trace_cntrl_64_trace_cntrl_64_Pipeline_VITIS_LOOP_27_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'trace_cntrl_64_trace_cntrl_s_axi' [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/955e/hdl/verilog/trace_cntrl_64_trace_cntrl_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/955e/hdl/verilog/trace_cntrl_64_trace_cntrl_s_axi.v:214]
INFO: [Synth 8-6155] done synthesizing module 'trace_cntrl_64_trace_cntrl_s_axi' (0#1) [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/955e/hdl/verilog/trace_cntrl_64_trace_cntrl_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'trace_cntrl_64_regslice_both' [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/955e/hdl/verilog/trace_cntrl_64_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'trace_cntrl_64_regslice_both' (0#1) [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/955e/hdl/verilog/trace_cntrl_64_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'trace_cntrl_64_regslice_both__parameterized0' [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/955e/hdl/verilog/trace_cntrl_64_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'trace_cntrl_64_regslice_both__parameterized0' (0#1) [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/955e/hdl/verilog/trace_cntrl_64_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'trace_cntrl_64_regslice_both__parameterized1' [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/955e/hdl/verilog/trace_cntrl_64_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'trace_cntrl_64_regslice_both__parameterized1' (0#1) [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/955e/hdl/verilog/trace_cntrl_64_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'trace_cntrl_64' (0#1) [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/955e/hdl/verilog/trace_cntrl_64.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_trace_cntrl_64_0_0' (0#1) [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/synth/base_trace_cntrl_64_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/955e/hdl/verilog/trace_cntrl_64_trace_cntrl_s_axi.v:282]
WARNING: [Synth 8-7129] Port AWADDR[1] in module trace_cntrl_64_trace_cntrl_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module trace_cntrl_64_trace_cntrl_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port trace_64_TLAST[0] in module trace_cntrl_64_trace_cntrl_64_Pipeline_VITIS_LOOP_27_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 1498.406 ; gain = 568.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1498.406 ; gain = 568.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1498.406 ; gain = 568.289
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 1498.406 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/constraints/trace_cntrl_64_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_trace_cntrl_64_0_0/constraints/trace_cntrl_64_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.runs/base_trace_cntrl_64_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.runs/base_trace_cntrl_64_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1551.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.186 . Memory (MB): peak = 1555.844 ; gain = 4.016
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:51 ; elapsed = 00:01:21 . Memory (MB): peak = 1555.844 ; gain = 625.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:51 ; elapsed = 00:01:21 . Memory (MB): peak = 1555.844 ; gain = 625.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.runs/base_trace_cntrl_64_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:01:21 . Memory (MB): peak = 1555.844 ; gain = 625.727
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'trace_cntrl_64_trace_cntrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'trace_cntrl_64_trace_cntrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'trace_cntrl_64_regslice_both'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'trace_cntrl_64_regslice_both__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'trace_cntrl_64_regslice_both__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'trace_cntrl_64_trace_cntrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'trace_cntrl_64_trace_cntrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'trace_cntrl_64_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'trace_cntrl_64_regslice_both__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'trace_cntrl_64_regslice_both__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:53 ; elapsed = 00:01:24 . Memory (MB): peak = 1555.844 ; gain = 625.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 9     
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 52    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 141   
	   3 Input    2 Bit        Muxes := 42    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 61    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port AWADDR[1] in module trace_cntrl_64_trace_cntrl_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module trace_cntrl_64_trace_cntrl_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port trace_64_TLAST[0] in module trace_cntrl_64_trace_cntrl_64_Pipeline_VITIS_LOOP_27_1 is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (trace_cntrl_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module trace_cntrl_64.
WARNING: [Synth 8-3332] Sequential element (trace_cntrl_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module trace_cntrl_64.
WARNING: [Synth 8-3332] Sequential element (regslice_both_trace_64_V_last_V_U/FSM_sequential_state_reg[1]) is unused and will be removed from module trace_cntrl_64.
WARNING: [Synth 8-3332] Sequential element (regslice_both_trace_64_V_last_V_U/FSM_sequential_state_reg[0]) is unused and will be removed from module trace_cntrl_64.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:46 . Memory (MB): peak = 1555.844 ; gain = 625.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:32 ; elapsed = 00:02:17 . Memory (MB): peak = 1555.844 ; gain = 625.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:02:24 . Memory (MB): peak = 1567.855 ; gain = 637.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:40 ; elapsed = 00:02:25 . Memory (MB): peak = 1567.855 ; gain = 637.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:58 ; elapsed = 00:02:48 . Memory (MB): peak = 1567.855 ; gain = 637.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:58 ; elapsed = 00:02:48 . Memory (MB): peak = 1567.855 ; gain = 637.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:58 ; elapsed = 00:02:48 . Memory (MB): peak = 1567.855 ; gain = 637.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:58 ; elapsed = 00:02:48 . Memory (MB): peak = 1567.855 ; gain = 637.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:58 ; elapsed = 00:02:48 . Memory (MB): peak = 1567.855 ; gain = 637.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:58 ; elapsed = 00:02:48 . Memory (MB): peak = 1567.855 ; gain = 637.738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    42|
|2     |LUT1   |    66|
|3     |LUT2   |     8|
|4     |LUT3   |   138|
|5     |LUT4   |   242|
|6     |LUT5   |   104|
|7     |LUT6   |    54|
|8     |FDRE   |   811|
|9     |FDSE   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:58 ; elapsed = 00:02:48 . Memory (MB): peak = 1567.855 ; gain = 637.738
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:27 ; elapsed = 00:02:36 . Memory (MB): peak = 1567.855 ; gain = 580.301
Synthesis Optimization Complete : Time (s): cpu = 00:01:59 ; elapsed = 00:02:49 . Memory (MB): peak = 1567.855 ; gain = 637.738
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1567.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1567.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 66b6a29c
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:17 ; elapsed = 00:03:15 . Memory (MB): peak = 1567.855 ; gain = 1067.121
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1567.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.runs/base_trace_cntrl_64_0_0_synth_1/base_trace_cntrl_64_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP base_trace_cntrl_64_0_0, cache-ID = 7e51fe85dc21bb81
INFO: [Coretcl 2-1174] Renamed 17 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1567.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/PXL/EOS_PXL_2025/HDMI/boards/Pynq-Z2/base/base/base.runs/base_trace_cntrl_64_0_0_synth_1/base_trace_cntrl_64_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file base_trace_cntrl_64_0_0_utilization_synth.rpt -pb base_trace_cntrl_64_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 17 16:00:15 2024...
