Microchip MPLAB XC8 Compiler V2.10 ()

Linker command line:

-W-3 --edf=C:\Program Files (x86)\Microchip\xc8\v2.10\pic\dat\en_msgs.txt \
  -cs -h+dist/default/production\uart_code.X.production.sym \
  --cmf=dist/default/production\uart_code.X.production.cmf -z -Q16F628A \
  -oC:\Users\thyag\AppData\Local\Temp\sb0s.2 --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/production/uart_code.X.production.map -E1 -ver=XC8 \
  --acfsm=1493 -ASTACK=0A0h-0EFh -pstack=STACK -ACODE=00h-07FFh \
  -ASTRCODE=00h-07FFh -ASTRING=00h-0FFhx8 -ACONST=00h-0FFhx8 \
  -AENTRY=00h-0FFhx8 -ACOMMON=070h-07Fh -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh \
  -ABANK2=0120h-014Fh -ARAM=020h-06Fh,0A0h-0EFh,0120h-014Fh \
  -AABS1=020h-07Fh,0A0h-0EFh,0120h-014Fh -ASFR0=00h-01Fh -ASFR1=080h-09Fh \
  -ASFR2=0100h-011Fh -ASFR3=0180h-01EFh \
  -preset_vec=00h,intentry,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -ACONFIG=02007h-02007h -pconfig=CONFIG -DCONFIG=2 \
  -AIDLOC=02000h-02003h -pidloc=IDLOC -DIDLOC=2 -AEEDATA=00h-07Fh/02100h \
  -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 -DSTRCODE=2 -DSTRING=2 -DCONST=2 \
  -DENTRY=2 -k C:\Users\thyag\AppData\Local\Temp\sb0s.o \
  dist/default/production\uart_code.X.production.o 

Object code version is 3.11

Machine type is 16F628A



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\thyag\AppData\Local\Temp\sb0s.o
                end_init                              0        0        1        0       0
dist/default/production\uart_code.X.production.o
                cinit                               7F4      7F4        C      FE8       0
                text3                               687      687       9D      D0E       0
                text2                               724      724       D0      E48       0
                text1                               609      609        C      C12       0
                maintext                            63D      63D       4A      C7A       0
                cstackBANK0                          20       20       35       20       1
                cstackCOMMON                         70       70        B       70       1
                inittext                            615      615        F      C2A       0
                dataBANK0                            55       55       19       20       1
                idataBANK0                          624      624       19      C48       0

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              0        0        1         0
                cinit                               7F4      7F4        C         0
                text3                               687      687       9D         0
                text2                               724      724       D0         0
                text1                               609      609        C         0
                maintext                            63D      63D       4A         0
                inittext                            615      615        F         0
                idataBANK0                          624      624       19         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        B         1

        CLASS   BANK0          
                cstackBANK0                          20       20       35         1
                dataBANK0                            55       55       19         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         

        CLASS   IDLOC          

        CLASS   EEDATA         

        CLASS   BANK3          



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000001  000001         0       0  CODE        2
                cstackBANK0                    000020  00004E  00006E        20       1  BANK0       1
                cstackCOMMON                   000070  00000B  00007B        70       1  COMMON      1
                text1                          000609  00000C  000615       C12       0  CODE        2
                inittext                       000615  00000F  000624       C2A       0  CODE        2
                idataBANK0                     000624  000019  00063D       C48       0  CODE        2
                maintext                       00063D  00004A  000687       C7A       0  CODE        2
                text3                          000687  00009D  000724       D0E       0  CODE        2
                text2                          000724  0000D0  0007F4       E48       0  CODE        2
                cinit                          0007F4  00000C  000800       FE8       0  CODE        2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            006E-006F              2           1
        BANK1            00A0-00EF             50           1
        BANK2            0120-014F             30           1
        CODE             0001-0608            608           2
        COMMON           007B-007D              3           1
        CONFIG           2007-2007              1           2
        CONST            0001-0608            100           2
        EEDATA           2100-217F             80           2
        ENTRY            0001-0608            100           2
        IDLOC            2000-2003              4           2
        RAM              006E-006F              2           1
                         00A0-00EF             50
                         0120-014F             30
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-011F             20           1
        SFR3             0180-01EF             70           1
        STACK            00A0-00EF             50           1
        STRCODE          0001-0608            608           2
        STRING           0001-0608            100           2

                                  Symbol Table

?___aldiv                cstackCOMMON 0070
UART_Init@baudrate       cstackBANK0  0026
UART_Init@x              cstackCOMMON 0079
UART_Write@data          cstackCOMMON 0070
_PIR1bits                (abs)        000C
_RCREG                   (abs)        001A
_RCSTAbits               (abs)        0018
_SPBRG                   (abs)        0099
_TRISBbits               (abs)        0086
_TXREG                   (abs)        0019
_TXSTAbits               (abs)        0098
_UART_Init               text2        0724
_UART_Write              text1        0609
__Habs1                  abs1         0000
__Hbank0                 bank0        0000
__Hbank1                 bank1        0000
__Hbank2                 bank2        0000
__Hbank3                 bank3        0000
__Hcinit                 cinit        0800
__Hclrtext               clrtext      0000
__Hcode                  code         0000
__Hcommon                common       0000
__Hconfig                config       0000
__HcstackBANK0           cstackBANK0  0000
__HcstackCOMMON          cstackCOMMON 0000
__HdataBANK0             dataBANK0    0000
__Heeprom_data           eeprom_data  0000
__Hend_init              end_init     0001
__Hfunctab               functab      0000
__HidataBANK0            idataBANK0   0000
__Hidloc                 idloc        0000
__Hinit                  init         0000
__Hinittext              inittext     0000
__Hintentry              intentry     0000
__Hmaintext              maintext     0000
__Hpowerup               powerup      0000
__Hram                   ram          0000
__Hreset_vec             reset_vec    0000
__Hsfr0                  sfr0         0000
__Hsfr1                  sfr1         0000
__Hsfr2                  sfr2         0000
__Hsfr3                  sfr3         0000
__Hspace_0               (abs)        0800
__Hspace_1               (abs)        007B
__Hspace_2               (abs)        0000
__Hspace_3               (abs)        0000
__Hstack                 stack        0000
__Hstrings               strings      0000
__Htext                  text         0000
__Labs1                  abs1         0000
__Lbank0                 bank0        0000
__Lbank1                 bank1        0000
__Lbank2                 bank2        0000
__Lbank3                 bank3        0000
__Lcinit                 cinit        07F4
__Lclrtext               clrtext      0000
__Lcode                  code         0000
__Lcommon                common       0000
__Lconfig                config       0000
__LcstackBANK0           cstackBANK0  0000
__LcstackCOMMON          cstackCOMMON 0000
__LdataBANK0             dataBANK0    0000
__Leeprom_data           eeprom_data  0000
__Lend_init              end_init     0000
__Lfunctab               functab      0000
__LidataBANK0            idataBANK0   0000
__Lidloc                 idloc        0000
__Linit                  init         0000
__Linittext              inittext     0000
__Lintentry              intentry     0000
__Lmaintext              maintext     0000
__Lpowerup               powerup      0000
__Lram                   ram          0000
__Lreset_vec             reset_vec    0000
__Lsfr0                  sfr0         0000
__Lsfr1                  sfr1         0000
__Lsfr2                  sfr2         0000
__Lsfr3                  sfr3         0000
__Lspace_0               (abs)        0000
__Lspace_1               (abs)        0000
__Lspace_2               (abs)        0000
__Lspace_3               (abs)        0000
__Lstack                 stack        0000
__Lstrings               strings      0000
__Ltext                  text         0000
__S0                     (abs)        0800
__S1                     (abs)        007B
__S2                     (abs)        0000
__S3                     (abs)        0000
___aldiv                 text3        0687
___aldiv@counter         cstackBANK0  0020
___aldiv@dividend        cstackCOMMON 0074
___aldiv@divisor         cstackCOMMON 0070
___aldiv@quotient        cstackBANK0  0022
___aldiv@sign            cstackBANK0  0021
___int_sp                stack        0000
___latbits               (abs)        0000
___sp                    stack        0000
___stackhi               (abs)        0000
___stacklo               (abs)        0000
__end_of_UART_Init       text2        07F4
__end_of_UART_Write      text1        0615
__end_of___aldiv         text3        0724
__end_of__initialization cinit        07FE
__end_of_main            maintext     0687
__initialization         cinit        07F4
__pcstackBANK0           cstackBANK0  0020
__pcstackCOMMON          cstackCOMMON 0070
__pdataBANK0             dataBANK0    0055
__pidataBANK0            idataBANK0   0624
__pmaintext              maintext     063D
__ptext1                 text1        0609
__ptext2                 text2        0724
__ptext3                 text3        0687
__size_of_UART_Init      (abs)        0000
__size_of_UART_Write     (abs)        0000
__size_of___aldiv        (abs)        0000
__size_of_main           (abs)        0000
_main                    maintext     063D
btemp                    (abs)        007E
end_of_initialization    cinit        07FE
init_fetch0              inittext     0615
init_ram0                inittext     0619
intlevel0                functab      0000
intlevel1                functab      0000
intlevel2                functab      0000
intlevel3                functab      0000
intlevel4                functab      0000
intlevel5                functab      0000
main@F486                dataBANK0    0055
main@frase               cstackBANK0  003A
main@i                   cstackBANK0  0053
reset_vec                reset_vec    0000
start                    init         0000
start_initialization     cinit        07F4
wtemp0                   (abs)        007E


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 12 in file "code.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
  i               2   51[BANK0 ] int 
  frase          25   26[BANK0 ] unsigned char [25]
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK2
      Params:         0       0       0       0
      Locals:         0      27       0       0
      Temps:          0       4       0       0
      Totals:         0      31       0       0
Total ram usage:       31 bytes
 Hardware stack levels required when called:    2
 This function calls:
		_UART_Init
		_UART_Write
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _UART_Write *****************
 Defined at:
		line 46 in file "./uart.h"
 Parameters:    Size  Location     Type
  data            1    wreg     unsigned char 
 Auto vars:     Size  Location     Type
  data            1    0[COMMON] unsigned char 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK2
      Params:         0       0       0       0
      Locals:         1       0       0       0
      Temps:          0       0       0       0
      Totals:         1       0       0       0
Total ram usage:        1 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_main
		_UART_Write_Text
 This function uses a non-reentrant model


 *************** function _UART_Init *****************
 Defined at:
		line 4 in file "./uart.h"
 Parameters:    Size  Location     Type
  baudrate        4    6[BANK0 ] const long 
 Auto vars:     Size  Location     Type
  x               2    9[COMMON] unsigned int 
 Return value:  Size  Location     Type
                  1    wreg      unsigned char 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK2
      Params:         0       4       0       0
      Locals:         2       0       0       0
      Temps:          0      12       0       0
      Totals:         2      16       0       0
Total ram usage:       18 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		___aldiv
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function ___aldiv *****************
 Defined at:
		line 5 in file "C:\Program Files (x86)\Microchip\xc8\v2.10\pic\sources\c90\common\aldiv.c"
 Parameters:    Size  Location     Type
  divisor         4    0[COMMON] long 
  dividend        4    4[COMMON] long 
 Auto vars:     Size  Location     Type
  quotient        4    2[BANK0 ] long 
  sign            1    1[BANK0 ] unsigned char 
  counter         1    0[BANK0 ] unsigned char 
 Return value:  Size  Location     Type
                  4    0[COMMON] long 
 Registers used:
		wreg, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK2
      Params:         8       0       0       0
      Locals:         0       6       0       0
      Temps:          1       0       0       0
      Totals:         9       6       0       0
Total ram usage:       15 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		_UART_Init
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
C:\Program Files (x86)\Microchip\xc8\v2.10\pic\sources\c90\common\aldiv.c
		___aldiv       		CODE           	0687	0000	158

C:\Program Files (x86)\Microchip\xc8\v2.10\pic\sources\c90\common\aldiv.c estimated size: 158

./uart.h
		_UART_Init     		CODE           	0724	0000	209
		_UART_Write    		CODE           	0609	0000	13

./uart.h estimated size: 222

shared
		__initialization		CODE           	07F4	0000	11

shared estimated size: 11

code.c
		_main          		CODE           	063D	0000	75

code.c estimated size: 75

