###############################################################
#  Generated by:      Cadence Innovus 17.16-s058_1
#  OS:                Linux x86_64(Host ID krishna-srv2.ece.gatech.edu)
#  Generated on:      Fri Apr 16 06:51:57 2021
#  Design:            crossbar_one_hot_seq
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix crossbar_one_hot_seq_postRoute -outDir timingReports_postRoute_hold
###############################################################
Path 1: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_157_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_157_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[157]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.024
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.039
  Arrival Time                  0.059
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        |  Delay | Arrival | Required | 
     |                                            |      |                 |                   |        |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+--------+---------+----------| 
     | i_data_bus[157]                            |  v   | i_data_bus[157] |                   |        |   0.060 |    0.039 | 
     | input_shift_def_0__i_data_shift_reg_157_/D |  v   | i_data_bus[157] | DFQD1BWP30P140LVT | -0.001 |   0.059 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.131 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.124 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.119 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.119 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.114 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.114 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.104 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.100 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.093 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.093 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.088 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.088 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.082 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.072 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.067 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.067 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.062 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.062 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.055 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.047 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.036 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.026 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.017 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.016 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.008 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |   -0.002 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.005 | 
     | CTS_ccl_a_INV_clk_G0_L8_8/I                 |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.006 |  -0.010 |    0.011 | 
     | CTS_ccl_a_INV_clk_G0_L8_8/ZN                |  ^   | CTS_48             | INVD6BWP30P140LVT  | 0.029 |   0.019 |    0.040 | 
     | input_shift_def_0__i_data_shift_reg_157_/CP |  ^   | CTS_48             | DFQD1BWP30P140LVT  | 0.005 |   0.024 |    0.045 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin input_shift_def_0__i_cmd_shift_reg_39_/CP 
Endpoint:   input_shift_def_0__i_cmd_shift_reg_39_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_cmd[39]                                (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.024
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.039
  Arrival Time                  0.059
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |    Net    |       Cell        |  Delay | Arrival | Required | 
     |                                          |      |           |                   |        |  Time   |   Time   | 
     |------------------------------------------+------+-----------+-------------------+--------+---------+----------| 
     | i_cmd[39]                                |  v   | i_cmd[39] |                   |        |   0.060 |    0.039 | 
     | input_shift_def_0__i_cmd_shift_reg_39_/D |  v   | i_cmd[39] | DFQD1BWP30P140LVT | -0.001 |   0.059 |    0.039 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                           |      |                    |                    |       |  Time   |   Time   | 
     |-------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                |                    |       |  -0.152 |   -0.131 | 
     | CTS_cci_INV_clk_G0_L1_2/I                 |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.123 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.119 | 
     | ccpot_FE_USKC1824_CTS_63/I                |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.119 | 
     | ccpot_FE_USKC1824_CTS_63/ZN               |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.114 | 
     | ccpot_FE_USKC1825_CTS_63/I                |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.114 | 
     | ccpot_FE_USKC1825_CTS_63/ZN               |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.104 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                 |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.100 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.093 | 
     | ccpot_FE_USKC1826_CTS_62/I                |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.093 | 
     | ccpot_FE_USKC1826_CTS_62/ZN               |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.088 | 
     | ccpot_FE_USKC1827_CTS_62/I                |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.088 | 
     | ccpot_FE_USKC1827_CTS_62/ZN               |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.082 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                 |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.072 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.067 | 
     | ccpot_FE_USKC1828_CTS_61/I                |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.067 | 
     | ccpot_FE_USKC1828_CTS_61/ZN               |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.062 | 
     | ccpot_FE_USKC1829_CTS_61/I                |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.062 | 
     | ccpot_FE_USKC1829_CTS_61/ZN               |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.055 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I               |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.047 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN              |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.036 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                 |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.026 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.017 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I               |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.016 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN              |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.008 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I               |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |   -0.002 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN              |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.005 | 
     | CTS_ccl_a_INV_clk_G0_L8_8/I               |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.006 |  -0.010 |    0.011 | 
     | CTS_ccl_a_INV_clk_G0_L8_8/ZN              |  ^   | CTS_48             | INVD6BWP30P140LVT  | 0.029 |   0.019 |    0.040 | 
     | input_shift_def_0__i_cmd_shift_reg_39_/CP |  ^   | CTS_48             | DFQD1BWP30P140LVT  | 0.005 |   0.024 |    0.045 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin input_shift_def_0__i_cmd_shift_reg_40_/CP 
Endpoint:   input_shift_def_0__i_cmd_shift_reg_40_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_cmd[40]                                (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.023
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.037
  Arrival Time                  0.059
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |    Net    |       Cell        |  Delay | Arrival | Required | 
     |                                          |      |           |                   |        |  Time   |   Time   | 
     |------------------------------------------+------+-----------+-------------------+--------+---------+----------| 
     | i_cmd[40]                                |  v   | i_cmd[40] |                   |        |   0.060 |    0.038 | 
     | input_shift_def_0__i_cmd_shift_reg_40_/D |  v   | i_cmd[40] | DFQD1BWP30P140LVT | -0.001 |   0.059 |    0.037 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                           |      |                    |                    |       |  Time   |   Time   | 
     |-------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                |                    |       |  -0.152 |   -0.130 | 
     | CTS_cci_INV_clk_G0_L1_2/I                 |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.123 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.118 | 
     | ccpot_FE_USKC1824_CTS_63/I                |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.118 | 
     | ccpot_FE_USKC1824_CTS_63/ZN               |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.113 | 
     | ccpot_FE_USKC1825_CTS_63/I                |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.113 | 
     | ccpot_FE_USKC1825_CTS_63/ZN               |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.103 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                 |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.099 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.092 | 
     | ccpot_FE_USKC1826_CTS_62/I                |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.092 | 
     | ccpot_FE_USKC1826_CTS_62/ZN               |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.087 | 
     | ccpot_FE_USKC1827_CTS_62/I                |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.087 | 
     | ccpot_FE_USKC1827_CTS_62/ZN               |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.081 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                 |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.071 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.066 | 
     | ccpot_FE_USKC1828_CTS_61/I                |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.066 | 
     | ccpot_FE_USKC1828_CTS_61/ZN               |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.061 | 
     | ccpot_FE_USKC1829_CTS_61/I                |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.061 | 
     | ccpot_FE_USKC1829_CTS_61/ZN               |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.054 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I               |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.046 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN              |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.035 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                 |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.025 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.016 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I               |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.015 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN              |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.007 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I               |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |   -0.001 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN              |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.006 | 
     | CTS_ccl_a_INV_clk_G0_L8_8/I               |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.006 |  -0.010 |    0.012 | 
     | CTS_ccl_a_INV_clk_G0_L8_8/ZN              |  ^   | CTS_48             | INVD6BWP30P140LVT  | 0.029 |   0.019 |    0.041 | 
     | input_shift_def_0__i_cmd_shift_reg_40_/CP |  ^   | CTS_48             | DFQD1BWP30P140LVT  | 0.004 |   0.023 |    0.045 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_160_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_160_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[160]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.023
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.037
  Arrival Time                  0.059
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        |  Delay | Arrival | Required | 
     |                                            |      |                 |                   |        |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+--------+---------+----------| 
     | i_data_bus[160]                            |  v   | i_data_bus[160] |                   |        |   0.060 |    0.038 | 
     | input_shift_def_0__i_data_shift_reg_160_/D |  v   | i_data_bus[160] | DFQD1BWP30P140LVT | -0.001 |   0.059 |    0.037 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.130 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.123 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.118 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.118 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.113 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.113 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.103 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.099 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.092 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.092 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.087 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.087 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.081 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.071 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.066 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.066 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.061 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.061 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.054 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.046 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.035 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.025 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.016 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.015 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.007 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |   -0.001 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.006 | 
     | CTS_ccl_a_INV_clk_G0_L8_8/I                 |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.006 |  -0.010 |    0.012 | 
     | CTS_ccl_a_INV_clk_G0_L8_8/ZN                |  ^   | CTS_48             | INVD6BWP30P140LVT  | 0.029 |   0.019 |    0.041 | 
     | input_shift_def_0__i_data_shift_reg_160_/CP |  ^   | CTS_48             | DFQD1BWP30P140LVT  | 0.004 |   0.023 |    0.045 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_155_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_155_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[155]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.024
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.038
  Arrival Time                  0.060
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        | Delay | Arrival | Required | 
     |                                            |      |                 |                   |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+-------+---------+----------| 
     | i_data_bus[155]                            |  v   | i_data_bus[155] |                   |       |   0.060 |    0.038 | 
     | input_shift_def_0__i_data_shift_reg_155_/D |  v   | i_data_bus[155] | DFQD1BWP30P140LVT | 0.001 |   0.060 |    0.038 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.130 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.122 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.118 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.118 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.113 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.113 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.103 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.098 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.091 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.091 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.087 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.087 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.081 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.071 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.066 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.066 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.061 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.060 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.054 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.046 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.035 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.025 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.016 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.015 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.006 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |   -0.001 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.006 | 
     | CTS_ccl_a_INV_clk_G0_L8_8/I                 |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.006 |  -0.010 |    0.012 | 
     | CTS_ccl_a_INV_clk_G0_L8_8/ZN                |  ^   | CTS_48             | INVD6BWP30P140LVT  | 0.029 |   0.019 |    0.041 | 
     | input_shift_def_0__i_data_shift_reg_155_/CP |  ^   | CTS_48             | DFQD1BWP30P140LVT  | 0.005 |   0.024 |    0.046 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_156_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_156_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[156]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.024
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.038
  Arrival Time                  0.061
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        | Delay | Arrival | Required | 
     |                                            |      |                 |                   |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+-------+---------+----------| 
     | i_data_bus[156]                            |  v   | i_data_bus[156] |                   |       |   0.060 |    0.037 | 
     | input_shift_def_0__i_data_shift_reg_156_/D |  v   | i_data_bus[156] | DFQD1BWP30P140LVT | 0.001 |   0.061 |    0.038 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.129 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.121 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.117 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.117 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.112 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.112 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.102 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.097 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.090 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.090 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.086 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.086 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.080 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.070 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.065 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.065 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.060 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.059 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.053 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.045 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.034 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.024 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.015 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.014 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.005 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.000 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.007 | 
     | CTS_ccl_a_INV_clk_G0_L8_8/I                 |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.006 |  -0.010 |    0.013 | 
     | CTS_ccl_a_INV_clk_G0_L8_8/ZN                |  ^   | CTS_48             | INVD6BWP30P140LVT  | 0.029 |   0.019 |    0.042 | 
     | input_shift_def_0__i_data_shift_reg_156_/CP |  ^   | CTS_48             | DFQD1BWP30P140LVT  | 0.005 |   0.024 |    0.047 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_158_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_158_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[158]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.021
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.035
  Arrival Time                  0.059
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        |  Delay | Arrival | Required | 
     |                                            |      |                 |                   |        |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+--------+---------+----------| 
     | i_data_bus[158]                            |  v   | i_data_bus[158] |                   |        |   0.060 |    0.036 | 
     | input_shift_def_0__i_data_shift_reg_158_/D |  v   | i_data_bus[158] | DFQD1BWP30P140LVT | -0.001 |   0.059 |    0.035 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.128 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.120 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.116 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.116 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.111 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.111 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.101 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.097 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.090 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.089 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.085 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.085 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.079 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.069 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.064 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.064 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.059 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.059 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.052 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.044 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.033 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.023 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.014 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.013 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.004 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.001 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.008 | 
     | CTS_ccl_a_INV_clk_G0_L8_8/I                 |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.006 |  -0.010 |    0.014 | 
     | CTS_ccl_a_INV_clk_G0_L8_8/ZN                |  ^   | CTS_48             | INVD6BWP30P140LVT  | 0.029 |   0.019 |    0.043 | 
     | input_shift_def_0__i_data_shift_reg_158_/CP |  ^   | CTS_48             | DFQD1BWP30P140LVT  | 0.002 |   0.021 |    0.045 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_159_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_159_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[159]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.021
+ Hold                          0.014
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.035
  Arrival Time                  0.059
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        |  Delay | Arrival | Required | 
     |                                            |      |                 |                   |        |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+--------+---------+----------| 
     | i_data_bus[159]                            |  v   | i_data_bus[159] |                   |        |   0.060 |    0.036 | 
     | input_shift_def_0__i_data_shift_reg_159_/D |  v   | i_data_bus[159] | DFQD1BWP30P140LVT | -0.001 |   0.059 |    0.035 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.128 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.120 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.116 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.116 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.111 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.111 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.101 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.097 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.090 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.089 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.085 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.085 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.079 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.069 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.064 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.064 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.059 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.059 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.052 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.044 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.033 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.023 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.014 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.013 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.004 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.001 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.008 | 
     | CTS_ccl_a_INV_clk_G0_L8_8/I                 |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.006 |  -0.010 |    0.014 | 
     | CTS_ccl_a_INV_clk_G0_L8_8/ZN                |  ^   | CTS_48             | INVD6BWP30P140LVT  | 0.029 |   0.019 |    0.043 | 
     | input_shift_def_0__i_data_shift_reg_159_/CP |  ^   | CTS_48             | DFQD1BWP30P140LVT  | 0.002 |   0.021 |    0.045 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_246_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_246_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[246]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.023
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.034
  Arrival Time                  0.059
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        |  Delay | Arrival | Required | 
     |                                            |      |                 |                   |        |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+--------+---------+----------| 
     | i_data_bus[246]                            |  v   | i_data_bus[246] |                   |        |   0.060 |    0.036 | 
     | input_shift_def_0__i_data_shift_reg_246_/D |  v   | i_data_bus[246] | DFQD2BWP30P140LVT | -0.001 |   0.059 |    0.034 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |       Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                   |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+-------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                   |       |  -0.152 |   -0.128 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT | 0.007 |  -0.144 |   -0.120 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT | 0.005 |  -0.140 |   -0.115 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT | 0.000 |  -0.140 |   -0.115 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT | 0.005 |  -0.135 |   -0.111 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT | 0.000 |  -0.135 |   -0.111 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT | 0.010 |  -0.125 |   -0.101 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT | 0.004 |  -0.120 |   -0.096 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT | 0.007 |  -0.113 |   -0.089 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT | 0.000 |  -0.113 |   -0.089 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT | 0.004 |  -0.109 |   -0.085 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT | 0.000 |  -0.109 |   -0.085 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT | 0.006 |  -0.103 |   -0.079 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT | 0.010 |  -0.093 |   -0.069 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT | 0.005 |  -0.088 |   -0.064 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT | 0.000 |  -0.088 |   -0.063 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT | 0.005 |  -0.083 |   -0.058 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT | 0.000 |  -0.082 |   -0.058 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT | 0.007 |  -0.076 |   -0.051 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT | 0.007 |  -0.068 |   -0.044 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT | 0.011 |  -0.057 |   -0.033 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT | 0.010 |  -0.047 |   -0.023 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT | 0.009 |  -0.038 |   -0.014 | 
     | CTS_ccl_INV_clk_G0_L6_6/I                   |  v   | CTS_59             | INVD8BWP30P140LVT | 0.001 |  -0.037 |   -0.013 | 
     | CTS_ccl_INV_clk_G0_L6_6/ZN                  |  ^   | CTS_47             | INVD8BWP30P140LVT | 0.006 |  -0.031 |   -0.006 | 
     | CTS_ccl_a_INV_clk_G0_L7_6/I                 |  ^   | CTS_47             | INVD4BWP30P140LVT | 0.005 |  -0.025 |   -0.001 | 
     | CTS_ccl_a_INV_clk_G0_L7_6/ZN                |  v   | CTS_46             | INVD4BWP30P140LVT | 0.010 |  -0.015 |    0.009 | 
     | CTS_ccl_a_INV_clk_G0_L8_7/I                 |  v   | CTS_46             | INVD8BWP30P140LVT | 0.009 |  -0.006 |    0.018 | 
     | CTS_ccl_a_INV_clk_G0_L8_7/ZN                |  ^   | CTS_45             | INVD8BWP30P140LVT | 0.010 |   0.004 |    0.028 | 
     | input_shift_def_0__i_data_shift_reg_246_/CP |  ^   | CTS_45             | DFQD2BWP30P140LVT | 0.019 |   0.023 |    0.047 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin input_shift_def_0__i_valid_shift_reg_5_/CP 
Endpoint:   input_shift_def_0__i_valid_shift_reg_5_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_valid[5]                                (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.023
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.035
  Arrival Time                  0.060
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |    Net     |       Cell        |  Delay | Arrival | Required | 
     |                                           |      |            |                   |        |  Time   |   Time   | 
     |-------------------------------------------+------+------------+-------------------+--------+---------+----------| 
     | i_valid[5]                                |  v   | i_valid[5] |                   |        |   0.060 |    0.035 | 
     | input_shift_def_0__i_valid_shift_reg_5_/D |  v   | i_valid[5] | DFQD1BWP30P140LVT | -0.000 |   0.060 |    0.035 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                            |      |                    |                    |       |  Time   |   Time   | 
     |--------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                        |  ^   | clk                |                    |       |  -0.152 |   -0.127 | 
     | CTS_cci_INV_clk_G0_L1_2/I                  |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.119 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                 |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.115 | 
     | ccpot_FE_USKC1824_CTS_63/I                 |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.115 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.110 | 
     | ccpot_FE_USKC1825_CTS_63/I                 |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.110 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.100 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                  |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.095 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                 |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.088 | 
     | ccpot_FE_USKC1826_CTS_62/I                 |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.088 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.084 | 
     | ccpot_FE_USKC1827_CTS_62/I                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.084 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.078 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                  |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.068 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                 |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.063 | 
     | ccpot_FE_USKC1828_CTS_61/I                 |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.063 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.058 | 
     | ccpot_FE_USKC1829_CTS_61/I                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.057 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.051 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.043 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN               |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.032 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                  |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.022 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.013 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.012 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN               |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.003 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.002 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN               |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.009 | 
     | CTS_ccl_a_INV_clk_G0_L8_8/I                |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.006 |  -0.010 |    0.015 | 
     | CTS_ccl_a_INV_clk_G0_L8_8/ZN               |  ^   | CTS_48             | INVD6BWP30P140LVT  | 0.029 |   0.019 |    0.044 | 
     | input_shift_def_0__i_valid_shift_reg_5_/CP |  ^   | CTS_48             | DFQD1BWP30P140LVT  | 0.004 |   0.023 |    0.048 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin input_shift_def_0__i_cmd_shift_reg_41_/CP 
Endpoint:   input_shift_def_0__i_cmd_shift_reg_41_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_cmd[41]                                (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.020
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.059
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |    Net    |       Cell        |  Delay | Arrival | Required | 
     |                                          |      |           |                   |        |  Time   |   Time   | 
     |------------------------------------------+------+-----------+-------------------+--------+---------+----------| 
     | i_cmd[41]                                |  v   | i_cmd[41] |                   |        |   0.060 |    0.035 | 
     | input_shift_def_0__i_cmd_shift_reg_41_/D |  v   | i_cmd[41] | DFQD1BWP30P140LVT | -0.001 |   0.059 |    0.033 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                           |      |                    |                    |       |  Time   |   Time   | 
     |-------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                |                    |       |  -0.152 |   -0.127 | 
     | CTS_cci_INV_clk_G0_L1_2/I                 |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.119 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.114 | 
     | ccpot_FE_USKC1824_CTS_63/I                |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.114 | 
     | ccpot_FE_USKC1824_CTS_63/ZN               |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.110 | 
     | ccpot_FE_USKC1825_CTS_63/I                |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.110 | 
     | ccpot_FE_USKC1825_CTS_63/ZN               |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.100 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                 |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.095 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.088 | 
     | ccpot_FE_USKC1826_CTS_62/I                |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.088 | 
     | ccpot_FE_USKC1826_CTS_62/ZN               |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.084 | 
     | ccpot_FE_USKC1827_CTS_62/I                |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.084 | 
     | ccpot_FE_USKC1827_CTS_62/ZN               |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.078 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                 |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.068 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.063 | 
     | ccpot_FE_USKC1828_CTS_61/I                |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.062 | 
     | ccpot_FE_USKC1828_CTS_61/ZN               |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.057 | 
     | ccpot_FE_USKC1829_CTS_61/I                |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.057 | 
     | ccpot_FE_USKC1829_CTS_61/ZN               |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.050 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I               |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.043 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN              |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.032 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                 |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.022 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.013 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I               |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.012 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN              |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.003 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I               |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.003 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN              |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.009 | 
     | CTS_ccl_a_INV_clk_G0_L8_10/I              |  v   | CTS_51             | INVD8BWP30P140LVT  | 0.009 |  -0.007 |    0.018 | 
     | CTS_ccl_a_INV_clk_G0_L8_10/ZN             |  ^   | CTS_31             | INVD8BWP30P140LVT  | 0.025 |   0.018 |    0.043 | 
     | input_shift_def_0__i_cmd_shift_reg_41_/CP |  ^   | CTS_31             | DFQD1BWP30P140LVT  | 0.003 |   0.020 |    0.046 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_249_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_249_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[249]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.023
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.034
  Arrival Time                  0.060
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        |  Delay | Arrival | Required | 
     |                                            |      |                 |                   |        |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+--------+---------+----------| 
     | i_data_bus[249]                            |  v   | i_data_bus[249] |                   |        |   0.060 |    0.035 | 
     | input_shift_def_0__i_data_shift_reg_249_/D |  v   | i_data_bus[249] | DFQD2BWP30P140LVT | -0.000 |   0.060 |    0.034 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |       Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                   |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+-------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                   |       |  -0.152 |   -0.126 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT | 0.007 |  -0.144 |   -0.119 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT | 0.005 |  -0.140 |   -0.114 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT | 0.000 |  -0.140 |   -0.114 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT | 0.005 |  -0.135 |   -0.110 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT | 0.000 |  -0.135 |   -0.110 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT | 0.010 |  -0.125 |   -0.100 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT | 0.004 |  -0.120 |   -0.095 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT | 0.007 |  -0.113 |   -0.088 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT | 0.000 |  -0.113 |   -0.088 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT | 0.004 |  -0.109 |   -0.084 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT | 0.000 |  -0.109 |   -0.083 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT | 0.006 |  -0.103 |   -0.077 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT | 0.010 |  -0.093 |   -0.067 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT | 0.005 |  -0.088 |   -0.062 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT | 0.000 |  -0.088 |   -0.062 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT | 0.005 |  -0.083 |   -0.057 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT | 0.000 |  -0.082 |   -0.057 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT | 0.007 |  -0.076 |   -0.050 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT | 0.007 |  -0.068 |   -0.043 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT | 0.011 |  -0.057 |   -0.032 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT | 0.010 |  -0.047 |   -0.022 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT | 0.009 |  -0.038 |   -0.013 | 
     | CTS_ccl_INV_clk_G0_L6_6/I                   |  v   | CTS_59             | INVD8BWP30P140LVT | 0.001 |  -0.037 |   -0.012 | 
     | CTS_ccl_INV_clk_G0_L6_6/ZN                  |  ^   | CTS_47             | INVD8BWP30P140LVT | 0.006 |  -0.031 |   -0.005 | 
     | CTS_ccl_a_INV_clk_G0_L7_6/I                 |  ^   | CTS_47             | INVD4BWP30P140LVT | 0.005 |  -0.025 |    0.000 | 
     | CTS_ccl_a_INV_clk_G0_L7_6/ZN                |  v   | CTS_46             | INVD4BWP30P140LVT | 0.010 |  -0.015 |    0.010 | 
     | CTS_ccl_a_INV_clk_G0_L8_7/I                 |  v   | CTS_46             | INVD8BWP30P140LVT | 0.009 |  -0.006 |    0.019 | 
     | CTS_ccl_a_INV_clk_G0_L8_7/ZN                |  ^   | CTS_45             | INVD8BWP30P140LVT | 0.010 |   0.004 |    0.029 | 
     | input_shift_def_0__i_data_shift_reg_249_/CP |  ^   | CTS_45             | DFQD2BWP30P140LVT | 0.019 |   0.023 |    0.048 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_170_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_170_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[170]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.020
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.059
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        |  Delay | Arrival | Required | 
     |                                            |      |                 |                   |        |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+--------+---------+----------| 
     | i_data_bus[170]                            |  v   | i_data_bus[170] |                   |        |   0.060 |    0.034 | 
     | input_shift_def_0__i_data_shift_reg_170_/D |  v   | i_data_bus[170] | DFQD1BWP30P140LVT | -0.001 |   0.059 |    0.033 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.126 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.119 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.114 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.114 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.099 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.095 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.088 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.088 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.083 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.083 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.077 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.067 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.062 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.062 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.057 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.057 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.050 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.042 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.031 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.021 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.012 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.011 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.003 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.003 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.010 | 
     | CTS_ccl_a_INV_clk_G0_L8_11/I                |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.010 |  -0.007 |    0.019 | 
     | CTS_ccl_a_INV_clk_G0_L8_11/ZN               |  ^   | CTS_32             | INVD6BWP30P140LVT  | 0.024 |   0.018 |    0.044 | 
     | input_shift_def_0__i_data_shift_reg_170_/CP |  ^   | CTS_32             | DFQD1BWP30P140LVT  | 0.002 |   0.020 |    0.046 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_168_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_168_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[168]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.021
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.034
  Arrival Time                  0.059
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        |  Delay | Arrival | Required | 
     |                                            |      |                 |                   |        |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+--------+---------+----------| 
     | i_data_bus[168]                            |  v   | i_data_bus[168] |                   |        |   0.060 |    0.034 | 
     | input_shift_def_0__i_data_shift_reg_168_/D |  v   | i_data_bus[168] | DFQD1BWP30P140LVT | -0.001 |   0.059 |    0.034 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.126 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.119 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.114 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.114 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.099 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.095 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.088 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.088 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.083 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.083 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.077 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.067 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.062 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.062 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.057 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.057 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.050 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.042 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.031 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.021 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.012 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.011 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.003 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.003 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.010 | 
     | CTS_ccl_a_INV_clk_G0_L8_11/I                |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.010 |  -0.007 |    0.019 | 
     | CTS_ccl_a_INV_clk_G0_L8_11/ZN               |  ^   | CTS_32             | INVD6BWP30P140LVT  | 0.024 |   0.018 |    0.044 | 
     | input_shift_def_0__i_data_shift_reg_168_/CP |  ^   | CTS_32             | DFQD1BWP30P140LVT  | 0.003 |   0.021 |    0.046 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_162_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_162_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[162]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.020
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.059
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        |  Delay | Arrival | Required | 
     |                                            |      |                 |                   |        |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+--------+---------+----------| 
     | i_data_bus[162]                            |  v   | i_data_bus[162] |                   |        |   0.060 |    0.034 | 
     | input_shift_def_0__i_data_shift_reg_162_/D |  v   | i_data_bus[162] | DFQD1BWP30P140LVT | -0.001 |   0.059 |    0.033 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.126 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.118 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.114 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.114 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.099 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.094 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.083 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.083 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.077 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.067 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.062 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.062 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.057 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.050 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.042 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.031 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.021 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.012 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.011 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.002 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.003 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.010 | 
     | CTS_ccl_a_INV_clk_G0_L8_10/I                |  v   | CTS_51             | INVD8BWP30P140LVT  | 0.009 |  -0.007 |    0.019 | 
     | CTS_ccl_a_INV_clk_G0_L8_10/ZN               |  ^   | CTS_31             | INVD8BWP30P140LVT  | 0.025 |   0.018 |    0.044 | 
     | input_shift_def_0__i_data_shift_reg_162_/CP |  ^   | CTS_31             | DFQD1BWP30P140LVT  | 0.002 |   0.020 |    0.046 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_98_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_98_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[98]                            (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.019
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.034
  Arrival Time                  0.060
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |      Net       |       Cell        | Delay | Arrival | Required | 
     |                                           |      |                |                   |       |  Time   |   Time   | 
     |-------------------------------------------+------+----------------+-------------------+-------+---------+----------| 
     | i_data_bus[98]                            |  v   | i_data_bus[98] |                   |       |   0.060 |    0.034 | 
     | input_shift_def_0__i_data_shift_reg_98_/D |  v   | i_data_bus[98] | DFQD1BWP30P140LVT | 0.000 |   0.060 |    0.034 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                            |      |        |                   |       |  Time   |   Time   | 
     |--------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                        |  ^   | clk    |                   |       |  -0.152 |   -0.126 | 
     | CTS_ccl_INV_clk_G0_L1_1/I                  |  ^   | clk    | INVD2BWP30P140LVT | 0.001 |  -0.151 |   -0.125 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN                 |  v   | CTS_37 | INVD2BWP30P140LVT | 0.009 |  -0.142 |   -0.116 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I                |  v   | CTS_37 | INVD6BWP30P140LVT | 0.002 |  -0.140 |   -0.114 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN               |  ^   | CTS_36 | INVD6BWP30P140LVT | 0.010 |  -0.130 |   -0.104 | 
     | CTS_cdb_INV_clk_G0_L3_1/I                  |  ^   | CTS_36 | INVD2BWP30P140LVT | 0.020 |  -0.111 |   -0.085 | 
     | CTS_cdb_INV_clk_G0_L3_1/ZN                 |  v   | CTS_35 | INVD2BWP30P140LVT | 0.007 |  -0.103 |   -0.077 | 
     | CTS_cdb_INV_clk_G0_L4_1/I                  |  v   | CTS_35 | INVD2BWP30P140LVT | 0.000 |  -0.103 |   -0.077 | 
     | CTS_cdb_INV_clk_G0_L4_1/ZN                 |  ^   | CTS_30 | INVD2BWP30P140LVT | 0.008 |  -0.095 |   -0.069 | 
     | CTS_ccl_INV_clk_G0_L5_1/I                  |  ^   | CTS_30 | INVD4BWP30P140LVT | 0.000 |  -0.095 |   -0.069 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN                 |  v   | CTS_29 | INVD4BWP30P140LVT | 0.007 |  -0.088 |   -0.062 | 
     | CTS_ccl_INV_clk_G0_L6_1/I                  |  v   | CTS_29 | INVD3BWP30P140LVT | 0.001 |  -0.088 |   -0.062 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN                 |  ^   | CTS_9  | INVD3BWP30P140LVT | 0.008 |  -0.079 |   -0.053 | 
     | CTS_ccl_a_INV_clk_G0_L7_3/I                |  ^   | CTS_9  | INVD4BWP30P140LVT | 0.000 |  -0.079 |   -0.053 | 
     | CTS_ccl_a_INV_clk_G0_L7_3/ZN               |  v   | CTS_8  | INVD4BWP30P140LVT | 0.011 |  -0.068 |   -0.042 | 
     | CTS_ccl_a_INV_clk_G0_L8_3/I                |  v   | CTS_8  | INVD8BWP30P140LVT | 0.045 |  -0.024 |    0.002 | 
     | CTS_ccl_a_INV_clk_G0_L8_3/ZN               |  ^   | CTS_7  | INVD8BWP30P140LVT | 0.038 |   0.014 |    0.040 | 
     | input_shift_def_0__i_data_shift_reg_98_/CP |  ^   | CTS_7  | DFQD1BWP30P140LVT | 0.005 |   0.019 |    0.045 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_99_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_99_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[99]                            (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.019
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.034
  Arrival Time                  0.060
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |      Net       |       Cell        | Delay | Arrival | Required | 
     |                                           |      |                |                   |       |  Time   |   Time   | 
     |-------------------------------------------+------+----------------+-------------------+-------+---------+----------| 
     | i_data_bus[99]                            |  v   | i_data_bus[99] |                   |       |   0.060 |    0.034 | 
     | input_shift_def_0__i_data_shift_reg_99_/D |  v   | i_data_bus[99] | DFQD1BWP30P140LVT | 0.000 |   0.060 |    0.034 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                            |      |        |                   |       |  Time   |   Time   | 
     |--------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                        |  ^   | clk    |                   |       |  -0.152 |   -0.126 | 
     | CTS_ccl_INV_clk_G0_L1_1/I                  |  ^   | clk    | INVD2BWP30P140LVT | 0.001 |  -0.151 |   -0.125 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN                 |  v   | CTS_37 | INVD2BWP30P140LVT | 0.009 |  -0.142 |   -0.116 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I                |  v   | CTS_37 | INVD6BWP30P140LVT | 0.002 |  -0.140 |   -0.114 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN               |  ^   | CTS_36 | INVD6BWP30P140LVT | 0.010 |  -0.130 |   -0.104 | 
     | CTS_cdb_INV_clk_G0_L3_1/I                  |  ^   | CTS_36 | INVD2BWP30P140LVT | 0.020 |  -0.111 |   -0.085 | 
     | CTS_cdb_INV_clk_G0_L3_1/ZN                 |  v   | CTS_35 | INVD2BWP30P140LVT | 0.007 |  -0.103 |   -0.077 | 
     | CTS_cdb_INV_clk_G0_L4_1/I                  |  v   | CTS_35 | INVD2BWP30P140LVT | 0.000 |  -0.103 |   -0.077 | 
     | CTS_cdb_INV_clk_G0_L4_1/ZN                 |  ^   | CTS_30 | INVD2BWP30P140LVT | 0.008 |  -0.095 |   -0.069 | 
     | CTS_ccl_INV_clk_G0_L5_1/I                  |  ^   | CTS_30 | INVD4BWP30P140LVT | 0.000 |  -0.095 |   -0.069 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN                 |  v   | CTS_29 | INVD4BWP30P140LVT | 0.007 |  -0.088 |   -0.062 | 
     | CTS_ccl_INV_clk_G0_L6_1/I                  |  v   | CTS_29 | INVD3BWP30P140LVT | 0.001 |  -0.088 |   -0.062 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN                 |  ^   | CTS_9  | INVD3BWP30P140LVT | 0.008 |  -0.079 |   -0.053 | 
     | CTS_ccl_a_INV_clk_G0_L7_3/I                |  ^   | CTS_9  | INVD4BWP30P140LVT | 0.000 |  -0.079 |   -0.053 | 
     | CTS_ccl_a_INV_clk_G0_L7_3/ZN               |  v   | CTS_8  | INVD4BWP30P140LVT | 0.011 |  -0.068 |   -0.042 | 
     | CTS_ccl_a_INV_clk_G0_L8_3/I                |  v   | CTS_8  | INVD8BWP30P140LVT | 0.045 |  -0.024 |    0.002 | 
     | CTS_ccl_a_INV_clk_G0_L8_3/ZN               |  ^   | CTS_7  | INVD8BWP30P140LVT | 0.038 |   0.014 |    0.040 | 
     | input_shift_def_0__i_data_shift_reg_99_/CP |  ^   | CTS_7  | DFQD1BWP30P140LVT | 0.005 |   0.019 |    0.045 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_173_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_173_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[173]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.021
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.059
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        |  Delay | Arrival | Required | 
     |                                            |      |                 |                   |        |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+--------+---------+----------| 
     | i_data_bus[173]                            |  v   | i_data_bus[173] |                   |        |   0.060 |    0.034 | 
     | input_shift_def_0__i_data_shift_reg_173_/D |  v   | i_data_bus[173] | DFQD1BWP30P140LVT | -0.001 |   0.059 |    0.033 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.126 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.118 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.114 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.114 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.099 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.094 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.083 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.083 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.077 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.067 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.062 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.062 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.057 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.050 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.042 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.031 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.021 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.012 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.011 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.002 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.003 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.010 | 
     | CTS_ccl_a_INV_clk_G0_L8_11/I                |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.010 |  -0.007 |    0.019 | 
     | CTS_ccl_a_INV_clk_G0_L8_11/ZN               |  ^   | CTS_32             | INVD6BWP30P140LVT  | 0.024 |   0.018 |    0.044 | 
     | input_shift_def_0__i_data_shift_reg_173_/CP |  ^   | CTS_32             | DFQD1BWP30P140LVT  | 0.003 |   0.021 |    0.047 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_96_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_96_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[96]                            (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.019
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.034
  Arrival Time                  0.060
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |      Net       |       Cell        | Delay | Arrival | Required | 
     |                                           |      |                |                   |       |  Time   |   Time   | 
     |-------------------------------------------+------+----------------+-------------------+-------+---------+----------| 
     | i_data_bus[96]                            |  v   | i_data_bus[96] |                   |       |   0.060 |    0.034 | 
     | input_shift_def_0__i_data_shift_reg_96_/D |  v   | i_data_bus[96] | DFQD1BWP30P140LVT | 0.001 |   0.060 |    0.034 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                            |      |        |                   |       |  Time   |   Time   | 
     |--------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                        |  ^   | clk    |                   |       |  -0.152 |   -0.126 | 
     | CTS_ccl_INV_clk_G0_L1_1/I                  |  ^   | clk    | INVD2BWP30P140LVT | 0.001 |  -0.151 |   -0.125 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN                 |  v   | CTS_37 | INVD2BWP30P140LVT | 0.009 |  -0.142 |   -0.116 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I                |  v   | CTS_37 | INVD6BWP30P140LVT | 0.002 |  -0.140 |   -0.114 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN               |  ^   | CTS_36 | INVD6BWP30P140LVT | 0.010 |  -0.130 |   -0.104 | 
     | CTS_cdb_INV_clk_G0_L3_1/I                  |  ^   | CTS_36 | INVD2BWP30P140LVT | 0.020 |  -0.111 |   -0.084 | 
     | CTS_cdb_INV_clk_G0_L3_1/ZN                 |  v   | CTS_35 | INVD2BWP30P140LVT | 0.007 |  -0.103 |   -0.077 | 
     | CTS_cdb_INV_clk_G0_L4_1/I                  |  v   | CTS_35 | INVD2BWP30P140LVT | 0.000 |  -0.103 |   -0.077 | 
     | CTS_cdb_INV_clk_G0_L4_1/ZN                 |  ^   | CTS_30 | INVD2BWP30P140LVT | 0.008 |  -0.095 |   -0.069 | 
     | CTS_ccl_INV_clk_G0_L5_1/I                  |  ^   | CTS_30 | INVD4BWP30P140LVT | 0.000 |  -0.095 |   -0.069 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN                 |  v   | CTS_29 | INVD4BWP30P140LVT | 0.007 |  -0.088 |   -0.062 | 
     | CTS_ccl_INV_clk_G0_L6_1/I                  |  v   | CTS_29 | INVD3BWP30P140LVT | 0.001 |  -0.088 |   -0.062 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN                 |  ^   | CTS_9  | INVD3BWP30P140LVT | 0.008 |  -0.079 |   -0.053 | 
     | CTS_ccl_a_INV_clk_G0_L7_3/I                |  ^   | CTS_9  | INVD4BWP30P140LVT | 0.000 |  -0.079 |   -0.053 | 
     | CTS_ccl_a_INV_clk_G0_L7_3/ZN               |  v   | CTS_8  | INVD4BWP30P140LVT | 0.011 |  -0.068 |   -0.042 | 
     | CTS_ccl_a_INV_clk_G0_L8_3/I                |  v   | CTS_8  | INVD8BWP30P140LVT | 0.045 |  -0.024 |    0.002 | 
     | CTS_ccl_a_INV_clk_G0_L8_3/ZN               |  ^   | CTS_7  | INVD8BWP30P140LVT | 0.038 |   0.014 |    0.040 | 
     | input_shift_def_0__i_data_shift_reg_96_/CP |  ^   | CTS_7  | DFQD1BWP30P140LVT | 0.005 |   0.019 |    0.045 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_169_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_169_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[169]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.021
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.059
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        |  Delay | Arrival | Required | 
     |                                            |      |                 |                   |        |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+--------+---------+----------| 
     | i_data_bus[169]                            |  v   | i_data_bus[169] |                   |        |   0.060 |    0.034 | 
     | input_shift_def_0__i_data_shift_reg_169_/D |  v   | i_data_bus[169] | DFQD1BWP30P140LVT | -0.001 |   0.059 |    0.033 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.126 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.118 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.099 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.094 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.083 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.083 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.077 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.067 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.062 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.062 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.049 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.042 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.031 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.021 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.012 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.011 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.002 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.003 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.010 | 
     | CTS_ccl_a_INV_clk_G0_L8_11/I                |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.010 |  -0.007 |    0.020 | 
     | CTS_ccl_a_INV_clk_G0_L8_11/ZN               |  ^   | CTS_32             | INVD6BWP30P140LVT  | 0.024 |   0.018 |    0.044 | 
     | input_shift_def_0__i_data_shift_reg_169_/CP |  ^   | CTS_32             | DFQD1BWP30P140LVT  | 0.003 |   0.021 |    0.047 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_97_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_97_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_data_bus[97]                            (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.019
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.034
  Arrival Time                  0.061
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |      Net       |       Cell        | Delay | Arrival | Required | 
     |                                           |      |                |                   |       |  Time   |   Time   | 
     |-------------------------------------------+------+----------------+-------------------+-------+---------+----------| 
     | i_data_bus[97]                            |  v   | i_data_bus[97] |                   |       |   0.060 |    0.034 | 
     | input_shift_def_0__i_data_shift_reg_97_/D |  v   | i_data_bus[97] | DFQD1BWP30P140LVT | 0.001 |   0.061 |    0.034 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                            |      |        |                   |       |  Time   |   Time   | 
     |--------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                        |  ^   | clk    |                   |       |  -0.152 |   -0.126 | 
     | CTS_ccl_INV_clk_G0_L1_1/I                  |  ^   | clk    | INVD2BWP30P140LVT | 0.001 |  -0.151 |   -0.125 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN                 |  v   | CTS_37 | INVD2BWP30P140LVT | 0.009 |  -0.142 |   -0.116 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I                |  v   | CTS_37 | INVD6BWP30P140LVT | 0.002 |  -0.140 |   -0.114 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN               |  ^   | CTS_36 | INVD6BWP30P140LVT | 0.010 |  -0.130 |   -0.104 | 
     | CTS_cdb_INV_clk_G0_L3_1/I                  |  ^   | CTS_36 | INVD2BWP30P140LVT | 0.020 |  -0.111 |   -0.084 | 
     | CTS_cdb_INV_clk_G0_L3_1/ZN                 |  v   | CTS_35 | INVD2BWP30P140LVT | 0.007 |  -0.103 |   -0.077 | 
     | CTS_cdb_INV_clk_G0_L4_1/I                  |  v   | CTS_35 | INVD2BWP30P140LVT | 0.000 |  -0.103 |   -0.077 | 
     | CTS_cdb_INV_clk_G0_L4_1/ZN                 |  ^   | CTS_30 | INVD2BWP30P140LVT | 0.008 |  -0.095 |   -0.069 | 
     | CTS_ccl_INV_clk_G0_L5_1/I                  |  ^   | CTS_30 | INVD4BWP30P140LVT | 0.000 |  -0.095 |   -0.069 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN                 |  v   | CTS_29 | INVD4BWP30P140LVT | 0.007 |  -0.088 |   -0.062 | 
     | CTS_ccl_INV_clk_G0_L6_1/I                  |  v   | CTS_29 | INVD3BWP30P140LVT | 0.001 |  -0.088 |   -0.062 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN                 |  ^   | CTS_9  | INVD3BWP30P140LVT | 0.008 |  -0.079 |   -0.053 | 
     | CTS_ccl_a_INV_clk_G0_L7_3/I                |  ^   | CTS_9  | INVD4BWP30P140LVT | 0.000 |  -0.079 |   -0.053 | 
     | CTS_ccl_a_INV_clk_G0_L7_3/ZN               |  v   | CTS_8  | INVD4BWP30P140LVT | 0.011 |  -0.068 |   -0.042 | 
     | CTS_ccl_a_INV_clk_G0_L8_3/I                |  v   | CTS_8  | INVD8BWP30P140LVT | 0.045 |  -0.024 |    0.003 | 
     | CTS_ccl_a_INV_clk_G0_L8_3/ZN               |  ^   | CTS_7  | INVD8BWP30P140LVT | 0.038 |   0.014 |    0.040 | 
     | input_shift_def_0__i_data_shift_reg_97_/CP |  ^   | CTS_7  | DFQD1BWP30P140LVT | 0.005 |   0.019 |    0.045 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin input_shift_def_0__i_cmd_shift_reg_42_/CP 
Endpoint:   input_shift_def_0__i_cmd_shift_reg_42_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_cmd[42]                                (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.020
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.059
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |    Net    |       Cell        |  Delay | Arrival | Required | 
     |                                          |      |           |                   |        |  Time   |   Time   | 
     |------------------------------------------+------+-----------+-------------------+--------+---------+----------| 
     | i_cmd[42]                                |  v   | i_cmd[42] |                   |        |   0.060 |    0.034 | 
     | input_shift_def_0__i_cmd_shift_reg_42_/D |  v   | i_cmd[42] | DFQD1BWP30P140LVT | -0.001 |   0.059 |    0.033 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                           |      |                    |                    |       |  Time   |   Time   | 
     |-------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                |                    |       |  -0.152 |   -0.126 | 
     | CTS_cci_INV_clk_G0_L1_2/I                 |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.118 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/I                |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/ZN               |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/I                |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/ZN               |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.099 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                 |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.094 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/I                |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/ZN               |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.083 | 
     | ccpot_FE_USKC1827_CTS_62/I                |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.083 | 
     | ccpot_FE_USKC1827_CTS_62/ZN               |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.077 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                 |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.067 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.062 | 
     | ccpot_FE_USKC1828_CTS_61/I                |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/ZN               |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/I                |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/ZN               |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.049 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I               |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.042 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN              |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.031 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                 |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.021 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.012 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I               |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.011 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN              |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.002 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I               |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.004 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN              |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.010 | 
     | CTS_ccl_a_INV_clk_G0_L8_10/I              |  v   | CTS_51             | INVD8BWP30P140LVT  | 0.009 |  -0.007 |    0.019 | 
     | CTS_ccl_a_INV_clk_G0_L8_10/ZN             |  ^   | CTS_31             | INVD8BWP30P140LVT  | 0.025 |   0.018 |    0.044 | 
     | input_shift_def_0__i_cmd_shift_reg_42_/CP |  ^   | CTS_31             | DFQD1BWP30P140LVT  | 0.003 |   0.020 |    0.047 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_247_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_247_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[247]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.023
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.059
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        |  Delay | Arrival | Required | 
     |                                            |      |                 |                   |        |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+--------+---------+----------| 
     | i_data_bus[247]                            |  v   | i_data_bus[247] |                   |        |   0.060 |    0.034 | 
     | input_shift_def_0__i_data_shift_reg_247_/D |  v   | i_data_bus[247] | DFQD2BWP30P140LVT | -0.001 |   0.059 |    0.033 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |       Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                   |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+-------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                   |       |  -0.152 |   -0.126 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT | 0.007 |  -0.144 |   -0.118 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT | 0.005 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT | 0.000 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT | 0.005 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT | 0.000 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT | 0.010 |  -0.125 |   -0.099 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT | 0.004 |  -0.120 |   -0.094 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT | 0.007 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT | 0.000 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT | 0.004 |  -0.109 |   -0.083 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT | 0.000 |  -0.109 |   -0.083 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT | 0.006 |  -0.103 |   -0.077 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT | 0.010 |  -0.093 |   -0.067 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT | 0.005 |  -0.088 |   -0.062 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT | 0.000 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT | 0.005 |  -0.083 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT | 0.000 |  -0.082 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT | 0.007 |  -0.076 |   -0.049 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT | 0.007 |  -0.068 |   -0.042 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT | 0.011 |  -0.057 |   -0.031 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT | 0.010 |  -0.047 |   -0.021 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT | 0.009 |  -0.038 |   -0.012 | 
     | CTS_ccl_INV_clk_G0_L6_6/I                   |  v   | CTS_59             | INVD8BWP30P140LVT | 0.001 |  -0.037 |   -0.011 | 
     | CTS_ccl_INV_clk_G0_L6_6/ZN                  |  ^   | CTS_47             | INVD8BWP30P140LVT | 0.006 |  -0.031 |   -0.004 | 
     | CTS_ccl_a_INV_clk_G0_L7_6/I                 |  ^   | CTS_47             | INVD4BWP30P140LVT | 0.005 |  -0.025 |    0.001 | 
     | CTS_ccl_a_INV_clk_G0_L7_6/ZN                |  v   | CTS_46             | INVD4BWP30P140LVT | 0.010 |  -0.015 |    0.011 | 
     | CTS_ccl_a_INV_clk_G0_L8_7/I                 |  v   | CTS_46             | INVD8BWP30P140LVT | 0.009 |  -0.006 |    0.020 | 
     | CTS_ccl_a_INV_clk_G0_L8_7/ZN                |  ^   | CTS_45             | INVD8BWP30P140LVT | 0.010 |   0.004 |    0.030 | 
     | input_shift_def_0__i_data_shift_reg_247_/CP |  ^   | CTS_45             | DFQD2BWP30P140LVT | 0.019 |   0.023 |    0.049 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_248_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_248_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[248]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.023
+ Hold                          0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.059
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        |  Delay | Arrival | Required | 
     |                                            |      |                 |                   |        |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+--------+---------+----------| 
     | i_data_bus[248]                            |  v   | i_data_bus[248] |                   |        |   0.060 |    0.034 | 
     | input_shift_def_0__i_data_shift_reg_248_/D |  v   | i_data_bus[248] | DFQD2BWP30P140LVT | -0.001 |   0.059 |    0.033 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |       Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                   |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+-------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                   |       |  -0.152 |   -0.125 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT | 0.007 |  -0.144 |   -0.118 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT | 0.005 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT | 0.000 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT | 0.005 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT | 0.000 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT | 0.010 |  -0.125 |   -0.099 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT | 0.004 |  -0.120 |   -0.094 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT | 0.007 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT | 0.000 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT | 0.004 |  -0.109 |   -0.083 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT | 0.000 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT | 0.006 |  -0.103 |   -0.076 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT | 0.010 |  -0.093 |   -0.066 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT | 0.005 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT | 0.000 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT | 0.005 |  -0.083 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT | 0.000 |  -0.082 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT | 0.007 |  -0.076 |   -0.049 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT | 0.007 |  -0.068 |   -0.042 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT | 0.011 |  -0.057 |   -0.031 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT | 0.010 |  -0.047 |   -0.021 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT | 0.009 |  -0.038 |   -0.012 | 
     | CTS_ccl_INV_clk_G0_L6_6/I                   |  v   | CTS_59             | INVD8BWP30P140LVT | 0.001 |  -0.037 |   -0.011 | 
     | CTS_ccl_INV_clk_G0_L6_6/ZN                  |  ^   | CTS_47             | INVD8BWP30P140LVT | 0.006 |  -0.031 |   -0.004 | 
     | CTS_ccl_a_INV_clk_G0_L7_6/I                 |  ^   | CTS_47             | INVD4BWP30P140LVT | 0.005 |  -0.025 |    0.001 | 
     | CTS_ccl_a_INV_clk_G0_L7_6/ZN                |  v   | CTS_46             | INVD4BWP30P140LVT | 0.010 |  -0.015 |    0.011 | 
     | CTS_ccl_a_INV_clk_G0_L8_7/I                 |  v   | CTS_46             | INVD8BWP30P140LVT | 0.009 |  -0.006 |    0.020 | 
     | CTS_ccl_a_INV_clk_G0_L8_7/ZN                |  ^   | CTS_45             | INVD8BWP30P140LVT | 0.010 |   0.004 |    0.030 | 
     | input_shift_def_0__i_data_shift_reg_248_/CP |  ^   | CTS_45             | DFQD2BWP30P140LVT | 0.019 |   0.023 |    0.049 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_178_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_178_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[178]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.020
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.032
  Arrival Time                  0.058
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        |  Delay | Arrival | Required | 
     |                                            |      |                 |                   |        |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+--------+---------+----------| 
     | i_data_bus[178]                            |  v   | i_data_bus[178] |                   |        |   0.060 |    0.034 | 
     | input_shift_def_0__i_data_shift_reg_178_/D |  v   | i_data_bus[178] | DFQD1BWP30P140LVT | -0.002 |   0.058 |    0.032 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.125 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.118 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.099 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.094 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.083 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.076 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.066 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.049 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.042 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.031 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.021 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.012 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.010 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.002 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.004 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.010 | 
     | CTS_ccl_a_INV_clk_G0_L8_11/I                |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.010 |  -0.007 |    0.020 | 
     | CTS_ccl_a_INV_clk_G0_L8_11/ZN               |  ^   | CTS_32             | INVD6BWP30P140LVT  | 0.024 |   0.018 |    0.044 | 
     | input_shift_def_0__i_data_shift_reg_178_/CP |  ^   | CTS_32             | DFQD1BWP30P140LVT  | 0.002 |   0.020 |    0.047 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_146_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_146_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[146]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.019
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.034
  Arrival Time                  0.060
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        | Delay | Arrival | Required | 
     |                                            |      |                 |                   |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+-------+---------+----------| 
     | i_data_bus[146]                            |  v   | i_data_bus[146] |                   |       |   0.060 |    0.034 | 
     | input_shift_def_0__i_data_shift_reg_146_/D |  v   | i_data_bus[146] | DFQD1BWP30P140LVT | 0.000 |   0.060 |    0.034 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.125 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.118 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.099 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.094 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.083 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.076 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.066 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.049 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.042 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.031 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.021 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.012 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.010 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.002 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.004 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.010 | 
     | CTS_ccl_a_INV_clk_G0_L8_9/I                 |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.003 |  -0.013 |    0.013 | 
     | CTS_ccl_a_INV_clk_G0_L8_9/ZN                |  ^   | CTS_49             | INVD6BWP30P140LVT  | 0.027 |   0.014 |    0.040 | 
     | input_shift_def_0__i_data_shift_reg_146_/CP |  ^   | CTS_49             | DFQD1BWP30P140LVT  | 0.005 |   0.019 |    0.045 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_100_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_100_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[100]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.019
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.034
  Arrival Time                  0.060
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        | Delay | Arrival | Required | 
     |                                            |      |                 |                   |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+-------+---------+----------| 
     | i_data_bus[100]                            |  v   | i_data_bus[100] |                   |       |   0.060 |    0.034 | 
     | input_shift_def_0__i_data_shift_reg_100_/D |  v   | i_data_bus[100] | DFQD1BWP30P140LVT | 0.000 |   0.060 |    0.034 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                             |      |        |                   |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk    |                   |       |  -0.152 |   -0.125 | 
     | CTS_ccl_INV_clk_G0_L1_1/I                   |  ^   | clk    | INVD2BWP30P140LVT | 0.001 |  -0.151 |   -0.125 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN                  |  v   | CTS_37 | INVD2BWP30P140LVT | 0.009 |  -0.142 |   -0.115 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I                 |  v   | CTS_37 | INVD6BWP30P140LVT | 0.002 |  -0.140 |   -0.114 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN                |  ^   | CTS_36 | INVD6BWP30P140LVT | 0.010 |  -0.130 |   -0.104 | 
     | CTS_cdb_INV_clk_G0_L3_1/I                   |  ^   | CTS_36 | INVD2BWP30P140LVT | 0.020 |  -0.111 |   -0.084 | 
     | CTS_cdb_INV_clk_G0_L3_1/ZN                  |  v   | CTS_35 | INVD2BWP30P140LVT | 0.007 |  -0.103 |   -0.077 | 
     | CTS_cdb_INV_clk_G0_L4_1/I                   |  v   | CTS_35 | INVD2BWP30P140LVT | 0.000 |  -0.103 |   -0.077 | 
     | CTS_cdb_INV_clk_G0_L4_1/ZN                  |  ^   | CTS_30 | INVD2BWP30P140LVT | 0.008 |  -0.095 |   -0.069 | 
     | CTS_ccl_INV_clk_G0_L5_1/I                   |  ^   | CTS_30 | INVD4BWP30P140LVT | 0.000 |  -0.095 |   -0.069 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN                  |  v   | CTS_29 | INVD4BWP30P140LVT | 0.007 |  -0.088 |   -0.062 | 
     | CTS_ccl_INV_clk_G0_L6_1/I                   |  v   | CTS_29 | INVD3BWP30P140LVT | 0.001 |  -0.088 |   -0.061 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN                  |  ^   | CTS_9  | INVD3BWP30P140LVT | 0.008 |  -0.079 |   -0.053 | 
     | CTS_ccl_a_INV_clk_G0_L7_3/I                 |  ^   | CTS_9  | INVD4BWP30P140LVT | 0.000 |  -0.079 |   -0.053 | 
     | CTS_ccl_a_INV_clk_G0_L7_3/ZN                |  v   | CTS_8  | INVD4BWP30P140LVT | 0.011 |  -0.068 |   -0.042 | 
     | CTS_ccl_a_INV_clk_G0_L8_3/I                 |  v   | CTS_8  | INVD8BWP30P140LVT | 0.045 |  -0.024 |    0.003 | 
     | CTS_ccl_a_INV_clk_G0_L8_3/ZN                |  ^   | CTS_7  | INVD8BWP30P140LVT | 0.038 |   0.014 |    0.040 | 
     | input_shift_def_0__i_data_shift_reg_100_/CP |  ^   | CTS_7  | DFQD1BWP30P140LVT | 0.005 |   0.019 |    0.045 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_171_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_171_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[171]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.020
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.059
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        |  Delay | Arrival | Required | 
     |                                            |      |                 |                   |        |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+--------+---------+----------| 
     | i_data_bus[171]                            |  v   | i_data_bus[171] |                   |        |   0.060 |    0.034 | 
     | input_shift_def_0__i_data_shift_reg_171_/D |  v   | i_data_bus[171] | DFQD1BWP30P140LVT | -0.001 |   0.059 |    0.033 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.125 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.118 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.098 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.094 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.083 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.076 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.066 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.049 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.042 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.031 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.021 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.012 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.010 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.002 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.004 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.010 | 
     | CTS_ccl_a_INV_clk_G0_L8_10/I                |  v   | CTS_51             | INVD8BWP30P140LVT  | 0.009 |  -0.007 |    0.019 | 
     | CTS_ccl_a_INV_clk_G0_L8_10/ZN               |  ^   | CTS_31             | INVD8BWP30P140LVT  | 0.025 |   0.018 |    0.044 | 
     | input_shift_def_0__i_data_shift_reg_171_/CP |  ^   | CTS_31             | DFQD1BWP30P140LVT  | 0.002 |   0.020 |    0.046 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_101_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_101_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[101]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.019
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.034
  Arrival Time                  0.060
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        | Delay | Arrival | Required | 
     |                                            |      |                 |                   |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+-------+---------+----------| 
     | i_data_bus[101]                            |  v   | i_data_bus[101] |                   |       |   0.060 |    0.034 | 
     | input_shift_def_0__i_data_shift_reg_101_/D |  v   | i_data_bus[101] | DFQD1BWP30P140LVT | 0.000 |   0.060 |    0.034 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                             |      |        |                   |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk    |                   |       |  -0.152 |   -0.125 | 
     | CTS_ccl_INV_clk_G0_L1_1/I                   |  ^   | clk    | INVD2BWP30P140LVT | 0.001 |  -0.151 |   -0.125 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN                  |  v   | CTS_37 | INVD2BWP30P140LVT | 0.009 |  -0.142 |   -0.115 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I                 |  v   | CTS_37 | INVD6BWP30P140LVT | 0.002 |  -0.140 |   -0.114 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN                |  ^   | CTS_36 | INVD6BWP30P140LVT | 0.010 |  -0.130 |   -0.104 | 
     | CTS_cdb_INV_clk_G0_L3_1/I                   |  ^   | CTS_36 | INVD2BWP30P140LVT | 0.020 |  -0.111 |   -0.084 | 
     | CTS_cdb_INV_clk_G0_L3_1/ZN                  |  v   | CTS_35 | INVD2BWP30P140LVT | 0.007 |  -0.103 |   -0.077 | 
     | CTS_cdb_INV_clk_G0_L4_1/I                   |  v   | CTS_35 | INVD2BWP30P140LVT | 0.000 |  -0.103 |   -0.077 | 
     | CTS_cdb_INV_clk_G0_L4_1/ZN                  |  ^   | CTS_30 | INVD2BWP30P140LVT | 0.008 |  -0.095 |   -0.069 | 
     | CTS_ccl_INV_clk_G0_L5_1/I                   |  ^   | CTS_30 | INVD4BWP30P140LVT | 0.000 |  -0.095 |   -0.069 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN                  |  v   | CTS_29 | INVD4BWP30P140LVT | 0.007 |  -0.088 |   -0.062 | 
     | CTS_ccl_INV_clk_G0_L6_1/I                   |  v   | CTS_29 | INVD3BWP30P140LVT | 0.001 |  -0.088 |   -0.061 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN                  |  ^   | CTS_9  | INVD3BWP30P140LVT | 0.008 |  -0.079 |   -0.053 | 
     | CTS_ccl_a_INV_clk_G0_L7_3/I                 |  ^   | CTS_9  | INVD4BWP30P140LVT | 0.000 |  -0.079 |   -0.053 | 
     | CTS_ccl_a_INV_clk_G0_L7_3/ZN                |  v   | CTS_8  | INVD4BWP30P140LVT | 0.011 |  -0.068 |   -0.042 | 
     | CTS_ccl_a_INV_clk_G0_L8_3/I                 |  v   | CTS_8  | INVD8BWP30P140LVT | 0.045 |  -0.024 |    0.003 | 
     | CTS_ccl_a_INV_clk_G0_L8_3/ZN                |  ^   | CTS_7  | INVD8BWP30P140LVT | 0.038 |   0.014 |    0.040 | 
     | input_shift_def_0__i_data_shift_reg_101_/CP |  ^   | CTS_7  | DFQD1BWP30P140LVT | 0.005 |   0.019 |    0.045 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_175_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_175_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[175]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.020
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.059
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        |  Delay | Arrival | Required | 
     |                                            |      |                 |                   |        |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+--------+---------+----------| 
     | i_data_bus[175]                            |  v   | i_data_bus[175] |                   |        |   0.060 |    0.034 | 
     | input_shift_def_0__i_data_shift_reg_175_/D |  v   | i_data_bus[175] | DFQD1BWP30P140LVT | -0.001 |   0.059 |    0.033 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.125 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.118 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.098 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.094 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.083 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.076 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.066 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.049 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.042 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.031 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.021 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.012 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.010 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.002 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.004 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.010 | 
     | CTS_ccl_a_INV_clk_G0_L8_11/I                |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.010 |  -0.007 |    0.020 | 
     | CTS_ccl_a_INV_clk_G0_L8_11/ZN               |  ^   | CTS_32             | INVD6BWP30P140LVT  | 0.024 |   0.018 |    0.044 | 
     | input_shift_def_0__i_data_shift_reg_175_/CP |  ^   | CTS_32             | DFQD1BWP30P140LVT  | 0.002 |   0.020 |    0.047 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_174_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_174_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[174]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.021
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.034
  Arrival Time                  0.060
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        | Delay | Arrival | Required | 
     |                                            |      |                 |                   |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+-------+---------+----------| 
     | i_data_bus[174]                            |  v   | i_data_bus[174] |                   |       |   0.060 |    0.034 | 
     | input_shift_def_0__i_data_shift_reg_174_/D |  v   | i_data_bus[174] | DFQD1BWP30P140LVT | 0.000 |   0.060 |    0.034 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.125 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.118 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.098 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.094 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.076 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.066 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.049 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.042 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.031 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.020 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.012 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.010 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.002 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.004 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.010 | 
     | CTS_ccl_a_INV_clk_G0_L8_11/I                |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.010 |  -0.007 |    0.020 | 
     | CTS_ccl_a_INV_clk_G0_L8_11/ZN               |  ^   | CTS_32             | INVD6BWP30P140LVT  | 0.024 |   0.018 |    0.044 | 
     | input_shift_def_0__i_data_shift_reg_174_/CP |  ^   | CTS_32             | DFQD1BWP30P140LVT  | 0.003 |   0.021 |    0.048 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_180_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_180_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[180]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.021
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.060
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        |  Delay | Arrival | Required | 
     |                                            |      |                 |                   |        |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+--------+---------+----------| 
     | i_data_bus[180]                            |  v   | i_data_bus[180] |                   |        |   0.060 |    0.033 | 
     | input_shift_def_0__i_data_shift_reg_180_/D |  v   | i_data_bus[180] | DFQD1BWP30P140LVT | -0.000 |   0.060 |    0.033 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.125 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.118 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.098 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.094 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.076 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.066 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.049 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.042 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.031 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.020 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.012 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.010 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.002 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.004 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.010 | 
     | CTS_ccl_a_INV_clk_G0_L8_11/I                |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.010 |  -0.007 |    0.020 | 
     | CTS_ccl_a_INV_clk_G0_L8_11/ZN               |  ^   | CTS_32             | INVD6BWP30P140LVT  | 0.024 |   0.018 |    0.044 | 
     | input_shift_def_0__i_data_shift_reg_180_/CP |  ^   | CTS_32             | DFQD1BWP30P140LVT  | 0.003 |   0.021 |    0.048 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_147_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_147_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[147]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.019
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.034
  Arrival Time                  0.060
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        | Delay | Arrival | Required | 
     |                                            |      |                 |                   |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+-------+---------+----------| 
     | i_data_bus[147]                            |  v   | i_data_bus[147] |                   |       |   0.060 |    0.033 | 
     | input_shift_def_0__i_data_shift_reg_147_/D |  v   | i_data_bus[147] | DFQD1BWP30P140LVT | 0.000 |   0.060 |    0.034 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.125 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.118 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.109 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.098 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.094 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.076 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.066 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.049 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.042 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.031 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.020 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.012 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.010 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.002 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.004 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.010 | 
     | CTS_ccl_a_INV_clk_G0_L8_9/I                 |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.003 |  -0.013 |    0.013 | 
     | CTS_ccl_a_INV_clk_G0_L8_9/ZN                |  ^   | CTS_49             | INVD6BWP30P140LVT  | 0.027 |   0.014 |    0.040 | 
     | input_shift_def_0__i_data_shift_reg_147_/CP |  ^   | CTS_49             | DFQD1BWP30P140LVT  | 0.005 |   0.019 |    0.046 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin input_shift_def_0__i_cmd_shift_reg_24_/CP 
Endpoint:   input_shift_def_0__i_cmd_shift_reg_24_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_cmd[24]                                (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.019
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.034
  Arrival Time                  0.061
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |    Net    |       Cell        | Delay | Arrival | Required | 
     |                                          |      |           |                   |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------+-------------------+-------+---------+----------| 
     | i_cmd[24]                                |  v   | i_cmd[24] |                   |       |   0.060 |    0.033 | 
     | input_shift_def_0__i_cmd_shift_reg_24_/D |  v   | i_cmd[24] | DFQD1BWP30P140LVT | 0.001 |   0.061 |    0.034 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |  Net   |       Cell        | Delay | Arrival | Required | 
     |                                           |      |        |                   |       |  Time   |   Time   | 
     |-------------------------------------------+------+--------+-------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk    |                   |       |  -0.152 |   -0.125 | 
     | CTS_ccl_INV_clk_G0_L1_1/I                 |  ^   | clk    | INVD2BWP30P140LVT | 0.001 |  -0.151 |   -0.125 | 
     | CTS_ccl_INV_clk_G0_L1_1/ZN                |  v   | CTS_37 | INVD2BWP30P140LVT | 0.009 |  -0.142 |   -0.115 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/I               |  v   | CTS_37 | INVD6BWP30P140LVT | 0.002 |  -0.140 |   -0.113 | 
     | CTS_ccl_a_INV_clk_G0_L2_1/ZN              |  ^   | CTS_36 | INVD6BWP30P140LVT | 0.010 |  -0.130 |   -0.104 | 
     | CTS_cdb_INV_clk_G0_L3_1/I                 |  ^   | CTS_36 | INVD2BWP30P140LVT | 0.020 |  -0.111 |   -0.084 | 
     | CTS_cdb_INV_clk_G0_L3_1/ZN                |  v   | CTS_35 | INVD2BWP30P140LVT | 0.007 |  -0.103 |   -0.077 | 
     | CTS_cdb_INV_clk_G0_L4_1/I                 |  v   | CTS_35 | INVD2BWP30P140LVT | 0.000 |  -0.103 |   -0.077 | 
     | CTS_cdb_INV_clk_G0_L4_1/ZN                |  ^   | CTS_30 | INVD2BWP30P140LVT | 0.008 |  -0.095 |   -0.069 | 
     | CTS_ccl_INV_clk_G0_L5_1/I                 |  ^   | CTS_30 | INVD4BWP30P140LVT | 0.000 |  -0.095 |   -0.069 | 
     | CTS_ccl_INV_clk_G0_L5_1/ZN                |  v   | CTS_29 | INVD4BWP30P140LVT | 0.007 |  -0.088 |   -0.062 | 
     | CTS_ccl_INV_clk_G0_L6_1/I                 |  v   | CTS_29 | INVD3BWP30P140LVT | 0.001 |  -0.088 |   -0.061 | 
     | CTS_ccl_INV_clk_G0_L6_1/ZN                |  ^   | CTS_9  | INVD3BWP30P140LVT | 0.008 |  -0.079 |   -0.053 | 
     | CTS_ccl_a_INV_clk_G0_L7_3/I               |  ^   | CTS_9  | INVD4BWP30P140LVT | 0.000 |  -0.079 |   -0.053 | 
     | CTS_ccl_a_INV_clk_G0_L7_3/ZN              |  v   | CTS_8  | INVD4BWP30P140LVT | 0.011 |  -0.068 |   -0.042 | 
     | CTS_ccl_a_INV_clk_G0_L8_3/I               |  v   | CTS_8  | INVD8BWP30P140LVT | 0.045 |  -0.024 |    0.003 | 
     | CTS_ccl_a_INV_clk_G0_L8_3/ZN              |  ^   | CTS_7  | INVD8BWP30P140LVT | 0.038 |   0.014 |    0.040 | 
     | input_shift_def_0__i_cmd_shift_reg_24_/CP |  ^   | CTS_7  | DFQD1BWP30P140LVT | 0.005 |   0.019 |    0.046 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin input_shift_def_0__i_cmd_shift_reg_37_/CP 
Endpoint:   input_shift_def_0__i_cmd_shift_reg_37_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_cmd[37]                                (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.019
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.034
  Arrival Time                  0.061
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |    Net    |       Cell        | Delay | Arrival | Required | 
     |                                          |      |           |                   |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------+-------------------+-------+---------+----------| 
     | i_cmd[37]                                |  v   | i_cmd[37] |                   |       |   0.060 |    0.033 | 
     | input_shift_def_0__i_cmd_shift_reg_37_/D |  v   | i_cmd[37] | DFQD1BWP30P140LVT | 0.001 |   0.061 |    0.034 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                           |      |                    |                    |       |  Time   |   Time   | 
     |-------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                |                    |       |  -0.152 |   -0.125 | 
     | CTS_cci_INV_clk_G0_L1_2/I                 |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.118 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/I                |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/ZN               |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/I                |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/ZN               |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.098 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                 |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.094 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/I                |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/ZN               |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/I                |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/ZN               |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.076 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                 |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.066 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/I                |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/ZN               |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/I                |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/ZN               |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.049 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I               |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.041 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN              |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.030 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                 |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.020 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.011 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I               |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.010 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN              |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.002 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I               |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.004 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN              |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.011 | 
     | CTS_ccl_a_INV_clk_G0_L8_9/I               |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.003 |  -0.013 |    0.013 | 
     | CTS_ccl_a_INV_clk_G0_L8_9/ZN              |  ^   | CTS_49             | INVD6BWP30P140LVT  | 0.027 |   0.014 |    0.041 | 
     | input_shift_def_0__i_cmd_shift_reg_37_/CP |  ^   | CTS_49             | DFQD1BWP30P140LVT  | 0.005 |   0.019 |    0.046 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_148_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_148_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[148]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.019
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.034
  Arrival Time                  0.061
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        | Delay | Arrival | Required | 
     |                                            |      |                 |                   |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+-------+---------+----------| 
     | i_data_bus[148]                            |  v   | i_data_bus[148] |                   |       |   0.060 |    0.033 | 
     | input_shift_def_0__i_data_shift_reg_148_/D |  v   | i_data_bus[148] | DFQD1BWP30P140LVT | 0.001 |   0.061 |    0.034 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.125 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.117 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.098 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.094 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.076 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.066 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.049 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.041 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.030 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.020 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.011 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.010 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.002 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.004 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.011 | 
     | CTS_ccl_a_INV_clk_G0_L8_9/I                 |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.003 |  -0.013 |    0.014 | 
     | CTS_ccl_a_INV_clk_G0_L8_9/ZN                |  ^   | CTS_49             | INVD6BWP30P140LVT  | 0.027 |   0.014 |    0.041 | 
     | input_shift_def_0__i_data_shift_reg_148_/CP |  ^   | CTS_49             | DFQD1BWP30P140LVT  | 0.005 |   0.019 |    0.046 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_161_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_161_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[161]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.021
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.034
  Arrival Time                  0.061
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        | Delay | Arrival | Required | 
     |                                            |      |                 |                   |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+-------+---------+----------| 
     | i_data_bus[161]                            |  v   | i_data_bus[161] |                   |       |   0.060 |    0.033 | 
     | input_shift_def_0__i_data_shift_reg_161_/D |  v   | i_data_bus[161] | DFQD1BWP30P140LVT | 0.001 |   0.061 |    0.034 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.125 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.117 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.098 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.094 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.087 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.076 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.066 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.049 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.041 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.030 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.020 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.011 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.010 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.001 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.004 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.011 | 
     | CTS_ccl_a_INV_clk_G0_L8_10/I                |  v   | CTS_51             | INVD8BWP30P140LVT  | 0.009 |  -0.007 |    0.019 | 
     | CTS_ccl_a_INV_clk_G0_L8_10/ZN               |  ^   | CTS_31             | INVD8BWP30P140LVT  | 0.025 |   0.018 |    0.044 | 
     | input_shift_def_0__i_data_shift_reg_161_/CP |  ^   | CTS_31             | DFQD1BWP30P140LVT  | 0.003 |   0.021 |    0.048 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin input_shift_def_0__i_cmd_shift_reg_43_/CP 
Endpoint:   input_shift_def_0__i_cmd_shift_reg_43_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_cmd[43]                                (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.020
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.032
  Arrival Time                  0.059
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |    Net    |       Cell        |  Delay | Arrival | Required | 
     |                                          |      |           |                   |        |  Time   |   Time   | 
     |------------------------------------------+------+-----------+-------------------+--------+---------+----------| 
     | i_cmd[43]                                |  v   | i_cmd[43] |                   |        |   0.060 |    0.033 | 
     | input_shift_def_0__i_cmd_shift_reg_43_/D |  v   | i_cmd[43] | DFQD1BWP30P140LVT | -0.001 |   0.059 |    0.032 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                           |      |                    |                    |       |  Time   |   Time   | 
     |-------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                |                    |       |  -0.152 |   -0.125 | 
     | CTS_cci_INV_clk_G0_L1_2/I                 |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.117 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/I                |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/ZN               |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/I                |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/ZN               |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.098 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                 |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.093 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/I                |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/ZN               |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/I                |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/ZN               |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.076 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                 |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.066 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/I                |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/ZN               |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/I                |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.055 | 
     | ccpot_FE_USKC1829_CTS_61/ZN               |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.049 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I               |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.041 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN              |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.030 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                 |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.020 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.011 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I               |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.010 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN              |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.001 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I               |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.004 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN              |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.011 | 
     | CTS_ccl_a_INV_clk_G0_L8_10/I              |  v   | CTS_51             | INVD8BWP30P140LVT  | 0.009 |  -0.007 |    0.020 | 
     | CTS_ccl_a_INV_clk_G0_L8_10/ZN             |  ^   | CTS_31             | INVD8BWP30P140LVT  | 0.025 |   0.018 |    0.045 | 
     | input_shift_def_0__i_cmd_shift_reg_43_/CP |  ^   | CTS_31             | DFQD1BWP30P140LVT  | 0.003 |   0.020 |    0.047 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin input_shift_def_0__i_cmd_shift_reg_44_/CP 
Endpoint:   input_shift_def_0__i_cmd_shift_reg_44_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_cmd[44]                                (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.020
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.032
  Arrival Time                  0.059
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |    Net    |       Cell        |  Delay | Arrival | Required | 
     |                                          |      |           |                   |        |  Time   |   Time   | 
     |------------------------------------------+------+-----------+-------------------+--------+---------+----------| 
     | i_cmd[44]                                |  v   | i_cmd[44] |                   |        |   0.060 |    0.033 | 
     | input_shift_def_0__i_cmd_shift_reg_44_/D |  v   | i_cmd[44] | DFQD1BWP30P140LVT | -0.001 |   0.059 |    0.032 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                           |      |                    |                    |       |  Time   |   Time   | 
     |-------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                |                    |       |  -0.152 |   -0.125 | 
     | CTS_cci_INV_clk_G0_L1_2/I                 |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.117 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/I                |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.113 | 
     | ccpot_FE_USKC1824_CTS_63/ZN               |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/I                |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/ZN               |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.098 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                 |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.093 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/I                |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/ZN               |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/I                |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/ZN               |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.076 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                 |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.066 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/I                |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/ZN               |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.056 | 
     | ccpot_FE_USKC1829_CTS_61/I                |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.055 | 
     | ccpot_FE_USKC1829_CTS_61/ZN               |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.049 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I               |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.041 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN              |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.030 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                 |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.020 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.011 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I               |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.010 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN              |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.001 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I               |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.004 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN              |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.011 | 
     | CTS_ccl_a_INV_clk_G0_L8_10/I              |  v   | CTS_51             | INVD8BWP30P140LVT  | 0.009 |  -0.007 |    0.020 | 
     | CTS_ccl_a_INV_clk_G0_L8_10/ZN             |  ^   | CTS_31             | INVD8BWP30P140LVT  | 0.025 |   0.018 |    0.045 | 
     | input_shift_def_0__i_cmd_shift_reg_44_/CP |  ^   | CTS_31             | DFQD1BWP30P140LVT  | 0.003 |   0.020 |    0.047 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_177_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_177_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[177]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.020
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.032
  Arrival Time                  0.059
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        |  Delay | Arrival | Required | 
     |                                            |      |                 |                   |        |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+--------+---------+----------| 
     | i_data_bus[177]                            |  v   | i_data_bus[177] |                   |        |   0.060 |    0.033 | 
     | input_shift_def_0__i_data_shift_reg_177_/D |  v   | i_data_bus[177] | DFQD1BWP30P140LVT | -0.001 |   0.059 |    0.032 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.125 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.117 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.112 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.112 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.098 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.093 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.076 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.066 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.055 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.055 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.048 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.041 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.030 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.020 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.011 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.010 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.001 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.004 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.011 | 
     | CTS_ccl_a_INV_clk_G0_L8_11/I                |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.010 |  -0.007 |    0.021 | 
     | CTS_ccl_a_INV_clk_G0_L8_11/ZN               |  ^   | CTS_32             | INVD6BWP30P140LVT  | 0.024 |   0.018 |    0.045 | 
     | input_shift_def_0__i_data_shift_reg_177_/CP |  ^   | CTS_32             | DFQD1BWP30P140LVT  | 0.002 |   0.020 |    0.047 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_165_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_165_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[165]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.020
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.060
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        | Delay | Arrival | Required | 
     |                                            |      |                 |                   |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+-------+---------+----------| 
     | i_data_bus[165]                            |  v   | i_data_bus[165] |                   |       |   0.060 |    0.033 | 
     | input_shift_def_0__i_data_shift_reg_165_/D |  v   | i_data_bus[165] | DFQD1BWP30P140LVT | 0.000 |   0.060 |    0.033 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.125 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.117 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.112 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.112 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.098 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.093 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.076 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.066 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.055 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.055 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.048 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.041 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.030 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.020 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.011 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.010 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.001 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.004 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.011 | 
     | CTS_ccl_a_INV_clk_G0_L8_10/I                |  v   | CTS_51             | INVD8BWP30P140LVT  | 0.009 |  -0.007 |    0.020 | 
     | CTS_ccl_a_INV_clk_G0_L8_10/ZN               |  ^   | CTS_31             | INVD8BWP30P140LVT  | 0.025 |   0.018 |    0.045 | 
     | input_shift_def_0__i_data_shift_reg_165_/CP |  ^   | CTS_31             | DFQD1BWP30P140LVT  | 0.002 |   0.020 |    0.047 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_182_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_182_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[182]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.021
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.060
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        |  Delay | Arrival | Required | 
     |                                            |      |                 |                   |        |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+--------+---------+----------| 
     | i_data_bus[182]                            |  v   | i_data_bus[182] |                   |        |   0.060 |    0.033 | 
     | input_shift_def_0__i_data_shift_reg_182_/D |  v   | i_data_bus[182] | DFQD1BWP30P140LVT | -0.000 |   0.060 |    0.033 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.125 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.117 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.112 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.112 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.098 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.093 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.076 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.066 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.055 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.055 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.048 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.041 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.030 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.020 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.011 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.010 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.001 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.004 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.011 | 
     | CTS_ccl_a_INV_clk_G0_L8_11/I                |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.010 |  -0.007 |    0.021 | 
     | CTS_ccl_a_INV_clk_G0_L8_11/ZN               |  ^   | CTS_32             | INVD6BWP30P140LVT  | 0.024 |   0.018 |    0.045 | 
     | input_shift_def_0__i_data_shift_reg_182_/CP |  ^   | CTS_32             | DFQD1BWP30P140LVT  | 0.003 |   0.021 |    0.048 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin input_shift_def_0__i_cmd_shift_reg_38_/CP 
Endpoint:   input_shift_def_0__i_cmd_shift_reg_38_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_cmd[38]                                (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.019
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.061
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |    Net    |       Cell        | Delay | Arrival | Required | 
     |                                          |      |           |                   |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------+-------------------+-------+---------+----------| 
     | i_cmd[38]                                |  v   | i_cmd[38] |                   |       |   0.060 |    0.033 | 
     | input_shift_def_0__i_cmd_shift_reg_38_/D |  v   | i_cmd[38] | DFQD1BWP30P140LVT | 0.001 |   0.061 |    0.033 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                           |      |                    |                    |       |  Time   |   Time   | 
     |-------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                |                    |       |  -0.152 |   -0.125 | 
     | CTS_cci_INV_clk_G0_L1_2/I                 |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.117 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.112 | 
     | ccpot_FE_USKC1824_CTS_63/I                |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.112 | 
     | ccpot_FE_USKC1824_CTS_63/ZN               |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/I                |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/ZN               |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.098 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                 |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.093 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/I                |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/ZN               |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/I                |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/ZN               |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.076 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                 |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.066 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/I                |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.060 | 
     | ccpot_FE_USKC1828_CTS_61/ZN               |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.055 | 
     | ccpot_FE_USKC1829_CTS_61/I                |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.055 | 
     | ccpot_FE_USKC1829_CTS_61/ZN               |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.048 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I               |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.041 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN              |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.030 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                 |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.020 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.011 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I               |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.010 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN              |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.001 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I               |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.005 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN              |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.011 | 
     | CTS_ccl_a_INV_clk_G0_L8_9/I               |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.003 |  -0.013 |    0.014 | 
     | CTS_ccl_a_INV_clk_G0_L8_9/ZN              |  ^   | CTS_49             | INVD6BWP30P140LVT  | 0.027 |   0.014 |    0.041 | 
     | input_shift_def_0__i_cmd_shift_reg_38_/CP |  ^   | CTS_49             | DFQD1BWP30P140LVT  | 0.005 |   0.019 |    0.046 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_153_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_153_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[153]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.019
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.061
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        | Delay | Arrival | Required | 
     |                                            |      |                 |                   |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+-------+---------+----------| 
     | i_data_bus[153]                            |  v   | i_data_bus[153] |                   |       |   0.060 |    0.033 | 
     | input_shift_def_0__i_data_shift_reg_153_/D |  v   | i_data_bus[153] | DFQD1BWP30P140LVT | 0.001 |   0.061 |    0.033 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.125 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.117 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.112 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.112 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.098 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.093 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.076 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.066 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.060 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.055 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.055 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.048 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.041 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.030 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.020 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.011 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.010 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.001 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.005 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.011 | 
     | CTS_ccl_a_INV_clk_G0_L8_9/I                 |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.003 |  -0.013 |    0.014 | 
     | CTS_ccl_a_INV_clk_G0_L8_9/ZN                |  ^   | CTS_49             | INVD6BWP30P140LVT  | 0.027 |   0.014 |    0.041 | 
     | input_shift_def_0__i_data_shift_reg_153_/CP |  ^   | CTS_49             | DFQD1BWP30P140LVT  | 0.005 |   0.019 |    0.046 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_154_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_154_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[154]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.019
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.061
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        | Delay | Arrival | Required | 
     |                                            |      |                 |                   |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+-------+---------+----------| 
     | i_data_bus[154]                            |  v   | i_data_bus[154] |                   |       |   0.060 |    0.033 | 
     | input_shift_def_0__i_data_shift_reg_154_/D |  v   | i_data_bus[154] | DFQD1BWP30P140LVT | 0.001 |   0.061 |    0.033 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.125 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.117 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.112 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.112 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.098 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.093 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.076 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.066 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.061 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.060 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.055 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.055 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.048 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.041 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.030 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.020 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.011 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.010 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.001 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.005 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.011 | 
     | CTS_ccl_a_INV_clk_G0_L8_9/I                 |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.003 |  -0.013 |    0.014 | 
     | CTS_ccl_a_INV_clk_G0_L8_9/ZN                |  ^   | CTS_49             | INVD6BWP30P140LVT  | 0.027 |   0.014 |    0.041 | 
     | input_shift_def_0__i_data_shift_reg_154_/CP |  ^   | CTS_49             | DFQD1BWP30P140LVT  | 0.005 |   0.019 |    0.046 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_176_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_176_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[176]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.020
+ Hold                          0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.060
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        |  Delay | Arrival | Required | 
     |                                            |      |                 |                   |        |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+--------+---------+----------| 
     | i_data_bus[176]                            |  v   | i_data_bus[176] |                   |        |   0.060 |    0.033 | 
     | input_shift_def_0__i_data_shift_reg_176_/D |  v   | i_data_bus[176] | DFQD1BWP30P140LVT | -0.000 |   0.060 |    0.033 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.124 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.117 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.112 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.112 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.098 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.093 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.081 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.075 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.065 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.060 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.060 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.055 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.055 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.048 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.041 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.030 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.020 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.011 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.009 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.001 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.005 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.011 | 
     | CTS_ccl_a_INV_clk_G0_L8_11/I                |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.010 |  -0.007 |    0.021 | 
     | CTS_ccl_a_INV_clk_G0_L8_11/ZN               |  ^   | CTS_32             | INVD6BWP30P140LVT  | 0.024 |   0.018 |    0.045 | 
     | input_shift_def_0__i_data_shift_reg_176_/CP |  ^   | CTS_32             | DFQD1BWP30P140LVT  | 0.002 |   0.020 |    0.048 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_163_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_163_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[163]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.020
+ Hold                          0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.060
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        | Delay | Arrival | Required | 
     |                                            |      |                 |                   |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+-------+---------+----------| 
     | i_data_bus[163]                            |  v   | i_data_bus[163] |                   |       |   0.060 |    0.033 | 
     | input_shift_def_0__i_data_shift_reg_163_/D |  v   | i_data_bus[163] | DFQD1BWP30P140LVT | 0.000 |   0.060 |    0.033 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.124 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.117 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.112 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.112 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.098 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.093 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.081 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.075 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.065 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.060 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.060 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.055 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.055 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.048 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.041 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.030 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.020 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.011 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.009 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.001 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.005 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.011 | 
     | CTS_ccl_a_INV_clk_G0_L8_10/I                |  v   | CTS_51             | INVD8BWP30P140LVT  | 0.009 |  -0.007 |    0.020 | 
     | CTS_ccl_a_INV_clk_G0_L8_10/ZN               |  ^   | CTS_31             | INVD8BWP30P140LVT  | 0.025 |   0.018 |    0.045 | 
     | input_shift_def_0__i_data_shift_reg_163_/CP |  ^   | CTS_31             | DFQD1BWP30P140LVT  | 0.002 |   0.020 |    0.047 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin input_shift_def_0__i_cmd_shift_reg_34_/CP 
Endpoint:   input_shift_def_0__i_cmd_shift_reg_34_/D (v) checked with  leading 
edge of 'clk'
Beginpoint: i_cmd[34]                                (v) triggered by  leading 
edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.021
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.060
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |    Net    |       Cell        | Delay | Arrival | Required | 
     |                                          |      |           |                   |       |  Time   |   Time   | 
     |------------------------------------------+------+-----------+-------------------+-------+---------+----------| 
     | i_cmd[34]                                |  v   | i_cmd[34] |                   |       |   0.060 |    0.033 | 
     | input_shift_def_0__i_cmd_shift_reg_34_/D |  v   | i_cmd[34] | DFQD1BWP30P140LVT | 0.000 |   0.060 |    0.033 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                           |      |                    |                    |       |  Time   |   Time   | 
     |-------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                       |  ^   | clk                |                    |       |  -0.152 |   -0.124 | 
     | CTS_cci_INV_clk_G0_L1_2/I                 |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.117 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.112 | 
     | ccpot_FE_USKC1824_CTS_63/I                |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.112 | 
     | ccpot_FE_USKC1824_CTS_63/ZN               |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/I                |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/ZN               |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.097 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                 |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.093 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/I                |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/ZN               |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/I                |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.081 | 
     | ccpot_FE_USKC1827_CTS_62/ZN               |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.075 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                 |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.065 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.060 | 
     | ccpot_FE_USKC1828_CTS_61/I                |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.060 | 
     | ccpot_FE_USKC1828_CTS_61/ZN               |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.055 | 
     | ccpot_FE_USKC1829_CTS_61/I                |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.055 | 
     | ccpot_FE_USKC1829_CTS_61/ZN               |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.048 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I               |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.041 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN              |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.030 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                 |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.020 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.011 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I               |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.009 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN              |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.001 | 
     | CTS_cdb_INV_clk_G0_L7_9/I                 |  ^   | CTS_58             | INVD6BWP30P140LVT  | 0.002 |  -0.026 |    0.001 | 
     | CTS_cdb_INV_clk_G0_L7_9/ZN                |  v   | CTS_57             | INVD6BWP30P140LVT  | 0.005 |  -0.022 |    0.006 | 
     | CTS_cdb_INV_clk_G0_L8_15/I                |  v   | CTS_57             | INVD4BWP30P140LVT  | 0.000 |  -0.022 |    0.006 | 
     | CTS_cdb_INV_clk_G0_L8_15/ZN               |  ^   | CTS_56             | INVD4BWP30P140LVT  | 0.010 |  -0.012 |    0.016 | 
     | CTS_ccl_a_INV_clk_G0_L9_6/I               |  ^   | CTS_56             | CKND24BWP30P140LVT | 0.000 |  -0.011 |    0.016 | 
     | CTS_ccl_a_INV_clk_G0_L9_6/ZN              |  v   | CTS_40             | CKND24BWP30P140LVT | 0.006 |  -0.005 |    0.022 | 
     | CTS_ccl_a_INV_clk_G0_L10_8/I              |  v   | CTS_40             | INVD12BWP30P140LVT | 0.001 |  -0.004 |    0.023 | 
     | CTS_ccl_a_INV_clk_G0_L10_8/ZN             |  ^   | FE_USKN1838_CTS_54 | INVD12BWP30P140LVT | 0.005 |   0.001 |    0.028 | 
     | ccpot_FE_USKC1838_CTS_54/I                |  ^   | FE_USKN1838_CTS_54 | CKND12BWP30P140LVT | 0.000 |   0.001 |    0.029 | 
     | ccpot_FE_USKC1838_CTS_54/ZN               |  v   | FE_USKN1839_CTS_54 | CKND12BWP30P140LVT | 0.004 |   0.006 |    0.033 | 
     | ccpot_FE_USKC1839_CTS_54/I                |  v   | FE_USKN1839_CTS_54 | INVD15BWP30P140LVT | 0.000 |   0.006 |    0.033 | 
     | ccpot_FE_USKC1839_CTS_54/ZN               |  ^   | CTS_54             | INVD15BWP30P140LVT | 0.011 |   0.017 |    0.044 | 
     | input_shift_def_0__i_cmd_shift_reg_34_/CP |  ^   | CTS_54             | DFQD1BWP30P140LVT  | 0.005 |   0.021 |    0.049 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_152_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_152_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[152]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.019
+ Hold                          0.015
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.061
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        | Delay | Arrival | Required | 
     |                                            |      |                 |                   |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+-------+---------+----------| 
     | i_data_bus[152]                            |  v   | i_data_bus[152] |                   |       |   0.060 |    0.033 | 
     | input_shift_def_0__i_data_shift_reg_152_/D |  v   | i_data_bus[152] | DFQD1BWP30P140LVT | 0.001 |   0.061 |    0.033 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.124 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.117 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.112 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.112 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.097 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.093 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.082 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.081 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.075 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.065 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.060 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.060 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.055 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.055 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.048 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.041 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.030 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.020 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.011 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.009 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.001 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/I                 |  ^   | CTS_58             | INVD12BWP30P140LVT | 0.006 |  -0.023 |    0.005 | 
     | CTS_ccl_a_INV_clk_G0_L7_7/ZN                |  v   | CTS_51             | INVD12BWP30P140LVT | 0.007 |  -0.016 |    0.011 | 
     | CTS_ccl_a_INV_clk_G0_L8_9/I                 |  v   | CTS_51             | INVD6BWP30P140LVT  | 0.003 |  -0.013 |    0.014 | 
     | CTS_ccl_a_INV_clk_G0_L8_9/ZN                |  ^   | CTS_49             | INVD6BWP30P140LVT  | 0.027 |   0.014 |    0.041 | 
     | input_shift_def_0__i_data_shift_reg_152_/CP |  ^   | CTS_49             | DFQD1BWP30P140LVT  | 0.005 |   0.019 |    0.046 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin input_shift_def_0__i_data_shift_reg_134_/CP 
Endpoint:   input_shift_def_0__i_data_shift_reg_134_/D (v) checked with  
leading edge of 'clk'
Beginpoint: i_data_bus[134]                            (v) triggered by  
leading edge of 'clk'
Path Groups: {default}
Analysis View: curAna
Other End Arrival Time          0.021
+ Hold                          0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.033
  Arrival Time                  0.060
  Slack Time                    0.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.060
     = Beginpoint Arrival Time            0.060
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     | Edge |       Net       |       Cell        | Delay | Arrival | Required | 
     |                                            |      |                 |                   |       |  Time   |   Time   | 
     |--------------------------------------------+------+-----------------+-------------------+-------+---------+----------| 
     | i_data_bus[134]                            |  v   | i_data_bus[134] |                   |       |   0.060 |    0.032 | 
     | input_shift_def_0__i_data_shift_reg_134_/D |  v   | i_data_bus[134] | DFQD1BWP30P140LVT | 0.000 |   0.060 |    0.033 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay            -0.152
     = Beginpoint Arrival Time           -0.152
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     | Edge |        Net         |        Cell        | Delay | Arrival | Required | 
     |                                             |      |                    |                    |       |  Time   |   Time   | 
     |---------------------------------------------+------+--------------------+--------------------+-------+---------+----------| 
     | clk                                         |  ^   | clk                |                    |       |  -0.152 |   -0.124 | 
     | CTS_cci_INV_clk_G0_L1_2/I                   |  ^   | clk                | INVD4BWP30P140LVT  | 0.007 |  -0.144 |   -0.117 | 
     | CTS_cci_INV_clk_G0_L1_2/ZN                  |  v   | FE_USKN1824_CTS_63 | INVD4BWP30P140LVT  | 0.005 |  -0.140 |   -0.112 | 
     | ccpot_FE_USKC1824_CTS_63/I                  |  v   | FE_USKN1824_CTS_63 | CKND3BWP30P140LVT  | 0.000 |  -0.140 |   -0.112 | 
     | ccpot_FE_USKC1824_CTS_63/ZN                 |  ^   | FE_USKN1825_CTS_63 | CKND3BWP30P140LVT  | 0.005 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/I                  |  ^   | FE_USKN1825_CTS_63 | INVD2BWP30P140LVT  | 0.000 |  -0.135 |   -0.108 | 
     | ccpot_FE_USKC1825_CTS_63/ZN                 |  v   | CTS_63             | INVD2BWP30P140LVT  | 0.010 |  -0.125 |   -0.097 | 
     | CTS_ccl_INV_clk_G0_L2_2/I                   |  v   | CTS_63             | INVD6BWP30P140LVT  | 0.004 |  -0.120 |   -0.093 | 
     | CTS_ccl_INV_clk_G0_L2_2/ZN                  |  ^   | FE_USKN1826_CTS_62 | INVD6BWP30P140LVT  | 0.007 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/I                  |  ^   | FE_USKN1826_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.113 |   -0.086 | 
     | ccpot_FE_USKC1826_CTS_62/ZN                 |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.004 |  -0.109 |   -0.081 | 
     | ccpot_FE_USKC1827_CTS_62/I                  |  v   | FE_USKN1827_CTS_62 | CKND6BWP30P140LVT  | 0.000 |  -0.109 |   -0.081 | 
     | ccpot_FE_USKC1827_CTS_62/ZN                 |  ^   | CTS_62             | CKND6BWP30P140LVT  | 0.006 |  -0.103 |   -0.075 | 
     | CTS_ccl_INV_clk_G0_L3_2/I                   |  ^   | CTS_62             | INVD6BWP30P140LVT  | 0.010 |  -0.093 |   -0.065 | 
     | CTS_ccl_INV_clk_G0_L3_2/ZN                  |  v   | FE_USKN1828_CTS_61 | INVD6BWP30P140LVT  | 0.005 |  -0.088 |   -0.060 | 
     | ccpot_FE_USKC1828_CTS_61/I                  |  v   | FE_USKN1828_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.088 |   -0.060 | 
     | ccpot_FE_USKC1828_CTS_61/ZN                 |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.005 |  -0.083 |   -0.055 | 
     | ccpot_FE_USKC1829_CTS_61/I                  |  ^   | FE_USKN1829_CTS_61 | CKND4BWP30P140LVT  | 0.000 |  -0.082 |   -0.055 | 
     | ccpot_FE_USKC1829_CTS_61/ZN                 |  v   | CTS_61             | CKND4BWP30P140LVT  | 0.007 |  -0.076 |   -0.048 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/I                 |  v   | CTS_61             | INVD6BWP30P140LVT  | 0.007 |  -0.068 |   -0.041 | 
     | CTS_ccl_a_INV_clk_G0_L4_2/ZN                |  ^   | CTS_60             | INVD6BWP30P140LVT  | 0.011 |  -0.057 |   -0.030 | 
     | CTS_ccl_INV_clk_G0_L5_3/I                   |  ^   | CTS_60             | INVD8BWP30P140LVT  | 0.010 |  -0.047 |   -0.019 | 
     | CTS_ccl_INV_clk_G0_L5_3/ZN                  |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.009 |  -0.038 |   -0.011 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/I                 |  v   | CTS_59             | INVD8BWP30P140LVT  | 0.001 |  -0.037 |   -0.009 | 
     | CTS_ccl_a_INV_clk_G0_L6_7/ZN                |  ^   | CTS_58             | INVD8BWP30P140LVT  | 0.008 |  -0.028 |   -0.001 | 
     | CTS_cdb_INV_clk_G0_L7_9/I                   |  ^   | CTS_58             | INVD6BWP30P140LVT  | 0.002 |  -0.026 |    0.001 | 
     | CTS_cdb_INV_clk_G0_L7_9/ZN                  |  v   | CTS_57             | INVD6BWP30P140LVT  | 0.005 |  -0.022 |    0.006 | 
     | CTS_cdb_INV_clk_G0_L8_15/I                  |  v   | CTS_57             | INVD4BWP30P140LVT  | 0.000 |  -0.022 |    0.006 | 
     | CTS_cdb_INV_clk_G0_L8_15/ZN                 |  ^   | CTS_56             | INVD4BWP30P140LVT  | 0.010 |  -0.012 |    0.016 | 
     | CTS_ccl_a_INV_clk_G0_L9_6/I                 |  ^   | CTS_56             | CKND24BWP30P140LVT | 0.000 |  -0.011 |    0.016 | 
     | CTS_ccl_a_INV_clk_G0_L9_6/ZN                |  v   | CTS_40             | CKND24BWP30P140LVT | 0.006 |  -0.005 |    0.022 | 
     | CTS_ccl_a_INV_clk_G0_L10_8/I                |  v   | CTS_40             | INVD12BWP30P140LVT | 0.001 |  -0.004 |    0.024 | 
     | CTS_ccl_a_INV_clk_G0_L10_8/ZN               |  ^   | FE_USKN1838_CTS_54 | INVD12BWP30P140LVT | 0.005 |   0.001 |    0.029 | 
     | ccpot_FE_USKC1838_CTS_54/I                  |  ^   | FE_USKN1838_CTS_54 | CKND12BWP30P140LVT | 0.000 |   0.001 |    0.029 | 
     | ccpot_FE_USKC1838_CTS_54/ZN                 |  v   | FE_USKN1839_CTS_54 | CKND12BWP30P140LVT | 0.004 |   0.006 |    0.033 | 
     | ccpot_FE_USKC1839_CTS_54/I                  |  v   | FE_USKN1839_CTS_54 | INVD15BWP30P140LVT | 0.000 |   0.006 |    0.033 | 
     | ccpot_FE_USKC1839_CTS_54/ZN                 |  ^   | CTS_54             | INVD15BWP30P140LVT | 0.011 |   0.017 |    0.044 | 
     | input_shift_def_0__i_data_shift_reg_134_/CP |  ^   | CTS_54             | DFQD1BWP30P140LVT  | 0.005 |   0.021 |    0.049 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 

