Araujo, G., Devadas, S., Keutzer, K., Liao, S., Malik, S., Sudarsanam, A., Tjiang, S., and Wang, A. 1995. Challenges in code generation for embedded processors. In Code Generation For Embedded Processors, P. Marwedel and G. Goossens, Eds. Kluwer Academic Publishers, Dordrecht, Ch. 1, 4--17.
Liang-Fang Chao , A. S. LaPaugh , E. H.-M. Sha, Rotation scheduling: a loop pipelining algorithm, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.3, p.229-239, November 2006[doi>10.1109/43.594829]
Liang-Fang Chao , Edwin Hsing-Mean Sha, Static scheduling for synthesis of DSP algorithms on various models, Journal of VLSI Signal Processing Systems, v.10 n.3, p.207-223, Aug. 1995[doi>10.1007/BF02120029]
Liang-Fang Chao , Edwin Hsing-Mean Sha, Scheduling Data-Flow Graphs via Retiming and Unfolding, IEEE Transactions on Parallel and Distributed Systems, v.8 n.12, p.1259-1267, December 1997[doi>10.1109/71.640018]
Fei Chen , Timothy W. O'Neil , Edwin H.-M. Sha, Optimizing Overall Loop Schedules Using Prefetching and Partitioning, IEEE Transactions on Parallel and Distributed Systems, v.11 n.6, p.604-614, June 2000[doi>10.1109/71.862210]
Chen, F., Tongsima, S., and Sha, E. H.-M. 1998. Loop scheduling algorithm for timing and memory operation minimization with register constraint. In Proceedings 1998 IEEE Workshop on Signal Processing Systems (SiPS), 579--588.
Granston, E., Scales, R., Stotzer, E., Ward, A., and Zbiciak, J. 2001. Controlling code size of software-pipelined loops on the TMS320C6000 VLIW DSP architecture. In Proceedings 3rd IEEE/ACM Workshop on Media and Streaming Processors, 29--38.
John L. Hennessy , David A. Patterson, Computer architecture (2nd ed.): a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1996
Richard A. Huff, Lifetime-sensitive modulo scheduling, Proceedings of the ACM SIGPLAN 1993 conference on Programming language design and implementation, p.258-267, June 21-25, 1993, Albuquerque, New Mexico, USA[doi>10.1145/155090.155115]
Intel Corporation 2001. Intel Itanium Architecture Software Developer's Manual Volume 1: Application Architecture. Intel Corporation. (literature number 245317-003).
D. J. Kuck , R. H. Kuhn , D. A. Padua , B. Leasure , M. Wolfe, Dependence graphs and compiler optimizations, Proceedings of the 8th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, p.207-218, January 26-28, 1981, Williamsburg, Virginia[doi>10.1145/567532.567555]
M. Lam, Software pipelining: an effective scheduling technique for VLIW machines, Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation, p.318-328, June 20-24, 1988, Atlanta, Georgia, USA[doi>10.1145/53990.54022]
Lanneer, D., Praet, J. V., Kifli, A., Schoofs, K., W.Geurts, Thoen, F., and Goossens, G. 1995. CHESS: Retargetable code generation for embedded processors. In Code Generation for Embedded Processors, P. Marwedel and G. Goossens, Eds. Kluwer Academic Publishers, Dordrcht, Ch. 5, 85--296.
Leiserson, C. E. and Saxe, J. B. 1991. Retiming synchronous circuitry. Algorithmica 6, 5--35.
Motorola Digital DNA & Agere Systems 2001. StarCore SC140 DSP Core Reference Manual. Motorola Digital DNA & Agere Systems.
Philips, Inc. 2000. TM-1300 Media Processor Data Book. Philips, Inc.
B. Ramakrishna Rau, Iterative modulo scheduling: an algorithm for software pipelining loops, Proceedings of the 27th annual international symposium on Microarchitecture, p.63-74, November 30-December 02, 1994, San Jose, California, USA[doi>10.1145/192724.192731]
B. Ramakrishna Rau , Joseph A. Fisher, Instruction-level parallel processing: history, overview, and perspective, The Journal of Supercomputing, v.7 n.1-2, p.9-50, May 1993[doi>10.1007/BF01205181]
B. R. Rau , C. D. Glaeser, Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing, Proceedings of the 14th annual workshop on Microprogramming, p.183-198, December 01-01, 1981, Chatham, Massachusetts, USA
B. Ramakrishna Rau , Michael S. Schlansker , P. P. Tirumalai, Code generation schema for modulo scheduled loops, Proceedings of the 25th annual international symposium on Microarchitecture, p.158-169, December 01-04, 1992, Portland, Oregon, USA
David Seal, ARM Architecture Reference Manual, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 2000
Texas Instruments, Inc. 2000. TMS320C6000 CPU and Instruction Set Reference Guide. Texas Instruments, Inc. (literature number SPRU189F).
Texas Instruments, Inc. 2001a. Code Composer Studio IDE v2 White Paper. Texas Instruments, Inc. (literature number SPRA004).
Texas Instruments, Inc. 2001b. TMS320C6000 Optimizing Compiler User's Guide. Texas Instruments, Inc. (literature number SPRU187).
Zhong Wang , Timothy W. O'neil , Edwin H.-M. Sha, Minimizing Average Schedule Length under Memory Constraints by Optimal Partitioning and Prefetching, Journal of VLSI Signal Processing Systems, v.27 n.3, p.215-233, March 1, 2001[doi>10.1023/A:1008114531225]
