** Name: SimpleTwoStageOpAmp_SimpleOpAmp77_8

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp77_8 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 nmos4 L=2e-6 W=9e-6
mDiodeTransistorNmos2 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=2e-6 W=10e-6
mDiodeTransistorNmos3 FirstStageYinnerOutputLoad2 FirstStageYinnerOutputLoad2 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 nmos4 L=9e-6 W=114e-6
mDiodeTransistorNmos4 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 sourceNmos sourceNmos nmos4 L=9e-6 W=114e-6
mDiodeTransistorPmos5 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 pmos4 L=3e-6 W=90e-6
mDiodeTransistorPmos6 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=3e-6 W=596e-6
mNormalTransistorNmos7 inputVoltageBiasXXpXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=2e-6 W=85e-6
mNormalTransistorNmos8 out ibias SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=2e-6 W=386e-6
mNormalTransistorNmos9 outFirstStage FirstStageYinnerOutputLoad2 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack2Load2 nmos4 L=9e-6 W=114e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=2e-6 W=26e-6
mNormalTransistorNmos11 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack1Load2 sourceNmos sourceNmos nmos4 L=9e-6 W=114e-6
mNormalTransistorNmos12 FirstStageYsourceGCC1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=5e-6 W=9e-6
mNormalTransistorNmos13 FirstStageYsourceGCC2 in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=5e-6 W=9e-6
mNormalTransistorNmos14 FirstStageYsourceTransconductance ibias FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=2e-6 W=18e-6
mNormalTransistorNmos15 SecondStageYinnerStageBias outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=2e-6 W=403e-6
mNormalTransistorPmos16 out outFirstStage sourcePmos sourcePmos pmos4 L=3e-6 W=119e-6
mNormalTransistorPmos17 outFirstStage inputVoltageBiasXXpXX1 FirstStageYsourceGCC2 FirstStageYsourceGCC2 pmos4 L=3e-6 W=118e-6
mNormalTransistorPmos18 FirstStageYinnerOutputLoad2 inputVoltageBiasXXpXX1 FirstStageYsourceGCC1 FirstStageYsourceGCC1 pmos4 L=3e-6 W=118e-6
mNormalTransistorPmos19 FirstStageYsourceGCC1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=3e-6 W=269e-6
mNormalTransistorPmos20 FirstStageYsourceGCC2 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=3e-6 W=269e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 3.80001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp77_8

** Expected Performance Values: 
** Gain: 120 dB
** Power consumption: 2.86901 mW
** Area: 10805 (mu_m)^2
** Transit frequency: 3.63601 MHz
** Transit frequency with error factor: 3.63599 MHz
** Slew rate: 6.60946 V/mu_s
** Phase margin: 55.004Â°
** CMRR: 141 dB
** VoutMax: 4.25 V
** VoutMin: 0.710001 V
** VcmMax: 5.25 V
** VcmMin: 1.44001 V


** Expected Currents: 
** NormalTransistorNmos: 84.4881 muA
** NormalTransistorPmos: -25.5049 muA
** NormalTransistorPmos: -38.2559 muA
** NormalTransistorPmos: -25.5089 muA
** NormalTransistorPmos: -38.2619 muA
** DiodeTransistorNmos: 25.5061 muA
** DiodeTransistorNmos: 25.5071 muA
** NormalTransistorNmos: 25.5081 muA
** NormalTransistorNmos: 25.5071 muA
** NormalTransistorNmos: 25.5051 muA
** NormalTransistorNmos: 25.5061 muA
** NormalTransistorNmos: 12.7521 muA
** NormalTransistorNmos: 12.7521 muA
** NormalTransistorNmos: 402.751 muA
** NormalTransistorNmos: 402.75 muA
** NormalTransistorPmos: -402.75 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorNmos: 9.99801 muA
** DiodeTransistorPmos: -84.4889 muA
** DiodeTransistorPmos: -84.4899 muA


** Expected Voltages: 
** ibias: 1.125  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.32201  V
** out: 2.5  V
** outFirstStage: 3.68601  V
** outSourceVoltageBiasXXnXX1: 0.558001  V
** outSourceVoltageBiasXXpXX1: 4.28101  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerOutputLoad2: 1.11801  V
** innerStageBias: 0.537001  V
** innerTransistorStack1Load2: 0.559001  V
** innerTransistorStack2Load2: 0.558001  V
** sourceGCC1: 4.07601  V
** sourceGCC2: 4.07601  V
** sourceTransconductance: 1.80501  V
** innerStageBias: 0.563001  V


.END