

================================================================
== Vitis HLS Report for 'count_one_bit'
================================================================
* Date:           Fri May  9 17:06:13 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        SneakySnake_bit
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  11.00 ns|  1.039 ns|     1.32 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       39|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       37|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        0|       76|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_17_7_4_1_1_U60  |sparsemux_17_7_4_1_1  |        0|   0|  0|  37|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   0|  0|  37|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |and_ln333_1_fu_160_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln333_2_fu_178_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln333_3_fu_196_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln333_4_fu_214_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln333_5_fu_232_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln333_fu_142_p2       |       and|   0|  0|   2|           1|           1|
    |or_ln333_1_fu_166_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln333_2_fu_184_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln333_3_fu_202_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln333_4_fu_220_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln333_fu_148_p2        |        or|   0|  0|   2|           1|           1|
    |UnifiedRetVal_fu_256_p16  |    select|   0|  0|   5|           1|           3|
    |xor_ln333_1_fu_154_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln333_2_fu_172_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln333_3_fu_190_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln333_4_fu_208_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln333_5_fu_226_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln333_fu_136_p2       |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  39|          18|          26|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_ready       |  out|    1|  ap_ctrl_hs|  count_one_bit|  return value|
|ap_return      |  out|    4|  ap_ctrl_hs|  count_one_bit|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  count_one_bit|  return value|
|input_seq_val  |   in|    8|     ap_none|  input_seq_val|        scalar|
+---------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.03>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%input_seq_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_seq_val" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 2 'read' 'input_seq_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%trunc_ln333 = trunc i8 %input_seq_val_read" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 3 'trunc' 'trunc_ln333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %input_seq_val_read, i32 1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 4 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %input_seq_val_read, i32 2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 5 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %input_seq_val_read, i32 3" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 6 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %input_seq_val_read, i32 4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 7 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %input_seq_val_read, i32 5" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 8 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %input_seq_val_read, i32 6" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 9 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %input_seq_val_read, i32 7" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 10 'bitselect' 'tmp_6' <Predicate = (sel_tmp == 0)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%select_ln333 = select i1 %tmp_6, i4 7, i4 8" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 11 'select' 'select_ln333' <Predicate = (sel_tmp == 0)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%xor_ln333 = xor i1 %trunc_ln333, i1 1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 12 'xor' 'xor_ln333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%and_ln333 = and i1 %tmp, i1 %xor_ln333" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 13 'and' 'and_ln333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.12ns)   --->   "%or_ln333 = or i1 %trunc_ln333, i1 %tmp" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 14 'or' 'or_ln333' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%xor_ln333_1 = xor i1 %or_ln333, i1 1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 15 'xor' 'xor_ln333_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%and_ln333_1 = and i1 %tmp_1, i1 %xor_ln333_1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 16 'and' 'and_ln333_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.12ns)   --->   "%or_ln333_1 = or i1 %or_ln333, i1 %tmp_1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 17 'or' 'or_ln333_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%xor_ln333_2 = xor i1 %or_ln333_1, i1 1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 18 'xor' 'xor_ln333_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%and_ln333_2 = and i1 %tmp_2, i1 %xor_ln333_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 19 'and' 'and_ln333_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.12ns)   --->   "%or_ln333_2 = or i1 %or_ln333_1, i1 %tmp_2" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 20 'or' 'or_ln333_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%xor_ln333_3 = xor i1 %or_ln333_2, i1 1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 21 'xor' 'xor_ln333_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%and_ln333_3 = and i1 %tmp_3, i1 %xor_ln333_3" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 22 'and' 'and_ln333_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.12ns)   --->   "%or_ln333_3 = or i1 %or_ln333_2, i1 %tmp_3" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 23 'or' 'or_ln333_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%xor_ln333_4 = xor i1 %or_ln333_3, i1 1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 24 'xor' 'xor_ln333_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%and_ln333_4 = and i1 %tmp_4, i1 %xor_ln333_4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 25 'and' 'and_ln333_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%or_ln333_4 = or i1 %or_ln333_3, i1 %tmp_4" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 26 'or' 'or_ln333_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%xor_ln333_5 = xor i1 %or_ln333_4, i1 1" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 27 'xor' 'xor_ln333_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%and_ln333_5 = and i1 %tmp_5, i1 %xor_ln333_5" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 28 'and' 'and_ln333_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node UnifiedRetVal)   --->   "%sel_tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i1.i1, i1 %trunc_ln333, i1 %and_ln333, i1 %and_ln333_1, i1 %and_ln333_2, i1 %and_ln333_3, i1 %and_ln333_4, i1 %and_ln333_5" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 29 'bitconcatenate' 'sel_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.55ns) (out node of the LUT)   --->   "%UnifiedRetVal = sparsemux i4 @_ssdm_op_SparseMux.ap_auto.8i4.i4.i7, i7 64, i4 0, i7 32, i4 1, i7 16, i4 2, i7 8, i4 3, i7 4, i4 4, i7 2, i4 5, i7 1, i4 6, i7 0, i4 %select_ln333, i4 0, i7 %sel_tmp" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 30 'sparsemux' 'UnifiedRetVal' <Predicate = true> <Delay = 0.55> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 162 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln333 = ret i4 %UnifiedRetVal" [/home/deniz/Projects/SneakySnake/SneakySnake-HLS-HBM/hw/pipeline.cpp:333]   --->   Operation 31 'ret' 'ret_ln333' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_seq_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_seq_val_read (read          ) [ 00]
trunc_ln333        (trunc         ) [ 00]
tmp                (bitselect     ) [ 00]
tmp_1              (bitselect     ) [ 00]
tmp_2              (bitselect     ) [ 00]
tmp_3              (bitselect     ) [ 00]
tmp_4              (bitselect     ) [ 00]
tmp_5              (bitselect     ) [ 00]
tmp_6              (bitselect     ) [ 00]
select_ln333       (select        ) [ 00]
xor_ln333          (xor           ) [ 00]
and_ln333          (and           ) [ 00]
or_ln333           (or            ) [ 00]
xor_ln333_1        (xor           ) [ 00]
and_ln333_1        (and           ) [ 00]
or_ln333_1         (or            ) [ 00]
xor_ln333_2        (xor           ) [ 00]
and_ln333_2        (and           ) [ 00]
or_ln333_2         (or            ) [ 00]
xor_ln333_3        (xor           ) [ 00]
and_ln333_3        (and           ) [ 00]
or_ln333_3         (or            ) [ 00]
xor_ln333_4        (xor           ) [ 00]
and_ln333_4        (and           ) [ 00]
or_ln333_4         (or            ) [ 00]
xor_ln333_5        (xor           ) [ 00]
and_ln333_5        (and           ) [ 00]
sel_tmp            (bitconcatenate) [ 01]
UnifiedRetVal      (sparsemux     ) [ 00]
ret_ln333          (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_seq_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_seq_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i1.i1.i1.i1.i1.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i4.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="input_seq_val_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_seq_val_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="trunc_ln333_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln333/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="0"/>
<pin id="75" dir="0" index="2" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="3" slack="0"/>
<pin id="84" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="8" slack="0"/>
<pin id="91" dir="0" index="2" bw="3" slack="0"/>
<pin id="92" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_3_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_4_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="0" index="2" bw="4" slack="0"/>
<pin id="108" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_5_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_6_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="select_ln333_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="4" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="0"/>
<pin id="132" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln333/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="xor_ln333_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln333/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="and_ln333_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln333/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="or_ln333_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln333/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="xor_ln333_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln333_1/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="and_ln333_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln333_1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="or_ln333_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln333_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="xor_ln333_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln333_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="and_ln333_2_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln333_2/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="or_ln333_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln333_2/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="xor_ln333_3_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln333_3/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="and_ln333_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln333_3/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="or_ln333_3_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln333_3/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="xor_ln333_4_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln333_4/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="and_ln333_4_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln333_4/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="or_ln333_4_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln333_4/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="xor_ln333_5_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln333_5/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="and_ln333_5_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln333_5/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sel_tmp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="0" index="3" bw="1" slack="0"/>
<pin id="243" dir="0" index="4" bw="1" slack="0"/>
<pin id="244" dir="0" index="5" bw="1" slack="0"/>
<pin id="245" dir="0" index="6" bw="1" slack="0"/>
<pin id="246" dir="0" index="7" bw="1" slack="0"/>
<pin id="247" dir="1" index="8" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="UnifiedRetVal_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="4" slack="0"/>
<pin id="258" dir="0" index="1" bw="7" slack="0"/>
<pin id="259" dir="0" index="2" bw="4" slack="0"/>
<pin id="260" dir="0" index="3" bw="7" slack="0"/>
<pin id="261" dir="0" index="4" bw="4" slack="0"/>
<pin id="262" dir="0" index="5" bw="7" slack="0"/>
<pin id="263" dir="0" index="6" bw="4" slack="0"/>
<pin id="264" dir="0" index="7" bw="7" slack="0"/>
<pin id="265" dir="0" index="8" bw="4" slack="0"/>
<pin id="266" dir="0" index="9" bw="7" slack="0"/>
<pin id="267" dir="0" index="10" bw="4" slack="0"/>
<pin id="268" dir="0" index="11" bw="7" slack="0"/>
<pin id="269" dir="0" index="12" bw="4" slack="0"/>
<pin id="270" dir="0" index="13" bw="7" slack="0"/>
<pin id="271" dir="0" index="14" bw="4" slack="0"/>
<pin id="272" dir="0" index="15" bw="7" slack="0"/>
<pin id="273" dir="0" index="16" bw="4" slack="0"/>
<pin id="274" dir="0" index="17" bw="4" slack="0"/>
<pin id="275" dir="0" index="18" bw="7" slack="0"/>
<pin id="276" dir="1" index="19" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="UnifiedRetVal/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="71"><net_src comp="62" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="62" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="62" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="62" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="62" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="62" pin="2"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="62" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="62" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="120" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="140"><net_src comp="68" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="72" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="136" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="68" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="72" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="80" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="154" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="148" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="80" pin="3"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="88" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="172" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="166" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="88" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="24" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="96" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="190" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="184" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="96" pin="3"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="104" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="208" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="202" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="104" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="112" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="248"><net_src comp="26" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="68" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="142" pin="2"/><net_sink comp="238" pin=2"/></net>

<net id="251"><net_src comp="160" pin="2"/><net_sink comp="238" pin=3"/></net>

<net id="252"><net_src comp="178" pin="2"/><net_sink comp="238" pin=4"/></net>

<net id="253"><net_src comp="196" pin="2"/><net_sink comp="238" pin=5"/></net>

<net id="254"><net_src comp="214" pin="2"/><net_sink comp="238" pin=6"/></net>

<net id="255"><net_src comp="232" pin="2"/><net_sink comp="238" pin=7"/></net>

<net id="277"><net_src comp="28" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="278"><net_src comp="30" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="279"><net_src comp="32" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="280"><net_src comp="34" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="281"><net_src comp="36" pin="0"/><net_sink comp="256" pin=4"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="256" pin=5"/></net>

<net id="283"><net_src comp="40" pin="0"/><net_sink comp="256" pin=6"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="256" pin=7"/></net>

<net id="285"><net_src comp="44" pin="0"/><net_sink comp="256" pin=8"/></net>

<net id="286"><net_src comp="46" pin="0"/><net_sink comp="256" pin=9"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="256" pin=10"/></net>

<net id="288"><net_src comp="50" pin="0"/><net_sink comp="256" pin=11"/></net>

<net id="289"><net_src comp="52" pin="0"/><net_sink comp="256" pin=12"/></net>

<net id="290"><net_src comp="54" pin="0"/><net_sink comp="256" pin=13"/></net>

<net id="291"><net_src comp="56" pin="0"/><net_sink comp="256" pin=14"/></net>

<net id="292"><net_src comp="58" pin="0"/><net_sink comp="256" pin=15"/></net>

<net id="293"><net_src comp="128" pin="3"/><net_sink comp="256" pin=16"/></net>

<net id="294"><net_src comp="60" pin="0"/><net_sink comp="256" pin=17"/></net>

<net id="295"><net_src comp="238" pin="8"/><net_sink comp="256" pin=18"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: count_one_bit : input_seq_val | {1 }
  - Chain level:
	State 1
		select_ln333 : 1
		xor_ln333 : 1
		and_ln333 : 1
		or_ln333 : 1
		xor_ln333_1 : 1
		and_ln333_1 : 1
		or_ln333_1 : 1
		xor_ln333_2 : 1
		and_ln333_2 : 1
		or_ln333_2 : 1
		xor_ln333_3 : 1
		and_ln333_3 : 1
		or_ln333_3 : 1
		xor_ln333_4 : 1
		and_ln333_4 : 1
		or_ln333_4 : 1
		xor_ln333_5 : 1
		and_ln333_5 : 1
		sel_tmp : 1
		UnifiedRetVal : 2
		ret_ln333 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
| sparsemux|      UnifiedRetVal_fu_256     |    0    |    37   |
|----------|-------------------------------|---------|---------|
|          |        xor_ln333_fu_136       |    0    |    2    |
|          |       xor_ln333_1_fu_154      |    0    |    2    |
|    xor   |       xor_ln333_2_fu_172      |    0    |    2    |
|          |       xor_ln333_3_fu_190      |    0    |    2    |
|          |       xor_ln333_4_fu_208      |    0    |    2    |
|          |       xor_ln333_5_fu_226      |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |        and_ln333_fu_142       |    0    |    2    |
|          |       and_ln333_1_fu_160      |    0    |    2    |
|    and   |       and_ln333_2_fu_178      |    0    |    2    |
|          |       and_ln333_3_fu_196      |    0    |    2    |
|          |       and_ln333_4_fu_214      |    0    |    2    |
|          |       and_ln333_5_fu_232      |    0    |    2    |
|----------|-------------------------------|---------|---------|
|          |        or_ln333_fu_148        |    0    |    2    |
|          |       or_ln333_1_fu_166       |    0    |    2    |
|    or    |       or_ln333_2_fu_184       |    0    |    2    |
|          |       or_ln333_3_fu_202       |    0    |    2    |
|          |       or_ln333_4_fu_220       |    0    |    2    |
|----------|-------------------------------|---------|---------|
|  select  |      select_ln333_fu_128      |    0    |    4    |
|----------|-------------------------------|---------|---------|
|   read   | input_seq_val_read_read_fu_62 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln333_fu_68       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_72           |    0    |    0    |
|          |          tmp_1_fu_80          |    0    |    0    |
|          |          tmp_2_fu_88          |    0    |    0    |
| bitselect|          tmp_3_fu_96          |    0    |    0    |
|          |          tmp_4_fu_104         |    0    |    0    |
|          |          tmp_5_fu_112         |    0    |    0    |
|          |          tmp_6_fu_120         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|         sel_tmp_fu_238        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    75   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   75   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   75   |
+-----------+--------+--------+
