[2025-09-18 04:02:57] START suite=qualcomm_srv trace=srv428_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv428_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2602996 heartbeat IPC: 3.842 cumulative IPC: 3.842 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5041463 cumulative IPC: 3.967 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5041463 cumulative IPC: 3.967 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5041464 heartbeat IPC: 4.101 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14113603 heartbeat IPC: 1.102 cumulative IPC: 1.102 (Simulation time: 00 hr 02 min 21 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 23259064 heartbeat IPC: 1.093 cumulative IPC: 1.098 (Simulation time: 00 hr 03 min 31 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 32313822 heartbeat IPC: 1.104 cumulative IPC: 1.1 (Simulation time: 00 hr 04 min 42 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 41496915 heartbeat IPC: 1.089 cumulative IPC: 1.097 (Simulation time: 00 hr 05 min 55 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 50573630 heartbeat IPC: 1.102 cumulative IPC: 1.098 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 59651446 heartbeat IPC: 1.102 cumulative IPC: 1.099 (Simulation time: 00 hr 08 min 15 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 68809725 heartbeat IPC: 1.092 cumulative IPC: 1.098 (Simulation time: 00 hr 09 min 29 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 77815789 heartbeat IPC: 1.11 cumulative IPC: 1.099 (Simulation time: 00 hr 10 min 41 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv428_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000013 cycles: 86883126 heartbeat IPC: 1.103 cumulative IPC: 1.1 (Simulation time: 00 hr 11 min 56 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 90913957 cumulative IPC: 1.1 (Simulation time: 00 hr 13 min 03 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 90913957 cumulative IPC: 1.1 (Simulation time: 00 hr 13 min 03 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv428_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.1 instructions: 100000001 cycles: 90913957
CPU 0 Branch Prediction Accuracy: 90.78% MPKI: 16.2 Average ROB Occupancy at Mispredict: 25.42
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3975
BRANCH_INDIRECT: 0.4197
BRANCH_CONDITIONAL: 13.2
BRANCH_DIRECT_CALL: 0.9557
BRANCH_INDIRECT_CALL: 0.6066
BRANCH_RETURN: 0.6289


====Backend Stall Breakdown====
ROB_STALL: 68910
LQ_STALL: 0
SQ_STALL: 520285


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 109.88372
REPLAY_LOAD: 84.888885
NON_REPLAY_LOAD: 15.215154

== Total ==
ADDR_TRANS: 4725
REPLAY_LOAD: 5348
NON_REPLAY_LOAD: 58837

== Counts ==
ADDR_TRANS: 43
REPLAY_LOAD: 63
NON_REPLAY_LOAD: 3867

cpu0->cpu0_STLB TOTAL        ACCESS:    1852601 HIT:    1848501 MISS:       4100 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1852601 HIT:    1848501 MISS:       4100 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 256.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8487485 HIT:    7393502 MISS:    1093983 MSHR_MERGE:      52668
cpu0->cpu0_L2C LOAD         ACCESS:    6685916 HIT:    5842879 MISS:     843037 MSHR_MERGE:       6119
cpu0->cpu0_L2C RFO          ACCESS:     554846 HIT:     415474 MISS:     139372 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     254158 HIT:     167543 MISS:      86615 MSHR_MERGE:      46549
cpu0->cpu0_L2C WRITE        ACCESS:     985140 HIT:     967020 MISS:      18120 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7425 HIT:        586 MISS:       6839 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     190237 ISSUED:     172594 USEFUL:       9581 USELESS:       9974
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14984749 HIT:    8065297 MISS:    6919452 MSHR_MERGE:    1634670
cpu0->cpu0_L1I LOAD         ACCESS:   14984749 HIT:    8065297 MISS:    6919452 MSHR_MERGE:    1634670
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.7 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30962452 HIT:   27356351 MISS:    3606101 MSHR_MERGE:    1556153
cpu0->cpu0_L1D LOAD         ACCESS:   17155596 HIT:   15377029 MISS:    1778567 MSHR_MERGE:     377434
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     472937 HIT:     309006 MISS:     163931 MSHR_MERGE:      77388
cpu0->cpu0_L1D WRITE        ACCESS:   13325545 HIT:   11669478 MISS:    1656067 MSHR_MERGE:    1101220
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8374 HIT:        838 MISS:       7536 MSHR_MERGE:        111
cpu0->cpu0_L1D PREFETCH REQUESTED:     688571 ISSUED:     472931 USEFUL:      23836 USELESS:      42247
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12439898 HIT:   10541009 MISS:    1898889 MSHR_MERGE:     955452
cpu0->cpu0_ITLB LOAD         ACCESS:   12439898 HIT:   10541009 MISS:    1898889 MSHR_MERGE:     955452
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.107 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28916911 HIT:   27696819 MISS:    1220092 MSHR_MERGE:     310928
cpu0->cpu0_DTLB LOAD         ACCESS:   28916911 HIT:   27696819 MISS:    1220092 MSHR_MERGE:     310928
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.049 cycles
cpu0->LLC TOTAL        ACCESS:    1242386 HIT:    1183117 MISS:      59269 MSHR_MERGE:       1600
cpu0->LLC LOAD         ACCESS:     836918 HIT:     820054 MISS:      16864 MSHR_MERGE:        175
cpu0->LLC RFO          ACCESS:     139372 HIT:     112457 MISS:      26915 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      40066 HIT:      28899 MISS:      11167 MSHR_MERGE:       1425
cpu0->LLC WRITE        ACCESS:     219191 HIT:     218871 MISS:        320 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6839 HIT:       2836 MISS:       4003 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3087
  ROW_BUFFER_MISS:      54256
  AVG DBUS CONGESTED CYCLE: 3.508
Channel 0 WQ ROW_BUFFER_HIT:        962
  ROW_BUFFER_MISS:      22171
  FULL:          0
Channel 0 REFRESHES ISSUED:       7576

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       514294       427124        87164         2104
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          115          349          280
  STLB miss resolved @ L2C                0           96          166          264           91
  STLB miss resolved @ LLC                0          103          261         1417          557
  STLB miss resolved @ MEM                0            4          313         1969         2147

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             161690        47976      1272551       126365          374
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           54          127           45
  STLB miss resolved @ L2C                0           35           50           52            3
  STLB miss resolved @ LLC                0           76          164          416           56
  STLB miss resolved @ MEM                0            1           68          262          150
[2025-09-18 04:16:01] END   suite=qualcomm_srv trace=srv428_ap (rc=0)
