// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "11/01/2018 17:53:30"

// 
// Device: Altera EP4CE115F29C8 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mips_teste (
	clk,
	Reg3,
	saida2Regs,
	instrucao,
	entrada1_ULA,
	entrada2_ULA,
	saida,
	saidaExtensor,
	dadolido,
	ula_control,
	mux_ulamem,
	end1,
	end2,
	end3);
input 	clk;
output 	[31:0] Reg3;
output 	[31:0] saida2Regs;
output 	[31:0] instrucao;
output 	[31:0] entrada1_ULA;
output 	[31:0] entrada2_ULA;
output 	[31:0] saida;
output 	[31:0] saidaExtensor;
output 	[31:0] dadolido;
output 	[3:0] ula_control;
output 	mux_ulamem;
output 	[4:0] end1;
output 	[4:0] end2;
output 	[4:0] end3;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Reg3[0]~output_o ;
wire \Reg3[1]~output_o ;
wire \Reg3[2]~output_o ;
wire \Reg3[3]~output_o ;
wire \Reg3[4]~output_o ;
wire \Reg3[5]~output_o ;
wire \Reg3[6]~output_o ;
wire \Reg3[7]~output_o ;
wire \Reg3[8]~output_o ;
wire \Reg3[9]~output_o ;
wire \Reg3[10]~output_o ;
wire \Reg3[11]~output_o ;
wire \Reg3[12]~output_o ;
wire \Reg3[13]~output_o ;
wire \Reg3[14]~output_o ;
wire \Reg3[15]~output_o ;
wire \Reg3[16]~output_o ;
wire \Reg3[17]~output_o ;
wire \Reg3[18]~output_o ;
wire \Reg3[19]~output_o ;
wire \Reg3[20]~output_o ;
wire \Reg3[21]~output_o ;
wire \Reg3[22]~output_o ;
wire \Reg3[23]~output_o ;
wire \Reg3[24]~output_o ;
wire \Reg3[25]~output_o ;
wire \Reg3[26]~output_o ;
wire \Reg3[27]~output_o ;
wire \Reg3[28]~output_o ;
wire \Reg3[29]~output_o ;
wire \Reg3[30]~output_o ;
wire \Reg3[31]~output_o ;
wire \saida2Regs[0]~output_o ;
wire \saida2Regs[1]~output_o ;
wire \saida2Regs[2]~output_o ;
wire \saida2Regs[3]~output_o ;
wire \saida2Regs[4]~output_o ;
wire \saida2Regs[5]~output_o ;
wire \saida2Regs[6]~output_o ;
wire \saida2Regs[7]~output_o ;
wire \saida2Regs[8]~output_o ;
wire \saida2Regs[9]~output_o ;
wire \saida2Regs[10]~output_o ;
wire \saida2Regs[11]~output_o ;
wire \saida2Regs[12]~output_o ;
wire \saida2Regs[13]~output_o ;
wire \saida2Regs[14]~output_o ;
wire \saida2Regs[15]~output_o ;
wire \saida2Regs[16]~output_o ;
wire \saida2Regs[17]~output_o ;
wire \saida2Regs[18]~output_o ;
wire \saida2Regs[19]~output_o ;
wire \saida2Regs[20]~output_o ;
wire \saida2Regs[21]~output_o ;
wire \saida2Regs[22]~output_o ;
wire \saida2Regs[23]~output_o ;
wire \saida2Regs[24]~output_o ;
wire \saida2Regs[25]~output_o ;
wire \saida2Regs[26]~output_o ;
wire \saida2Regs[27]~output_o ;
wire \saida2Regs[28]~output_o ;
wire \saida2Regs[29]~output_o ;
wire \saida2Regs[30]~output_o ;
wire \saida2Regs[31]~output_o ;
wire \instrucao[0]~output_o ;
wire \instrucao[1]~output_o ;
wire \instrucao[2]~output_o ;
wire \instrucao[3]~output_o ;
wire \instrucao[4]~output_o ;
wire \instrucao[5]~output_o ;
wire \instrucao[6]~output_o ;
wire \instrucao[7]~output_o ;
wire \instrucao[8]~output_o ;
wire \instrucao[9]~output_o ;
wire \instrucao[10]~output_o ;
wire \instrucao[11]~output_o ;
wire \instrucao[12]~output_o ;
wire \instrucao[13]~output_o ;
wire \instrucao[14]~output_o ;
wire \instrucao[15]~output_o ;
wire \instrucao[16]~output_o ;
wire \instrucao[17]~output_o ;
wire \instrucao[18]~output_o ;
wire \instrucao[19]~output_o ;
wire \instrucao[20]~output_o ;
wire \instrucao[21]~output_o ;
wire \instrucao[22]~output_o ;
wire \instrucao[23]~output_o ;
wire \instrucao[24]~output_o ;
wire \instrucao[25]~output_o ;
wire \instrucao[26]~output_o ;
wire \instrucao[27]~output_o ;
wire \instrucao[28]~output_o ;
wire \instrucao[29]~output_o ;
wire \instrucao[30]~output_o ;
wire \instrucao[31]~output_o ;
wire \entrada1_ULA[0]~output_o ;
wire \entrada1_ULA[1]~output_o ;
wire \entrada1_ULA[2]~output_o ;
wire \entrada1_ULA[3]~output_o ;
wire \entrada1_ULA[4]~output_o ;
wire \entrada1_ULA[5]~output_o ;
wire \entrada1_ULA[6]~output_o ;
wire \entrada1_ULA[7]~output_o ;
wire \entrada1_ULA[8]~output_o ;
wire \entrada1_ULA[9]~output_o ;
wire \entrada1_ULA[10]~output_o ;
wire \entrada1_ULA[11]~output_o ;
wire \entrada1_ULA[12]~output_o ;
wire \entrada1_ULA[13]~output_o ;
wire \entrada1_ULA[14]~output_o ;
wire \entrada1_ULA[15]~output_o ;
wire \entrada1_ULA[16]~output_o ;
wire \entrada1_ULA[17]~output_o ;
wire \entrada1_ULA[18]~output_o ;
wire \entrada1_ULA[19]~output_o ;
wire \entrada1_ULA[20]~output_o ;
wire \entrada1_ULA[21]~output_o ;
wire \entrada1_ULA[22]~output_o ;
wire \entrada1_ULA[23]~output_o ;
wire \entrada1_ULA[24]~output_o ;
wire \entrada1_ULA[25]~output_o ;
wire \entrada1_ULA[26]~output_o ;
wire \entrada1_ULA[27]~output_o ;
wire \entrada1_ULA[28]~output_o ;
wire \entrada1_ULA[29]~output_o ;
wire \entrada1_ULA[30]~output_o ;
wire \entrada1_ULA[31]~output_o ;
wire \entrada2_ULA[0]~output_o ;
wire \entrada2_ULA[1]~output_o ;
wire \entrada2_ULA[2]~output_o ;
wire \entrada2_ULA[3]~output_o ;
wire \entrada2_ULA[4]~output_o ;
wire \entrada2_ULA[5]~output_o ;
wire \entrada2_ULA[6]~output_o ;
wire \entrada2_ULA[7]~output_o ;
wire \entrada2_ULA[8]~output_o ;
wire \entrada2_ULA[9]~output_o ;
wire \entrada2_ULA[10]~output_o ;
wire \entrada2_ULA[11]~output_o ;
wire \entrada2_ULA[12]~output_o ;
wire \entrada2_ULA[13]~output_o ;
wire \entrada2_ULA[14]~output_o ;
wire \entrada2_ULA[15]~output_o ;
wire \entrada2_ULA[16]~output_o ;
wire \entrada2_ULA[17]~output_o ;
wire \entrada2_ULA[18]~output_o ;
wire \entrada2_ULA[19]~output_o ;
wire \entrada2_ULA[20]~output_o ;
wire \entrada2_ULA[21]~output_o ;
wire \entrada2_ULA[22]~output_o ;
wire \entrada2_ULA[23]~output_o ;
wire \entrada2_ULA[24]~output_o ;
wire \entrada2_ULA[25]~output_o ;
wire \entrada2_ULA[26]~output_o ;
wire \entrada2_ULA[27]~output_o ;
wire \entrada2_ULA[28]~output_o ;
wire \entrada2_ULA[29]~output_o ;
wire \entrada2_ULA[30]~output_o ;
wire \entrada2_ULA[31]~output_o ;
wire \saida[0]~output_o ;
wire \saida[1]~output_o ;
wire \saida[2]~output_o ;
wire \saida[3]~output_o ;
wire \saida[4]~output_o ;
wire \saida[5]~output_o ;
wire \saida[6]~output_o ;
wire \saida[7]~output_o ;
wire \saida[8]~output_o ;
wire \saida[9]~output_o ;
wire \saida[10]~output_o ;
wire \saida[11]~output_o ;
wire \saida[12]~output_o ;
wire \saida[13]~output_o ;
wire \saida[14]~output_o ;
wire \saida[15]~output_o ;
wire \saida[16]~output_o ;
wire \saida[17]~output_o ;
wire \saida[18]~output_o ;
wire \saida[19]~output_o ;
wire \saida[20]~output_o ;
wire \saida[21]~output_o ;
wire \saida[22]~output_o ;
wire \saida[23]~output_o ;
wire \saida[24]~output_o ;
wire \saida[25]~output_o ;
wire \saida[26]~output_o ;
wire \saida[27]~output_o ;
wire \saida[28]~output_o ;
wire \saida[29]~output_o ;
wire \saida[30]~output_o ;
wire \saida[31]~output_o ;
wire \saidaExtensor[0]~output_o ;
wire \saidaExtensor[1]~output_o ;
wire \saidaExtensor[2]~output_o ;
wire \saidaExtensor[3]~output_o ;
wire \saidaExtensor[4]~output_o ;
wire \saidaExtensor[5]~output_o ;
wire \saidaExtensor[6]~output_o ;
wire \saidaExtensor[7]~output_o ;
wire \saidaExtensor[8]~output_o ;
wire \saidaExtensor[9]~output_o ;
wire \saidaExtensor[10]~output_o ;
wire \saidaExtensor[11]~output_o ;
wire \saidaExtensor[12]~output_o ;
wire \saidaExtensor[13]~output_o ;
wire \saidaExtensor[14]~output_o ;
wire \saidaExtensor[15]~output_o ;
wire \saidaExtensor[16]~output_o ;
wire \saidaExtensor[17]~output_o ;
wire \saidaExtensor[18]~output_o ;
wire \saidaExtensor[19]~output_o ;
wire \saidaExtensor[20]~output_o ;
wire \saidaExtensor[21]~output_o ;
wire \saidaExtensor[22]~output_o ;
wire \saidaExtensor[23]~output_o ;
wire \saidaExtensor[24]~output_o ;
wire \saidaExtensor[25]~output_o ;
wire \saidaExtensor[26]~output_o ;
wire \saidaExtensor[27]~output_o ;
wire \saidaExtensor[28]~output_o ;
wire \saidaExtensor[29]~output_o ;
wire \saidaExtensor[30]~output_o ;
wire \saidaExtensor[31]~output_o ;
wire \dadolido[0]~output_o ;
wire \dadolido[1]~output_o ;
wire \dadolido[2]~output_o ;
wire \dadolido[3]~output_o ;
wire \dadolido[4]~output_o ;
wire \dadolido[5]~output_o ;
wire \dadolido[6]~output_o ;
wire \dadolido[7]~output_o ;
wire \dadolido[8]~output_o ;
wire \dadolido[9]~output_o ;
wire \dadolido[10]~output_o ;
wire \dadolido[11]~output_o ;
wire \dadolido[12]~output_o ;
wire \dadolido[13]~output_o ;
wire \dadolido[14]~output_o ;
wire \dadolido[15]~output_o ;
wire \dadolido[16]~output_o ;
wire \dadolido[17]~output_o ;
wire \dadolido[18]~output_o ;
wire \dadolido[19]~output_o ;
wire \dadolido[20]~output_o ;
wire \dadolido[21]~output_o ;
wire \dadolido[22]~output_o ;
wire \dadolido[23]~output_o ;
wire \dadolido[24]~output_o ;
wire \dadolido[25]~output_o ;
wire \dadolido[26]~output_o ;
wire \dadolido[27]~output_o ;
wire \dadolido[28]~output_o ;
wire \dadolido[29]~output_o ;
wire \dadolido[30]~output_o ;
wire \dadolido[31]~output_o ;
wire \ula_control[0]~output_o ;
wire \ula_control[1]~output_o ;
wire \ula_control[2]~output_o ;
wire \ula_control[3]~output_o ;
wire \mux_ulamem~output_o ;
wire \end1[0]~output_o ;
wire \end1[1]~output_o ;
wire \end1[2]~output_o ;
wire \end1[3]~output_o ;
wire \end1[4]~output_o ;
wire \end2[0]~output_o ;
wire \end2[1]~output_o ;
wire \end2[2]~output_o ;
wire \end2[3]~output_o ;
wire \end2[4]~output_o ;
wire \end3[0]~output_o ;
wire \end3[1]~output_o ;
wire \end3[2]~output_o ;
wire \end3[3]~output_o ;
wire \end3[4]~output_o ;
wire \clk~input_o ;
wire \memoriaInst|rom~12_combout ;
wire \memoriaInst|rom~13_combout ;
wire \somador1|Add0~1 ;
wire \somador1|Add0~3 ;
wire \somador1|Add0~4_combout ;
wire \somador1|Add0~2_combout ;
wire \somador1|Add0~0_combout ;
wire \somador2|Add0~1 ;
wire \somador2|Add0~3 ;
wire \somador2|Add0~4_combout ;
wire \memoriaInst|rom~3_combout ;
wire \memoriaInst|rom~4_combout ;
wire \somador1|Add0~5 ;
wire \somador1|Add0~7 ;
wire \somador1|Add0~8_combout ;
wire \somador1|Add0~6_combout ;
wire \somador2|Add0~5 ;
wire \somador2|Add0~7 ;
wire \somador2|Add0~8_combout ;
wire \PC|q[6]~2_combout ;
wire \memoriaInst|rom~5_combout ;
wire \memoriaInst|rom~6_combout ;
wire \memoriaInst|rom~7_combout ;
wire \fd_ctrl|Equal0~0_combout ;
wire \memoriaInst|rom~8_combout ;
wire \somador1|Add0~13 ;
wire \somador1|Add0~14_combout ;
wire \somador1|Add0~9 ;
wire \somador1|Add0~10_combout ;
wire \somador2|Add0~9 ;
wire \somador2|Add0~11 ;
wire \somador2|Add0~13 ;
wire \somador2|Add0~15_combout ;
wire \PC|q[9]~4_combout ;
wire \memoriaInst|rom~9_combout ;
wire \fd_ctrl|Equal1~0_combout ;
wire \mux_ULA|Y[6]~6_combout ;
wire \memoriaInst|rom~26_combout ;
wire \fd_ctrl|ULAop[1]~0_combout ;
wire \memoriaInst|rom~27_combout ;
wire \mux_RtRd|Y[2]~6_combout ;
wire \memoriaInst|rom~24_combout ;
wire \memoriaInst|rom~28_combout ;
wire \mux_RtRd|Y[1]~3_combout ;
wire \memoriaInst|rom~22_combout ;
wire \memoriaInst|rom~29_combout ;
wire \mux_RtRd|Y[0]~2_combout ;
wire \regs|registrador~1270_combout ;
wire \regs|registrador~1278_combout ;
wire \regs|registrador~108_q ;
wire \memoriaInst|rom~18_combout ;
wire \memoriaInst|rom~19_combout ;
wire \regs|registrador~1271_combout ;
wire \regs|registrador~1279_combout ;
wire \regs|registrador~76_q ;
wire \memoriaInst|rom~20_combout ;
wire \memoriaInst|rom~21_combout ;
wire \regs|registrador~1272_combout ;
wire \regs|registrador~1280_combout ;
wire \regs|registrador~44_q ;
wire \regs|registrador~1114_combout ;
wire \regs|registrador~1273_combout ;
wire \regs|registrador~1281_combout ;
wire \regs|registrador~140_q ;
wire \regs|registrador~1115_combout ;
wire \regs|saidaA[6]~6_combout ;
wire \ula_ctrl|ula_ctrl~52_combout ;
wire \ula_ctrl|ula_ctrl~51_combout ;
wire \ula_ctrl|ula_ctrl~53_combout ;
wire \ula_ctrl|ula_ctrl~56_combout ;
wire \ula_ctrl|ula_ctrl[1]~57_combout ;
wire \ula_ctrl|ula_ctrl[1]~54_combout ;
wire \ula_ctrl|ula_ctrl[2]~55_combout ;
wire \regs|registrador~1274_combout ;
wire \regs|registrador~1282_combout ;
wire \regs|registrador~204_q ;
wire \memoriaInst|rom~23_combout ;
wire \regs|registrador~1275_combout ;
wire \regs|registrador~1283_combout ;
wire \regs|registrador~236_q ;
wire \memoriaInst|rom~25_combout ;
wire \regs|registrador~1276_combout ;
wire \regs|registrador~1284_combout ;
wire \regs|registrador~172_q ;
wire \regs|registrador~1116_combout ;
wire \regs|registrador~1277_combout ;
wire \regs|registrador~1285_combout ;
wire \regs|registrador~268_q ;
wire \regs|registrador~1117_combout ;
wire \regs|registrador~1118_combout ;
wire \regs|registrador~1119_combout ;
wire \mux_Rt_im|Y[31]~48_combout ;
wire \mux_Rt_im|Y[6]~50_combout ;
wire \regs|registrador~75_q ;
wire \regs|registrador~107_q ;
wire \regs|registrador~43_q ;
wire \regs|registrador~1108_combout ;
wire \regs|registrador~139_q ;
wire \regs|registrador~1109_combout ;
wire \regs|saidaA[5]~5_combout ;
wire \regs|registrador~106_q ;
wire \regs|registrador~74_q ;
wire \regs|registrador~42_q ;
wire \regs|registrador~1102_combout ;
wire \regs|registrador~138_q ;
wire \regs|registrador~1103_combout ;
wire \regs|saidaA[4]~4_combout ;
wire \memoriaInst|rom~16_combout ;
wire \regs|registrador~73_q ;
wire \regs|registrador~105_q ;
wire \regs|registrador~41_q ;
wire \regs|registrador~1096_combout ;
wire \regs|registrador~137_q ;
wire \regs|registrador~1097_combout ;
wire \regs|saidaA[3]~3_combout ;
wire \memoriaDados|ram~2_combout ;
wire \mux_ULA|Y[2]~2_combout ;
wire \regs|registrador~200_q ;
wire \regs|registrador~232_q ;
wire \regs|registrador~168_q ;
wire \regs|registrador~1080_combout ;
wire \regs|registrador~264_q ;
wire \regs|registrador~1081_combout ;
wire \regs|registrador~104_q ;
wire \regs|registrador~72_q ;
wire \regs|registrador~40_q ;
wire \regs|registrador~1082_combout ;
wire \regs|registrador~136_q ;
wire \regs|registrador~1083_combout ;
wire \regs|Equal1~8_combout ;
wire \regs|saidaB[2]~0_combout ;
wire \mux_Rt_im|Y[2]~76_combout ;
wire \regs|registrador~1078_combout ;
wire \regs|registrador~1079_combout ;
wire \regs|saidaA[2]~0_combout ;
wire \memoriaDados|ram~1_combout ;
wire \regs|registrador~71_q ;
wire \regs|registrador~103_q ;
wire \regs|registrador~39_q ;
wire \regs|registrador~1088_combout ;
wire \regs|registrador~135_q ;
wire \regs|registrador~1089_combout ;
wire \regs|saidaA[1]~1_combout ;
wire \regs|registrador~102_q ;
wire \regs|registrador~70_q ;
wire \regs|registrador~38_q ;
wire \regs|registrador~1090_combout ;
wire \regs|registrador~134_q ;
wire \regs|registrador~1091_combout ;
wire \regs|saidaA[0]~2_combout ;
wire \regs|registrador~198_q ;
wire \regs|registrador~230_q ;
wire \regs|registrador~166_q ;
wire \regs|registrador~1092_combout ;
wire \regs|registrador~262_q ;
wire \regs|registrador~1093_combout ;
wire \regs|registrador~1094_combout ;
wire \regs|registrador~1095_combout ;
wire \regs|saidaB[0]~2_combout ;
wire \mux_Rt_im|Y[0]~78_combout ;
wire \ula|full_adder|c_out[0]~0_combout ;
wire \ula|mux4|Mux30~0_combout ;
wire \ula|mux4|Mux30~1_combout ;
wire \mux_ULA|Y[1]~1_combout ;
wire \regs|registrador~199_q ;
wire \regs|registrador~231_q ;
wire \regs|registrador~167_q ;
wire \regs|registrador~1084_combout ;
wire \regs|registrador~263_q ;
wire \regs|registrador~1085_combout ;
wire \regs|registrador~1086_combout ;
wire \regs|registrador~1087_combout ;
wire \regs|saidaB[1]~1_combout ;
wire \mux_Rt_im|Y[1]~77_combout ;
wire \ula|full_adder|c_out[1]~1_combout ;
wire \ula|full_adder|c_out[2]~2_combout ;
wire \ula|mux4|Mux28~0_combout ;
wire \ula|mux4|Mux28~1_combout ;
wire \mux_ULA|Y[3]~3_combout ;
wire \regs|registrador~201_q ;
wire \regs|registrador~233_q ;
wire \regs|registrador~169_q ;
wire \regs|registrador~1098_combout ;
wire \regs|registrador~265_q ;
wire \regs|registrador~1099_combout ;
wire \regs|registrador~1100_combout ;
wire \regs|registrador~1101_combout ;
wire \regs|saidaB[3]~3_combout ;
wire \mux_Rt_im|Y[3]~79_combout ;
wire \ula|full_adder|c_out[3]~3_combout ;
wire \ula|mux4|Mux27~0_combout ;
wire \ula|mux4|Mux27~1_combout ;
wire \mux_ULA|Y[4]~4_combout ;
wire \regs|registrador~202_q ;
wire \regs|registrador~234_q ;
wire \regs|registrador~170_q ;
wire \regs|registrador~1104_combout ;
wire \regs|registrador~266_q ;
wire \regs|registrador~1105_combout ;
wire \regs|registrador~1106_combout ;
wire \regs|registrador~1107_combout ;
wire \mux_Rt_im|Y[4]~49_combout ;
wire \ula|full_adder|c_out[4]~4_combout ;
wire \ula|mux4|Mux26~0_combout ;
wire \ula|mux4|Mux26~1_combout ;
wire \mux_ULA|Y[5]~5_combout ;
wire \regs|registrador~203_q ;
wire \regs|registrador~235_q ;
wire \regs|registrador~171_q ;
wire \regs|registrador~1110_combout ;
wire \regs|registrador~267_q ;
wire \regs|registrador~1111_combout ;
wire \regs|registrador~1112_combout ;
wire \regs|registrador~1113_combout ;
wire \regs|saidaB[5]~4_combout ;
wire \mux_Rt_im|Y[5]~80_combout ;
wire \ula|full_adder|c_out[5]~5_combout ;
wire \ula|mux4|Mux25~0_combout ;
wire \ula|mux4|Mux25~1_combout ;
wire \mux_ULA|Y[7]~7_combout ;
wire \regs|registrador~77_q ;
wire \regs|registrador~109_q ;
wire \regs|registrador~45_q ;
wire \regs|registrador~1120_combout ;
wire \regs|registrador~141_q ;
wire \regs|registrador~1121_combout ;
wire \regs|saidaA[7]~7_combout ;
wire \regs|registrador~205_q ;
wire \regs|registrador~237_q ;
wire \regs|registrador~173_q ;
wire \regs|registrador~1122_combout ;
wire \regs|registrador~269_q ;
wire \regs|registrador~1123_combout ;
wire \regs|registrador~1124_combout ;
wire \regs|registrador~1125_combout ;
wire \mux_Rt_im|Y[7]~51_combout ;
wire \ula|full_adder|c_out[6]~6_combout ;
wire \ula|mux4|Mux24~0_combout ;
wire \ula|mux4|Mux24~1_combout ;
wire \and_beq~0_combout ;
wire \mux_ULA|Y[10]~10_combout ;
wire \regs|registrador~112_q ;
wire \regs|registrador~80_q ;
wire \regs|registrador~48_q ;
wire \regs|registrador~1126_combout ;
wire \regs|registrador~144_q ;
wire \regs|registrador~1127_combout ;
wire \regs|saidaA[10]~8_combout ;
wire \regs|registrador~208_q ;
wire \regs|registrador~240_q ;
wire \regs|registrador~176_q ;
wire \regs|registrador~1128_combout ;
wire \regs|registrador~272_q ;
wire \regs|registrador~1129_combout ;
wire \regs|registrador~1130_combout ;
wire \regs|registrador~1131_combout ;
wire \mux_Rt_im|Y[10]~52_combout ;
wire \regs|registrador~79_q ;
wire \regs|registrador~111_q ;
wire \regs|registrador~47_q ;
wire \regs|registrador~1136_combout ;
wire \regs|registrador~143_q ;
wire \regs|registrador~1137_combout ;
wire \regs|saidaA[9]~9_combout ;
wire \regs|registrador~110_q ;
wire \regs|registrador~78_q ;
wire \regs|registrador~46_q ;
wire \regs|registrador~1142_combout ;
wire \regs|registrador~142_q ;
wire \regs|registrador~1143_combout ;
wire \regs|saidaA[8]~10_combout ;
wire \ula|full_adder|c_out[7]~7_combout ;
wire \ula|mux4|Mux23~0_combout ;
wire \ula|mux4|Mux23~1_combout ;
wire \mux_ULA|Y[8]~8_combout ;
wire \regs|registrador~206_q ;
wire \regs|registrador~238_q ;
wire \regs|registrador~174_q ;
wire \regs|registrador~1138_combout ;
wire \regs|registrador~270_q ;
wire \regs|registrador~1139_combout ;
wire \regs|registrador~1140_combout ;
wire \regs|registrador~1141_combout ;
wire \mux_Rt_im|Y[8]~54_combout ;
wire \ula|full_adder|c_out[8]~8_combout ;
wire \ula|mux4|Mux22~0_combout ;
wire \ula|mux4|Mux22~1_combout ;
wire \mux_ULA|Y[9]~9_combout ;
wire \regs|registrador~207_q ;
wire \regs|registrador~239_q ;
wire \regs|registrador~175_q ;
wire \regs|registrador~1132_combout ;
wire \regs|registrador~271_q ;
wire \regs|registrador~1133_combout ;
wire \regs|registrador~1134_combout ;
wire \regs|registrador~1135_combout ;
wire \mux_Rt_im|Y[9]~53_combout ;
wire \ula|full_adder|c_out[9]~9_combout ;
wire \ula|mux4|Mux21~0_combout ;
wire \ula|mux4|Mux21~1_combout ;
wire \and_beq~1_combout ;
wire \and_beq~2_combout ;
wire \mux_ULA|Y[11]~11_combout ;
wire \regs|registrador~81_q ;
wire \regs|registrador~113_q ;
wire \regs|registrador~49_q ;
wire \regs|registrador~1268_combout ;
wire \regs|registrador~145_q ;
wire \regs|registrador~1269_combout ;
wire \regs|saidaA[11]~31_combout ;
wire \regs|registrador~209_q ;
wire \regs|registrador~241_q ;
wire \regs|registrador~177_q ;
wire \regs|registrador~1264_combout ;
wire \regs|registrador~273_q ;
wire \regs|registrador~1265_combout ;
wire \regs|registrador~1266_combout ;
wire \regs|registrador~1267_combout ;
wire \regs|saidaB[11]~8_combout ;
wire \mux_Rt_im|Y[11]~75_combout ;
wire \ula|full_adder|c_out[10]~10_combout ;
wire \ula|mux4|Mux20~0_combout ;
wire \ula|mux4|Mux20~1_combout ;
wire \mux_ULA|Y[12]~12_combout ;
wire \regs|registrador~114_q ;
wire \regs|registrador~82_q ;
wire \regs|registrador~50_q ;
wire \regs|registrador~1262_combout ;
wire \regs|registrador~146_q ;
wire \regs|registrador~1263_combout ;
wire \regs|saidaA[12]~30_combout ;
wire \regs|registrador~210_q ;
wire \regs|registrador~242_q ;
wire \regs|registrador~178_q ;
wire \regs|registrador~1258_combout ;
wire \regs|registrador~274_q ;
wire \regs|registrador~1259_combout ;
wire \regs|registrador~1260_combout ;
wire \regs|registrador~1261_combout ;
wire \regs|saidaB[12]~7_combout ;
wire \mux_Rt_im|Y[12]~74_combout ;
wire \ula|full_adder|c_out[11]~11_combout ;
wire \ula|mux4|Mux19~0_combout ;
wire \ula|mux4|Mux19~1_combout ;
wire \and_beq~3_combout ;
wire \mux_ULA|Y[13]~13_combout ;
wire \regs|registrador~83_q ;
wire \regs|registrador~115_q ;
wire \regs|registrador~51_q ;
wire \regs|registrador~1256_combout ;
wire \regs|registrador~147_q ;
wire \regs|registrador~1257_combout ;
wire \regs|saidaA[13]~29_combout ;
wire \regs|registrador~211_q ;
wire \regs|registrador~243_q ;
wire \regs|registrador~179_q ;
wire \regs|registrador~1252_combout ;
wire \regs|registrador~275_q ;
wire \regs|registrador~1253_combout ;
wire \regs|registrador~1254_combout ;
wire \regs|registrador~1255_combout ;
wire \regs|saidaB[13]~6_combout ;
wire \mux_Rt_im|Y[13]~73_combout ;
wire \ula|full_adder|c_out[12]~12_combout ;
wire \ula|mux4|Mux18~0_combout ;
wire \ula|mux4|Mux18~1_combout ;
wire \mux_ULA|Y[14]~14_combout ;
wire \regs|registrador~116_q ;
wire \regs|registrador~84_q ;
wire \regs|registrador~52_q ;
wire \regs|registrador~1250_combout ;
wire \regs|registrador~148_q ;
wire \regs|registrador~1251_combout ;
wire \regs|saidaA[14]~28_combout ;
wire \regs|registrador~212_q ;
wire \regs|registrador~244_q ;
wire \regs|registrador~180_q ;
wire \regs|registrador~1246_combout ;
wire \regs|registrador~276_q ;
wire \regs|registrador~1247_combout ;
wire \regs|registrador~1248_combout ;
wire \regs|registrador~1249_combout ;
wire \regs|saidaB[14]~5_combout ;
wire \mux_Rt_im|Y[14]~72_combout ;
wire \ula|full_adder|c_out[13]~13_combout ;
wire \ula|mux4|Mux17~0_combout ;
wire \ula|mux4|Mux17~1_combout ;
wire \mux_ULA|Y[15]~15_combout ;
wire \regs|registrador~85_q ;
wire \regs|registrador~117_q ;
wire \regs|registrador~53_q ;
wire \regs|registrador~1244_combout ;
wire \regs|registrador~149_q ;
wire \regs|registrador~1245_combout ;
wire \regs|saidaA[15]~27_combout ;
wire \regs|registrador~213_q ;
wire \regs|registrador~245_q ;
wire \regs|registrador~181_q ;
wire \regs|registrador~1240_combout ;
wire \regs|registrador~277_q ;
wire \regs|registrador~1241_combout ;
wire \regs|registrador~1242_combout ;
wire \regs|registrador~1243_combout ;
wire \mux_Rt_im|Y[15]~71_combout ;
wire \ula|full_adder|c_out[14]~14_combout ;
wire \ula|mux4|Mux16~0_combout ;
wire \ula|mux4|Mux16~1_combout ;
wire \mux_ULA|Y[16]~16_combout ;
wire \regs|registrador~118_q ;
wire \regs|registrador~86_q ;
wire \regs|registrador~54_q ;
wire \regs|registrador~1238_combout ;
wire \regs|registrador~150_q ;
wire \regs|registrador~1239_combout ;
wire \regs|saidaA[16]~26_combout ;
wire \regs|registrador~214_q ;
wire \regs|registrador~246_q ;
wire \regs|registrador~182_q ;
wire \regs|registrador~1234_combout ;
wire \regs|registrador~278_q ;
wire \regs|registrador~1235_combout ;
wire \regs|registrador~1236_combout ;
wire \regs|registrador~1237_combout ;
wire \mux_Rt_im|Y[16]~70_combout ;
wire \ula|full_adder|c_out[15]~15_combout ;
wire \ula|mux4|Mux15~0_combout ;
wire \ula|mux4|Mux15~1_combout ;
wire \and_beq~4_combout ;
wire \and_beq~5_combout ;
wire \mux_ULA|Y[17]~17_combout ;
wire \regs|registrador~87_q ;
wire \regs|registrador~119_q ;
wire \regs|registrador~55_q ;
wire \regs|registrador~1232_combout ;
wire \regs|registrador~151_q ;
wire \regs|registrador~1233_combout ;
wire \regs|saidaA[17]~25_combout ;
wire \regs|registrador~215_q ;
wire \regs|registrador~247_q ;
wire \regs|registrador~183_q ;
wire \regs|registrador~1228_combout ;
wire \regs|registrador~279_q ;
wire \regs|registrador~1229_combout ;
wire \regs|registrador~1230_combout ;
wire \regs|registrador~1231_combout ;
wire \mux_Rt_im|Y[17]~69_combout ;
wire \ula|full_adder|c_out[16]~16_combout ;
wire \ula|mux4|Mux14~0_combout ;
wire \ula|mux4|Mux14~1_combout ;
wire \mux_ULA|Y[18]~18_combout ;
wire \regs|registrador~120_q ;
wire \regs|registrador~88_q ;
wire \regs|registrador~56_q ;
wire \regs|registrador~1226_combout ;
wire \regs|registrador~152_q ;
wire \regs|registrador~1227_combout ;
wire \regs|saidaA[18]~24_combout ;
wire \regs|registrador~216_q ;
wire \regs|registrador~248_q ;
wire \regs|registrador~184_q ;
wire \regs|registrador~1222_combout ;
wire \regs|registrador~280_q ;
wire \regs|registrador~1223_combout ;
wire \regs|registrador~1224_combout ;
wire \regs|registrador~1225_combout ;
wire \mux_Rt_im|Y[18]~68_combout ;
wire \ula|full_adder|c_out[17]~17_combout ;
wire \ula|mux4|Mux13~0_combout ;
wire \ula|mux4|Mux13~1_combout ;
wire \mux_ULA|Y[19]~19_combout ;
wire \regs|registrador~89_q ;
wire \regs|registrador~121_q ;
wire \regs|registrador~57_q ;
wire \regs|registrador~1220_combout ;
wire \regs|registrador~153_q ;
wire \regs|registrador~1221_combout ;
wire \regs|saidaA[19]~23_combout ;
wire \regs|registrador~217_q ;
wire \regs|registrador~249_q ;
wire \regs|registrador~185_q ;
wire \regs|registrador~1216_combout ;
wire \regs|registrador~281_q ;
wire \regs|registrador~1217_combout ;
wire \regs|registrador~1218_combout ;
wire \regs|registrador~1219_combout ;
wire \mux_Rt_im|Y[19]~67_combout ;
wire \ula|full_adder|c_out[18]~18_combout ;
wire \ula|mux4|Mux12~0_combout ;
wire \ula|mux4|Mux12~1_combout ;
wire \mux_ULA|Y[20]~20_combout ;
wire \regs|registrador~122_q ;
wire \regs|registrador~90_q ;
wire \regs|registrador~58_q ;
wire \regs|registrador~1214_combout ;
wire \regs|registrador~154_q ;
wire \regs|registrador~1215_combout ;
wire \regs|saidaA[20]~22_combout ;
wire \regs|registrador~218_q ;
wire \regs|registrador~250_q ;
wire \regs|registrador~186_q ;
wire \regs|registrador~1210_combout ;
wire \regs|registrador~282_q ;
wire \regs|registrador~1211_combout ;
wire \regs|registrador~1212_combout ;
wire \regs|registrador~1213_combout ;
wire \mux_Rt_im|Y[20]~66_combout ;
wire \ula|full_adder|c_out[19]~19_combout ;
wire \ula|mux4|Mux11~0_combout ;
wire \ula|mux4|Mux11~1_combout ;
wire \and_beq~6_combout ;
wire \mux_ULA|Y[21]~21_combout ;
wire \regs|registrador~91_q ;
wire \regs|registrador~123_q ;
wire \regs|registrador~59_q ;
wire \regs|registrador~1208_combout ;
wire \regs|registrador~155_q ;
wire \regs|registrador~1209_combout ;
wire \regs|saidaA[21]~21_combout ;
wire \regs|registrador~219_q ;
wire \regs|registrador~251_q ;
wire \regs|registrador~187_q ;
wire \regs|registrador~1204_combout ;
wire \regs|registrador~283_q ;
wire \regs|registrador~1205_combout ;
wire \regs|registrador~1206_combout ;
wire \regs|registrador~1207_combout ;
wire \mux_Rt_im|Y[21]~65_combout ;
wire \ula|full_adder|c_out[20]~20_combout ;
wire \ula|mux4|Mux10~0_combout ;
wire \ula|mux4|Mux10~1_combout ;
wire \mux_ULA|Y[22]~22_combout ;
wire \regs|registrador~124_q ;
wire \regs|registrador~92_q ;
wire \regs|registrador~60_q ;
wire \regs|registrador~1202_combout ;
wire \regs|registrador~156_q ;
wire \regs|registrador~1203_combout ;
wire \regs|saidaA[22]~20_combout ;
wire \regs|registrador~220_q ;
wire \regs|registrador~252_q ;
wire \regs|registrador~188_q ;
wire \regs|registrador~1198_combout ;
wire \regs|registrador~284_q ;
wire \regs|registrador~1199_combout ;
wire \regs|registrador~1200_combout ;
wire \regs|registrador~1201_combout ;
wire \mux_Rt_im|Y[22]~64_combout ;
wire \ula|full_adder|c_out[21]~21_combout ;
wire \ula|mux4|Mux9~0_combout ;
wire \ula|mux4|Mux9~1_combout ;
wire \mux_ULA|Y[23]~23_combout ;
wire \regs|registrador~93_q ;
wire \regs|registrador~125_q ;
wire \regs|registrador~61_q ;
wire \regs|registrador~1196_combout ;
wire \regs|registrador~157_q ;
wire \regs|registrador~1197_combout ;
wire \regs|saidaA[23]~19_combout ;
wire \regs|registrador~221_q ;
wire \regs|registrador~253_q ;
wire \regs|registrador~189_q ;
wire \regs|registrador~1192_combout ;
wire \regs|registrador~285_q ;
wire \regs|registrador~1193_combout ;
wire \regs|registrador~1194_combout ;
wire \regs|registrador~1195_combout ;
wire \mux_Rt_im|Y[23]~63_combout ;
wire \ula|full_adder|c_out[22]~22_combout ;
wire \ula|mux4|Mux8~0_combout ;
wire \ula|mux4|Mux8~1_combout ;
wire \mux_ULA|Y[24]~24_combout ;
wire \regs|registrador~126_q ;
wire \regs|registrador~94_q ;
wire \regs|registrador~62_q ;
wire \regs|registrador~1190_combout ;
wire \regs|registrador~158_q ;
wire \regs|registrador~1191_combout ;
wire \regs|saidaA[24]~18_combout ;
wire \regs|registrador~222_q ;
wire \regs|registrador~254_q ;
wire \regs|registrador~190_q ;
wire \regs|registrador~1186_combout ;
wire \regs|registrador~286_q ;
wire \regs|registrador~1187_combout ;
wire \regs|registrador~1188_combout ;
wire \regs|registrador~1189_combout ;
wire \mux_Rt_im|Y[24]~62_combout ;
wire \ula|full_adder|c_out[23]~23_combout ;
wire \ula|mux4|Mux7~0_combout ;
wire \ula|mux4|Mux7~1_combout ;
wire \and_beq~7_combout ;
wire \and_beq~8_combout ;
wire \mux_ULA|Y[25]~25_combout ;
wire \regs|registrador~95_q ;
wire \regs|registrador~127_q ;
wire \regs|registrador~63_q ;
wire \regs|registrador~1184_combout ;
wire \regs|registrador~159_q ;
wire \regs|registrador~1185_combout ;
wire \regs|saidaA[25]~17_combout ;
wire \regs|registrador~223_q ;
wire \regs|registrador~255_q ;
wire \regs|registrador~191_q ;
wire \regs|registrador~1180_combout ;
wire \regs|registrador~287_q ;
wire \regs|registrador~1181_combout ;
wire \regs|registrador~1182_combout ;
wire \regs|registrador~1183_combout ;
wire \mux_Rt_im|Y[25]~61_combout ;
wire \ula|full_adder|c_out[24]~24_combout ;
wire \ula|mux4|Mux6~0_combout ;
wire \ula|mux4|Mux6~1_combout ;
wire \mux_ULA|Y[26]~26_combout ;
wire \regs|registrador~128_q ;
wire \regs|registrador~96_q ;
wire \regs|registrador~64_q ;
wire \regs|registrador~1178_combout ;
wire \regs|registrador~160_q ;
wire \regs|registrador~1179_combout ;
wire \regs|saidaA[26]~16_combout ;
wire \regs|registrador~224_q ;
wire \regs|registrador~256_q ;
wire \regs|registrador~192_q ;
wire \regs|registrador~1174_combout ;
wire \regs|registrador~288_q ;
wire \regs|registrador~1175_combout ;
wire \regs|registrador~1176_combout ;
wire \regs|registrador~1177_combout ;
wire \mux_Rt_im|Y[26]~60_combout ;
wire \ula|full_adder|c_out[25]~25_combout ;
wire \ula|mux4|Mux5~0_combout ;
wire \ula|mux4|Mux5~1_combout ;
wire \mux_ULA|Y[27]~27_combout ;
wire \regs|registrador~97_q ;
wire \regs|registrador~129_q ;
wire \regs|registrador~65_q ;
wire \regs|registrador~1172_combout ;
wire \regs|registrador~161_q ;
wire \regs|registrador~1173_combout ;
wire \regs|saidaA[27]~15_combout ;
wire \regs|registrador~225_q ;
wire \regs|registrador~257_q ;
wire \regs|registrador~193_q ;
wire \regs|registrador~1168_combout ;
wire \regs|registrador~289_q ;
wire \regs|registrador~1169_combout ;
wire \regs|registrador~1170_combout ;
wire \regs|registrador~1171_combout ;
wire \mux_Rt_im|Y[27]~59_combout ;
wire \ula|full_adder|c_out[26]~26_combout ;
wire \ula|mux4|Mux4~0_combout ;
wire \ula|mux4|Mux4~1_combout ;
wire \mux_ULA|Y[28]~28_combout ;
wire \regs|registrador~130_q ;
wire \regs|registrador~98_q ;
wire \regs|registrador~66_q ;
wire \regs|registrador~1166_combout ;
wire \regs|registrador~162_q ;
wire \regs|registrador~1167_combout ;
wire \regs|saidaA[28]~14_combout ;
wire \regs|registrador~226_q ;
wire \regs|registrador~258_q ;
wire \regs|registrador~194_q ;
wire \regs|registrador~1162_combout ;
wire \regs|registrador~290_q ;
wire \regs|registrador~1163_combout ;
wire \regs|registrador~1164_combout ;
wire \regs|registrador~1165_combout ;
wire \mux_Rt_im|Y[28]~58_combout ;
wire \ula|full_adder|c_out[27]~27_combout ;
wire \ula|mux4|Mux3~0_combout ;
wire \ula|mux4|Mux3~1_combout ;
wire \and_beq~9_combout ;
wire \ula|mux2B|Y[0]~2_combout ;
wire \ula|mux4|Mux31~0_combout ;
wire \regs|registrador~229_q ;
wire \regs|registrador~261_q ;
wire \regs|registrador~197_q ;
wire \regs|registrador~1146_combout ;
wire \regs|registrador~293_q ;
wire \regs|registrador~1147_combout ;
wire \regs|registrador~133_q ;
wire \regs|registrador~69_q ;
wire \regs|registrador~1148_combout ;
wire \regs|registrador~165_q ;
wire \regs|registrador~1149_combout ;
wire \mux_Rt_im|Y[31]~55_combout ;
wire \regs|registrador~132_q ;
wire \regs|registrador~100_q ;
wire \regs|registrador~68_q ;
wire \regs|registrador~1154_combout ;
wire \regs|registrador~164_q ;
wire \regs|registrador~1155_combout ;
wire \regs|saidaA[30]~12_combout ;
wire \regs|registrador~99_q ;
wire \regs|registrador~131_q ;
wire \regs|registrador~67_q ;
wire \regs|registrador~1160_combout ;
wire \regs|registrador~163_q ;
wire \regs|registrador~1161_combout ;
wire \regs|saidaA[29]~13_combout ;
wire \ula|full_adder|c_out[28]~28_combout ;
wire \ula|mux4|Mux2~0_combout ;
wire \ula|mux4|Mux2~1_combout ;
wire \mux_ULA|Y[29]~29_combout ;
wire \regs|registrador~227_q ;
wire \regs|registrador~259_q ;
wire \regs|registrador~195_q ;
wire \regs|registrador~1156_combout ;
wire \regs|registrador~291_q ;
wire \regs|registrador~1157_combout ;
wire \regs|registrador~1158_combout ;
wire \regs|registrador~1159_combout ;
wire \mux_Rt_im|Y[29]~57_combout ;
wire \ula|full_adder|c_out[29]~29_combout ;
wire \ula|mux4|Mux1~0_combout ;
wire \ula|mux4|Mux1~1_combout ;
wire \mux_ULA|Y[30]~30_combout ;
wire \regs|registrador~228_q ;
wire \regs|registrador~260_q ;
wire \regs|registrador~196_q ;
wire \regs|registrador~1150_combout ;
wire \regs|registrador~292_q ;
wire \regs|registrador~1151_combout ;
wire \regs|registrador~1152_combout ;
wire \regs|registrador~1153_combout ;
wire \mux_Rt_im|Y[30]~56_combout ;
wire \ula|full_adder|c_out[30]~30_combout ;
wire \ula|mux4|Mux0~0_combout ;
wire \ula|mux4|Mux0~1_combout ;
wire \mux_ULA|Y[31]~31_combout ;
wire \regs|registrador~101_q ;
wire \regs|registrador~1144_combout ;
wire \regs|registrador~1145_combout ;
wire \regs|saidaA[31]~11_combout ;
wire \ula|result_slt[0]~0_combout ;
wire \ula|full_adder|result[0]~0_combout ;
wire \and_beq~10_combout ;
wire \and_beq~11_combout ;
wire \and_beq~12_combout ;
wire \and_beq~combout ;
wire \PC|q[4]~0_combout ;
wire \memoriaInst|rom~14_combout ;
wire \memoriaInst|rom~15_combout ;
wire \somador2|Add0~2_combout ;
wire \somador2|Add0~18_combout ;
wire \memoriaInst|rom~10_combout ;
wire \memoriaInst|rom~11_combout ;
wire \somador2|Add0~0_combout ;
wire \somador2|Add0~17_combout ;
wire \memoriaInst|rom~1_combout ;
wire \memoriaInst|rom~2_combout ;
wire \somador2|Add0~10_combout ;
wire \PC|q[7]~3_combout ;
wire \somador1|Add0~11 ;
wire \somador1|Add0~12_combout ;
wire \somador2|Add0~12_combout ;
wire \somador2|Add0~14_combout ;
wire \memoriaInst|rom~0_combout ;
wire \memoriaInst|rom~17_combout ;
wire \somador2|Add0~6_combout ;
wire \PC|q[5]~1_combout ;
wire \ula_ctrl|ula_ctrl[0]~39_combout ;
wire \ula_ctrl|ula_ctrl[0]~58_combout ;
wire \ula|mux4|Mux29~0_combout ;
wire \ula|mux4|Mux29~1_combout ;
wire \memoriaDados|ram~0_combout ;
wire \ula|mux4|Mux31~1_combout ;
wire \mux_ULA|Y[0]~0_combout ;
wire \regs|saidaB[4]~9_combout ;
wire \regs|saidaB[6]~10_combout ;
wire \regs|saidaB[7]~11_combout ;
wire \regs|saidaB[8]~12_combout ;
wire \regs|saidaB[9]~13_combout ;
wire \regs|saidaB[10]~14_combout ;
wire \regs|saidaB[15]~15_combout ;
wire \regs|saidaB[16]~16_combout ;
wire \regs|saidaB[17]~17_combout ;
wire \regs|saidaB[18]~18_combout ;
wire \regs|saidaB[19]~19_combout ;
wire \regs|saidaB[20]~20_combout ;
wire \regs|saidaB[21]~21_combout ;
wire \regs|saidaB[22]~22_combout ;
wire \regs|saidaB[23]~23_combout ;
wire \regs|saidaB[24]~24_combout ;
wire \regs|saidaB[25]~25_combout ;
wire \regs|saidaB[26]~26_combout ;
wire \regs|saidaB[27]~27_combout ;
wire \regs|saidaB[28]~28_combout ;
wire \regs|saidaB[29]~29_combout ;
wire \regs|saidaB[30]~30_combout ;
wire \regs|saidaB[31]~31_combout ;
wire \memoriaInst|rom~30_combout ;
wire \memoriaInst|rom~31_combout ;
wire \memoriaDados|ram~3_combout ;
wire \memoriaDados|ram~4_combout ;
wire \memoriaDados|ram~5_combout ;
wire \mux_RtRd|Y[2]~4_combout ;
wire \mux_RtRd|Y[3]~5_combout ;
wire [31:0] \PC|q ;


cycloneive_io_obuf \Reg3[0]~output (
	.i(\mux_ULA|Y[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[0]~output .bus_hold = "false";
defparam \Reg3[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[1]~output (
	.i(\mux_ULA|Y[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[1]~output .bus_hold = "false";
defparam \Reg3[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[2]~output (
	.i(\mux_ULA|Y[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[2]~output .bus_hold = "false";
defparam \Reg3[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[3]~output (
	.i(\mux_ULA|Y[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[3]~output .bus_hold = "false";
defparam \Reg3[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[4]~output (
	.i(\mux_ULA|Y[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[4]~output .bus_hold = "false";
defparam \Reg3[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[5]~output (
	.i(\mux_ULA|Y[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[5]~output .bus_hold = "false";
defparam \Reg3[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[6]~output (
	.i(\mux_ULA|Y[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[6]~output .bus_hold = "false";
defparam \Reg3[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[7]~output (
	.i(\mux_ULA|Y[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[7]~output .bus_hold = "false";
defparam \Reg3[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[8]~output (
	.i(\mux_ULA|Y[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[8]~output .bus_hold = "false";
defparam \Reg3[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[9]~output (
	.i(\mux_ULA|Y[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[9]~output .bus_hold = "false";
defparam \Reg3[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[10]~output (
	.i(\mux_ULA|Y[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[10]~output .bus_hold = "false";
defparam \Reg3[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[11]~output (
	.i(\mux_ULA|Y[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[11]~output .bus_hold = "false";
defparam \Reg3[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[12]~output (
	.i(\mux_ULA|Y[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[12]~output .bus_hold = "false";
defparam \Reg3[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[13]~output (
	.i(\mux_ULA|Y[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[13]~output .bus_hold = "false";
defparam \Reg3[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[14]~output (
	.i(\mux_ULA|Y[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[14]~output .bus_hold = "false";
defparam \Reg3[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[15]~output (
	.i(\mux_ULA|Y[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[15]~output .bus_hold = "false";
defparam \Reg3[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[16]~output (
	.i(\mux_ULA|Y[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[16]~output .bus_hold = "false";
defparam \Reg3[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[17]~output (
	.i(\mux_ULA|Y[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[17]~output .bus_hold = "false";
defparam \Reg3[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[18]~output (
	.i(\mux_ULA|Y[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[18]~output .bus_hold = "false";
defparam \Reg3[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[19]~output (
	.i(\mux_ULA|Y[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[19]~output .bus_hold = "false";
defparam \Reg3[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[20]~output (
	.i(\mux_ULA|Y[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[20]~output .bus_hold = "false";
defparam \Reg3[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[21]~output (
	.i(\mux_ULA|Y[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[21]~output .bus_hold = "false";
defparam \Reg3[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[22]~output (
	.i(\mux_ULA|Y[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[22]~output .bus_hold = "false";
defparam \Reg3[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[23]~output (
	.i(\mux_ULA|Y[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[23]~output .bus_hold = "false";
defparam \Reg3[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[24]~output (
	.i(\mux_ULA|Y[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[24]~output .bus_hold = "false";
defparam \Reg3[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[25]~output (
	.i(\mux_ULA|Y[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[25]~output .bus_hold = "false";
defparam \Reg3[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[26]~output (
	.i(\mux_ULA|Y[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[26]~output .bus_hold = "false";
defparam \Reg3[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[27]~output (
	.i(\mux_ULA|Y[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[27]~output .bus_hold = "false";
defparam \Reg3[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[28]~output (
	.i(\mux_ULA|Y[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[28]~output .bus_hold = "false";
defparam \Reg3[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[29]~output (
	.i(\mux_ULA|Y[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[29]~output .bus_hold = "false";
defparam \Reg3[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[30]~output (
	.i(\mux_ULA|Y[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[30]~output .bus_hold = "false";
defparam \Reg3[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \Reg3[31]~output (
	.i(\mux_ULA|Y[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Reg3[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \Reg3[31]~output .bus_hold = "false";
defparam \Reg3[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[0]~output (
	.i(\regs|saidaB[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[0]~output .bus_hold = "false";
defparam \saida2Regs[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[1]~output (
	.i(\regs|saidaB[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[1]~output .bus_hold = "false";
defparam \saida2Regs[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[2]~output (
	.i(\regs|saidaB[2]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[2]~output .bus_hold = "false";
defparam \saida2Regs[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[3]~output (
	.i(\regs|saidaB[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[3]~output .bus_hold = "false";
defparam \saida2Regs[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[4]~output (
	.i(\regs|saidaB[4]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[4]~output .bus_hold = "false";
defparam \saida2Regs[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[5]~output (
	.i(\regs|saidaB[5]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[5]~output .bus_hold = "false";
defparam \saida2Regs[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[6]~output (
	.i(\regs|saidaB[6]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[6]~output .bus_hold = "false";
defparam \saida2Regs[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[7]~output (
	.i(\regs|saidaB[7]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[7]~output .bus_hold = "false";
defparam \saida2Regs[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[8]~output (
	.i(\regs|saidaB[8]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[8]~output .bus_hold = "false";
defparam \saida2Regs[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[9]~output (
	.i(\regs|saidaB[9]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[9]~output .bus_hold = "false";
defparam \saida2Regs[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[10]~output (
	.i(\regs|saidaB[10]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[10]~output .bus_hold = "false";
defparam \saida2Regs[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[11]~output (
	.i(\regs|saidaB[11]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[11]~output .bus_hold = "false";
defparam \saida2Regs[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[12]~output (
	.i(\regs|saidaB[12]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[12]~output .bus_hold = "false";
defparam \saida2Regs[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[13]~output (
	.i(\regs|saidaB[13]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[13]~output .bus_hold = "false";
defparam \saida2Regs[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[14]~output (
	.i(\regs|saidaB[14]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[14]~output .bus_hold = "false";
defparam \saida2Regs[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[15]~output (
	.i(\regs|saidaB[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[15]~output .bus_hold = "false";
defparam \saida2Regs[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[16]~output (
	.i(\regs|saidaB[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[16]~output .bus_hold = "false";
defparam \saida2Regs[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[17]~output (
	.i(\regs|saidaB[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[17]~output .bus_hold = "false";
defparam \saida2Regs[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[18]~output (
	.i(\regs|saidaB[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[18]~output .bus_hold = "false";
defparam \saida2Regs[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[19]~output (
	.i(\regs|saidaB[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[19]~output .bus_hold = "false";
defparam \saida2Regs[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[20]~output (
	.i(\regs|saidaB[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[20]~output .bus_hold = "false";
defparam \saida2Regs[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[21]~output (
	.i(\regs|saidaB[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[21]~output .bus_hold = "false";
defparam \saida2Regs[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[22]~output (
	.i(\regs|saidaB[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[22]~output .bus_hold = "false";
defparam \saida2Regs[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[23]~output (
	.i(\regs|saidaB[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[23]~output .bus_hold = "false";
defparam \saida2Regs[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[24]~output (
	.i(\regs|saidaB[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[24]~output .bus_hold = "false";
defparam \saida2Regs[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[25]~output (
	.i(\regs|saidaB[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[25]~output .bus_hold = "false";
defparam \saida2Regs[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[26]~output (
	.i(\regs|saidaB[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[26]~output .bus_hold = "false";
defparam \saida2Regs[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[27]~output (
	.i(\regs|saidaB[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[27]~output .bus_hold = "false";
defparam \saida2Regs[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[28]~output (
	.i(\regs|saidaB[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[28]~output .bus_hold = "false";
defparam \saida2Regs[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[29]~output (
	.i(\regs|saidaB[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[29]~output .bus_hold = "false";
defparam \saida2Regs[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[30]~output (
	.i(\regs|saidaB[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[30]~output .bus_hold = "false";
defparam \saida2Regs[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida2Regs[31]~output (
	.i(\regs|saidaB[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida2Regs[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida2Regs[31]~output .bus_hold = "false";
defparam \saida2Regs[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[0]~output (
	.i(\memoriaInst|rom~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[0]~output .bus_hold = "false";
defparam \instrucao[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[1]~output (
	.i(\memoriaInst|rom~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[1]~output .bus_hold = "false";
defparam \instrucao[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[2]~output (
	.i(\memoriaInst|rom~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[2]~output .bus_hold = "false";
defparam \instrucao[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[3]~output (
	.i(\memoriaInst|rom~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[3]~output .bus_hold = "false";
defparam \instrucao[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[4]~output .bus_hold = "false";
defparam \instrucao[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[5]~output (
	.i(\memoriaInst|rom~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[5]~output .bus_hold = "false";
defparam \instrucao[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[6]~output .bus_hold = "false";
defparam \instrucao[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[7]~output .bus_hold = "false";
defparam \instrucao[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[8]~output .bus_hold = "false";
defparam \instrucao[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[9]~output .bus_hold = "false";
defparam \instrucao[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[10]~output .bus_hold = "false";
defparam \instrucao[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[11]~output (
	.i(\memoriaInst|rom~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[11]~output .bus_hold = "false";
defparam \instrucao[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[12]~output (
	.i(\memoriaInst|rom~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[12]~output .bus_hold = "false";
defparam \instrucao[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[13]~output (
	.i(\memoriaInst|rom~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[13]~output .bus_hold = "false";
defparam \instrucao[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[14]~output (
	.i(\memoriaInst|rom~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[14]~output .bus_hold = "false";
defparam \instrucao[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[15]~output .bus_hold = "false";
defparam \instrucao[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[16]~output (
	.i(\memoriaInst|rom~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[16]~output .bus_hold = "false";
defparam \instrucao[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[17]~output (
	.i(\memoriaInst|rom~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[17]~output .bus_hold = "false";
defparam \instrucao[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[18]~output (
	.i(\memoriaInst|rom~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[18]~output .bus_hold = "false";
defparam \instrucao[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[19]~output .bus_hold = "false";
defparam \instrucao[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[20]~output .bus_hold = "false";
defparam \instrucao[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[21]~output (
	.i(\memoriaInst|rom~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[21]~output .bus_hold = "false";
defparam \instrucao[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[22]~output (
	.i(\memoriaInst|rom~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[22]~output .bus_hold = "false";
defparam \instrucao[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[23]~output .bus_hold = "false";
defparam \instrucao[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[24]~output .bus_hold = "false";
defparam \instrucao[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[25]~output .bus_hold = "false";
defparam \instrucao[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[26]~output (
	.i(\memoriaInst|rom~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[26]~output .bus_hold = "false";
defparam \instrucao[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[27]~output (
	.i(\memoriaInst|rom~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[27]~output .bus_hold = "false";
defparam \instrucao[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[28]~output (
	.i(\memoriaInst|rom~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[28]~output .bus_hold = "false";
defparam \instrucao[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[29]~output (
	.i(\memoriaInst|rom~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[29]~output .bus_hold = "false";
defparam \instrucao[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[30]~output .bus_hold = "false";
defparam \instrucao[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \instrucao[31]~output (
	.i(\memoriaInst|rom~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instrucao[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \instrucao[31]~output .bus_hold = "false";
defparam \instrucao[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[0]~output (
	.i(\regs|saidaA[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[0]~output .bus_hold = "false";
defparam \entrada1_ULA[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[1]~output (
	.i(\regs|saidaA[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[1]~output .bus_hold = "false";
defparam \entrada1_ULA[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[2]~output (
	.i(\regs|saidaA[2]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[2]~output .bus_hold = "false";
defparam \entrada1_ULA[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[3]~output (
	.i(\regs|saidaA[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[3]~output .bus_hold = "false";
defparam \entrada1_ULA[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[4]~output (
	.i(\regs|saidaA[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[4]~output .bus_hold = "false";
defparam \entrada1_ULA[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[5]~output (
	.i(\regs|saidaA[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[5]~output .bus_hold = "false";
defparam \entrada1_ULA[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[6]~output (
	.i(\regs|saidaA[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[6]~output .bus_hold = "false";
defparam \entrada1_ULA[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[7]~output (
	.i(\regs|saidaA[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[7]~output .bus_hold = "false";
defparam \entrada1_ULA[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[8]~output (
	.i(\regs|saidaA[8]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[8]~output .bus_hold = "false";
defparam \entrada1_ULA[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[9]~output (
	.i(\regs|saidaA[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[9]~output .bus_hold = "false";
defparam \entrada1_ULA[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[10]~output (
	.i(\regs|saidaA[10]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[10]~output .bus_hold = "false";
defparam \entrada1_ULA[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[11]~output (
	.i(\regs|saidaA[11]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[11]~output .bus_hold = "false";
defparam \entrada1_ULA[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[12]~output (
	.i(\regs|saidaA[12]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[12]~output .bus_hold = "false";
defparam \entrada1_ULA[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[13]~output (
	.i(\regs|saidaA[13]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[13]~output .bus_hold = "false";
defparam \entrada1_ULA[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[14]~output (
	.i(\regs|saidaA[14]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[14]~output .bus_hold = "false";
defparam \entrada1_ULA[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[15]~output (
	.i(\regs|saidaA[15]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[15]~output .bus_hold = "false";
defparam \entrada1_ULA[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[16]~output (
	.i(\regs|saidaA[16]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[16]~output .bus_hold = "false";
defparam \entrada1_ULA[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[17]~output (
	.i(\regs|saidaA[17]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[17]~output .bus_hold = "false";
defparam \entrada1_ULA[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[18]~output (
	.i(\regs|saidaA[18]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[18]~output .bus_hold = "false";
defparam \entrada1_ULA[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[19]~output (
	.i(\regs|saidaA[19]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[19]~output .bus_hold = "false";
defparam \entrada1_ULA[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[20]~output (
	.i(\regs|saidaA[20]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[20]~output .bus_hold = "false";
defparam \entrada1_ULA[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[21]~output (
	.i(\regs|saidaA[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[21]~output .bus_hold = "false";
defparam \entrada1_ULA[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[22]~output (
	.i(\regs|saidaA[22]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[22]~output .bus_hold = "false";
defparam \entrada1_ULA[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[23]~output (
	.i(\regs|saidaA[23]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[23]~output .bus_hold = "false";
defparam \entrada1_ULA[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[24]~output (
	.i(\regs|saidaA[24]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[24]~output .bus_hold = "false";
defparam \entrada1_ULA[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[25]~output (
	.i(\regs|saidaA[25]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[25]~output .bus_hold = "false";
defparam \entrada1_ULA[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[26]~output (
	.i(\regs|saidaA[26]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[26]~output .bus_hold = "false";
defparam \entrada1_ULA[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[27]~output (
	.i(\regs|saidaA[27]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[27]~output .bus_hold = "false";
defparam \entrada1_ULA[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[28]~output (
	.i(\regs|saidaA[28]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[28]~output .bus_hold = "false";
defparam \entrada1_ULA[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[29]~output (
	.i(\regs|saidaA[29]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[29]~output .bus_hold = "false";
defparam \entrada1_ULA[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[30]~output (
	.i(\regs|saidaA[30]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[30]~output .bus_hold = "false";
defparam \entrada1_ULA[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada1_ULA[31]~output (
	.i(\regs|saidaA[31]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada1_ULA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada1_ULA[31]~output .bus_hold = "false";
defparam \entrada1_ULA[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[0]~output (
	.i(\mux_Rt_im|Y[0]~78_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[0]~output .bus_hold = "false";
defparam \entrada2_ULA[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[1]~output (
	.i(\mux_Rt_im|Y[1]~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[1]~output .bus_hold = "false";
defparam \entrada2_ULA[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[2]~output (
	.i(\mux_Rt_im|Y[2]~76_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[2]~output .bus_hold = "false";
defparam \entrada2_ULA[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[3]~output (
	.i(\mux_Rt_im|Y[3]~79_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[3]~output .bus_hold = "false";
defparam \entrada2_ULA[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[4]~output (
	.i(\mux_Rt_im|Y[4]~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[4]~output .bus_hold = "false";
defparam \entrada2_ULA[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[5]~output (
	.i(\mux_Rt_im|Y[5]~80_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[5]~output .bus_hold = "false";
defparam \entrada2_ULA[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[6]~output (
	.i(\mux_Rt_im|Y[6]~50_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[6]~output .bus_hold = "false";
defparam \entrada2_ULA[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[7]~output (
	.i(\mux_Rt_im|Y[7]~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[7]~output .bus_hold = "false";
defparam \entrada2_ULA[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[8]~output (
	.i(\mux_Rt_im|Y[8]~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[8]~output .bus_hold = "false";
defparam \entrada2_ULA[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[9]~output (
	.i(\mux_Rt_im|Y[9]~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[9]~output .bus_hold = "false";
defparam \entrada2_ULA[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[10]~output (
	.i(\mux_Rt_im|Y[10]~52_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[10]~output .bus_hold = "false";
defparam \entrada2_ULA[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[11]~output (
	.i(\mux_Rt_im|Y[11]~75_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[11]~output .bus_hold = "false";
defparam \entrada2_ULA[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[12]~output (
	.i(\mux_Rt_im|Y[12]~74_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[12]~output .bus_hold = "false";
defparam \entrada2_ULA[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[13]~output (
	.i(\mux_Rt_im|Y[13]~73_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[13]~output .bus_hold = "false";
defparam \entrada2_ULA[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[14]~output (
	.i(\mux_Rt_im|Y[14]~72_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[14]~output .bus_hold = "false";
defparam \entrada2_ULA[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[15]~output (
	.i(\mux_Rt_im|Y[15]~71_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[15]~output .bus_hold = "false";
defparam \entrada2_ULA[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[16]~output (
	.i(\mux_Rt_im|Y[16]~70_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[16]~output .bus_hold = "false";
defparam \entrada2_ULA[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[17]~output (
	.i(\mux_Rt_im|Y[17]~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[17]~output .bus_hold = "false";
defparam \entrada2_ULA[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[18]~output (
	.i(\mux_Rt_im|Y[18]~68_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[18]~output .bus_hold = "false";
defparam \entrada2_ULA[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[19]~output (
	.i(\mux_Rt_im|Y[19]~67_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[19]~output .bus_hold = "false";
defparam \entrada2_ULA[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[20]~output (
	.i(\mux_Rt_im|Y[20]~66_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[20]~output .bus_hold = "false";
defparam \entrada2_ULA[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[21]~output (
	.i(\mux_Rt_im|Y[21]~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[21]~output .bus_hold = "false";
defparam \entrada2_ULA[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[22]~output (
	.i(\mux_Rt_im|Y[22]~64_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[22]~output .bus_hold = "false";
defparam \entrada2_ULA[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[23]~output (
	.i(\mux_Rt_im|Y[23]~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[23]~output .bus_hold = "false";
defparam \entrada2_ULA[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[24]~output (
	.i(\mux_Rt_im|Y[24]~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[24]~output .bus_hold = "false";
defparam \entrada2_ULA[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[25]~output (
	.i(\mux_Rt_im|Y[25]~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[25]~output .bus_hold = "false";
defparam \entrada2_ULA[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[26]~output (
	.i(\mux_Rt_im|Y[26]~60_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[26]~output .bus_hold = "false";
defparam \entrada2_ULA[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[27]~output (
	.i(\mux_Rt_im|Y[27]~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[27]~output .bus_hold = "false";
defparam \entrada2_ULA[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[28]~output (
	.i(\mux_Rt_im|Y[28]~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[28]~output .bus_hold = "false";
defparam \entrada2_ULA[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[29]~output (
	.i(\mux_Rt_im|Y[29]~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[29]~output .bus_hold = "false";
defparam \entrada2_ULA[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[30]~output (
	.i(\mux_Rt_im|Y[30]~56_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[30]~output .bus_hold = "false";
defparam \entrada2_ULA[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \entrada2_ULA[31]~output (
	.i(\mux_Rt_im|Y[31]~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\entrada2_ULA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \entrada2_ULA[31]~output .bus_hold = "false";
defparam \entrada2_ULA[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[0]~output (
	.i(\ula|mux4|Mux31~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[0]~output .bus_hold = "false";
defparam \saida[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[1]~output (
	.i(\ula|mux4|Mux30~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[1]~output .bus_hold = "false";
defparam \saida[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[2]~output (
	.i(\ula|mux4|Mux29~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[2]~output .bus_hold = "false";
defparam \saida[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[3]~output (
	.i(\ula|mux4|Mux28~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[3]~output .bus_hold = "false";
defparam \saida[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[4]~output (
	.i(\ula|mux4|Mux27~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[4]~output .bus_hold = "false";
defparam \saida[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[5]~output (
	.i(\ula|mux4|Mux26~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[5]~output .bus_hold = "false";
defparam \saida[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[6]~output (
	.i(\ula|mux4|Mux25~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[6]~output .bus_hold = "false";
defparam \saida[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[7]~output (
	.i(\ula|mux4|Mux24~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[7]~output .bus_hold = "false";
defparam \saida[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[8]~output (
	.i(\ula|mux4|Mux23~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[8]~output .bus_hold = "false";
defparam \saida[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[9]~output (
	.i(\ula|mux4|Mux22~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[9]~output .bus_hold = "false";
defparam \saida[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[10]~output (
	.i(\ula|mux4|Mux21~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[10]~output .bus_hold = "false";
defparam \saida[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[11]~output (
	.i(\ula|mux4|Mux20~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[11]~output .bus_hold = "false";
defparam \saida[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[12]~output (
	.i(\ula|mux4|Mux19~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[12]~output .bus_hold = "false";
defparam \saida[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[13]~output (
	.i(\ula|mux4|Mux18~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[13]~output .bus_hold = "false";
defparam \saida[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[14]~output (
	.i(\ula|mux4|Mux17~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[14]~output .bus_hold = "false";
defparam \saida[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[15]~output (
	.i(\ula|mux4|Mux16~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[15]~output .bus_hold = "false";
defparam \saida[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[16]~output (
	.i(\ula|mux4|Mux15~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[16]~output .bus_hold = "false";
defparam \saida[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[17]~output (
	.i(\ula|mux4|Mux14~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[17]~output .bus_hold = "false";
defparam \saida[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[18]~output (
	.i(\ula|mux4|Mux13~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[18]~output .bus_hold = "false";
defparam \saida[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[19]~output (
	.i(\ula|mux4|Mux12~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[19]~output .bus_hold = "false";
defparam \saida[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[20]~output (
	.i(\ula|mux4|Mux11~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[20]~output .bus_hold = "false";
defparam \saida[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[21]~output (
	.i(\ula|mux4|Mux10~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[21]~output .bus_hold = "false";
defparam \saida[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[22]~output (
	.i(\ula|mux4|Mux9~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[22]~output .bus_hold = "false";
defparam \saida[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[23]~output (
	.i(\ula|mux4|Mux8~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[23]~output .bus_hold = "false";
defparam \saida[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[24]~output (
	.i(\ula|mux4|Mux7~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[24]~output .bus_hold = "false";
defparam \saida[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[25]~output (
	.i(\ula|mux4|Mux6~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[25]~output .bus_hold = "false";
defparam \saida[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[26]~output (
	.i(\ula|mux4|Mux5~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[26]~output .bus_hold = "false";
defparam \saida[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[27]~output (
	.i(\ula|mux4|Mux4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[27]~output .bus_hold = "false";
defparam \saida[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[28]~output (
	.i(\ula|mux4|Mux3~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[28]~output .bus_hold = "false";
defparam \saida[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[29]~output (
	.i(\ula|mux4|Mux2~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[29]~output .bus_hold = "false";
defparam \saida[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[30]~output (
	.i(\ula|mux4|Mux1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[30]~output .bus_hold = "false";
defparam \saida[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saida[31]~output (
	.i(\ula|mux4|Mux0~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saida[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \saida[31]~output .bus_hold = "false";
defparam \saida[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[0]~output (
	.i(\memoriaInst|rom~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[0]~output .bus_hold = "false";
defparam \saidaExtensor[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[1]~output (
	.i(\memoriaInst|rom~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[1]~output .bus_hold = "false";
defparam \saidaExtensor[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[2]~output (
	.i(\memoriaInst|rom~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[2]~output .bus_hold = "false";
defparam \saidaExtensor[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[3]~output (
	.i(\memoriaInst|rom~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[3]~output .bus_hold = "false";
defparam \saidaExtensor[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[4]~output .bus_hold = "false";
defparam \saidaExtensor[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[5]~output (
	.i(\memoriaInst|rom~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[5]~output .bus_hold = "false";
defparam \saidaExtensor[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[6]~output .bus_hold = "false";
defparam \saidaExtensor[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[7]~output .bus_hold = "false";
defparam \saidaExtensor[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[8]~output .bus_hold = "false";
defparam \saidaExtensor[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[9]~output .bus_hold = "false";
defparam \saidaExtensor[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[10]~output .bus_hold = "false";
defparam \saidaExtensor[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[11]~output (
	.i(\memoriaInst|rom~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[11]~output .bus_hold = "false";
defparam \saidaExtensor[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[12]~output (
	.i(\memoriaInst|rom~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[12]~output .bus_hold = "false";
defparam \saidaExtensor[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[13]~output (
	.i(\memoriaInst|rom~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[13]~output .bus_hold = "false";
defparam \saidaExtensor[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[14]~output (
	.i(\memoriaInst|rom~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[14]~output .bus_hold = "false";
defparam \saidaExtensor[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[15]~output .bus_hold = "false";
defparam \saidaExtensor[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[16]~output .bus_hold = "false";
defparam \saidaExtensor[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[17]~output .bus_hold = "false";
defparam \saidaExtensor[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[18]~output .bus_hold = "false";
defparam \saidaExtensor[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[19]~output .bus_hold = "false";
defparam \saidaExtensor[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[20]~output .bus_hold = "false";
defparam \saidaExtensor[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[21]~output .bus_hold = "false";
defparam \saidaExtensor[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[22]~output .bus_hold = "false";
defparam \saidaExtensor[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[23]~output .bus_hold = "false";
defparam \saidaExtensor[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[24]~output .bus_hold = "false";
defparam \saidaExtensor[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[25]~output .bus_hold = "false";
defparam \saidaExtensor[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[26]~output .bus_hold = "false";
defparam \saidaExtensor[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[27]~output .bus_hold = "false";
defparam \saidaExtensor[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[28]~output .bus_hold = "false";
defparam \saidaExtensor[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[29]~output .bus_hold = "false";
defparam \saidaExtensor[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[30]~output .bus_hold = "false";
defparam \saidaExtensor[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \saidaExtensor[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\saidaExtensor[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \saidaExtensor[31]~output .bus_hold = "false";
defparam \saidaExtensor[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[0]~output (
	.i(\memoriaDados|ram~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[0]~output .bus_hold = "false";
defparam \dadolido[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[1]~output (
	.i(\memoriaDados|ram~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[1]~output .bus_hold = "false";
defparam \dadolido[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[2]~output (
	.i(\memoriaDados|ram~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[2]~output .bus_hold = "false";
defparam \dadolido[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[3]~output (
	.i(\memoriaDados|ram~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[3]~output .bus_hold = "false";
defparam \dadolido[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[4]~output .bus_hold = "false";
defparam \dadolido[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[5]~output .bus_hold = "false";
defparam \dadolido[5]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[6]~output .bus_hold = "false";
defparam \dadolido[6]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[7]~output .bus_hold = "false";
defparam \dadolido[7]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[8]~output .bus_hold = "false";
defparam \dadolido[8]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[9]~output .bus_hold = "false";
defparam \dadolido[9]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[10]~output .bus_hold = "false";
defparam \dadolido[10]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[11]~output .bus_hold = "false";
defparam \dadolido[11]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[12]~output .bus_hold = "false";
defparam \dadolido[12]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[13]~output .bus_hold = "false";
defparam \dadolido[13]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[14]~output .bus_hold = "false";
defparam \dadolido[14]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[15]~output .bus_hold = "false";
defparam \dadolido[15]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[16]~output .bus_hold = "false";
defparam \dadolido[16]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[17]~output .bus_hold = "false";
defparam \dadolido[17]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[18]~output .bus_hold = "false";
defparam \dadolido[18]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[19]~output .bus_hold = "false";
defparam \dadolido[19]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[20]~output .bus_hold = "false";
defparam \dadolido[20]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[21]~output .bus_hold = "false";
defparam \dadolido[21]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[22]~output .bus_hold = "false";
defparam \dadolido[22]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[23]~output .bus_hold = "false";
defparam \dadolido[23]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[24]~output .bus_hold = "false";
defparam \dadolido[24]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[25]~output .bus_hold = "false";
defparam \dadolido[25]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[26]~output .bus_hold = "false";
defparam \dadolido[26]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[27]~output .bus_hold = "false";
defparam \dadolido[27]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[28]~output .bus_hold = "false";
defparam \dadolido[28]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[29]~output .bus_hold = "false";
defparam \dadolido[29]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[30]~output .bus_hold = "false";
defparam \dadolido[30]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \dadolido[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dadolido[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \dadolido[31]~output .bus_hold = "false";
defparam \dadolido[31]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ula_control[0]~output (
	.i(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_control[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_control[0]~output .bus_hold = "false";
defparam \ula_control[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ula_control[1]~output (
	.i(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_control[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_control[1]~output .bus_hold = "false";
defparam \ula_control[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ula_control[2]~output (
	.i(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_control[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_control[2]~output .bus_hold = "false";
defparam \ula_control[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \ula_control[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ula_control[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ula_control[3]~output .bus_hold = "false";
defparam \ula_control[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \mux_ulamem~output (
	.i(\fd_ctrl|Equal1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mux_ulamem~output_o ),
	.obar());
// synopsys translate_off
defparam \mux_ulamem~output .bus_hold = "false";
defparam \mux_ulamem~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end1[0]~output (
	.i(\memoriaInst|rom~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\end1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \end1[0]~output .bus_hold = "false";
defparam \end1[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end1[1]~output (
	.i(\memoriaInst|rom~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\end1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \end1[1]~output .bus_hold = "false";
defparam \end1[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\end1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \end1[2]~output .bus_hold = "false";
defparam \end1[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\end1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \end1[3]~output .bus_hold = "false";
defparam \end1[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\end1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \end1[4]~output .bus_hold = "false";
defparam \end1[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end2[0]~output (
	.i(\memoriaInst|rom~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\end2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \end2[0]~output .bus_hold = "false";
defparam \end2[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end2[1]~output (
	.i(\memoriaInst|rom~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\end2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \end2[1]~output .bus_hold = "false";
defparam \end2[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end2[2]~output (
	.i(\memoriaInst|rom~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\end2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \end2[2]~output .bus_hold = "false";
defparam \end2[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\end2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \end2[3]~output .bus_hold = "false";
defparam \end2[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\end2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \end2[4]~output .bus_hold = "false";
defparam \end2[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end3[0]~output (
	.i(\mux_RtRd|Y[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\end3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \end3[0]~output .bus_hold = "false";
defparam \end3[0]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end3[1]~output (
	.i(\mux_RtRd|Y[1]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\end3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \end3[1]~output .bus_hold = "false";
defparam \end3[1]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end3[2]~output (
	.i(\mux_RtRd|Y[2]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\end3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \end3[2]~output .bus_hold = "false";
defparam \end3[2]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end3[3]~output (
	.i(\mux_RtRd|Y[3]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\end3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \end3[3]~output .bus_hold = "false";
defparam \end3[3]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_obuf \end3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\end3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \end3[4]~output .bus_hold = "false";
defparam \end3[4]~output .open_drain_output = "false";
// synopsys translate_on

cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~12 (
// Equation(s):
// \memoriaInst|rom~12_combout  = (\PC|q [4] & (!\PC|q [5] & (\PC|q [2] $ (\PC|q [3])))) # (!\PC|q [4] & (!\PC|q [2] & (\PC|q [3])))

	.dataa(\PC|q [2]),
	.datab(\PC|q [3]),
	.datac(\PC|q [4]),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~12_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~12 .lut_mask = 16'h0464;
defparam \memoriaInst|rom~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~13 (
// Equation(s):
// \memoriaInst|rom~13_combout  = (\memoriaInst|rom~0_combout  & \memoriaInst|rom~12_combout )

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoriaInst|rom~13_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~13 .lut_mask = 16'h8888;
defparam \memoriaInst|rom~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \somador1|Add0~0 (
// Equation(s):
// \somador1|Add0~0_combout  = \PC|q [2] $ (VCC)
// \somador1|Add0~1  = CARRY(\PC|q [2])

	.dataa(\PC|q [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\somador1|Add0~0_combout ),
	.cout(\somador1|Add0~1 ));
// synopsys translate_off
defparam \somador1|Add0~0 .lut_mask = 16'h55AA;
defparam \somador1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \somador1|Add0~2 (
// Equation(s):
// \somador1|Add0~2_combout  = (\PC|q [3] & (!\somador1|Add0~1 )) # (!\PC|q [3] & ((\somador1|Add0~1 ) # (GND)))
// \somador1|Add0~3  = CARRY((!\somador1|Add0~1 ) # (!\PC|q [3]))

	.dataa(\PC|q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador1|Add0~1 ),
	.combout(\somador1|Add0~2_combout ),
	.cout(\somador1|Add0~3 ));
// synopsys translate_off
defparam \somador1|Add0~2 .lut_mask = 16'h5A5F;
defparam \somador1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \somador1|Add0~4 (
// Equation(s):
// \somador1|Add0~4_combout  = (\PC|q [4] & (\somador1|Add0~3  $ (GND))) # (!\PC|q [4] & (!\somador1|Add0~3  & VCC))
// \somador1|Add0~5  = CARRY((\PC|q [4] & !\somador1|Add0~3 ))

	.dataa(\PC|q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador1|Add0~3 ),
	.combout(\somador1|Add0~4_combout ),
	.cout(\somador1|Add0~5 ));
// synopsys translate_off
defparam \somador1|Add0~4 .lut_mask = 16'hA50A;
defparam \somador1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \somador2|Add0~0 (
// Equation(s):
// \somador2|Add0~0_combout  = (\memoriaInst|rom~11_combout  & (\somador1|Add0~0_combout  $ (VCC))) # (!\memoriaInst|rom~11_combout  & (\somador1|Add0~0_combout  & VCC))
// \somador2|Add0~1  = CARRY((\memoriaInst|rom~11_combout  & \somador1|Add0~0_combout ))

	.dataa(\memoriaInst|rom~11_combout ),
	.datab(\somador1|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\somador2|Add0~0_combout ),
	.cout(\somador2|Add0~1 ));
// synopsys translate_off
defparam \somador2|Add0~0 .lut_mask = 16'h6688;
defparam \somador2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \somador2|Add0~2 (
// Equation(s):
// \somador2|Add0~2_combout  = (\memoriaInst|rom~15_combout  & ((\somador1|Add0~2_combout  & (\somador2|Add0~1  & VCC)) # (!\somador1|Add0~2_combout  & (!\somador2|Add0~1 )))) # (!\memoriaInst|rom~15_combout  & ((\somador1|Add0~2_combout  & 
// (!\somador2|Add0~1 )) # (!\somador1|Add0~2_combout  & ((\somador2|Add0~1 ) # (GND)))))
// \somador2|Add0~3  = CARRY((\memoriaInst|rom~15_combout  & (!\somador1|Add0~2_combout  & !\somador2|Add0~1 )) # (!\memoriaInst|rom~15_combout  & ((!\somador2|Add0~1 ) # (!\somador1|Add0~2_combout ))))

	.dataa(\memoriaInst|rom~15_combout ),
	.datab(\somador1|Add0~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador2|Add0~1 ),
	.combout(\somador2|Add0~2_combout ),
	.cout(\somador2|Add0~3 ));
// synopsys translate_off
defparam \somador2|Add0~2 .lut_mask = 16'h9617;
defparam \somador2|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \somador2|Add0~4 (
// Equation(s):
// \somador2|Add0~4_combout  = ((\memoriaInst|rom~13_combout  $ (\somador1|Add0~4_combout  $ (!\somador2|Add0~3 )))) # (GND)
// \somador2|Add0~5  = CARRY((\memoriaInst|rom~13_combout  & ((\somador1|Add0~4_combout ) # (!\somador2|Add0~3 ))) # (!\memoriaInst|rom~13_combout  & (\somador1|Add0~4_combout  & !\somador2|Add0~3 )))

	.dataa(\memoriaInst|rom~13_combout ),
	.datab(\somador1|Add0~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador2|Add0~3 ),
	.combout(\somador2|Add0~4_combout ),
	.cout(\somador2|Add0~5 ));
// synopsys translate_off
defparam \somador2|Add0~4 .lut_mask = 16'h698E;
defparam \somador2|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~3 (
// Equation(s):
// \memoriaInst|rom~3_combout  = (!\PC|q [4] & ((\PC|q [2] & (!\PC|q [3] & !\PC|q [5])) # (!\PC|q [2] & (\PC|q [3]))))

	.dataa(\PC|q [2]),
	.datab(\PC|q [3]),
	.datac(\PC|q [4]),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~3_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~3 .lut_mask = 16'h0406;
defparam \memoriaInst|rom~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~4 (
// Equation(s):
// \memoriaInst|rom~4_combout  = (\memoriaInst|rom~0_combout  & \memoriaInst|rom~3_combout )

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoriaInst|rom~4_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~4 .lut_mask = 16'h8888;
defparam \memoriaInst|rom~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \somador1|Add0~6 (
// Equation(s):
// \somador1|Add0~6_combout  = (\PC|q [5] & (!\somador1|Add0~5 )) # (!\PC|q [5] & ((\somador1|Add0~5 ) # (GND)))
// \somador1|Add0~7  = CARRY((!\somador1|Add0~5 ) # (!\PC|q [5]))

	.dataa(\PC|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador1|Add0~5 ),
	.combout(\somador1|Add0~6_combout ),
	.cout(\somador1|Add0~7 ));
// synopsys translate_off
defparam \somador1|Add0~6 .lut_mask = 16'h5A5F;
defparam \somador1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \somador1|Add0~8 (
// Equation(s):
// \somador1|Add0~8_combout  = (\PC|q [6] & (\somador1|Add0~7  $ (GND))) # (!\PC|q [6] & (!\somador1|Add0~7  & VCC))
// \somador1|Add0~9  = CARRY((\PC|q [6] & !\somador1|Add0~7 ))

	.dataa(\PC|q [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador1|Add0~7 ),
	.combout(\somador1|Add0~8_combout ),
	.cout(\somador1|Add0~9 ));
// synopsys translate_off
defparam \somador1|Add0~8 .lut_mask = 16'hA50A;
defparam \somador1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \somador2|Add0~6 (
// Equation(s):
// \somador2|Add0~6_combout  = (\memoriaInst|rom~17_combout  & ((\somador1|Add0~6_combout  & (\somador2|Add0~5  & VCC)) # (!\somador1|Add0~6_combout  & (!\somador2|Add0~5 )))) # (!\memoriaInst|rom~17_combout  & ((\somador1|Add0~6_combout  & 
// (!\somador2|Add0~5 )) # (!\somador1|Add0~6_combout  & ((\somador2|Add0~5 ) # (GND)))))
// \somador2|Add0~7  = CARRY((\memoriaInst|rom~17_combout  & (!\somador1|Add0~6_combout  & !\somador2|Add0~5 )) # (!\memoriaInst|rom~17_combout  & ((!\somador2|Add0~5 ) # (!\somador1|Add0~6_combout ))))

	.dataa(\memoriaInst|rom~17_combout ),
	.datab(\somador1|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador2|Add0~5 ),
	.combout(\somador2|Add0~6_combout ),
	.cout(\somador2|Add0~7 ));
// synopsys translate_off
defparam \somador2|Add0~6 .lut_mask = 16'h9617;
defparam \somador2|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \somador2|Add0~8 (
// Equation(s):
// \somador2|Add0~8_combout  = (\somador1|Add0~8_combout  & (\somador2|Add0~7  $ (GND))) # (!\somador1|Add0~8_combout  & (!\somador2|Add0~7  & VCC))
// \somador2|Add0~9  = CARRY((\somador1|Add0~8_combout  & !\somador2|Add0~7 ))

	.dataa(\somador1|Add0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador2|Add0~7 ),
	.combout(\somador2|Add0~8_combout ),
	.cout(\somador2|Add0~9 ));
// synopsys translate_off
defparam \somador2|Add0~8 .lut_mask = 16'hA50A;
defparam \somador2|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[6]~2 (
// Equation(s):
// \PC|q[6]~2_combout  = (\and_beq~combout  & (\somador2|Add0~8_combout )) # (!\and_beq~combout  & ((\somador1|Add0~8_combout )))

	.dataa(\somador2|Add0~8_combout ),
	.datab(\somador1|Add0~8_combout ),
	.datac(gnd),
	.datad(\and_beq~combout ),
	.cin(gnd),
	.combout(\PC|q[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[6]~2 .lut_mask = 16'hAACC;
defparam \PC|q[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~5 (
// Equation(s):
// \memoriaInst|rom~5_combout  = (\PC|q [5] & !\PC|q [4])

	.dataa(\PC|q [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC|q [4]),
	.cin(gnd),
	.combout(\memoriaInst|rom~5_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~5 .lut_mask = 16'h00AA;
defparam \memoriaInst|rom~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~6 (
// Equation(s):
// \memoriaInst|rom~6_combout  = (\memoriaInst|rom~0_combout  & (\memoriaInst|rom~5_combout  & (!\PC|q [2] & !\PC|q [3])))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~5_combout ),
	.datac(\PC|q [2]),
	.datad(\PC|q [3]),
	.cin(gnd),
	.combout(\memoriaInst|rom~6_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~6 .lut_mask = 16'h0008;
defparam \memoriaInst|rom~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~7 (
// Equation(s):
// \memoriaInst|rom~7_combout  = (\PC|q [3] & (\memoriaInst|rom~0_combout  & (\memoriaInst|rom~5_combout  & !\PC|q [2])))

	.dataa(\PC|q [3]),
	.datab(\memoriaInst|rom~0_combout ),
	.datac(\memoriaInst|rom~5_combout ),
	.datad(\PC|q [2]),
	.cin(gnd),
	.combout(\memoriaInst|rom~7_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~7 .lut_mask = 16'h0080;
defparam \memoriaInst|rom~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \fd_ctrl|Equal0~0 (
// Equation(s):
// \fd_ctrl|Equal0~0_combout  = (\memoriaInst|rom~9_combout  & (!\memoriaInst|rom~4_combout  & (!\memoriaInst|rom~6_combout  & !\memoriaInst|rom~7_combout )))

	.dataa(\memoriaInst|rom~9_combout ),
	.datab(\memoriaInst|rom~4_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\memoriaInst|rom~7_combout ),
	.cin(gnd),
	.combout(\fd_ctrl|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \fd_ctrl|Equal0~0 .lut_mask = 16'h0002;
defparam \fd_ctrl|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|q[6] (
	.clk(\clk~input_o ),
	.d(\PC|q[6]~2_combout ),
	.asdata(\memoriaInst|rom~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fd_ctrl|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[6] .is_wysiwyg = "true";
defparam \PC|q[6] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~8 (
// Equation(s):
// \memoriaInst|rom~8_combout  = (!\PC|q [6] & (!\PC|q [7] & (\PC|q [2] $ (\PC|q [3]))))

	.dataa(\PC|q [6]),
	.datab(\PC|q [7]),
	.datac(\PC|q [2]),
	.datad(\PC|q [3]),
	.cin(gnd),
	.combout(\memoriaInst|rom~8_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~8 .lut_mask = 16'h0110;
defparam \memoriaInst|rom~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \somador1|Add0~12 (
// Equation(s):
// \somador1|Add0~12_combout  = (\PC|q [8] & (\somador1|Add0~11  $ (GND))) # (!\PC|q [8] & (!\somador1|Add0~11  & VCC))
// \somador1|Add0~13  = CARRY((\PC|q [8] & !\somador1|Add0~11 ))

	.dataa(\PC|q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador1|Add0~11 ),
	.combout(\somador1|Add0~12_combout ),
	.cout(\somador1|Add0~13 ));
// synopsys translate_off
defparam \somador1|Add0~12 .lut_mask = 16'hA50A;
defparam \somador1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \somador1|Add0~14 (
// Equation(s):
// \somador1|Add0~14_combout  = \PC|q [9] $ (\somador1|Add0~13 )

	.dataa(\PC|q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\somador1|Add0~13 ),
	.combout(\somador1|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \somador1|Add0~14 .lut_mask = 16'h5A5A;
defparam \somador1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \somador1|Add0~10 (
// Equation(s):
// \somador1|Add0~10_combout  = (\PC|q [7] & (!\somador1|Add0~9 )) # (!\PC|q [7] & ((\somador1|Add0~9 ) # (GND)))
// \somador1|Add0~11  = CARRY((!\somador1|Add0~9 ) # (!\PC|q [7]))

	.dataa(\PC|q [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador1|Add0~9 ),
	.combout(\somador1|Add0~10_combout ),
	.cout(\somador1|Add0~11 ));
// synopsys translate_off
defparam \somador1|Add0~10 .lut_mask = 16'h5A5F;
defparam \somador1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \somador2|Add0~10 (
// Equation(s):
// \somador2|Add0~10_combout  = (\memoriaInst|rom~2_combout  & ((\somador1|Add0~10_combout  & (\somador2|Add0~9  & VCC)) # (!\somador1|Add0~10_combout  & (!\somador2|Add0~9 )))) # (!\memoriaInst|rom~2_combout  & ((\somador1|Add0~10_combout  & 
// (!\somador2|Add0~9 )) # (!\somador1|Add0~10_combout  & ((\somador2|Add0~9 ) # (GND)))))
// \somador2|Add0~11  = CARRY((\memoriaInst|rom~2_combout  & (!\somador1|Add0~10_combout  & !\somador2|Add0~9 )) # (!\memoriaInst|rom~2_combout  & ((!\somador2|Add0~9 ) # (!\somador1|Add0~10_combout ))))

	.dataa(\memoriaInst|rom~2_combout ),
	.datab(\somador1|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador2|Add0~9 ),
	.combout(\somador2|Add0~10_combout ),
	.cout(\somador2|Add0~11 ));
// synopsys translate_off
defparam \somador2|Add0~10 .lut_mask = 16'h9617;
defparam \somador2|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \somador2|Add0~12 (
// Equation(s):
// \somador2|Add0~12_combout  = (\somador1|Add0~12_combout  & (\somador2|Add0~11  $ (GND))) # (!\somador1|Add0~12_combout  & (!\somador2|Add0~11  & VCC))
// \somador2|Add0~13  = CARRY((\somador1|Add0~12_combout  & !\somador2|Add0~11 ))

	.dataa(\somador1|Add0~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\somador2|Add0~11 ),
	.combout(\somador2|Add0~12_combout ),
	.cout(\somador2|Add0~13 ));
// synopsys translate_off
defparam \somador2|Add0~12 .lut_mask = 16'hA50A;
defparam \somador2|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \somador2|Add0~15 (
// Equation(s):
// \somador2|Add0~15_combout  = \somador1|Add0~14_combout  $ (\somador2|Add0~13 )

	.dataa(\somador1|Add0~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\somador2|Add0~13 ),
	.combout(\somador2|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \somador2|Add0~15 .lut_mask = 16'h5A5A;
defparam \somador2|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[9]~4 (
// Equation(s):
// \PC|q[9]~4_combout  = (\and_beq~combout  & (\somador2|Add0~15_combout )) # (!\and_beq~combout  & ((\somador1|Add0~14_combout )))

	.dataa(\somador2|Add0~15_combout ),
	.datab(\somador1|Add0~14_combout ),
	.datac(gnd),
	.datad(\and_beq~combout ),
	.cin(gnd),
	.combout(\PC|q[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[9]~4 .lut_mask = 16'hAACC;
defparam \PC|q[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|q[9] (
	.clk(\clk~input_o ),
	.d(\PC|q[9]~4_combout ),
	.asdata(\memoriaInst|rom~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fd_ctrl|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[9] .is_wysiwyg = "true";
defparam \PC|q[9] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~9 (
// Equation(s):
// \memoriaInst|rom~9_combout  = (\memoriaInst|rom~8_combout  & (!\PC|q [4] & (!\PC|q [8] & !\PC|q [9])))

	.dataa(\memoriaInst|rom~8_combout ),
	.datab(\PC|q [4]),
	.datac(\PC|q [8]),
	.datad(\PC|q [9]),
	.cin(gnd),
	.combout(\memoriaInst|rom~9_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~9 .lut_mask = 16'h0002;
defparam \memoriaInst|rom~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \fd_ctrl|Equal1~0 (
// Equation(s):
// \fd_ctrl|Equal1~0_combout  = (\memoriaInst|rom~4_combout  & (\memoriaInst|rom~9_combout  & (!\memoriaInst|rom~6_combout  & !\memoriaInst|rom~7_combout )))

	.dataa(\memoriaInst|rom~4_combout ),
	.datab(\memoriaInst|rom~9_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\memoriaInst|rom~7_combout ),
	.cin(gnd),
	.combout(\fd_ctrl|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \fd_ctrl|Equal1~0 .lut_mask = 16'h0008;
defparam \fd_ctrl|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[6]~6 (
// Equation(s):
// \mux_ULA|Y[6]~6_combout  = (\ula|mux4|Mux25~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux25~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[6]~6 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~26 (
// Equation(s):
// \memoriaInst|rom~26_combout  = (\PC|q [2] & (\PC|q [3] & (\memoriaInst|rom~0_combout  & \memoriaInst|rom~5_combout )))

	.dataa(\PC|q [2]),
	.datab(\PC|q [3]),
	.datac(\memoriaInst|rom~0_combout ),
	.datad(\memoriaInst|rom~5_combout ),
	.cin(gnd),
	.combout(\memoriaInst|rom~26_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~26 .lut_mask = 16'h8000;
defparam \memoriaInst|rom~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \fd_ctrl|ULAop[1]~0 (
// Equation(s):
// \fd_ctrl|ULAop[1]~0_combout  = (\memoriaInst|rom~4_combout ) # ((\memoriaInst|rom~6_combout ) # ((\memoriaInst|rom~7_combout ) # (\memoriaInst|rom~9_combout )))

	.dataa(\memoriaInst|rom~4_combout ),
	.datab(\memoriaInst|rom~6_combout ),
	.datac(\memoriaInst|rom~7_combout ),
	.datad(\memoriaInst|rom~9_combout ),
	.cin(gnd),
	.combout(\fd_ctrl|ULAop[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \fd_ctrl|ULAop[1]~0 .lut_mask = 16'hFFFE;
defparam \fd_ctrl|ULAop[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~27 (
// Equation(s):
// \memoriaInst|rom~27_combout  = (\PC|q [4] & (\memoriaInst|rom~0_combout  & !\PC|q [5]))

	.dataa(\PC|q [4]),
	.datab(\memoriaInst|rom~0_combout ),
	.datac(gnd),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~27_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~27 .lut_mask = 16'h0088;
defparam \memoriaInst|rom~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_RtRd|Y[2]~6 (
// Equation(s):
// \mux_RtRd|Y[2]~6_combout  = (\memoriaInst|rom~27_combout  & (!\memoriaInst|rom~9_combout  & ((!\memoriaInst|rom~3_combout ) # (!\memoriaInst|rom~0_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~3_combout ),
	.datac(\memoriaInst|rom~27_combout ),
	.datad(\memoriaInst|rom~9_combout ),
	.cin(gnd),
	.combout(\mux_RtRd|Y[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux_RtRd|Y[2]~6 .lut_mask = 16'h0070;
defparam \mux_RtRd|Y[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~24 (
// Equation(s):
// \memoriaInst|rom~24_combout  = (\PC|q [2] & (!\PC|q [5] & ((!\PC|q [4]) # (!\PC|q [3])))) # (!\PC|q [2] & ((\PC|q [4] & ((!\PC|q [5]))) # (!\PC|q [4] & (\PC|q [3] & \PC|q [5]))))

	.dataa(\PC|q [2]),
	.datab(\PC|q [3]),
	.datac(\PC|q [4]),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~24_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~24 .lut_mask = 16'h047A;
defparam \memoriaInst|rom~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~28 (
// Equation(s):
// \memoriaInst|rom~28_combout  = (\PC|q [3] & (!\PC|q [5] & ((\PC|q [2]) # (\PC|q [4]))))

	.dataa(\PC|q [2]),
	.datab(\PC|q [3]),
	.datac(\PC|q [4]),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~28_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~28 .lut_mask = 16'h00C8;
defparam \memoriaInst|rom~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_RtRd|Y[1]~3 (
// Equation(s):
// \mux_RtRd|Y[1]~3_combout  = (\memoriaInst|rom~0_combout  & ((\fd_ctrl|ULAop[1]~0_combout  & (\memoriaInst|rom~24_combout )) # (!\fd_ctrl|ULAop[1]~0_combout  & ((\memoriaInst|rom~28_combout )))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~24_combout ),
	.datac(\memoriaInst|rom~28_combout ),
	.datad(\fd_ctrl|ULAop[1]~0_combout ),
	.cin(gnd),
	.combout(\mux_RtRd|Y[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_RtRd|Y[1]~3 .lut_mask = 16'h88A0;
defparam \mux_RtRd|Y[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~22 (
// Equation(s):
// \memoriaInst|rom~22_combout  = (\PC|q [3] & ((\PC|q [2] & (\PC|q [4] & !\PC|q [5])) # (!\PC|q [2] & (!\PC|q [4]))))

	.dataa(\PC|q [2]),
	.datab(\PC|q [3]),
	.datac(\PC|q [4]),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~22_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~22 .lut_mask = 16'h0484;
defparam \memoriaInst|rom~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~29 (
// Equation(s):
// \memoriaInst|rom~29_combout  = (\PC|q [2] & (!\PC|q [5] & ((\PC|q [3]) # (\PC|q [4]))))

	.dataa(\PC|q [2]),
	.datab(\PC|q [3]),
	.datac(\PC|q [4]),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~29_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~29 .lut_mask = 16'h00A8;
defparam \memoriaInst|rom~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_RtRd|Y[0]~2 (
// Equation(s):
// \mux_RtRd|Y[0]~2_combout  = (\memoriaInst|rom~0_combout  & ((\fd_ctrl|ULAop[1]~0_combout  & (\memoriaInst|rom~22_combout )) # (!\fd_ctrl|ULAop[1]~0_combout  & ((\memoriaInst|rom~29_combout )))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~22_combout ),
	.datac(\memoriaInst|rom~29_combout ),
	.datad(\fd_ctrl|ULAop[1]~0_combout ),
	.cin(gnd),
	.combout(\mux_RtRd|Y[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_RtRd|Y[0]~2 .lut_mask = 16'h88A0;
defparam \mux_RtRd|Y[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1270 (
// Equation(s):
// \regs|registrador~1270_combout  = (!\mux_RtRd|Y[2]~6_combout  & (!\memoriaInst|rom~6_combout  & (\mux_RtRd|Y[1]~3_combout  & !\mux_RtRd|Y[0]~2_combout )))

	.dataa(\mux_RtRd|Y[2]~6_combout ),
	.datab(\memoriaInst|rom~6_combout ),
	.datac(\mux_RtRd|Y[1]~3_combout ),
	.datad(\mux_RtRd|Y[0]~2_combout ),
	.cin(gnd),
	.combout(\regs|registrador~1270_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1270 .lut_mask = 16'h0010;
defparam \regs|registrador~1270 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1278 (
// Equation(s):
// \regs|registrador~1278_combout  = (\regs|registrador~1270_combout  & ((\fd_ctrl|ULAop[1]~0_combout  & ((\fd_ctrl|Equal1~0_combout ))) # (!\fd_ctrl|ULAop[1]~0_combout  & (!\memoriaInst|rom~26_combout ))))

	.dataa(\memoriaInst|rom~26_combout ),
	.datab(\fd_ctrl|ULAop[1]~0_combout ),
	.datac(\regs|registrador~1270_combout ),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|registrador~1278_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1278 .lut_mask = 16'hD010;
defparam \regs|registrador~1278 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~108 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~108 .is_wysiwyg = "true";
defparam \regs|registrador~108 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~18 (
// Equation(s):
// \memoriaInst|rom~18_combout  = (\PC|q [2] & (\PC|q [3] & (\PC|q [4] & !\PC|q [5]))) # (!\PC|q [2] & (!\PC|q [3] & (!\PC|q [4] & \PC|q [5])))

	.dataa(\PC|q [2]),
	.datab(\PC|q [3]),
	.datac(\PC|q [4]),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~18_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~18 .lut_mask = 16'h0180;
defparam \memoriaInst|rom~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~19 (
// Equation(s):
// \memoriaInst|rom~19_combout  = (\memoriaInst|rom~0_combout  & \memoriaInst|rom~18_combout )

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~18_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoriaInst|rom~19_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~19 .lut_mask = 16'h8888;
defparam \memoriaInst|rom~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1271 (
// Equation(s):
// \regs|registrador~1271_combout  = (!\mux_RtRd|Y[2]~6_combout  & (!\memoriaInst|rom~6_combout  & (!\mux_RtRd|Y[1]~3_combout  & \mux_RtRd|Y[0]~2_combout )))

	.dataa(\mux_RtRd|Y[2]~6_combout ),
	.datab(\memoriaInst|rom~6_combout ),
	.datac(\mux_RtRd|Y[1]~3_combout ),
	.datad(\mux_RtRd|Y[0]~2_combout ),
	.cin(gnd),
	.combout(\regs|registrador~1271_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1271 .lut_mask = 16'h0100;
defparam \regs|registrador~1271 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1279 (
// Equation(s):
// \regs|registrador~1279_combout  = (\regs|registrador~1271_combout  & ((\fd_ctrl|ULAop[1]~0_combout  & ((\fd_ctrl|Equal1~0_combout ))) # (!\fd_ctrl|ULAop[1]~0_combout  & (!\memoriaInst|rom~26_combout ))))

	.dataa(\memoriaInst|rom~26_combout ),
	.datab(\fd_ctrl|ULAop[1]~0_combout ),
	.datac(\regs|registrador~1271_combout ),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|registrador~1279_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1279 .lut_mask = 16'hD010;
defparam \regs|registrador~1279 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~76 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~76 .is_wysiwyg = "true";
defparam \regs|registrador~76 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~20 (
// Equation(s):
// \memoriaInst|rom~20_combout  = (\PC|q [5] & (!\PC|q [2] & (!\PC|q [3] & !\PC|q [4]))) # (!\PC|q [5] & (\PC|q [4] $ (((\PC|q [2] & \PC|q [3])))))

	.dataa(\PC|q [2]),
	.datab(\PC|q [3]),
	.datac(\PC|q [4]),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~20_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~20 .lut_mask = 16'h0178;
defparam \memoriaInst|rom~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~21 (
// Equation(s):
// \memoriaInst|rom~21_combout  = (\memoriaInst|rom~0_combout  & \memoriaInst|rom~20_combout )

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~20_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoriaInst|rom~21_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~21 .lut_mask = 16'h8888;
defparam \memoriaInst|rom~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1272 (
// Equation(s):
// \regs|registrador~1272_combout  = (!\mux_RtRd|Y[2]~6_combout  & (!\memoriaInst|rom~6_combout  & (!\mux_RtRd|Y[1]~3_combout  & !\mux_RtRd|Y[0]~2_combout )))

	.dataa(\mux_RtRd|Y[2]~6_combout ),
	.datab(\memoriaInst|rom~6_combout ),
	.datac(\mux_RtRd|Y[1]~3_combout ),
	.datad(\mux_RtRd|Y[0]~2_combout ),
	.cin(gnd),
	.combout(\regs|registrador~1272_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1272 .lut_mask = 16'h0001;
defparam \regs|registrador~1272 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1280 (
// Equation(s):
// \regs|registrador~1280_combout  = (\regs|registrador~1272_combout  & ((\fd_ctrl|ULAop[1]~0_combout  & ((\fd_ctrl|Equal1~0_combout ))) # (!\fd_ctrl|ULAop[1]~0_combout  & (!\memoriaInst|rom~26_combout ))))

	.dataa(\memoriaInst|rom~26_combout ),
	.datab(\fd_ctrl|ULAop[1]~0_combout ),
	.datac(\regs|registrador~1272_combout ),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|registrador~1280_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1280 .lut_mask = 16'hD010;
defparam \regs|registrador~1280 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~44 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~44 .is_wysiwyg = "true";
defparam \regs|registrador~44 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1114 (
// Equation(s):
// \regs|registrador~1114_combout  = (\memoriaInst|rom~19_combout  & (((\memoriaInst|rom~21_combout )))) # (!\memoriaInst|rom~19_combout  & ((\memoriaInst|rom~21_combout  & (\regs|registrador~76_q )) # (!\memoriaInst|rom~21_combout  & 
// ((\regs|registrador~44_q )))))

	.dataa(\memoriaInst|rom~19_combout ),
	.datab(\regs|registrador~76_q ),
	.datac(\memoriaInst|rom~21_combout ),
	.datad(\regs|registrador~44_q ),
	.cin(gnd),
	.combout(\regs|registrador~1114_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1114 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1114 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1273 (
// Equation(s):
// \regs|registrador~1273_combout  = (!\mux_RtRd|Y[2]~6_combout  & (!\memoriaInst|rom~6_combout  & (\mux_RtRd|Y[1]~3_combout  & \mux_RtRd|Y[0]~2_combout )))

	.dataa(\mux_RtRd|Y[2]~6_combout ),
	.datab(\memoriaInst|rom~6_combout ),
	.datac(\mux_RtRd|Y[1]~3_combout ),
	.datad(\mux_RtRd|Y[0]~2_combout ),
	.cin(gnd),
	.combout(\regs|registrador~1273_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1273 .lut_mask = 16'h1000;
defparam \regs|registrador~1273 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1281 (
// Equation(s):
// \regs|registrador~1281_combout  = (\regs|registrador~1273_combout  & ((\fd_ctrl|ULAop[1]~0_combout  & ((\fd_ctrl|Equal1~0_combout ))) # (!\fd_ctrl|ULAop[1]~0_combout  & (!\memoriaInst|rom~26_combout ))))

	.dataa(\memoriaInst|rom~26_combout ),
	.datab(\fd_ctrl|ULAop[1]~0_combout ),
	.datac(\regs|registrador~1273_combout ),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|registrador~1281_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1281 .lut_mask = 16'hD010;
defparam \regs|registrador~1281 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~140 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~140 .is_wysiwyg = "true";
defparam \regs|registrador~140 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1115 (
// Equation(s):
// \regs|registrador~1115_combout  = (\memoriaInst|rom~19_combout  & ((\regs|registrador~1114_combout  & ((\regs|registrador~140_q ))) # (!\regs|registrador~1114_combout  & (\regs|registrador~108_q )))) # (!\memoriaInst|rom~19_combout  & 
// (((\regs|registrador~1114_combout ))))

	.dataa(\regs|registrador~108_q ),
	.datab(\memoriaInst|rom~19_combout ),
	.datac(\regs|registrador~1114_combout ),
	.datad(\regs|registrador~140_q ),
	.cin(gnd),
	.combout(\regs|registrador~1115_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1115 .lut_mask = 16'hF838;
defparam \regs|registrador~1115 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[6]~6 (
// Equation(s):
// \regs|saidaA[6]~6_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1115_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1115_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[6]~6 .lut_mask = 16'h8880;
defparam \regs|saidaA[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula_ctrl|ula_ctrl~52 (
// Equation(s):
// \ula_ctrl|ula_ctrl~52_combout  = (\memoriaInst|rom~4_combout ) # ((\memoriaInst|rom~9_combout ) # ((\memoriaInst|rom~7_combout  & !\memoriaInst|rom~6_combout )))

	.dataa(\memoriaInst|rom~4_combout ),
	.datab(\memoriaInst|rom~9_combout ),
	.datac(\memoriaInst|rom~7_combout ),
	.datad(\memoriaInst|rom~6_combout ),
	.cin(gnd),
	.combout(\ula_ctrl|ula_ctrl~52_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|ula_ctrl~52 .lut_mask = 16'hEEFE;
defparam \ula_ctrl|ula_ctrl~52 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula_ctrl|ula_ctrl~51 (
// Equation(s):
// \ula_ctrl|ula_ctrl~51_combout  = (\memoriaInst|rom~2_combout  & (!\fd_ctrl|ULAop[1]~0_combout  & (!\memoriaInst|rom~11_combout  & !\memoriaInst|rom~13_combout )))

	.dataa(\memoriaInst|rom~2_combout ),
	.datab(\fd_ctrl|ULAop[1]~0_combout ),
	.datac(\memoriaInst|rom~11_combout ),
	.datad(\memoriaInst|rom~13_combout ),
	.cin(gnd),
	.combout(\ula_ctrl|ula_ctrl~51_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|ula_ctrl~51 .lut_mask = 16'h0002;
defparam \ula_ctrl|ula_ctrl~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula_ctrl|ula_ctrl~53 (
// Equation(s):
// \ula_ctrl|ula_ctrl~53_combout  = (\ula_ctrl|ula_ctrl~52_combout ) # ((\ula_ctrl|ula_ctrl~51_combout  & (!\memoriaInst|rom~15_combout  & !\memoriaInst|rom~17_combout )))

	.dataa(\ula_ctrl|ula_ctrl~52_combout ),
	.datab(\ula_ctrl|ula_ctrl~51_combout ),
	.datac(\memoriaInst|rom~15_combout ),
	.datad(\memoriaInst|rom~17_combout ),
	.cin(gnd),
	.combout(\ula_ctrl|ula_ctrl~53_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|ula_ctrl~53 .lut_mask = 16'hAAAE;
defparam \ula_ctrl|ula_ctrl~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula_ctrl|ula_ctrl~56 (
// Equation(s):
// \ula_ctrl|ula_ctrl~56_combout  = (\memoriaInst|rom~6_combout  & (!\memoriaInst|rom~9_combout  & ((!\memoriaInst|rom~3_combout ) # (!\memoriaInst|rom~0_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~3_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\memoriaInst|rom~9_combout ),
	.cin(gnd),
	.combout(\ula_ctrl|ula_ctrl~56_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|ula_ctrl~56 .lut_mask = 16'h0070;
defparam \ula_ctrl|ula_ctrl~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula_ctrl|ula_ctrl[1]~57 (
// Equation(s):
// \ula_ctrl|ula_ctrl[1]~57_combout  = (!\ula_ctrl|ula_ctrl~56_combout  & (((!\ula_ctrl|ula_ctrl~51_combout ) # (!\memoriaInst|rom~0_combout )) # (!\memoriaInst|rom~14_combout )))

	.dataa(\memoriaInst|rom~14_combout ),
	.datab(\memoriaInst|rom~0_combout ),
	.datac(\ula_ctrl|ula_ctrl~51_combout ),
	.datad(\ula_ctrl|ula_ctrl~56_combout ),
	.cin(gnd),
	.combout(\ula_ctrl|ula_ctrl[1]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|ula_ctrl[1]~57 .lut_mask = 16'h007F;
defparam \ula_ctrl|ula_ctrl[1]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula_ctrl|ula_ctrl[1]~54 (
// Equation(s):
// \ula_ctrl|ula_ctrl[1]~54_combout  = (\ula_ctrl|ula_ctrl~53_combout ) # (!\ula_ctrl|ula_ctrl[1]~57_combout )

	.dataa(\ula_ctrl|ula_ctrl~53_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\ula_ctrl|ula_ctrl[1]~57_combout ),
	.cin(gnd),
	.combout(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|ula_ctrl[1]~54 .lut_mask = 16'hAAFF;
defparam \ula_ctrl|ula_ctrl[1]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula_ctrl|ula_ctrl[2]~55 (
// Equation(s):
// \ula_ctrl|ula_ctrl[2]~55_combout  = (!\ula_ctrl|ula_ctrl~53_combout  & !\ula_ctrl|ula_ctrl[1]~57_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ula_ctrl|ula_ctrl~53_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~57_combout ),
	.cin(gnd),
	.combout(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|ula_ctrl[2]~55 .lut_mask = 16'h000F;
defparam \ula_ctrl|ula_ctrl[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1274 (
// Equation(s):
// \regs|registrador~1274_combout  = (!\mux_RtRd|Y[1]~3_combout  & (\mux_RtRd|Y[0]~2_combout  & ((\mux_RtRd|Y[2]~6_combout ) # (\memoriaInst|rom~6_combout ))))

	.dataa(\mux_RtRd|Y[2]~6_combout ),
	.datab(\memoriaInst|rom~6_combout ),
	.datac(\mux_RtRd|Y[1]~3_combout ),
	.datad(\mux_RtRd|Y[0]~2_combout ),
	.cin(gnd),
	.combout(\regs|registrador~1274_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1274 .lut_mask = 16'h0E00;
defparam \regs|registrador~1274 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1282 (
// Equation(s):
// \regs|registrador~1282_combout  = (\regs|registrador~1274_combout  & ((\fd_ctrl|ULAop[1]~0_combout  & ((\fd_ctrl|Equal1~0_combout ))) # (!\fd_ctrl|ULAop[1]~0_combout  & (!\memoriaInst|rom~26_combout ))))

	.dataa(\memoriaInst|rom~26_combout ),
	.datab(\fd_ctrl|ULAop[1]~0_combout ),
	.datac(\regs|registrador~1274_combout ),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|registrador~1282_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1282 .lut_mask = 16'hD010;
defparam \regs|registrador~1282 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~204 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~204 .is_wysiwyg = "true";
defparam \regs|registrador~204 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~23 (
// Equation(s):
// \memoriaInst|rom~23_combout  = (\memoriaInst|rom~0_combout  & \memoriaInst|rom~22_combout )

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~22_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoriaInst|rom~23_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~23 .lut_mask = 16'h8888;
defparam \memoriaInst|rom~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1275 (
// Equation(s):
// \regs|registrador~1275_combout  = (\mux_RtRd|Y[1]~3_combout  & (!\mux_RtRd|Y[0]~2_combout  & ((\mux_RtRd|Y[2]~6_combout ) # (\memoriaInst|rom~6_combout ))))

	.dataa(\mux_RtRd|Y[2]~6_combout ),
	.datab(\memoriaInst|rom~6_combout ),
	.datac(\mux_RtRd|Y[1]~3_combout ),
	.datad(\mux_RtRd|Y[0]~2_combout ),
	.cin(gnd),
	.combout(\regs|registrador~1275_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1275 .lut_mask = 16'h00E0;
defparam \regs|registrador~1275 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1283 (
// Equation(s):
// \regs|registrador~1283_combout  = (\regs|registrador~1275_combout  & ((\fd_ctrl|ULAop[1]~0_combout  & ((\fd_ctrl|Equal1~0_combout ))) # (!\fd_ctrl|ULAop[1]~0_combout  & (!\memoriaInst|rom~26_combout ))))

	.dataa(\memoriaInst|rom~26_combout ),
	.datab(\fd_ctrl|ULAop[1]~0_combout ),
	.datac(\regs|registrador~1275_combout ),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|registrador~1283_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1283 .lut_mask = 16'hD010;
defparam \regs|registrador~1283 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~236 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~236 .is_wysiwyg = "true";
defparam \regs|registrador~236 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~25 (
// Equation(s):
// \memoriaInst|rom~25_combout  = (\memoriaInst|rom~0_combout  & \memoriaInst|rom~24_combout )

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~24_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoriaInst|rom~25_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~25 .lut_mask = 16'h8888;
defparam \memoriaInst|rom~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1276 (
// Equation(s):
// \regs|registrador~1276_combout  = (!\mux_RtRd|Y[1]~3_combout  & (!\mux_RtRd|Y[0]~2_combout  & ((\mux_RtRd|Y[2]~6_combout ) # (\memoriaInst|rom~6_combout ))))

	.dataa(\mux_RtRd|Y[2]~6_combout ),
	.datab(\memoriaInst|rom~6_combout ),
	.datac(\mux_RtRd|Y[1]~3_combout ),
	.datad(\mux_RtRd|Y[0]~2_combout ),
	.cin(gnd),
	.combout(\regs|registrador~1276_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1276 .lut_mask = 16'h000E;
defparam \regs|registrador~1276 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1284 (
// Equation(s):
// \regs|registrador~1284_combout  = (\regs|registrador~1276_combout  & ((\fd_ctrl|ULAop[1]~0_combout  & ((\fd_ctrl|Equal1~0_combout ))) # (!\fd_ctrl|ULAop[1]~0_combout  & (!\memoriaInst|rom~26_combout ))))

	.dataa(\memoriaInst|rom~26_combout ),
	.datab(\fd_ctrl|ULAop[1]~0_combout ),
	.datac(\regs|registrador~1276_combout ),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|registrador~1284_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1284 .lut_mask = 16'hD010;
defparam \regs|registrador~1284 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~172 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~172 .is_wysiwyg = "true";
defparam \regs|registrador~172 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1116 (
// Equation(s):
// \regs|registrador~1116_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~236_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~172_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~236_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~172_q ),
	.cin(gnd),
	.combout(\regs|registrador~1116_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1116 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1116 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1277 (
// Equation(s):
// \regs|registrador~1277_combout  = (\mux_RtRd|Y[1]~3_combout  & (\mux_RtRd|Y[0]~2_combout  & ((\mux_RtRd|Y[2]~6_combout ) # (\memoriaInst|rom~6_combout ))))

	.dataa(\mux_RtRd|Y[2]~6_combout ),
	.datab(\memoriaInst|rom~6_combout ),
	.datac(\mux_RtRd|Y[1]~3_combout ),
	.datad(\mux_RtRd|Y[0]~2_combout ),
	.cin(gnd),
	.combout(\regs|registrador~1277_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1277 .lut_mask = 16'hE000;
defparam \regs|registrador~1277 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1285 (
// Equation(s):
// \regs|registrador~1285_combout  = (\regs|registrador~1277_combout  & ((\fd_ctrl|ULAop[1]~0_combout  & ((\fd_ctrl|Equal1~0_combout ))) # (!\fd_ctrl|ULAop[1]~0_combout  & (!\memoriaInst|rom~26_combout ))))

	.dataa(\memoriaInst|rom~26_combout ),
	.datab(\fd_ctrl|ULAop[1]~0_combout ),
	.datac(\regs|registrador~1277_combout ),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\regs|registrador~1285_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1285 .lut_mask = 16'hD010;
defparam \regs|registrador~1285 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~268 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~268 .is_wysiwyg = "true";
defparam \regs|registrador~268 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1117 (
// Equation(s):
// \regs|registrador~1117_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1116_combout  & ((\regs|registrador~268_q ))) # (!\regs|registrador~1116_combout  & (\regs|registrador~204_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1116_combout ))))

	.dataa(\regs|registrador~204_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1116_combout ),
	.datad(\regs|registrador~268_q ),
	.cin(gnd),
	.combout(\regs|registrador~1117_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1117 .lut_mask = 16'hF838;
defparam \regs|registrador~1117 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1118 (
// Equation(s):
// \regs|registrador~1118_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~76_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~44_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~76_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~44_q ),
	.cin(gnd),
	.combout(\regs|registrador~1118_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1118 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1118 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1119 (
// Equation(s):
// \regs|registrador~1119_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1118_combout  & ((\regs|registrador~140_q ))) # (!\regs|registrador~1118_combout  & (\regs|registrador~108_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1118_combout ))))

	.dataa(\regs|registrador~108_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1118_combout ),
	.datad(\regs|registrador~140_q ),
	.cin(gnd),
	.combout(\regs|registrador~1119_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1119 .lut_mask = 16'hF838;
defparam \regs|registrador~1119 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[31]~48 (
// Equation(s):
// \mux_Rt_im|Y[31]~48_combout  = (\memoriaInst|rom~4_combout ) # ((!\memoriaInst|rom~6_combout  & (!\memoriaInst|rom~23_combout  & !\memoriaInst|rom~25_combout )))

	.dataa(\memoriaInst|rom~4_combout ),
	.datab(\memoriaInst|rom~6_combout ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\memoriaInst|rom~25_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[31]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[31]~48 .lut_mask = 16'hAAAB;
defparam \mux_Rt_im|Y[31]~48 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[6]~50 (
// Equation(s):
// \mux_Rt_im|Y[6]~50_combout  = (!\mux_Rt_im|Y[31]~48_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1117_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1119_combout )))))

	.dataa(\regs|registrador~1117_combout ),
	.datab(\regs|registrador~1119_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\mux_Rt_im|Y[31]~48_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[6]~50 .lut_mask = 16'h00AC;
defparam \mux_Rt_im|Y[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~75 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~75 .is_wysiwyg = "true";
defparam \regs|registrador~75 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~107 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~107 .is_wysiwyg = "true";
defparam \regs|registrador~107 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~43 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~43 .is_wysiwyg = "true";
defparam \regs|registrador~43 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1108 (
// Equation(s):
// \regs|registrador~1108_combout  = (\memoriaInst|rom~21_combout  & (((\memoriaInst|rom~19_combout )))) # (!\memoriaInst|rom~21_combout  & ((\memoriaInst|rom~19_combout  & (\regs|registrador~107_q )) # (!\memoriaInst|rom~19_combout  & 
// ((\regs|registrador~43_q )))))

	.dataa(\memoriaInst|rom~21_combout ),
	.datab(\regs|registrador~107_q ),
	.datac(\memoriaInst|rom~19_combout ),
	.datad(\regs|registrador~43_q ),
	.cin(gnd),
	.combout(\regs|registrador~1108_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1108 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1108 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~139 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~139 .is_wysiwyg = "true";
defparam \regs|registrador~139 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1109 (
// Equation(s):
// \regs|registrador~1109_combout  = (\memoriaInst|rom~21_combout  & ((\regs|registrador~1108_combout  & ((\regs|registrador~139_q ))) # (!\regs|registrador~1108_combout  & (\regs|registrador~75_q )))) # (!\memoriaInst|rom~21_combout  & 
// (((\regs|registrador~1108_combout ))))

	.dataa(\regs|registrador~75_q ),
	.datab(\memoriaInst|rom~21_combout ),
	.datac(\regs|registrador~1108_combout ),
	.datad(\regs|registrador~139_q ),
	.cin(gnd),
	.combout(\regs|registrador~1109_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1109 .lut_mask = 16'hF838;
defparam \regs|registrador~1109 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[5]~5 (
// Equation(s):
// \regs|saidaA[5]~5_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1109_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1109_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[5]~5 .lut_mask = 16'h8880;
defparam \regs|saidaA[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~106 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~106 .is_wysiwyg = "true";
defparam \regs|registrador~106 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~74 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~74 .is_wysiwyg = "true";
defparam \regs|registrador~74 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~42 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~42 .is_wysiwyg = "true";
defparam \regs|registrador~42 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1102 (
// Equation(s):
// \regs|registrador~1102_combout  = (\memoriaInst|rom~19_combout  & (((\memoriaInst|rom~21_combout )))) # (!\memoriaInst|rom~19_combout  & ((\memoriaInst|rom~21_combout  & (\regs|registrador~74_q )) # (!\memoriaInst|rom~21_combout  & 
// ((\regs|registrador~42_q )))))

	.dataa(\memoriaInst|rom~19_combout ),
	.datab(\regs|registrador~74_q ),
	.datac(\memoriaInst|rom~21_combout ),
	.datad(\regs|registrador~42_q ),
	.cin(gnd),
	.combout(\regs|registrador~1102_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1102 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1102 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~138 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~138 .is_wysiwyg = "true";
defparam \regs|registrador~138 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1103 (
// Equation(s):
// \regs|registrador~1103_combout  = (\memoriaInst|rom~19_combout  & ((\regs|registrador~1102_combout  & ((\regs|registrador~138_q ))) # (!\regs|registrador~1102_combout  & (\regs|registrador~106_q )))) # (!\memoriaInst|rom~19_combout  & 
// (((\regs|registrador~1102_combout ))))

	.dataa(\regs|registrador~106_q ),
	.datab(\memoriaInst|rom~19_combout ),
	.datac(\regs|registrador~1102_combout ),
	.datad(\regs|registrador~138_q ),
	.cin(gnd),
	.combout(\regs|registrador~1103_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1103 .lut_mask = 16'hF838;
defparam \regs|registrador~1103 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[4]~4 (
// Equation(s):
// \regs|saidaA[4]~4_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1103_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1103_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[4]~4 .lut_mask = 16'h8880;
defparam \regs|saidaA[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~16 (
// Equation(s):
// \memoriaInst|rom~16_combout  = (\PC|q [2] & ((\PC|q [3] & (\PC|q [4] & !\PC|q [5])) # (!\PC|q [3] & (!\PC|q [4] & \PC|q [5]))))

	.dataa(\PC|q [2]),
	.datab(\PC|q [3]),
	.datac(\PC|q [4]),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~16_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~16 .lut_mask = 16'h0280;
defparam \memoriaInst|rom~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~73 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~73 .is_wysiwyg = "true";
defparam \regs|registrador~73 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~105 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~105 .is_wysiwyg = "true";
defparam \regs|registrador~105 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~41 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~41 .is_wysiwyg = "true";
defparam \regs|registrador~41 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1096 (
// Equation(s):
// \regs|registrador~1096_combout  = (\memoriaInst|rom~21_combout  & (((\memoriaInst|rom~19_combout )))) # (!\memoriaInst|rom~21_combout  & ((\memoriaInst|rom~19_combout  & (\regs|registrador~105_q )) # (!\memoriaInst|rom~19_combout  & 
// ((\regs|registrador~41_q )))))

	.dataa(\memoriaInst|rom~21_combout ),
	.datab(\regs|registrador~105_q ),
	.datac(\memoriaInst|rom~19_combout ),
	.datad(\regs|registrador~41_q ),
	.cin(gnd),
	.combout(\regs|registrador~1096_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1096 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1096 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~137 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~137 .is_wysiwyg = "true";
defparam \regs|registrador~137 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1097 (
// Equation(s):
// \regs|registrador~1097_combout  = (\memoriaInst|rom~21_combout  & ((\regs|registrador~1096_combout  & ((\regs|registrador~137_q ))) # (!\regs|registrador~1096_combout  & (\regs|registrador~73_q )))) # (!\memoriaInst|rom~21_combout  & 
// (((\regs|registrador~1096_combout ))))

	.dataa(\regs|registrador~73_q ),
	.datab(\memoriaInst|rom~21_combout ),
	.datac(\regs|registrador~1096_combout ),
	.datad(\regs|registrador~137_q ),
	.cin(gnd),
	.combout(\regs|registrador~1097_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1097 .lut_mask = 16'hF838;
defparam \regs|registrador~1097 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[3]~3 (
// Equation(s):
// \regs|saidaA[3]~3_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1097_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1097_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[3]~3 .lut_mask = 16'h8880;
defparam \regs|saidaA[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~2 (
// Equation(s):
// \memoriaDados|ram~2_combout  = (\ula|mux4|Mux27~1_combout  & (\and_beq~1_combout  & !\ula|mux4|Mux26~1_combout ))

	.dataa(\ula|mux4|Mux27~1_combout ),
	.datab(\and_beq~1_combout ),
	.datac(gnd),
	.datad(\ula|mux4|Mux26~1_combout ),
	.cin(gnd),
	.combout(\memoriaDados|ram~2_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~2 .lut_mask = 16'h0088;
defparam \memoriaDados|ram~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[2]~2 (
// Equation(s):
// \mux_ULA|Y[2]~2_combout  = (\fd_ctrl|Equal1~0_combout  & (\memoriaDados|ram~2_combout )) # (!\fd_ctrl|Equal1~0_combout  & ((\ula|mux4|Mux29~1_combout )))

	.dataa(\memoriaDados|ram~2_combout ),
	.datab(\ula|mux4|Mux29~1_combout ),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[2]~2 .lut_mask = 16'hAACC;
defparam \mux_ULA|Y[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~200 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~200 .is_wysiwyg = "true";
defparam \regs|registrador~200 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~232 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~232 .is_wysiwyg = "true";
defparam \regs|registrador~232 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~168 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~168 .is_wysiwyg = "true";
defparam \regs|registrador~168 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1080 (
// Equation(s):
// \regs|registrador~1080_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~232_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~168_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~232_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~168_q ),
	.cin(gnd),
	.combout(\regs|registrador~1080_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1080 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1080 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~264 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~264 .is_wysiwyg = "true";
defparam \regs|registrador~264 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1081 (
// Equation(s):
// \regs|registrador~1081_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1080_combout  & ((\regs|registrador~264_q ))) # (!\regs|registrador~1080_combout  & (\regs|registrador~200_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1080_combout ))))

	.dataa(\regs|registrador~200_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1080_combout ),
	.datad(\regs|registrador~264_q ),
	.cin(gnd),
	.combout(\regs|registrador~1081_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1081 .lut_mask = 16'hF838;
defparam \regs|registrador~1081 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~104 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~104 .is_wysiwyg = "true";
defparam \regs|registrador~104 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~72 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~72 .is_wysiwyg = "true";
defparam \regs|registrador~72 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~40 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~40 .is_wysiwyg = "true";
defparam \regs|registrador~40 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1082 (
// Equation(s):
// \regs|registrador~1082_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~72_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~40_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~72_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~40_q ),
	.cin(gnd),
	.combout(\regs|registrador~1082_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1082 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1082 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~136 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~136 .is_wysiwyg = "true";
defparam \regs|registrador~136 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1083 (
// Equation(s):
// \regs|registrador~1083_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1082_combout  & ((\regs|registrador~136_q ))) # (!\regs|registrador~1082_combout  & (\regs|registrador~104_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1082_combout ))))

	.dataa(\regs|registrador~104_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1082_combout ),
	.datad(\regs|registrador~136_q ),
	.cin(gnd),
	.combout(\regs|registrador~1083_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1083 .lut_mask = 16'hF838;
defparam \regs|registrador~1083 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|Equal1~8 (
// Equation(s):
// \regs|Equal1~8_combout  = (!\memoriaInst|rom~6_combout  & (((!\memoriaInst|rom~24_combout  & !\memoriaInst|rom~22_combout )) # (!\memoriaInst|rom~0_combout )))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~24_combout ),
	.datac(\memoriaInst|rom~22_combout ),
	.datad(\memoriaInst|rom~6_combout ),
	.cin(gnd),
	.combout(\regs|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \regs|Equal1~8 .lut_mask = 16'h0057;
defparam \regs|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[2]~0 (
// Equation(s):
// \regs|saidaB[2]~0_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1081_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1083_combout )))))

	.dataa(\regs|registrador~1081_combout ),
	.datab(\regs|registrador~1083_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[2]~0 .lut_mask = 16'h00AC;
defparam \regs|saidaB[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[2]~76 (
// Equation(s):
// \mux_Rt_im|Y[2]~76_combout  = (\memoriaInst|rom~0_combout  & ((\memoriaInst|rom~3_combout  & (\memoriaInst|rom~12_combout )) # (!\memoriaInst|rom~3_combout  & ((\regs|saidaB[2]~0_combout ))))) # (!\memoriaInst|rom~0_combout  & (((\regs|saidaB[2]~0_combout 
// ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~3_combout ),
	.datac(\memoriaInst|rom~12_combout ),
	.datad(\regs|saidaB[2]~0_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[2]~76_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[2]~76 .lut_mask = 16'hF780;
defparam \mux_Rt_im|Y[2]~76 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1078 (
// Equation(s):
// \regs|registrador~1078_combout  = (\memoriaInst|rom~19_combout  & (((\memoriaInst|rom~21_combout )))) # (!\memoriaInst|rom~19_combout  & ((\memoriaInst|rom~21_combout  & (\regs|registrador~72_q )) # (!\memoriaInst|rom~21_combout  & 
// ((\regs|registrador~40_q )))))

	.dataa(\memoriaInst|rom~19_combout ),
	.datab(\regs|registrador~72_q ),
	.datac(\memoriaInst|rom~21_combout ),
	.datad(\regs|registrador~40_q ),
	.cin(gnd),
	.combout(\regs|registrador~1078_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1078 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1078 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1079 (
// Equation(s):
// \regs|registrador~1079_combout  = (\memoriaInst|rom~19_combout  & ((\regs|registrador~1078_combout  & ((\regs|registrador~136_q ))) # (!\regs|registrador~1078_combout  & (\regs|registrador~104_q )))) # (!\memoriaInst|rom~19_combout  & 
// (((\regs|registrador~1078_combout ))))

	.dataa(\regs|registrador~104_q ),
	.datab(\memoriaInst|rom~19_combout ),
	.datac(\regs|registrador~1078_combout ),
	.datad(\regs|registrador~136_q ),
	.cin(gnd),
	.combout(\regs|registrador~1079_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1079 .lut_mask = 16'hF838;
defparam \regs|registrador~1079 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[2]~0 (
// Equation(s):
// \regs|saidaA[2]~0_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1079_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1079_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[2]~0 .lut_mask = 16'h8880;
defparam \regs|saidaA[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~1 (
// Equation(s):
// \memoriaDados|ram~1_combout  = (!\ula|mux4|Mux26~1_combout  & (\ula|mux4|Mux28~1_combout  $ (((\ula|mux4|Mux29~1_combout  & !\ula|mux4|Mux27~1_combout )))))

	.dataa(\ula|mux4|Mux29~1_combout ),
	.datab(\ula|mux4|Mux28~1_combout ),
	.datac(\ula|mux4|Mux27~1_combout ),
	.datad(\ula|mux4|Mux26~1_combout ),
	.cin(gnd),
	.combout(\memoriaDados|ram~1_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~1 .lut_mask = 16'h00C6;
defparam \memoriaDados|ram~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~71 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~71 .is_wysiwyg = "true";
defparam \regs|registrador~71 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~103 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~103 .is_wysiwyg = "true";
defparam \regs|registrador~103 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~39 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~39 .is_wysiwyg = "true";
defparam \regs|registrador~39 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1088 (
// Equation(s):
// \regs|registrador~1088_combout  = (\memoriaInst|rom~21_combout  & (((\memoriaInst|rom~19_combout )))) # (!\memoriaInst|rom~21_combout  & ((\memoriaInst|rom~19_combout  & (\regs|registrador~103_q )) # (!\memoriaInst|rom~19_combout  & 
// ((\regs|registrador~39_q )))))

	.dataa(\memoriaInst|rom~21_combout ),
	.datab(\regs|registrador~103_q ),
	.datac(\memoriaInst|rom~19_combout ),
	.datad(\regs|registrador~39_q ),
	.cin(gnd),
	.combout(\regs|registrador~1088_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1088 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1088 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~135 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~135 .is_wysiwyg = "true";
defparam \regs|registrador~135 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1089 (
// Equation(s):
// \regs|registrador~1089_combout  = (\memoriaInst|rom~21_combout  & ((\regs|registrador~1088_combout  & ((\regs|registrador~135_q ))) # (!\regs|registrador~1088_combout  & (\regs|registrador~71_q )))) # (!\memoriaInst|rom~21_combout  & 
// (((\regs|registrador~1088_combout ))))

	.dataa(\regs|registrador~71_q ),
	.datab(\memoriaInst|rom~21_combout ),
	.datac(\regs|registrador~1088_combout ),
	.datad(\regs|registrador~135_q ),
	.cin(gnd),
	.combout(\regs|registrador~1089_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1089 .lut_mask = 16'hF838;
defparam \regs|registrador~1089 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[1]~1 (
// Equation(s):
// \regs|saidaA[1]~1_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1089_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1089_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[1]~1 .lut_mask = 16'h8880;
defparam \regs|saidaA[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~102 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~102 .is_wysiwyg = "true";
defparam \regs|registrador~102 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~70 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~70 .is_wysiwyg = "true";
defparam \regs|registrador~70 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~38 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~38 .is_wysiwyg = "true";
defparam \regs|registrador~38 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1090 (
// Equation(s):
// \regs|registrador~1090_combout  = (\memoriaInst|rom~19_combout  & (((\memoriaInst|rom~21_combout )))) # (!\memoriaInst|rom~19_combout  & ((\memoriaInst|rom~21_combout  & (\regs|registrador~70_q )) # (!\memoriaInst|rom~21_combout  & 
// ((\regs|registrador~38_q )))))

	.dataa(\memoriaInst|rom~19_combout ),
	.datab(\regs|registrador~70_q ),
	.datac(\memoriaInst|rom~21_combout ),
	.datad(\regs|registrador~38_q ),
	.cin(gnd),
	.combout(\regs|registrador~1090_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1090 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1090 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~134 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~134 .is_wysiwyg = "true";
defparam \regs|registrador~134 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1091 (
// Equation(s):
// \regs|registrador~1091_combout  = (\memoriaInst|rom~19_combout  & ((\regs|registrador~1090_combout  & ((\regs|registrador~134_q ))) # (!\regs|registrador~1090_combout  & (\regs|registrador~102_q )))) # (!\memoriaInst|rom~19_combout  & 
// (((\regs|registrador~1090_combout ))))

	.dataa(\regs|registrador~102_q ),
	.datab(\memoriaInst|rom~19_combout ),
	.datac(\regs|registrador~1090_combout ),
	.datad(\regs|registrador~134_q ),
	.cin(gnd),
	.combout(\regs|registrador~1091_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1091 .lut_mask = 16'hF838;
defparam \regs|registrador~1091 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[0]~2 (
// Equation(s):
// \regs|saidaA[0]~2_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1091_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1091_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[0]~2 .lut_mask = 16'h8880;
defparam \regs|saidaA[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~198 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~198 .is_wysiwyg = "true";
defparam \regs|registrador~198 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~230 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~230 .is_wysiwyg = "true";
defparam \regs|registrador~230 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~166 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~166 .is_wysiwyg = "true";
defparam \regs|registrador~166 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1092 (
// Equation(s):
// \regs|registrador~1092_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~230_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~166_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~230_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~166_q ),
	.cin(gnd),
	.combout(\regs|registrador~1092_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1092 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1092 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~262 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~262 .is_wysiwyg = "true";
defparam \regs|registrador~262 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1093 (
// Equation(s):
// \regs|registrador~1093_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1092_combout  & ((\regs|registrador~262_q ))) # (!\regs|registrador~1092_combout  & (\regs|registrador~198_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1092_combout ))))

	.dataa(\regs|registrador~198_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1092_combout ),
	.datad(\regs|registrador~262_q ),
	.cin(gnd),
	.combout(\regs|registrador~1093_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1093 .lut_mask = 16'hF838;
defparam \regs|registrador~1093 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1094 (
// Equation(s):
// \regs|registrador~1094_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~70_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~38_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~70_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~38_q ),
	.cin(gnd),
	.combout(\regs|registrador~1094_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1094 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1094 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1095 (
// Equation(s):
// \regs|registrador~1095_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1094_combout  & ((\regs|registrador~134_q ))) # (!\regs|registrador~1094_combout  & (\regs|registrador~102_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1094_combout ))))

	.dataa(\regs|registrador~102_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1094_combout ),
	.datad(\regs|registrador~134_q ),
	.cin(gnd),
	.combout(\regs|registrador~1095_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1095 .lut_mask = 16'hF838;
defparam \regs|registrador~1095 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[0]~2 (
// Equation(s):
// \regs|saidaB[0]~2_combout  = (\memoriaInst|rom~6_combout  & (\regs|registrador~1093_combout )) # (!\memoriaInst|rom~6_combout  & (((\regs|registrador~1095_combout  & !\regs|Equal1~8_combout ))))

	.dataa(\regs|registrador~1093_combout ),
	.datab(\memoriaInst|rom~6_combout ),
	.datac(\regs|registrador~1095_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[0]~2 .lut_mask = 16'h88B8;
defparam \regs|saidaB[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[0]~78 (
// Equation(s):
// \mux_Rt_im|Y[0]~78_combout  = (\memoriaInst|rom~0_combout  & ((\memoriaInst|rom~3_combout  & (\memoriaInst|rom~10_combout )) # (!\memoriaInst|rom~3_combout  & ((\regs|saidaB[0]~2_combout ))))) # (!\memoriaInst|rom~0_combout  & (((\regs|saidaB[0]~2_combout 
// ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~3_combout ),
	.datac(\memoriaInst|rom~10_combout ),
	.datad(\regs|saidaB[0]~2_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[0]~78_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[0]~78 .lut_mask = 16'hF780;
defparam \mux_Rt_im|Y[0]~78 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[0]~0 (
// Equation(s):
// \ula|full_adder|c_out[0]~0_combout  = (\mux_Rt_im|Y[0]~78_combout  & (\regs|saidaA[0]~2_combout )) # (!\mux_Rt_im|Y[0]~78_combout  & (((!\ula_ctrl|ula_ctrl~53_combout  & !\ula_ctrl|ula_ctrl[1]~57_combout ))))

	.dataa(\regs|saidaA[0]~2_combout ),
	.datab(\mux_Rt_im|Y[0]~78_combout ),
	.datac(\ula_ctrl|ula_ctrl~53_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~57_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[0]~0 .lut_mask = 16'h888B;
defparam \ula|full_adder|c_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux30~0 (
// Equation(s):
// \ula|mux4|Mux30~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[1]~77_combout  $ (((\ula|full_adder|c_out[0]~0_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[1]~77_combout ),
	.datac(\ula|full_adder|c_out[0]~0_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux30~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux30~1 (
// Equation(s):
// \ula|mux4|Mux30~1_combout  = (\regs|saidaA[1]~1_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux30~0_combout ))))) # (!\regs|saidaA[1]~1_combout  & (\ula|mux4|Mux30~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[1]~1_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux30~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux30~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[1]~1 (
// Equation(s):
// \mux_ULA|Y[1]~1_combout  = (\fd_ctrl|Equal1~0_combout  & (\and_beq~1_combout  & (\memoriaDados|ram~1_combout ))) # (!\fd_ctrl|Equal1~0_combout  & (((\ula|mux4|Mux30~1_combout ))))

	.dataa(\and_beq~1_combout ),
	.datab(\memoriaDados|ram~1_combout ),
	.datac(\ula|mux4|Mux30~1_combout ),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[1]~1 .lut_mask = 16'h88F0;
defparam \mux_ULA|Y[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~199 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~199 .is_wysiwyg = "true";
defparam \regs|registrador~199 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~231 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~231 .is_wysiwyg = "true";
defparam \regs|registrador~231 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~167 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~167 .is_wysiwyg = "true";
defparam \regs|registrador~167 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1084 (
// Equation(s):
// \regs|registrador~1084_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~231_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~167_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~231_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~167_q ),
	.cin(gnd),
	.combout(\regs|registrador~1084_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1084 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1084 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~263 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~263 .is_wysiwyg = "true";
defparam \regs|registrador~263 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1085 (
// Equation(s):
// \regs|registrador~1085_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1084_combout  & ((\regs|registrador~263_q ))) # (!\regs|registrador~1084_combout  & (\regs|registrador~199_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1084_combout ))))

	.dataa(\regs|registrador~199_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1084_combout ),
	.datad(\regs|registrador~263_q ),
	.cin(gnd),
	.combout(\regs|registrador~1085_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1085 .lut_mask = 16'hF838;
defparam \regs|registrador~1085 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1086 (
// Equation(s):
// \regs|registrador~1086_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~71_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~39_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~71_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~39_q ),
	.cin(gnd),
	.combout(\regs|registrador~1086_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1086 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1086 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1087 (
// Equation(s):
// \regs|registrador~1087_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1086_combout  & ((\regs|registrador~135_q ))) # (!\regs|registrador~1086_combout  & (\regs|registrador~103_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1086_combout ))))

	.dataa(\regs|registrador~103_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1086_combout ),
	.datad(\regs|registrador~135_q ),
	.cin(gnd),
	.combout(\regs|registrador~1087_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1087 .lut_mask = 16'hF838;
defparam \regs|registrador~1087 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[1]~1 (
// Equation(s):
// \regs|saidaB[1]~1_combout  = (\memoriaInst|rom~6_combout  & (\regs|registrador~1085_combout )) # (!\memoriaInst|rom~6_combout  & (((\regs|registrador~1087_combout  & !\regs|Equal1~8_combout ))))

	.dataa(\regs|registrador~1085_combout ),
	.datab(\memoriaInst|rom~6_combout ),
	.datac(\regs|registrador~1087_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[1]~1 .lut_mask = 16'h88B8;
defparam \regs|saidaB[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[1]~77 (
// Equation(s):
// \mux_Rt_im|Y[1]~77_combout  = (\memoriaInst|rom~0_combout  & ((\memoriaInst|rom~3_combout  & (\memoriaInst|rom~14_combout )) # (!\memoriaInst|rom~3_combout  & ((\regs|saidaB[1]~1_combout ))))) # (!\memoriaInst|rom~0_combout  & (((\regs|saidaB[1]~1_combout 
// ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~3_combout ),
	.datac(\memoriaInst|rom~14_combout ),
	.datad(\regs|saidaB[1]~1_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[1]~77_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[1]~77 .lut_mask = 16'hF780;
defparam \mux_Rt_im|Y[1]~77 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[1]~1 (
// Equation(s):
// \ula|full_adder|c_out[1]~1_combout  = (\regs|saidaA[1]~1_combout  & ((\ula|full_adder|c_out[0]~0_combout ) # (\ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[1]~77_combout )))) # (!\regs|saidaA[1]~1_combout  & (\ula|full_adder|c_out[0]~0_combout  & 
// (\ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[1]~77_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[1]~77_combout ),
	.datac(\regs|saidaA[1]~1_combout ),
	.datad(\ula|full_adder|c_out[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[1]~1 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[2]~2 (
// Equation(s):
// \ula|full_adder|c_out[2]~2_combout  = (\regs|saidaA[2]~0_combout  & ((\ula|full_adder|c_out[1]~1_combout ) # (\mux_Rt_im|Y[2]~76_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[2]~0_combout  & (\ula|full_adder|c_out[1]~1_combout  & 
// (\mux_Rt_im|Y[2]~76_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[2]~76_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[2]~0_combout ),
	.datad(\ula|full_adder|c_out[1]~1_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[2]~2 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux28~0 (
// Equation(s):
// \ula|mux4|Mux28~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[3]~79_combout  $ (((\ula|full_adder|c_out[2]~2_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[3]~79_combout ),
	.datac(\ula|full_adder|c_out[2]~2_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux28~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux28~1 (
// Equation(s):
// \ula|mux4|Mux28~1_combout  = (\regs|saidaA[3]~3_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux28~0_combout ))))) # (!\regs|saidaA[3]~3_combout  & (\ula|mux4|Mux28~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[3]~3_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux28~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux28~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[3]~3 (
// Equation(s):
// \mux_ULA|Y[3]~3_combout  = (\fd_ctrl|Equal1~0_combout  & (\ula|mux4|Mux26~1_combout  & (\and_beq~2_combout ))) # (!\fd_ctrl|Equal1~0_combout  & (((\ula|mux4|Mux28~1_combout ))))

	.dataa(\ula|mux4|Mux26~1_combout ),
	.datab(\and_beq~2_combout ),
	.datac(\ula|mux4|Mux28~1_combout ),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[3]~3 .lut_mask = 16'h88F0;
defparam \mux_ULA|Y[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~201 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~201 .is_wysiwyg = "true";
defparam \regs|registrador~201 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~233 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~233 .is_wysiwyg = "true";
defparam \regs|registrador~233 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~169 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~169 .is_wysiwyg = "true";
defparam \regs|registrador~169 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1098 (
// Equation(s):
// \regs|registrador~1098_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~233_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~169_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~233_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~169_q ),
	.cin(gnd),
	.combout(\regs|registrador~1098_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1098 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1098 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~265 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~265 .is_wysiwyg = "true";
defparam \regs|registrador~265 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1099 (
// Equation(s):
// \regs|registrador~1099_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1098_combout  & ((\regs|registrador~265_q ))) # (!\regs|registrador~1098_combout  & (\regs|registrador~201_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1098_combout ))))

	.dataa(\regs|registrador~201_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1098_combout ),
	.datad(\regs|registrador~265_q ),
	.cin(gnd),
	.combout(\regs|registrador~1099_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1099 .lut_mask = 16'hF838;
defparam \regs|registrador~1099 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1100 (
// Equation(s):
// \regs|registrador~1100_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~73_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~41_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~73_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~41_q ),
	.cin(gnd),
	.combout(\regs|registrador~1100_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1100 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1100 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1101 (
// Equation(s):
// \regs|registrador~1101_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1100_combout  & ((\regs|registrador~137_q ))) # (!\regs|registrador~1100_combout  & (\regs|registrador~105_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1100_combout ))))

	.dataa(\regs|registrador~105_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1100_combout ),
	.datad(\regs|registrador~137_q ),
	.cin(gnd),
	.combout(\regs|registrador~1101_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1101 .lut_mask = 16'hF838;
defparam \regs|registrador~1101 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[3]~3 (
// Equation(s):
// \regs|saidaB[3]~3_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1099_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1101_combout )))))

	.dataa(\regs|registrador~1099_combout ),
	.datab(\regs|registrador~1101_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[3]~3 .lut_mask = 16'h00AC;
defparam \regs|saidaB[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[3]~79 (
// Equation(s):
// \mux_Rt_im|Y[3]~79_combout  = (\memoriaInst|rom~0_combout  & ((\memoriaInst|rom~3_combout  & (\memoriaInst|rom~16_combout )) # (!\memoriaInst|rom~3_combout  & ((\regs|saidaB[3]~3_combout ))))) # (!\memoriaInst|rom~0_combout  & (((\regs|saidaB[3]~3_combout 
// ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~3_combout ),
	.datac(\memoriaInst|rom~16_combout ),
	.datad(\regs|saidaB[3]~3_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[3]~79 .lut_mask = 16'hF780;
defparam \mux_Rt_im|Y[3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[3]~3 (
// Equation(s):
// \ula|full_adder|c_out[3]~3_combout  = (\regs|saidaA[3]~3_combout  & ((\ula|full_adder|c_out[2]~2_combout ) # (\mux_Rt_im|Y[3]~79_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[3]~3_combout  & (\ula|full_adder|c_out[2]~2_combout  & 
// (\mux_Rt_im|Y[3]~79_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[3]~79_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[3]~3_combout ),
	.datad(\ula|full_adder|c_out[2]~2_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[3]~3 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux27~0 (
// Equation(s):
// \ula|mux4|Mux27~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[4]~49_combout  $ (((\ula|full_adder|c_out[3]~3_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[4]~49_combout ),
	.datac(\ula|full_adder|c_out[3]~3_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux27~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux27~1 (
// Equation(s):
// \ula|mux4|Mux27~1_combout  = (\regs|saidaA[4]~4_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux27~0_combout ))))) # (!\regs|saidaA[4]~4_combout  & (\ula|mux4|Mux27~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[4]~4_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux27~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux27~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[4]~4 (
// Equation(s):
// \mux_ULA|Y[4]~4_combout  = (\ula|mux4|Mux27~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux27~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[4]~4 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~202 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~202 .is_wysiwyg = "true";
defparam \regs|registrador~202 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~234 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~234 .is_wysiwyg = "true";
defparam \regs|registrador~234 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~170 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~170 .is_wysiwyg = "true";
defparam \regs|registrador~170 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1104 (
// Equation(s):
// \regs|registrador~1104_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~234_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~170_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~234_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~170_q ),
	.cin(gnd),
	.combout(\regs|registrador~1104_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1104 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1104 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~266 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~266 .is_wysiwyg = "true";
defparam \regs|registrador~266 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1105 (
// Equation(s):
// \regs|registrador~1105_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1104_combout  & ((\regs|registrador~266_q ))) # (!\regs|registrador~1104_combout  & (\regs|registrador~202_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1104_combout ))))

	.dataa(\regs|registrador~202_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1104_combout ),
	.datad(\regs|registrador~266_q ),
	.cin(gnd),
	.combout(\regs|registrador~1105_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1105 .lut_mask = 16'hF838;
defparam \regs|registrador~1105 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1106 (
// Equation(s):
// \regs|registrador~1106_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~74_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~42_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~74_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~42_q ),
	.cin(gnd),
	.combout(\regs|registrador~1106_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1106 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1106 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1107 (
// Equation(s):
// \regs|registrador~1107_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1106_combout  & ((\regs|registrador~138_q ))) # (!\regs|registrador~1106_combout  & (\regs|registrador~106_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1106_combout ))))

	.dataa(\regs|registrador~106_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1106_combout ),
	.datad(\regs|registrador~138_q ),
	.cin(gnd),
	.combout(\regs|registrador~1107_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1107 .lut_mask = 16'hF838;
defparam \regs|registrador~1107 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[4]~49 (
// Equation(s):
// \mux_Rt_im|Y[4]~49_combout  = (!\mux_Rt_im|Y[31]~48_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1105_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1107_combout )))))

	.dataa(\regs|registrador~1105_combout ),
	.datab(\regs|registrador~1107_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\mux_Rt_im|Y[31]~48_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[4]~49 .lut_mask = 16'h00AC;
defparam \mux_Rt_im|Y[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[4]~4 (
// Equation(s):
// \ula|full_adder|c_out[4]~4_combout  = (\regs|saidaA[4]~4_combout  & ((\ula|full_adder|c_out[3]~3_combout ) # (\mux_Rt_im|Y[4]~49_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[4]~4_combout  & (\ula|full_adder|c_out[3]~3_combout  & 
// (\mux_Rt_im|Y[4]~49_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[4]~49_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[4]~4_combout ),
	.datad(\ula|full_adder|c_out[3]~3_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[4]~4 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux26~0 (
// Equation(s):
// \ula|mux4|Mux26~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[5]~80_combout  $ (((\ula|full_adder|c_out[4]~4_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[5]~80_combout ),
	.datac(\ula|full_adder|c_out[4]~4_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux26~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux26~1 (
// Equation(s):
// \ula|mux4|Mux26~1_combout  = (\regs|saidaA[5]~5_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux26~0_combout ))))) # (!\regs|saidaA[5]~5_combout  & (\ula|mux4|Mux26~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[5]~5_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux26~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux26~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[5]~5 (
// Equation(s):
// \mux_ULA|Y[5]~5_combout  = (\ula|mux4|Mux26~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux26~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[5]~5 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~203 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~203 .is_wysiwyg = "true";
defparam \regs|registrador~203 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~235 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~235 .is_wysiwyg = "true";
defparam \regs|registrador~235 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~171 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~171 .is_wysiwyg = "true";
defparam \regs|registrador~171 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1110 (
// Equation(s):
// \regs|registrador~1110_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~235_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~171_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~235_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~171_q ),
	.cin(gnd),
	.combout(\regs|registrador~1110_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1110 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1110 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~267 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~267 .is_wysiwyg = "true";
defparam \regs|registrador~267 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1111 (
// Equation(s):
// \regs|registrador~1111_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1110_combout  & ((\regs|registrador~267_q ))) # (!\regs|registrador~1110_combout  & (\regs|registrador~203_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1110_combout ))))

	.dataa(\regs|registrador~203_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1110_combout ),
	.datad(\regs|registrador~267_q ),
	.cin(gnd),
	.combout(\regs|registrador~1111_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1111 .lut_mask = 16'hF838;
defparam \regs|registrador~1111 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1112 (
// Equation(s):
// \regs|registrador~1112_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~75_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~43_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~75_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~43_q ),
	.cin(gnd),
	.combout(\regs|registrador~1112_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1112 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1112 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1113 (
// Equation(s):
// \regs|registrador~1113_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1112_combout  & ((\regs|registrador~139_q ))) # (!\regs|registrador~1112_combout  & (\regs|registrador~107_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1112_combout ))))

	.dataa(\regs|registrador~107_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1112_combout ),
	.datad(\regs|registrador~139_q ),
	.cin(gnd),
	.combout(\regs|registrador~1113_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1113 .lut_mask = 16'hF838;
defparam \regs|registrador~1113 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[5]~4 (
// Equation(s):
// \regs|saidaB[5]~4_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1111_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1113_combout )))))

	.dataa(\regs|registrador~1111_combout ),
	.datab(\regs|registrador~1113_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[5]~4 .lut_mask = 16'h00AC;
defparam \regs|saidaB[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[5]~80 (
// Equation(s):
// \mux_Rt_im|Y[5]~80_combout  = (\memoriaInst|rom~0_combout  & ((\memoriaInst|rom~3_combout  & (\memoriaInst|rom~1_combout )) # (!\memoriaInst|rom~3_combout  & ((\regs|saidaB[5]~4_combout ))))) # (!\memoriaInst|rom~0_combout  & (((\regs|saidaB[5]~4_combout 
// ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~3_combout ),
	.datac(\memoriaInst|rom~1_combout ),
	.datad(\regs|saidaB[5]~4_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[5]~80_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[5]~80 .lut_mask = 16'hF780;
defparam \mux_Rt_im|Y[5]~80 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[5]~5 (
// Equation(s):
// \ula|full_adder|c_out[5]~5_combout  = (\regs|saidaA[5]~5_combout  & ((\ula|full_adder|c_out[4]~4_combout ) # (\mux_Rt_im|Y[5]~80_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[5]~5_combout  & (\ula|full_adder|c_out[4]~4_combout  & 
// (\mux_Rt_im|Y[5]~80_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[5]~80_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[5]~5_combout ),
	.datad(\ula|full_adder|c_out[4]~4_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[5]~5 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux25~0 (
// Equation(s):
// \ula|mux4|Mux25~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[6]~50_combout  $ (((\ula|full_adder|c_out[5]~5_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[6]~50_combout ),
	.datac(\ula|full_adder|c_out[5]~5_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux25~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux25~1 (
// Equation(s):
// \ula|mux4|Mux25~1_combout  = (\regs|saidaA[6]~6_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux25~0_combout ))))) # (!\regs|saidaA[6]~6_combout  & (\ula|mux4|Mux25~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[6]~6_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux25~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux25~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[7]~7 (
// Equation(s):
// \mux_ULA|Y[7]~7_combout  = (\ula|mux4|Mux24~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux24~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[7]~7 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~77 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~77 .is_wysiwyg = "true";
defparam \regs|registrador~77 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~109 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~109 .is_wysiwyg = "true";
defparam \regs|registrador~109 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~45 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~45 .is_wysiwyg = "true";
defparam \regs|registrador~45 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1120 (
// Equation(s):
// \regs|registrador~1120_combout  = (\memoriaInst|rom~21_combout  & (((\memoriaInst|rom~19_combout )))) # (!\memoriaInst|rom~21_combout  & ((\memoriaInst|rom~19_combout  & (\regs|registrador~109_q )) # (!\memoriaInst|rom~19_combout  & 
// ((\regs|registrador~45_q )))))

	.dataa(\memoriaInst|rom~21_combout ),
	.datab(\regs|registrador~109_q ),
	.datac(\memoriaInst|rom~19_combout ),
	.datad(\regs|registrador~45_q ),
	.cin(gnd),
	.combout(\regs|registrador~1120_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1120 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1120 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~141 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~141 .is_wysiwyg = "true";
defparam \regs|registrador~141 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1121 (
// Equation(s):
// \regs|registrador~1121_combout  = (\memoriaInst|rom~21_combout  & ((\regs|registrador~1120_combout  & ((\regs|registrador~141_q ))) # (!\regs|registrador~1120_combout  & (\regs|registrador~77_q )))) # (!\memoriaInst|rom~21_combout  & 
// (((\regs|registrador~1120_combout ))))

	.dataa(\regs|registrador~77_q ),
	.datab(\memoriaInst|rom~21_combout ),
	.datac(\regs|registrador~1120_combout ),
	.datad(\regs|registrador~141_q ),
	.cin(gnd),
	.combout(\regs|registrador~1121_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1121 .lut_mask = 16'hF838;
defparam \regs|registrador~1121 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[7]~7 (
// Equation(s):
// \regs|saidaA[7]~7_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1121_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1121_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[7]~7 .lut_mask = 16'h8880;
defparam \regs|saidaA[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~205 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~205 .is_wysiwyg = "true";
defparam \regs|registrador~205 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~237 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~237 .is_wysiwyg = "true";
defparam \regs|registrador~237 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~173 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~173 .is_wysiwyg = "true";
defparam \regs|registrador~173 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1122 (
// Equation(s):
// \regs|registrador~1122_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~237_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~173_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~237_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~173_q ),
	.cin(gnd),
	.combout(\regs|registrador~1122_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1122 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1122 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~269 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~269 .is_wysiwyg = "true";
defparam \regs|registrador~269 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1123 (
// Equation(s):
// \regs|registrador~1123_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1122_combout  & ((\regs|registrador~269_q ))) # (!\regs|registrador~1122_combout  & (\regs|registrador~205_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1122_combout ))))

	.dataa(\regs|registrador~205_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1122_combout ),
	.datad(\regs|registrador~269_q ),
	.cin(gnd),
	.combout(\regs|registrador~1123_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1123 .lut_mask = 16'hF838;
defparam \regs|registrador~1123 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1124 (
// Equation(s):
// \regs|registrador~1124_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~77_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~45_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~77_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~45_q ),
	.cin(gnd),
	.combout(\regs|registrador~1124_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1124 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1124 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1125 (
// Equation(s):
// \regs|registrador~1125_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1124_combout  & ((\regs|registrador~141_q ))) # (!\regs|registrador~1124_combout  & (\regs|registrador~109_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1124_combout ))))

	.dataa(\regs|registrador~109_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1124_combout ),
	.datad(\regs|registrador~141_q ),
	.cin(gnd),
	.combout(\regs|registrador~1125_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1125 .lut_mask = 16'hF838;
defparam \regs|registrador~1125 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[7]~51 (
// Equation(s):
// \mux_Rt_im|Y[7]~51_combout  = (!\mux_Rt_im|Y[31]~48_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1123_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1125_combout )))))

	.dataa(\regs|registrador~1123_combout ),
	.datab(\regs|registrador~1125_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\mux_Rt_im|Y[31]~48_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[7]~51 .lut_mask = 16'h00AC;
defparam \mux_Rt_im|Y[7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[6]~6 (
// Equation(s):
// \ula|full_adder|c_out[6]~6_combout  = (\regs|saidaA[6]~6_combout  & ((\ula|full_adder|c_out[5]~5_combout ) # (\mux_Rt_im|Y[6]~50_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[6]~6_combout  & (\ula|full_adder|c_out[5]~5_combout  & 
// (\mux_Rt_im|Y[6]~50_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[6]~50_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[6]~6_combout ),
	.datad(\ula|full_adder|c_out[5]~5_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[6]~6 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux24~0 (
// Equation(s):
// \ula|mux4|Mux24~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[7]~51_combout  $ (((\ula|full_adder|c_out[6]~6_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[7]~51_combout ),
	.datac(\ula|full_adder|c_out[6]~6_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux24~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux24~1 (
// Equation(s):
// \ula|mux4|Mux24~1_combout  = (\regs|saidaA[7]~7_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux24~0_combout ))))) # (!\regs|saidaA[7]~7_combout  & (\ula|mux4|Mux24~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[7]~7_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux24~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux24~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \and_beq~0 (
// Equation(s):
// \and_beq~0_combout  = (!\ula|mux4|Mux25~1_combout  & !\ula|mux4|Mux24~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ula|mux4|Mux25~1_combout ),
	.datad(\ula|mux4|Mux24~1_combout ),
	.cin(gnd),
	.combout(\and_beq~0_combout ),
	.cout());
// synopsys translate_off
defparam \and_beq~0 .lut_mask = 16'h000F;
defparam \and_beq~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[10]~10 (
// Equation(s):
// \mux_ULA|Y[10]~10_combout  = (\ula|mux4|Mux21~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux21~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[10]~10 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~112 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~112 .is_wysiwyg = "true";
defparam \regs|registrador~112 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~80 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~80 .is_wysiwyg = "true";
defparam \regs|registrador~80 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~48 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~48 .is_wysiwyg = "true";
defparam \regs|registrador~48 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1126 (
// Equation(s):
// \regs|registrador~1126_combout  = (\memoriaInst|rom~19_combout  & (((\memoriaInst|rom~21_combout )))) # (!\memoriaInst|rom~19_combout  & ((\memoriaInst|rom~21_combout  & (\regs|registrador~80_q )) # (!\memoriaInst|rom~21_combout  & 
// ((\regs|registrador~48_q )))))

	.dataa(\memoriaInst|rom~19_combout ),
	.datab(\regs|registrador~80_q ),
	.datac(\memoriaInst|rom~21_combout ),
	.datad(\regs|registrador~48_q ),
	.cin(gnd),
	.combout(\regs|registrador~1126_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1126 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1126 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~144 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~144 .is_wysiwyg = "true";
defparam \regs|registrador~144 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1127 (
// Equation(s):
// \regs|registrador~1127_combout  = (\memoriaInst|rom~19_combout  & ((\regs|registrador~1126_combout  & ((\regs|registrador~144_q ))) # (!\regs|registrador~1126_combout  & (\regs|registrador~112_q )))) # (!\memoriaInst|rom~19_combout  & 
// (((\regs|registrador~1126_combout ))))

	.dataa(\regs|registrador~112_q ),
	.datab(\memoriaInst|rom~19_combout ),
	.datac(\regs|registrador~1126_combout ),
	.datad(\regs|registrador~144_q ),
	.cin(gnd),
	.combout(\regs|registrador~1127_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1127 .lut_mask = 16'hF838;
defparam \regs|registrador~1127 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[10]~8 (
// Equation(s):
// \regs|saidaA[10]~8_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1127_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1127_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[10]~8 .lut_mask = 16'h8880;
defparam \regs|saidaA[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~208 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~208 .is_wysiwyg = "true";
defparam \regs|registrador~208 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~240 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~240 .is_wysiwyg = "true";
defparam \regs|registrador~240 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~176 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~176 .is_wysiwyg = "true";
defparam \regs|registrador~176 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1128 (
// Equation(s):
// \regs|registrador~1128_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~240_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~176_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~240_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~176_q ),
	.cin(gnd),
	.combout(\regs|registrador~1128_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1128 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1128 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~272 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~272 .is_wysiwyg = "true";
defparam \regs|registrador~272 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1129 (
// Equation(s):
// \regs|registrador~1129_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1128_combout  & ((\regs|registrador~272_q ))) # (!\regs|registrador~1128_combout  & (\regs|registrador~208_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1128_combout ))))

	.dataa(\regs|registrador~208_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1128_combout ),
	.datad(\regs|registrador~272_q ),
	.cin(gnd),
	.combout(\regs|registrador~1129_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1129 .lut_mask = 16'hF838;
defparam \regs|registrador~1129 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1130 (
// Equation(s):
// \regs|registrador~1130_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~80_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~48_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~80_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~48_q ),
	.cin(gnd),
	.combout(\regs|registrador~1130_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1130 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1130 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1131 (
// Equation(s):
// \regs|registrador~1131_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1130_combout  & ((\regs|registrador~144_q ))) # (!\regs|registrador~1130_combout  & (\regs|registrador~112_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1130_combout ))))

	.dataa(\regs|registrador~112_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1130_combout ),
	.datad(\regs|registrador~144_q ),
	.cin(gnd),
	.combout(\regs|registrador~1131_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1131 .lut_mask = 16'hF838;
defparam \regs|registrador~1131 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[10]~52 (
// Equation(s):
// \mux_Rt_im|Y[10]~52_combout  = (!\mux_Rt_im|Y[31]~48_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1129_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1131_combout )))))

	.dataa(\regs|registrador~1129_combout ),
	.datab(\regs|registrador~1131_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\mux_Rt_im|Y[31]~48_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[10]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[10]~52 .lut_mask = 16'h00AC;
defparam \mux_Rt_im|Y[10]~52 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~79 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~79 .is_wysiwyg = "true";
defparam \regs|registrador~79 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~111 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~111 .is_wysiwyg = "true";
defparam \regs|registrador~111 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~47 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~47 .is_wysiwyg = "true";
defparam \regs|registrador~47 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1136 (
// Equation(s):
// \regs|registrador~1136_combout  = (\memoriaInst|rom~21_combout  & (((\memoriaInst|rom~19_combout )))) # (!\memoriaInst|rom~21_combout  & ((\memoriaInst|rom~19_combout  & (\regs|registrador~111_q )) # (!\memoriaInst|rom~19_combout  & 
// ((\regs|registrador~47_q )))))

	.dataa(\memoriaInst|rom~21_combout ),
	.datab(\regs|registrador~111_q ),
	.datac(\memoriaInst|rom~19_combout ),
	.datad(\regs|registrador~47_q ),
	.cin(gnd),
	.combout(\regs|registrador~1136_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1136 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1136 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~143 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~143 .is_wysiwyg = "true";
defparam \regs|registrador~143 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1137 (
// Equation(s):
// \regs|registrador~1137_combout  = (\memoriaInst|rom~21_combout  & ((\regs|registrador~1136_combout  & ((\regs|registrador~143_q ))) # (!\regs|registrador~1136_combout  & (\regs|registrador~79_q )))) # (!\memoriaInst|rom~21_combout  & 
// (((\regs|registrador~1136_combout ))))

	.dataa(\regs|registrador~79_q ),
	.datab(\memoriaInst|rom~21_combout ),
	.datac(\regs|registrador~1136_combout ),
	.datad(\regs|registrador~143_q ),
	.cin(gnd),
	.combout(\regs|registrador~1137_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1137 .lut_mask = 16'hF838;
defparam \regs|registrador~1137 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[9]~9 (
// Equation(s):
// \regs|saidaA[9]~9_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1137_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1137_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[9]~9 .lut_mask = 16'h8880;
defparam \regs|saidaA[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~110 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~110 .is_wysiwyg = "true";
defparam \regs|registrador~110 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~78 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~78 .is_wysiwyg = "true";
defparam \regs|registrador~78 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~46 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~46 .is_wysiwyg = "true";
defparam \regs|registrador~46 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1142 (
// Equation(s):
// \regs|registrador~1142_combout  = (\memoriaInst|rom~19_combout  & (((\memoriaInst|rom~21_combout )))) # (!\memoriaInst|rom~19_combout  & ((\memoriaInst|rom~21_combout  & (\regs|registrador~78_q )) # (!\memoriaInst|rom~21_combout  & 
// ((\regs|registrador~46_q )))))

	.dataa(\memoriaInst|rom~19_combout ),
	.datab(\regs|registrador~78_q ),
	.datac(\memoriaInst|rom~21_combout ),
	.datad(\regs|registrador~46_q ),
	.cin(gnd),
	.combout(\regs|registrador~1142_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1142 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1142 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~142 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~142 .is_wysiwyg = "true";
defparam \regs|registrador~142 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1143 (
// Equation(s):
// \regs|registrador~1143_combout  = (\memoriaInst|rom~19_combout  & ((\regs|registrador~1142_combout  & ((\regs|registrador~142_q ))) # (!\regs|registrador~1142_combout  & (\regs|registrador~110_q )))) # (!\memoriaInst|rom~19_combout  & 
// (((\regs|registrador~1142_combout ))))

	.dataa(\regs|registrador~110_q ),
	.datab(\memoriaInst|rom~19_combout ),
	.datac(\regs|registrador~1142_combout ),
	.datad(\regs|registrador~142_q ),
	.cin(gnd),
	.combout(\regs|registrador~1143_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1143 .lut_mask = 16'hF838;
defparam \regs|registrador~1143 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[8]~10 (
// Equation(s):
// \regs|saidaA[8]~10_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1143_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1143_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[8]~10 .lut_mask = 16'h8880;
defparam \regs|saidaA[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[7]~7 (
// Equation(s):
// \ula|full_adder|c_out[7]~7_combout  = (\regs|saidaA[7]~7_combout  & ((\ula|full_adder|c_out[6]~6_combout ) # (\mux_Rt_im|Y[7]~51_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[7]~7_combout  & (\ula|full_adder|c_out[6]~6_combout  & 
// (\mux_Rt_im|Y[7]~51_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[7]~51_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[7]~7_combout ),
	.datad(\ula|full_adder|c_out[6]~6_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[7]~7 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux23~0 (
// Equation(s):
// \ula|mux4|Mux23~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[8]~54_combout  $ (((\ula|full_adder|c_out[7]~7_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[8]~54_combout ),
	.datac(\ula|full_adder|c_out[7]~7_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux23~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux23~1 (
// Equation(s):
// \ula|mux4|Mux23~1_combout  = (\regs|saidaA[8]~10_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux23~0_combout ))))) # (!\regs|saidaA[8]~10_combout  & (\ula|mux4|Mux23~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[8]~10_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux23~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux23~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[8]~8 (
// Equation(s):
// \mux_ULA|Y[8]~8_combout  = (\ula|mux4|Mux23~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux23~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[8]~8 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~206 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~206 .is_wysiwyg = "true";
defparam \regs|registrador~206 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~238 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~238 .is_wysiwyg = "true";
defparam \regs|registrador~238 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~174 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~174 .is_wysiwyg = "true";
defparam \regs|registrador~174 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1138 (
// Equation(s):
// \regs|registrador~1138_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~238_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~174_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~238_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~174_q ),
	.cin(gnd),
	.combout(\regs|registrador~1138_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1138 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1138 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~270 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~270 .is_wysiwyg = "true";
defparam \regs|registrador~270 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1139 (
// Equation(s):
// \regs|registrador~1139_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1138_combout  & ((\regs|registrador~270_q ))) # (!\regs|registrador~1138_combout  & (\regs|registrador~206_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1138_combout ))))

	.dataa(\regs|registrador~206_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1138_combout ),
	.datad(\regs|registrador~270_q ),
	.cin(gnd),
	.combout(\regs|registrador~1139_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1139 .lut_mask = 16'hF838;
defparam \regs|registrador~1139 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1140 (
// Equation(s):
// \regs|registrador~1140_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~78_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~46_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~78_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~46_q ),
	.cin(gnd),
	.combout(\regs|registrador~1140_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1140 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1140 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1141 (
// Equation(s):
// \regs|registrador~1141_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1140_combout  & ((\regs|registrador~142_q ))) # (!\regs|registrador~1140_combout  & (\regs|registrador~110_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1140_combout ))))

	.dataa(\regs|registrador~110_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1140_combout ),
	.datad(\regs|registrador~142_q ),
	.cin(gnd),
	.combout(\regs|registrador~1141_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1141 .lut_mask = 16'hF838;
defparam \regs|registrador~1141 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[8]~54 (
// Equation(s):
// \mux_Rt_im|Y[8]~54_combout  = (!\mux_Rt_im|Y[31]~48_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1139_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1141_combout )))))

	.dataa(\regs|registrador~1139_combout ),
	.datab(\regs|registrador~1141_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\mux_Rt_im|Y[31]~48_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[8]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[8]~54 .lut_mask = 16'h00AC;
defparam \mux_Rt_im|Y[8]~54 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[8]~8 (
// Equation(s):
// \ula|full_adder|c_out[8]~8_combout  = (\regs|saidaA[8]~10_combout  & ((\ula|full_adder|c_out[7]~7_combout ) # (\mux_Rt_im|Y[8]~54_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[8]~10_combout  & (\ula|full_adder|c_out[7]~7_combout  & 
// (\mux_Rt_im|Y[8]~54_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[8]~54_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[8]~10_combout ),
	.datad(\ula|full_adder|c_out[7]~7_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[8]~8 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux22~0 (
// Equation(s):
// \ula|mux4|Mux22~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[9]~53_combout  $ (((\ula|full_adder|c_out[8]~8_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[9]~53_combout ),
	.datac(\ula|full_adder|c_out[8]~8_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux22~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux22~1 (
// Equation(s):
// \ula|mux4|Mux22~1_combout  = (\regs|saidaA[9]~9_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux22~0_combout ))))) # (!\regs|saidaA[9]~9_combout  & (\ula|mux4|Mux22~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[9]~9_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux22~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux22~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[9]~9 (
// Equation(s):
// \mux_ULA|Y[9]~9_combout  = (\ula|mux4|Mux22~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux22~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[9]~9 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~207 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~207 .is_wysiwyg = "true";
defparam \regs|registrador~207 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~239 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~239 .is_wysiwyg = "true";
defparam \regs|registrador~239 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~175 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~175 .is_wysiwyg = "true";
defparam \regs|registrador~175 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1132 (
// Equation(s):
// \regs|registrador~1132_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~239_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~175_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~239_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~175_q ),
	.cin(gnd),
	.combout(\regs|registrador~1132_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1132 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1132 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~271 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~271 .is_wysiwyg = "true";
defparam \regs|registrador~271 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1133 (
// Equation(s):
// \regs|registrador~1133_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1132_combout  & ((\regs|registrador~271_q ))) # (!\regs|registrador~1132_combout  & (\regs|registrador~207_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1132_combout ))))

	.dataa(\regs|registrador~207_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1132_combout ),
	.datad(\regs|registrador~271_q ),
	.cin(gnd),
	.combout(\regs|registrador~1133_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1133 .lut_mask = 16'hF838;
defparam \regs|registrador~1133 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1134 (
// Equation(s):
// \regs|registrador~1134_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~79_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~47_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~79_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~47_q ),
	.cin(gnd),
	.combout(\regs|registrador~1134_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1134 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1134 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1135 (
// Equation(s):
// \regs|registrador~1135_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1134_combout  & ((\regs|registrador~143_q ))) # (!\regs|registrador~1134_combout  & (\regs|registrador~111_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1134_combout ))))

	.dataa(\regs|registrador~111_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1134_combout ),
	.datad(\regs|registrador~143_q ),
	.cin(gnd),
	.combout(\regs|registrador~1135_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1135 .lut_mask = 16'hF838;
defparam \regs|registrador~1135 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[9]~53 (
// Equation(s):
// \mux_Rt_im|Y[9]~53_combout  = (!\mux_Rt_im|Y[31]~48_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1133_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1135_combout )))))

	.dataa(\regs|registrador~1133_combout ),
	.datab(\regs|registrador~1135_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\mux_Rt_im|Y[31]~48_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[9]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[9]~53 .lut_mask = 16'h00AC;
defparam \mux_Rt_im|Y[9]~53 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[9]~9 (
// Equation(s):
// \ula|full_adder|c_out[9]~9_combout  = (\regs|saidaA[9]~9_combout  & ((\ula|full_adder|c_out[8]~8_combout ) # (\mux_Rt_im|Y[9]~53_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[9]~9_combout  & (\ula|full_adder|c_out[8]~8_combout  & 
// (\mux_Rt_im|Y[9]~53_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[9]~53_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[9]~9_combout ),
	.datad(\ula|full_adder|c_out[8]~8_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[9]~9 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux21~0 (
// Equation(s):
// \ula|mux4|Mux21~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[10]~52_combout  $ (((\ula|full_adder|c_out[9]~9_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[10]~52_combout ),
	.datac(\ula|full_adder|c_out[9]~9_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux21~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux21~1 (
// Equation(s):
// \ula|mux4|Mux21~1_combout  = (\regs|saidaA[10]~8_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux21~0_combout ))))) # (!\regs|saidaA[10]~8_combout  & (\ula|mux4|Mux21~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[10]~8_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux21~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux21~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \and_beq~1 (
// Equation(s):
// \and_beq~1_combout  = (\and_beq~0_combout  & (!\ula|mux4|Mux21~1_combout  & (!\ula|mux4|Mux23~1_combout  & !\ula|mux4|Mux22~1_combout )))

	.dataa(\and_beq~0_combout ),
	.datab(\ula|mux4|Mux21~1_combout ),
	.datac(\ula|mux4|Mux23~1_combout ),
	.datad(\ula|mux4|Mux22~1_combout ),
	.cin(gnd),
	.combout(\and_beq~1_combout ),
	.cout());
// synopsys translate_off
defparam \and_beq~1 .lut_mask = 16'h0002;
defparam \and_beq~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \and_beq~2 (
// Equation(s):
// \and_beq~2_combout  = (\and_beq~1_combout  & (!\ula|mux4|Mux28~1_combout  & !\ula|mux4|Mux27~1_combout ))

	.dataa(\and_beq~1_combout ),
	.datab(gnd),
	.datac(\ula|mux4|Mux28~1_combout ),
	.datad(\ula|mux4|Mux27~1_combout ),
	.cin(gnd),
	.combout(\and_beq~2_combout ),
	.cout());
// synopsys translate_off
defparam \and_beq~2 .lut_mask = 16'h000A;
defparam \and_beq~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[11]~11 (
// Equation(s):
// \mux_ULA|Y[11]~11_combout  = (\ula|mux4|Mux20~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux20~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[11]~11 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~81 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~81 .is_wysiwyg = "true";
defparam \regs|registrador~81 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~113 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~113 .is_wysiwyg = "true";
defparam \regs|registrador~113 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~49 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~49 .is_wysiwyg = "true";
defparam \regs|registrador~49 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1268 (
// Equation(s):
// \regs|registrador~1268_combout  = (\memoriaInst|rom~21_combout  & (((\memoriaInst|rom~19_combout )))) # (!\memoriaInst|rom~21_combout  & ((\memoriaInst|rom~19_combout  & (\regs|registrador~113_q )) # (!\memoriaInst|rom~19_combout  & 
// ((\regs|registrador~49_q )))))

	.dataa(\memoriaInst|rom~21_combout ),
	.datab(\regs|registrador~113_q ),
	.datac(\memoriaInst|rom~19_combout ),
	.datad(\regs|registrador~49_q ),
	.cin(gnd),
	.combout(\regs|registrador~1268_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1268 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1268 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~145 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~145 .is_wysiwyg = "true";
defparam \regs|registrador~145 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1269 (
// Equation(s):
// \regs|registrador~1269_combout  = (\memoriaInst|rom~21_combout  & ((\regs|registrador~1268_combout  & ((\regs|registrador~145_q ))) # (!\regs|registrador~1268_combout  & (\regs|registrador~81_q )))) # (!\memoriaInst|rom~21_combout  & 
// (((\regs|registrador~1268_combout ))))

	.dataa(\regs|registrador~81_q ),
	.datab(\memoriaInst|rom~21_combout ),
	.datac(\regs|registrador~1268_combout ),
	.datad(\regs|registrador~145_q ),
	.cin(gnd),
	.combout(\regs|registrador~1269_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1269 .lut_mask = 16'hF838;
defparam \regs|registrador~1269 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[11]~31 (
// Equation(s):
// \regs|saidaA[11]~31_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1269_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1269_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[11]~31 .lut_mask = 16'h8880;
defparam \regs|saidaA[11]~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~209 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~209 .is_wysiwyg = "true";
defparam \regs|registrador~209 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~241 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~241 .is_wysiwyg = "true";
defparam \regs|registrador~241 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~177 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~177 .is_wysiwyg = "true";
defparam \regs|registrador~177 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1264 (
// Equation(s):
// \regs|registrador~1264_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~241_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~177_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~241_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~177_q ),
	.cin(gnd),
	.combout(\regs|registrador~1264_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1264 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1264 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~273 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~273 .is_wysiwyg = "true";
defparam \regs|registrador~273 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1265 (
// Equation(s):
// \regs|registrador~1265_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1264_combout  & ((\regs|registrador~273_q ))) # (!\regs|registrador~1264_combout  & (\regs|registrador~209_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1264_combout ))))

	.dataa(\regs|registrador~209_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1264_combout ),
	.datad(\regs|registrador~273_q ),
	.cin(gnd),
	.combout(\regs|registrador~1265_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1265 .lut_mask = 16'hF838;
defparam \regs|registrador~1265 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1266 (
// Equation(s):
// \regs|registrador~1266_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~81_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~49_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~81_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~49_q ),
	.cin(gnd),
	.combout(\regs|registrador~1266_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1266 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1266 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1267 (
// Equation(s):
// \regs|registrador~1267_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1266_combout  & ((\regs|registrador~145_q ))) # (!\regs|registrador~1266_combout  & (\regs|registrador~113_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1266_combout ))))

	.dataa(\regs|registrador~113_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1266_combout ),
	.datad(\regs|registrador~145_q ),
	.cin(gnd),
	.combout(\regs|registrador~1267_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1267 .lut_mask = 16'hF838;
defparam \regs|registrador~1267 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[11]~8 (
// Equation(s):
// \regs|saidaB[11]~8_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1265_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1267_combout )))))

	.dataa(\regs|registrador~1265_combout ),
	.datab(\regs|registrador~1267_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[11]~8 .lut_mask = 16'h00AC;
defparam \regs|saidaB[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[11]~75 (
// Equation(s):
// \mux_Rt_im|Y[11]~75_combout  = (\memoriaInst|rom~0_combout  & ((\memoriaInst|rom~3_combout  & (\memoriaInst|rom~29_combout )) # (!\memoriaInst|rom~3_combout  & ((\regs|saidaB[11]~8_combout ))))) # (!\memoriaInst|rom~0_combout  & 
// (((\regs|saidaB[11]~8_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~3_combout ),
	.datac(\memoriaInst|rom~29_combout ),
	.datad(\regs|saidaB[11]~8_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[11]~75_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[11]~75 .lut_mask = 16'hF780;
defparam \mux_Rt_im|Y[11]~75 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[10]~10 (
// Equation(s):
// \ula|full_adder|c_out[10]~10_combout  = (\regs|saidaA[10]~8_combout  & ((\ula|full_adder|c_out[9]~9_combout ) # (\mux_Rt_im|Y[10]~52_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[10]~8_combout  & (\ula|full_adder|c_out[9]~9_combout  & 
// (\mux_Rt_im|Y[10]~52_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[10]~52_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[10]~8_combout ),
	.datad(\ula|full_adder|c_out[9]~9_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[10]~10 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux20~0 (
// Equation(s):
// \ula|mux4|Mux20~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[11]~75_combout  $ (((\ula|full_adder|c_out[10]~10_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[11]~75_combout ),
	.datac(\ula|full_adder|c_out[10]~10_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux20~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux20~1 (
// Equation(s):
// \ula|mux4|Mux20~1_combout  = (\regs|saidaA[11]~31_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux20~0_combout ))))) # (!\regs|saidaA[11]~31_combout  & (\ula|mux4|Mux20~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[11]~31_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux20~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux20~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[12]~12 (
// Equation(s):
// \mux_ULA|Y[12]~12_combout  = (\ula|mux4|Mux19~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux19~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[12]~12 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~114 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~114 .is_wysiwyg = "true";
defparam \regs|registrador~114 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~82 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~82 .is_wysiwyg = "true";
defparam \regs|registrador~82 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~50 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~50 .is_wysiwyg = "true";
defparam \regs|registrador~50 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1262 (
// Equation(s):
// \regs|registrador~1262_combout  = (\memoriaInst|rom~19_combout  & (((\memoriaInst|rom~21_combout )))) # (!\memoriaInst|rom~19_combout  & ((\memoriaInst|rom~21_combout  & (\regs|registrador~82_q )) # (!\memoriaInst|rom~21_combout  & 
// ((\regs|registrador~50_q )))))

	.dataa(\memoriaInst|rom~19_combout ),
	.datab(\regs|registrador~82_q ),
	.datac(\memoriaInst|rom~21_combout ),
	.datad(\regs|registrador~50_q ),
	.cin(gnd),
	.combout(\regs|registrador~1262_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1262 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1262 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~146 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~146 .is_wysiwyg = "true";
defparam \regs|registrador~146 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1263 (
// Equation(s):
// \regs|registrador~1263_combout  = (\memoriaInst|rom~19_combout  & ((\regs|registrador~1262_combout  & ((\regs|registrador~146_q ))) # (!\regs|registrador~1262_combout  & (\regs|registrador~114_q )))) # (!\memoriaInst|rom~19_combout  & 
// (((\regs|registrador~1262_combout ))))

	.dataa(\regs|registrador~114_q ),
	.datab(\memoriaInst|rom~19_combout ),
	.datac(\regs|registrador~1262_combout ),
	.datad(\regs|registrador~146_q ),
	.cin(gnd),
	.combout(\regs|registrador~1263_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1263 .lut_mask = 16'hF838;
defparam \regs|registrador~1263 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[12]~30 (
// Equation(s):
// \regs|saidaA[12]~30_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1263_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1263_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[12]~30_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[12]~30 .lut_mask = 16'h8880;
defparam \regs|saidaA[12]~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~210 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~210 .is_wysiwyg = "true";
defparam \regs|registrador~210 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~242 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~242 .is_wysiwyg = "true";
defparam \regs|registrador~242 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~178 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~178 .is_wysiwyg = "true";
defparam \regs|registrador~178 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1258 (
// Equation(s):
// \regs|registrador~1258_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~242_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~178_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~242_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~178_q ),
	.cin(gnd),
	.combout(\regs|registrador~1258_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1258 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1258 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~274 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~274 .is_wysiwyg = "true";
defparam \regs|registrador~274 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1259 (
// Equation(s):
// \regs|registrador~1259_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1258_combout  & ((\regs|registrador~274_q ))) # (!\regs|registrador~1258_combout  & (\regs|registrador~210_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1258_combout ))))

	.dataa(\regs|registrador~210_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1258_combout ),
	.datad(\regs|registrador~274_q ),
	.cin(gnd),
	.combout(\regs|registrador~1259_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1259 .lut_mask = 16'hF838;
defparam \regs|registrador~1259 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1260 (
// Equation(s):
// \regs|registrador~1260_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~82_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~50_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~82_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~50_q ),
	.cin(gnd),
	.combout(\regs|registrador~1260_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1260 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1260 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1261 (
// Equation(s):
// \regs|registrador~1261_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1260_combout  & ((\regs|registrador~146_q ))) # (!\regs|registrador~1260_combout  & (\regs|registrador~114_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1260_combout ))))

	.dataa(\regs|registrador~114_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1260_combout ),
	.datad(\regs|registrador~146_q ),
	.cin(gnd),
	.combout(\regs|registrador~1261_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1261 .lut_mask = 16'hF838;
defparam \regs|registrador~1261 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[12]~7 (
// Equation(s):
// \regs|saidaB[12]~7_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1259_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1261_combout )))))

	.dataa(\regs|registrador~1259_combout ),
	.datab(\regs|registrador~1261_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[12]~7 .lut_mask = 16'h00AC;
defparam \regs|saidaB[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[12]~74 (
// Equation(s):
// \mux_Rt_im|Y[12]~74_combout  = (\memoriaInst|rom~0_combout  & ((\memoriaInst|rom~3_combout  & (\memoriaInst|rom~28_combout )) # (!\memoriaInst|rom~3_combout  & ((\regs|saidaB[12]~7_combout ))))) # (!\memoriaInst|rom~0_combout  & 
// (((\regs|saidaB[12]~7_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~3_combout ),
	.datac(\memoriaInst|rom~28_combout ),
	.datad(\regs|saidaB[12]~7_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[12]~74 .lut_mask = 16'hF780;
defparam \mux_Rt_im|Y[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[11]~11 (
// Equation(s):
// \ula|full_adder|c_out[11]~11_combout  = (\regs|saidaA[11]~31_combout  & ((\ula|full_adder|c_out[10]~10_combout ) # (\mux_Rt_im|Y[11]~75_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[11]~31_combout  & 
// (\ula|full_adder|c_out[10]~10_combout  & (\mux_Rt_im|Y[11]~75_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[11]~75_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[11]~31_combout ),
	.datad(\ula|full_adder|c_out[10]~10_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[11]~11 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux19~0 (
// Equation(s):
// \ula|mux4|Mux19~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[12]~74_combout  $ (((\ula|full_adder|c_out[11]~11_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[12]~74_combout ),
	.datac(\ula|full_adder|c_out[11]~11_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux19~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux19~1 (
// Equation(s):
// \ula|mux4|Mux19~1_combout  = (\regs|saidaA[12]~30_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux19~0_combout ))))) # (!\regs|saidaA[12]~30_combout  & (\ula|mux4|Mux19~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[12]~30_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux19~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux19~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \and_beq~3 (
// Equation(s):
// \and_beq~3_combout  = (!\ula|mux4|Mux29~1_combout  & (!\ula|mux4|Mux26~1_combout  & (!\ula|mux4|Mux20~1_combout  & !\ula|mux4|Mux19~1_combout )))

	.dataa(\ula|mux4|Mux29~1_combout ),
	.datab(\ula|mux4|Mux26~1_combout ),
	.datac(\ula|mux4|Mux20~1_combout ),
	.datad(\ula|mux4|Mux19~1_combout ),
	.cin(gnd),
	.combout(\and_beq~3_combout ),
	.cout());
// synopsys translate_off
defparam \and_beq~3 .lut_mask = 16'h0001;
defparam \and_beq~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[13]~13 (
// Equation(s):
// \mux_ULA|Y[13]~13_combout  = (\ula|mux4|Mux18~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux18~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[13]~13 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~83 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~83 .is_wysiwyg = "true";
defparam \regs|registrador~83 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~115 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~115 .is_wysiwyg = "true";
defparam \regs|registrador~115 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~51 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~51 .is_wysiwyg = "true";
defparam \regs|registrador~51 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1256 (
// Equation(s):
// \regs|registrador~1256_combout  = (\memoriaInst|rom~21_combout  & (((\memoriaInst|rom~19_combout )))) # (!\memoriaInst|rom~21_combout  & ((\memoriaInst|rom~19_combout  & (\regs|registrador~115_q )) # (!\memoriaInst|rom~19_combout  & 
// ((\regs|registrador~51_q )))))

	.dataa(\memoriaInst|rom~21_combout ),
	.datab(\regs|registrador~115_q ),
	.datac(\memoriaInst|rom~19_combout ),
	.datad(\regs|registrador~51_q ),
	.cin(gnd),
	.combout(\regs|registrador~1256_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1256 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1256 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~147 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~147 .is_wysiwyg = "true";
defparam \regs|registrador~147 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1257 (
// Equation(s):
// \regs|registrador~1257_combout  = (\memoriaInst|rom~21_combout  & ((\regs|registrador~1256_combout  & ((\regs|registrador~147_q ))) # (!\regs|registrador~1256_combout  & (\regs|registrador~83_q )))) # (!\memoriaInst|rom~21_combout  & 
// (((\regs|registrador~1256_combout ))))

	.dataa(\regs|registrador~83_q ),
	.datab(\memoriaInst|rom~21_combout ),
	.datac(\regs|registrador~1256_combout ),
	.datad(\regs|registrador~147_q ),
	.cin(gnd),
	.combout(\regs|registrador~1257_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1257 .lut_mask = 16'hF838;
defparam \regs|registrador~1257 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[13]~29 (
// Equation(s):
// \regs|saidaA[13]~29_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1257_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1257_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[13]~29 .lut_mask = 16'h8880;
defparam \regs|saidaA[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~211 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~211 .is_wysiwyg = "true";
defparam \regs|registrador~211 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~243 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~243 .is_wysiwyg = "true";
defparam \regs|registrador~243 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~179 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~179 .is_wysiwyg = "true";
defparam \regs|registrador~179 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1252 (
// Equation(s):
// \regs|registrador~1252_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~243_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~179_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~243_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~179_q ),
	.cin(gnd),
	.combout(\regs|registrador~1252_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1252 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1252 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~275 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~275 .is_wysiwyg = "true";
defparam \regs|registrador~275 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1253 (
// Equation(s):
// \regs|registrador~1253_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1252_combout  & ((\regs|registrador~275_q ))) # (!\regs|registrador~1252_combout  & (\regs|registrador~211_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1252_combout ))))

	.dataa(\regs|registrador~211_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1252_combout ),
	.datad(\regs|registrador~275_q ),
	.cin(gnd),
	.combout(\regs|registrador~1253_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1253 .lut_mask = 16'hF838;
defparam \regs|registrador~1253 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1254 (
// Equation(s):
// \regs|registrador~1254_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~83_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~51_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~83_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~51_q ),
	.cin(gnd),
	.combout(\regs|registrador~1254_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1254 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1254 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1255 (
// Equation(s):
// \regs|registrador~1255_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1254_combout  & ((\regs|registrador~147_q ))) # (!\regs|registrador~1254_combout  & (\regs|registrador~115_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1254_combout ))))

	.dataa(\regs|registrador~115_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1254_combout ),
	.datad(\regs|registrador~147_q ),
	.cin(gnd),
	.combout(\regs|registrador~1255_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1255 .lut_mask = 16'hF838;
defparam \regs|registrador~1255 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[13]~6 (
// Equation(s):
// \regs|saidaB[13]~6_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1253_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1255_combout )))))

	.dataa(\regs|registrador~1253_combout ),
	.datab(\regs|registrador~1255_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[13]~6 .lut_mask = 16'h00AC;
defparam \regs|saidaB[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[13]~73 (
// Equation(s):
// \mux_Rt_im|Y[13]~73_combout  = (\memoriaInst|rom~0_combout  & ((\memoriaInst|rom~3_combout  & (\memoriaInst|rom~27_combout )) # (!\memoriaInst|rom~3_combout  & ((\regs|saidaB[13]~6_combout ))))) # (!\memoriaInst|rom~0_combout  & 
// (((\regs|saidaB[13]~6_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~3_combout ),
	.datac(\memoriaInst|rom~27_combout ),
	.datad(\regs|saidaB[13]~6_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[13]~73_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[13]~73 .lut_mask = 16'hF780;
defparam \mux_Rt_im|Y[13]~73 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[12]~12 (
// Equation(s):
// \ula|full_adder|c_out[12]~12_combout  = (\regs|saidaA[12]~30_combout  & ((\ula|full_adder|c_out[11]~11_combout ) # (\mux_Rt_im|Y[12]~74_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[12]~30_combout  & 
// (\ula|full_adder|c_out[11]~11_combout  & (\mux_Rt_im|Y[12]~74_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[12]~74_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[12]~30_combout ),
	.datad(\ula|full_adder|c_out[11]~11_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[12]~12 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux18~0 (
// Equation(s):
// \ula|mux4|Mux18~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[13]~73_combout  $ (((\ula|full_adder|c_out[12]~12_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[13]~73_combout ),
	.datac(\ula|full_adder|c_out[12]~12_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux18~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux18~1 (
// Equation(s):
// \ula|mux4|Mux18~1_combout  = (\regs|saidaA[13]~29_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux18~0_combout ))))) # (!\regs|saidaA[13]~29_combout  & (\ula|mux4|Mux18~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[13]~29_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux18~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux18~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[14]~14 (
// Equation(s):
// \mux_ULA|Y[14]~14_combout  = (\ula|mux4|Mux17~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux17~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[14]~14 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~116 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~116 .is_wysiwyg = "true";
defparam \regs|registrador~116 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~84 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~84 .is_wysiwyg = "true";
defparam \regs|registrador~84 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~52 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~52 .is_wysiwyg = "true";
defparam \regs|registrador~52 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1250 (
// Equation(s):
// \regs|registrador~1250_combout  = (\memoriaInst|rom~19_combout  & (((\memoriaInst|rom~21_combout )))) # (!\memoriaInst|rom~19_combout  & ((\memoriaInst|rom~21_combout  & (\regs|registrador~84_q )) # (!\memoriaInst|rom~21_combout  & 
// ((\regs|registrador~52_q )))))

	.dataa(\memoriaInst|rom~19_combout ),
	.datab(\regs|registrador~84_q ),
	.datac(\memoriaInst|rom~21_combout ),
	.datad(\regs|registrador~52_q ),
	.cin(gnd),
	.combout(\regs|registrador~1250_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1250 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1250 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~148 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~148 .is_wysiwyg = "true";
defparam \regs|registrador~148 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1251 (
// Equation(s):
// \regs|registrador~1251_combout  = (\memoriaInst|rom~19_combout  & ((\regs|registrador~1250_combout  & ((\regs|registrador~148_q ))) # (!\regs|registrador~1250_combout  & (\regs|registrador~116_q )))) # (!\memoriaInst|rom~19_combout  & 
// (((\regs|registrador~1250_combout ))))

	.dataa(\regs|registrador~116_q ),
	.datab(\memoriaInst|rom~19_combout ),
	.datac(\regs|registrador~1250_combout ),
	.datad(\regs|registrador~148_q ),
	.cin(gnd),
	.combout(\regs|registrador~1251_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1251 .lut_mask = 16'hF838;
defparam \regs|registrador~1251 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[14]~28 (
// Equation(s):
// \regs|saidaA[14]~28_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1251_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1251_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[14]~28_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[14]~28 .lut_mask = 16'h8880;
defparam \regs|saidaA[14]~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~212 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~212 .is_wysiwyg = "true";
defparam \regs|registrador~212 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~244 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~244 .is_wysiwyg = "true";
defparam \regs|registrador~244 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~180 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~180 .is_wysiwyg = "true";
defparam \regs|registrador~180 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1246 (
// Equation(s):
// \regs|registrador~1246_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~244_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~180_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~244_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~180_q ),
	.cin(gnd),
	.combout(\regs|registrador~1246_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1246 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1246 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~276 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~276 .is_wysiwyg = "true";
defparam \regs|registrador~276 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1247 (
// Equation(s):
// \regs|registrador~1247_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1246_combout  & ((\regs|registrador~276_q ))) # (!\regs|registrador~1246_combout  & (\regs|registrador~212_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1246_combout ))))

	.dataa(\regs|registrador~212_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1246_combout ),
	.datad(\regs|registrador~276_q ),
	.cin(gnd),
	.combout(\regs|registrador~1247_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1247 .lut_mask = 16'hF838;
defparam \regs|registrador~1247 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1248 (
// Equation(s):
// \regs|registrador~1248_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~84_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~52_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~84_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~52_q ),
	.cin(gnd),
	.combout(\regs|registrador~1248_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1248 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1248 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1249 (
// Equation(s):
// \regs|registrador~1249_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1248_combout  & ((\regs|registrador~148_q ))) # (!\regs|registrador~1248_combout  & (\regs|registrador~116_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1248_combout ))))

	.dataa(\regs|registrador~116_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1248_combout ),
	.datad(\regs|registrador~148_q ),
	.cin(gnd),
	.combout(\regs|registrador~1249_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1249 .lut_mask = 16'hF838;
defparam \regs|registrador~1249 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[14]~5 (
// Equation(s):
// \regs|saidaB[14]~5_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1247_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1249_combout )))))

	.dataa(\regs|registrador~1247_combout ),
	.datab(\regs|registrador~1249_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[14]~5 .lut_mask = 16'h00AC;
defparam \regs|saidaB[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[14]~72 (
// Equation(s):
// \mux_Rt_im|Y[14]~72_combout  = (\memoriaInst|rom~0_combout  & ((\memoriaInst|rom~3_combout  & (\memoriaInst|rom~26_combout )) # (!\memoriaInst|rom~3_combout  & ((\regs|saidaB[14]~5_combout ))))) # (!\memoriaInst|rom~0_combout  & 
// (((\regs|saidaB[14]~5_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~3_combout ),
	.datac(\memoriaInst|rom~26_combout ),
	.datad(\regs|saidaB[14]~5_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[14]~72_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[14]~72 .lut_mask = 16'hF780;
defparam \mux_Rt_im|Y[14]~72 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[13]~13 (
// Equation(s):
// \ula|full_adder|c_out[13]~13_combout  = (\regs|saidaA[13]~29_combout  & ((\ula|full_adder|c_out[12]~12_combout ) # (\mux_Rt_im|Y[13]~73_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[13]~29_combout  & 
// (\ula|full_adder|c_out[12]~12_combout  & (\mux_Rt_im|Y[13]~73_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[13]~73_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[13]~29_combout ),
	.datad(\ula|full_adder|c_out[12]~12_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[13]~13 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux17~0 (
// Equation(s):
// \ula|mux4|Mux17~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[14]~72_combout  $ (((\ula|full_adder|c_out[13]~13_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[14]~72_combout ),
	.datac(\ula|full_adder|c_out[13]~13_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux17~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux17~1 (
// Equation(s):
// \ula|mux4|Mux17~1_combout  = (\regs|saidaA[14]~28_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux17~0_combout ))))) # (!\regs|saidaA[14]~28_combout  & (\ula|mux4|Mux17~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[14]~28_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux17~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux17~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[15]~15 (
// Equation(s):
// \mux_ULA|Y[15]~15_combout  = (\ula|mux4|Mux16~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux16~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[15]~15 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~85 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~85 .is_wysiwyg = "true";
defparam \regs|registrador~85 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~117 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~117 .is_wysiwyg = "true";
defparam \regs|registrador~117 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~53 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~53 .is_wysiwyg = "true";
defparam \regs|registrador~53 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1244 (
// Equation(s):
// \regs|registrador~1244_combout  = (\memoriaInst|rom~21_combout  & (((\memoriaInst|rom~19_combout )))) # (!\memoriaInst|rom~21_combout  & ((\memoriaInst|rom~19_combout  & (\regs|registrador~117_q )) # (!\memoriaInst|rom~19_combout  & 
// ((\regs|registrador~53_q )))))

	.dataa(\memoriaInst|rom~21_combout ),
	.datab(\regs|registrador~117_q ),
	.datac(\memoriaInst|rom~19_combout ),
	.datad(\regs|registrador~53_q ),
	.cin(gnd),
	.combout(\regs|registrador~1244_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1244 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1244 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~149 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~149 .is_wysiwyg = "true";
defparam \regs|registrador~149 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1245 (
// Equation(s):
// \regs|registrador~1245_combout  = (\memoriaInst|rom~21_combout  & ((\regs|registrador~1244_combout  & ((\regs|registrador~149_q ))) # (!\regs|registrador~1244_combout  & (\regs|registrador~85_q )))) # (!\memoriaInst|rom~21_combout  & 
// (((\regs|registrador~1244_combout ))))

	.dataa(\regs|registrador~85_q ),
	.datab(\memoriaInst|rom~21_combout ),
	.datac(\regs|registrador~1244_combout ),
	.datad(\regs|registrador~149_q ),
	.cin(gnd),
	.combout(\regs|registrador~1245_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1245 .lut_mask = 16'hF838;
defparam \regs|registrador~1245 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[15]~27 (
// Equation(s):
// \regs|saidaA[15]~27_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1245_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1245_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[15]~27_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[15]~27 .lut_mask = 16'h8880;
defparam \regs|saidaA[15]~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~213 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~213 .is_wysiwyg = "true";
defparam \regs|registrador~213 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~245 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~245 .is_wysiwyg = "true";
defparam \regs|registrador~245 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~181 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~181 .is_wysiwyg = "true";
defparam \regs|registrador~181 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1240 (
// Equation(s):
// \regs|registrador~1240_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~245_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~181_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~245_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~181_q ),
	.cin(gnd),
	.combout(\regs|registrador~1240_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1240 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1240 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~277 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~277 .is_wysiwyg = "true";
defparam \regs|registrador~277 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1241 (
// Equation(s):
// \regs|registrador~1241_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1240_combout  & ((\regs|registrador~277_q ))) # (!\regs|registrador~1240_combout  & (\regs|registrador~213_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1240_combout ))))

	.dataa(\regs|registrador~213_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1240_combout ),
	.datad(\regs|registrador~277_q ),
	.cin(gnd),
	.combout(\regs|registrador~1241_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1241 .lut_mask = 16'hF838;
defparam \regs|registrador~1241 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1242 (
// Equation(s):
// \regs|registrador~1242_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~85_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~53_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~85_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~53_q ),
	.cin(gnd),
	.combout(\regs|registrador~1242_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1242 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1242 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1243 (
// Equation(s):
// \regs|registrador~1243_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1242_combout  & ((\regs|registrador~149_q ))) # (!\regs|registrador~1242_combout  & (\regs|registrador~117_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1242_combout ))))

	.dataa(\regs|registrador~117_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1242_combout ),
	.datad(\regs|registrador~149_q ),
	.cin(gnd),
	.combout(\regs|registrador~1243_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1243 .lut_mask = 16'hF838;
defparam \regs|registrador~1243 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[15]~71 (
// Equation(s):
// \mux_Rt_im|Y[15]~71_combout  = (!\mux_Rt_im|Y[31]~48_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1241_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1243_combout )))))

	.dataa(\regs|registrador~1241_combout ),
	.datab(\regs|registrador~1243_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\mux_Rt_im|Y[31]~48_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[15]~71_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[15]~71 .lut_mask = 16'h00AC;
defparam \mux_Rt_im|Y[15]~71 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[14]~14 (
// Equation(s):
// \ula|full_adder|c_out[14]~14_combout  = (\regs|saidaA[14]~28_combout  & ((\ula|full_adder|c_out[13]~13_combout ) # (\mux_Rt_im|Y[14]~72_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[14]~28_combout  & 
// (\ula|full_adder|c_out[13]~13_combout  & (\mux_Rt_im|Y[14]~72_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[14]~72_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[14]~28_combout ),
	.datad(\ula|full_adder|c_out[13]~13_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[14]~14 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux16~0 (
// Equation(s):
// \ula|mux4|Mux16~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[15]~71_combout  $ (((\ula|full_adder|c_out[14]~14_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[15]~71_combout ),
	.datac(\ula|full_adder|c_out[14]~14_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux16~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux16~1 (
// Equation(s):
// \ula|mux4|Mux16~1_combout  = (\regs|saidaA[15]~27_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux16~0_combout ))))) # (!\regs|saidaA[15]~27_combout  & (\ula|mux4|Mux16~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[15]~27_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux16~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux16~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[16]~16 (
// Equation(s):
// \mux_ULA|Y[16]~16_combout  = (\ula|mux4|Mux15~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux15~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[16]~16 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~118 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~118 .is_wysiwyg = "true";
defparam \regs|registrador~118 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~86 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~86 .is_wysiwyg = "true";
defparam \regs|registrador~86 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~54 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~54 .is_wysiwyg = "true";
defparam \regs|registrador~54 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1238 (
// Equation(s):
// \regs|registrador~1238_combout  = (\memoriaInst|rom~19_combout  & (((\memoriaInst|rom~21_combout )))) # (!\memoriaInst|rom~19_combout  & ((\memoriaInst|rom~21_combout  & (\regs|registrador~86_q )) # (!\memoriaInst|rom~21_combout  & 
// ((\regs|registrador~54_q )))))

	.dataa(\memoriaInst|rom~19_combout ),
	.datab(\regs|registrador~86_q ),
	.datac(\memoriaInst|rom~21_combout ),
	.datad(\regs|registrador~54_q ),
	.cin(gnd),
	.combout(\regs|registrador~1238_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1238 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1238 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~150 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~150 .is_wysiwyg = "true";
defparam \regs|registrador~150 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1239 (
// Equation(s):
// \regs|registrador~1239_combout  = (\memoriaInst|rom~19_combout  & ((\regs|registrador~1238_combout  & ((\regs|registrador~150_q ))) # (!\regs|registrador~1238_combout  & (\regs|registrador~118_q )))) # (!\memoriaInst|rom~19_combout  & 
// (((\regs|registrador~1238_combout ))))

	.dataa(\regs|registrador~118_q ),
	.datab(\memoriaInst|rom~19_combout ),
	.datac(\regs|registrador~1238_combout ),
	.datad(\regs|registrador~150_q ),
	.cin(gnd),
	.combout(\regs|registrador~1239_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1239 .lut_mask = 16'hF838;
defparam \regs|registrador~1239 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[16]~26 (
// Equation(s):
// \regs|saidaA[16]~26_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1239_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1239_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[16]~26_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[16]~26 .lut_mask = 16'h8880;
defparam \regs|saidaA[16]~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~214 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~214 .is_wysiwyg = "true";
defparam \regs|registrador~214 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~246 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~246 .is_wysiwyg = "true";
defparam \regs|registrador~246 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~182 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~182 .is_wysiwyg = "true";
defparam \regs|registrador~182 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1234 (
// Equation(s):
// \regs|registrador~1234_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~246_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~182_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~246_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~182_q ),
	.cin(gnd),
	.combout(\regs|registrador~1234_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1234 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1234 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~278 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[16]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~278 .is_wysiwyg = "true";
defparam \regs|registrador~278 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1235 (
// Equation(s):
// \regs|registrador~1235_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1234_combout  & ((\regs|registrador~278_q ))) # (!\regs|registrador~1234_combout  & (\regs|registrador~214_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1234_combout ))))

	.dataa(\regs|registrador~214_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1234_combout ),
	.datad(\regs|registrador~278_q ),
	.cin(gnd),
	.combout(\regs|registrador~1235_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1235 .lut_mask = 16'hF838;
defparam \regs|registrador~1235 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1236 (
// Equation(s):
// \regs|registrador~1236_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~86_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~54_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~86_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~54_q ),
	.cin(gnd),
	.combout(\regs|registrador~1236_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1236 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1236 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1237 (
// Equation(s):
// \regs|registrador~1237_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1236_combout  & ((\regs|registrador~150_q ))) # (!\regs|registrador~1236_combout  & (\regs|registrador~118_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1236_combout ))))

	.dataa(\regs|registrador~118_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1236_combout ),
	.datad(\regs|registrador~150_q ),
	.cin(gnd),
	.combout(\regs|registrador~1237_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1237 .lut_mask = 16'hF838;
defparam \regs|registrador~1237 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[16]~70 (
// Equation(s):
// \mux_Rt_im|Y[16]~70_combout  = (!\mux_Rt_im|Y[31]~48_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1235_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1237_combout )))))

	.dataa(\regs|registrador~1235_combout ),
	.datab(\regs|registrador~1237_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\mux_Rt_im|Y[31]~48_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[16]~70_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[16]~70 .lut_mask = 16'h00AC;
defparam \mux_Rt_im|Y[16]~70 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[15]~15 (
// Equation(s):
// \ula|full_adder|c_out[15]~15_combout  = (\regs|saidaA[15]~27_combout  & ((\ula|full_adder|c_out[14]~14_combout ) # (\mux_Rt_im|Y[15]~71_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[15]~27_combout  & 
// (\ula|full_adder|c_out[14]~14_combout  & (\mux_Rt_im|Y[15]~71_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[15]~71_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[15]~27_combout ),
	.datad(\ula|full_adder|c_out[14]~14_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[15]~15 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux15~0 (
// Equation(s):
// \ula|mux4|Mux15~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[16]~70_combout  $ (((\ula|full_adder|c_out[15]~15_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[16]~70_combout ),
	.datac(\ula|full_adder|c_out[15]~15_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux15~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux15~1 (
// Equation(s):
// \ula|mux4|Mux15~1_combout  = (\regs|saidaA[16]~26_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux15~0_combout ))))) # (!\regs|saidaA[16]~26_combout  & (\ula|mux4|Mux15~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[16]~26_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux15~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux15~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \and_beq~4 (
// Equation(s):
// \and_beq~4_combout  = (!\ula|mux4|Mux18~1_combout  & (!\ula|mux4|Mux17~1_combout  & (!\ula|mux4|Mux16~1_combout  & !\ula|mux4|Mux15~1_combout )))

	.dataa(\ula|mux4|Mux18~1_combout ),
	.datab(\ula|mux4|Mux17~1_combout ),
	.datac(\ula|mux4|Mux16~1_combout ),
	.datad(\ula|mux4|Mux15~1_combout ),
	.cin(gnd),
	.combout(\and_beq~4_combout ),
	.cout());
// synopsys translate_off
defparam \and_beq~4 .lut_mask = 16'h0001;
defparam \and_beq~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \and_beq~5 (
// Equation(s):
// \and_beq~5_combout  = (\and_beq~2_combout  & (\and_beq~3_combout  & \and_beq~4_combout ))

	.dataa(\and_beq~2_combout ),
	.datab(\and_beq~3_combout ),
	.datac(\and_beq~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\and_beq~5_combout ),
	.cout());
// synopsys translate_off
defparam \and_beq~5 .lut_mask = 16'h8080;
defparam \and_beq~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[17]~17 (
// Equation(s):
// \mux_ULA|Y[17]~17_combout  = (\ula|mux4|Mux14~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux14~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[17]~17 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~87 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~87 .is_wysiwyg = "true";
defparam \regs|registrador~87 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~119 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~119 .is_wysiwyg = "true";
defparam \regs|registrador~119 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~55 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~55 .is_wysiwyg = "true";
defparam \regs|registrador~55 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1232 (
// Equation(s):
// \regs|registrador~1232_combout  = (\memoriaInst|rom~21_combout  & (((\memoriaInst|rom~19_combout )))) # (!\memoriaInst|rom~21_combout  & ((\memoriaInst|rom~19_combout  & (\regs|registrador~119_q )) # (!\memoriaInst|rom~19_combout  & 
// ((\regs|registrador~55_q )))))

	.dataa(\memoriaInst|rom~21_combout ),
	.datab(\regs|registrador~119_q ),
	.datac(\memoriaInst|rom~19_combout ),
	.datad(\regs|registrador~55_q ),
	.cin(gnd),
	.combout(\regs|registrador~1232_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1232 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1232 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~151 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~151 .is_wysiwyg = "true";
defparam \regs|registrador~151 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1233 (
// Equation(s):
// \regs|registrador~1233_combout  = (\memoriaInst|rom~21_combout  & ((\regs|registrador~1232_combout  & ((\regs|registrador~151_q ))) # (!\regs|registrador~1232_combout  & (\regs|registrador~87_q )))) # (!\memoriaInst|rom~21_combout  & 
// (((\regs|registrador~1232_combout ))))

	.dataa(\regs|registrador~87_q ),
	.datab(\memoriaInst|rom~21_combout ),
	.datac(\regs|registrador~1232_combout ),
	.datad(\regs|registrador~151_q ),
	.cin(gnd),
	.combout(\regs|registrador~1233_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1233 .lut_mask = 16'hF838;
defparam \regs|registrador~1233 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[17]~25 (
// Equation(s):
// \regs|saidaA[17]~25_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1233_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1233_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[17]~25_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[17]~25 .lut_mask = 16'h8880;
defparam \regs|saidaA[17]~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~215 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~215 .is_wysiwyg = "true";
defparam \regs|registrador~215 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~247 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~247 .is_wysiwyg = "true";
defparam \regs|registrador~247 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~183 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~183 .is_wysiwyg = "true";
defparam \regs|registrador~183 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1228 (
// Equation(s):
// \regs|registrador~1228_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~247_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~183_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~247_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~183_q ),
	.cin(gnd),
	.combout(\regs|registrador~1228_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1228 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1228 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~279 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[17]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~279 .is_wysiwyg = "true";
defparam \regs|registrador~279 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1229 (
// Equation(s):
// \regs|registrador~1229_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1228_combout  & ((\regs|registrador~279_q ))) # (!\regs|registrador~1228_combout  & (\regs|registrador~215_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1228_combout ))))

	.dataa(\regs|registrador~215_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1228_combout ),
	.datad(\regs|registrador~279_q ),
	.cin(gnd),
	.combout(\regs|registrador~1229_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1229 .lut_mask = 16'hF838;
defparam \regs|registrador~1229 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1230 (
// Equation(s):
// \regs|registrador~1230_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~87_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~55_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~87_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~55_q ),
	.cin(gnd),
	.combout(\regs|registrador~1230_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1230 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1230 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1231 (
// Equation(s):
// \regs|registrador~1231_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1230_combout  & ((\regs|registrador~151_q ))) # (!\regs|registrador~1230_combout  & (\regs|registrador~119_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1230_combout ))))

	.dataa(\regs|registrador~119_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1230_combout ),
	.datad(\regs|registrador~151_q ),
	.cin(gnd),
	.combout(\regs|registrador~1231_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1231 .lut_mask = 16'hF838;
defparam \regs|registrador~1231 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[17]~69 (
// Equation(s):
// \mux_Rt_im|Y[17]~69_combout  = (!\mux_Rt_im|Y[31]~48_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1229_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1231_combout )))))

	.dataa(\regs|registrador~1229_combout ),
	.datab(\regs|registrador~1231_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\mux_Rt_im|Y[31]~48_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[17]~69_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[17]~69 .lut_mask = 16'h00AC;
defparam \mux_Rt_im|Y[17]~69 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[16]~16 (
// Equation(s):
// \ula|full_adder|c_out[16]~16_combout  = (\regs|saidaA[16]~26_combout  & ((\ula|full_adder|c_out[15]~15_combout ) # (\mux_Rt_im|Y[16]~70_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[16]~26_combout  & 
// (\ula|full_adder|c_out[15]~15_combout  & (\mux_Rt_im|Y[16]~70_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[16]~70_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[16]~26_combout ),
	.datad(\ula|full_adder|c_out[15]~15_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[16]~16 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux14~0 (
// Equation(s):
// \ula|mux4|Mux14~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[17]~69_combout  $ (((\ula|full_adder|c_out[16]~16_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[17]~69_combout ),
	.datac(\ula|full_adder|c_out[16]~16_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux14~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux14~1 (
// Equation(s):
// \ula|mux4|Mux14~1_combout  = (\regs|saidaA[17]~25_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux14~0_combout ))))) # (!\regs|saidaA[17]~25_combout  & (\ula|mux4|Mux14~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[17]~25_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux14~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux14~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[18]~18 (
// Equation(s):
// \mux_ULA|Y[18]~18_combout  = (\ula|mux4|Mux13~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux13~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[18]~18 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~120 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~120 .is_wysiwyg = "true";
defparam \regs|registrador~120 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~88 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~88 .is_wysiwyg = "true";
defparam \regs|registrador~88 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~56 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~56 .is_wysiwyg = "true";
defparam \regs|registrador~56 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1226 (
// Equation(s):
// \regs|registrador~1226_combout  = (\memoriaInst|rom~19_combout  & (((\memoriaInst|rom~21_combout )))) # (!\memoriaInst|rom~19_combout  & ((\memoriaInst|rom~21_combout  & (\regs|registrador~88_q )) # (!\memoriaInst|rom~21_combout  & 
// ((\regs|registrador~56_q )))))

	.dataa(\memoriaInst|rom~19_combout ),
	.datab(\regs|registrador~88_q ),
	.datac(\memoriaInst|rom~21_combout ),
	.datad(\regs|registrador~56_q ),
	.cin(gnd),
	.combout(\regs|registrador~1226_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1226 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1226 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~152 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~152 .is_wysiwyg = "true";
defparam \regs|registrador~152 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1227 (
// Equation(s):
// \regs|registrador~1227_combout  = (\memoriaInst|rom~19_combout  & ((\regs|registrador~1226_combout  & ((\regs|registrador~152_q ))) # (!\regs|registrador~1226_combout  & (\regs|registrador~120_q )))) # (!\memoriaInst|rom~19_combout  & 
// (((\regs|registrador~1226_combout ))))

	.dataa(\regs|registrador~120_q ),
	.datab(\memoriaInst|rom~19_combout ),
	.datac(\regs|registrador~1226_combout ),
	.datad(\regs|registrador~152_q ),
	.cin(gnd),
	.combout(\regs|registrador~1227_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1227 .lut_mask = 16'hF838;
defparam \regs|registrador~1227 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[18]~24 (
// Equation(s):
// \regs|saidaA[18]~24_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1227_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1227_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[18]~24_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[18]~24 .lut_mask = 16'h8880;
defparam \regs|saidaA[18]~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~216 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~216 .is_wysiwyg = "true";
defparam \regs|registrador~216 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~248 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~248 .is_wysiwyg = "true";
defparam \regs|registrador~248 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~184 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~184 .is_wysiwyg = "true";
defparam \regs|registrador~184 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1222 (
// Equation(s):
// \regs|registrador~1222_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~248_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~184_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~248_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~184_q ),
	.cin(gnd),
	.combout(\regs|registrador~1222_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1222 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1222 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~280 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[18]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~280 .is_wysiwyg = "true";
defparam \regs|registrador~280 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1223 (
// Equation(s):
// \regs|registrador~1223_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1222_combout  & ((\regs|registrador~280_q ))) # (!\regs|registrador~1222_combout  & (\regs|registrador~216_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1222_combout ))))

	.dataa(\regs|registrador~216_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1222_combout ),
	.datad(\regs|registrador~280_q ),
	.cin(gnd),
	.combout(\regs|registrador~1223_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1223 .lut_mask = 16'hF838;
defparam \regs|registrador~1223 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1224 (
// Equation(s):
// \regs|registrador~1224_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~88_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~56_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~88_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~56_q ),
	.cin(gnd),
	.combout(\regs|registrador~1224_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1224 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1224 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1225 (
// Equation(s):
// \regs|registrador~1225_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1224_combout  & ((\regs|registrador~152_q ))) # (!\regs|registrador~1224_combout  & (\regs|registrador~120_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1224_combout ))))

	.dataa(\regs|registrador~120_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1224_combout ),
	.datad(\regs|registrador~152_q ),
	.cin(gnd),
	.combout(\regs|registrador~1225_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1225 .lut_mask = 16'hF838;
defparam \regs|registrador~1225 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[18]~68 (
// Equation(s):
// \mux_Rt_im|Y[18]~68_combout  = (!\mux_Rt_im|Y[31]~48_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1223_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1225_combout )))))

	.dataa(\regs|registrador~1223_combout ),
	.datab(\regs|registrador~1225_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\mux_Rt_im|Y[31]~48_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[18]~68_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[18]~68 .lut_mask = 16'h00AC;
defparam \mux_Rt_im|Y[18]~68 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[17]~17 (
// Equation(s):
// \ula|full_adder|c_out[17]~17_combout  = (\regs|saidaA[17]~25_combout  & ((\ula|full_adder|c_out[16]~16_combout ) # (\mux_Rt_im|Y[17]~69_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[17]~25_combout  & 
// (\ula|full_adder|c_out[16]~16_combout  & (\mux_Rt_im|Y[17]~69_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[17]~69_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[17]~25_combout ),
	.datad(\ula|full_adder|c_out[16]~16_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[17]~17 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux13~0 (
// Equation(s):
// \ula|mux4|Mux13~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[18]~68_combout  $ (((\ula|full_adder|c_out[17]~17_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[18]~68_combout ),
	.datac(\ula|full_adder|c_out[17]~17_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux13~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux13~1 (
// Equation(s):
// \ula|mux4|Mux13~1_combout  = (\regs|saidaA[18]~24_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux13~0_combout ))))) # (!\regs|saidaA[18]~24_combout  & (\ula|mux4|Mux13~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[18]~24_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux13~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux13~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[19]~19 (
// Equation(s):
// \mux_ULA|Y[19]~19_combout  = (\ula|mux4|Mux12~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux12~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[19]~19 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~89 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~89 .is_wysiwyg = "true";
defparam \regs|registrador~89 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~121 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~121 .is_wysiwyg = "true";
defparam \regs|registrador~121 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~57 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~57 .is_wysiwyg = "true";
defparam \regs|registrador~57 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1220 (
// Equation(s):
// \regs|registrador~1220_combout  = (\memoriaInst|rom~21_combout  & (((\memoriaInst|rom~19_combout )))) # (!\memoriaInst|rom~21_combout  & ((\memoriaInst|rom~19_combout  & (\regs|registrador~121_q )) # (!\memoriaInst|rom~19_combout  & 
// ((\regs|registrador~57_q )))))

	.dataa(\memoriaInst|rom~21_combout ),
	.datab(\regs|registrador~121_q ),
	.datac(\memoriaInst|rom~19_combout ),
	.datad(\regs|registrador~57_q ),
	.cin(gnd),
	.combout(\regs|registrador~1220_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1220 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1220 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~153 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~153 .is_wysiwyg = "true";
defparam \regs|registrador~153 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1221 (
// Equation(s):
// \regs|registrador~1221_combout  = (\memoriaInst|rom~21_combout  & ((\regs|registrador~1220_combout  & ((\regs|registrador~153_q ))) # (!\regs|registrador~1220_combout  & (\regs|registrador~89_q )))) # (!\memoriaInst|rom~21_combout  & 
// (((\regs|registrador~1220_combout ))))

	.dataa(\regs|registrador~89_q ),
	.datab(\memoriaInst|rom~21_combout ),
	.datac(\regs|registrador~1220_combout ),
	.datad(\regs|registrador~153_q ),
	.cin(gnd),
	.combout(\regs|registrador~1221_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1221 .lut_mask = 16'hF838;
defparam \regs|registrador~1221 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[19]~23 (
// Equation(s):
// \regs|saidaA[19]~23_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1221_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1221_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[19]~23_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[19]~23 .lut_mask = 16'h8880;
defparam \regs|saidaA[19]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~217 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~217 .is_wysiwyg = "true";
defparam \regs|registrador~217 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~249 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~249 .is_wysiwyg = "true";
defparam \regs|registrador~249 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~185 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~185 .is_wysiwyg = "true";
defparam \regs|registrador~185 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1216 (
// Equation(s):
// \regs|registrador~1216_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~249_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~185_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~249_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~185_q ),
	.cin(gnd),
	.combout(\regs|registrador~1216_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1216 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1216 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~281 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[19]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~281 .is_wysiwyg = "true";
defparam \regs|registrador~281 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1217 (
// Equation(s):
// \regs|registrador~1217_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1216_combout  & ((\regs|registrador~281_q ))) # (!\regs|registrador~1216_combout  & (\regs|registrador~217_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1216_combout ))))

	.dataa(\regs|registrador~217_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1216_combout ),
	.datad(\regs|registrador~281_q ),
	.cin(gnd),
	.combout(\regs|registrador~1217_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1217 .lut_mask = 16'hF838;
defparam \regs|registrador~1217 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1218 (
// Equation(s):
// \regs|registrador~1218_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~89_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~57_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~89_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~57_q ),
	.cin(gnd),
	.combout(\regs|registrador~1218_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1218 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1218 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1219 (
// Equation(s):
// \regs|registrador~1219_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1218_combout  & ((\regs|registrador~153_q ))) # (!\regs|registrador~1218_combout  & (\regs|registrador~121_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1218_combout ))))

	.dataa(\regs|registrador~121_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1218_combout ),
	.datad(\regs|registrador~153_q ),
	.cin(gnd),
	.combout(\regs|registrador~1219_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1219 .lut_mask = 16'hF838;
defparam \regs|registrador~1219 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[19]~67 (
// Equation(s):
// \mux_Rt_im|Y[19]~67_combout  = (!\mux_Rt_im|Y[31]~48_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1217_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1219_combout )))))

	.dataa(\regs|registrador~1217_combout ),
	.datab(\regs|registrador~1219_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\mux_Rt_im|Y[31]~48_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[19]~67_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[19]~67 .lut_mask = 16'h00AC;
defparam \mux_Rt_im|Y[19]~67 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[18]~18 (
// Equation(s):
// \ula|full_adder|c_out[18]~18_combout  = (\regs|saidaA[18]~24_combout  & ((\ula|full_adder|c_out[17]~17_combout ) # (\mux_Rt_im|Y[18]~68_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[18]~24_combout  & 
// (\ula|full_adder|c_out[17]~17_combout  & (\mux_Rt_im|Y[18]~68_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[18]~68_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[18]~24_combout ),
	.datad(\ula|full_adder|c_out[17]~17_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[18]~18 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux12~0 (
// Equation(s):
// \ula|mux4|Mux12~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[19]~67_combout  $ (((\ula|full_adder|c_out[18]~18_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[19]~67_combout ),
	.datac(\ula|full_adder|c_out[18]~18_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux12~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux12~1 (
// Equation(s):
// \ula|mux4|Mux12~1_combout  = (\regs|saidaA[19]~23_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux12~0_combout ))))) # (!\regs|saidaA[19]~23_combout  & (\ula|mux4|Mux12~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[19]~23_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux12~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux12~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[20]~20 (
// Equation(s):
// \mux_ULA|Y[20]~20_combout  = (\ula|mux4|Mux11~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux11~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[20]~20 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~122 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~122 .is_wysiwyg = "true";
defparam \regs|registrador~122 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~90 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~90 .is_wysiwyg = "true";
defparam \regs|registrador~90 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~58 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~58 .is_wysiwyg = "true";
defparam \regs|registrador~58 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1214 (
// Equation(s):
// \regs|registrador~1214_combout  = (\memoriaInst|rom~19_combout  & (((\memoriaInst|rom~21_combout )))) # (!\memoriaInst|rom~19_combout  & ((\memoriaInst|rom~21_combout  & (\regs|registrador~90_q )) # (!\memoriaInst|rom~21_combout  & 
// ((\regs|registrador~58_q )))))

	.dataa(\memoriaInst|rom~19_combout ),
	.datab(\regs|registrador~90_q ),
	.datac(\memoriaInst|rom~21_combout ),
	.datad(\regs|registrador~58_q ),
	.cin(gnd),
	.combout(\regs|registrador~1214_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1214 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1214 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~154 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~154 .is_wysiwyg = "true";
defparam \regs|registrador~154 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1215 (
// Equation(s):
// \regs|registrador~1215_combout  = (\memoriaInst|rom~19_combout  & ((\regs|registrador~1214_combout  & ((\regs|registrador~154_q ))) # (!\regs|registrador~1214_combout  & (\regs|registrador~122_q )))) # (!\memoriaInst|rom~19_combout  & 
// (((\regs|registrador~1214_combout ))))

	.dataa(\regs|registrador~122_q ),
	.datab(\memoriaInst|rom~19_combout ),
	.datac(\regs|registrador~1214_combout ),
	.datad(\regs|registrador~154_q ),
	.cin(gnd),
	.combout(\regs|registrador~1215_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1215 .lut_mask = 16'hF838;
defparam \regs|registrador~1215 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[20]~22 (
// Equation(s):
// \regs|saidaA[20]~22_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1215_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1215_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[20]~22 .lut_mask = 16'h8880;
defparam \regs|saidaA[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~218 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~218 .is_wysiwyg = "true";
defparam \regs|registrador~218 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~250 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~250 .is_wysiwyg = "true";
defparam \regs|registrador~250 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~186 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~186 .is_wysiwyg = "true";
defparam \regs|registrador~186 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1210 (
// Equation(s):
// \regs|registrador~1210_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~250_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~186_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~250_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~186_q ),
	.cin(gnd),
	.combout(\regs|registrador~1210_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1210 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1210 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~282 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[20]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~282 .is_wysiwyg = "true";
defparam \regs|registrador~282 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1211 (
// Equation(s):
// \regs|registrador~1211_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1210_combout  & ((\regs|registrador~282_q ))) # (!\regs|registrador~1210_combout  & (\regs|registrador~218_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1210_combout ))))

	.dataa(\regs|registrador~218_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1210_combout ),
	.datad(\regs|registrador~282_q ),
	.cin(gnd),
	.combout(\regs|registrador~1211_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1211 .lut_mask = 16'hF838;
defparam \regs|registrador~1211 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1212 (
// Equation(s):
// \regs|registrador~1212_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~90_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~58_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~90_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~58_q ),
	.cin(gnd),
	.combout(\regs|registrador~1212_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1212 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1212 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1213 (
// Equation(s):
// \regs|registrador~1213_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1212_combout  & ((\regs|registrador~154_q ))) # (!\regs|registrador~1212_combout  & (\regs|registrador~122_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1212_combout ))))

	.dataa(\regs|registrador~122_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1212_combout ),
	.datad(\regs|registrador~154_q ),
	.cin(gnd),
	.combout(\regs|registrador~1213_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1213 .lut_mask = 16'hF838;
defparam \regs|registrador~1213 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[20]~66 (
// Equation(s):
// \mux_Rt_im|Y[20]~66_combout  = (!\mux_Rt_im|Y[31]~48_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1211_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1213_combout )))))

	.dataa(\regs|registrador~1211_combout ),
	.datab(\regs|registrador~1213_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\mux_Rt_im|Y[31]~48_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[20]~66_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[20]~66 .lut_mask = 16'h00AC;
defparam \mux_Rt_im|Y[20]~66 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[19]~19 (
// Equation(s):
// \ula|full_adder|c_out[19]~19_combout  = (\regs|saidaA[19]~23_combout  & ((\ula|full_adder|c_out[18]~18_combout ) # (\mux_Rt_im|Y[19]~67_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[19]~23_combout  & 
// (\ula|full_adder|c_out[18]~18_combout  & (\mux_Rt_im|Y[19]~67_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[19]~67_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[19]~23_combout ),
	.datad(\ula|full_adder|c_out[18]~18_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[19]~19 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux11~0 (
// Equation(s):
// \ula|mux4|Mux11~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[20]~66_combout  $ (((\ula|full_adder|c_out[19]~19_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[20]~66_combout ),
	.datac(\ula|full_adder|c_out[19]~19_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux11~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux11~1 (
// Equation(s):
// \ula|mux4|Mux11~1_combout  = (\regs|saidaA[20]~22_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux11~0_combout ))))) # (!\regs|saidaA[20]~22_combout  & (\ula|mux4|Mux11~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[20]~22_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux11~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux11~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \and_beq~6 (
// Equation(s):
// \and_beq~6_combout  = (!\ula|mux4|Mux14~1_combout  & (!\ula|mux4|Mux13~1_combout  & (!\ula|mux4|Mux12~1_combout  & !\ula|mux4|Mux11~1_combout )))

	.dataa(\ula|mux4|Mux14~1_combout ),
	.datab(\ula|mux4|Mux13~1_combout ),
	.datac(\ula|mux4|Mux12~1_combout ),
	.datad(\ula|mux4|Mux11~1_combout ),
	.cin(gnd),
	.combout(\and_beq~6_combout ),
	.cout());
// synopsys translate_off
defparam \and_beq~6 .lut_mask = 16'h0001;
defparam \and_beq~6 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[21]~21 (
// Equation(s):
// \mux_ULA|Y[21]~21_combout  = (\ula|mux4|Mux10~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux10~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[21]~21 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~91 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~91 .is_wysiwyg = "true";
defparam \regs|registrador~91 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~123 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~123 .is_wysiwyg = "true";
defparam \regs|registrador~123 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~59 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~59 .is_wysiwyg = "true";
defparam \regs|registrador~59 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1208 (
// Equation(s):
// \regs|registrador~1208_combout  = (\memoriaInst|rom~21_combout  & (((\memoriaInst|rom~19_combout )))) # (!\memoriaInst|rom~21_combout  & ((\memoriaInst|rom~19_combout  & (\regs|registrador~123_q )) # (!\memoriaInst|rom~19_combout  & 
// ((\regs|registrador~59_q )))))

	.dataa(\memoriaInst|rom~21_combout ),
	.datab(\regs|registrador~123_q ),
	.datac(\memoriaInst|rom~19_combout ),
	.datad(\regs|registrador~59_q ),
	.cin(gnd),
	.combout(\regs|registrador~1208_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1208 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1208 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~155 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~155 .is_wysiwyg = "true";
defparam \regs|registrador~155 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1209 (
// Equation(s):
// \regs|registrador~1209_combout  = (\memoriaInst|rom~21_combout  & ((\regs|registrador~1208_combout  & ((\regs|registrador~155_q ))) # (!\regs|registrador~1208_combout  & (\regs|registrador~91_q )))) # (!\memoriaInst|rom~21_combout  & 
// (((\regs|registrador~1208_combout ))))

	.dataa(\regs|registrador~91_q ),
	.datab(\memoriaInst|rom~21_combout ),
	.datac(\regs|registrador~1208_combout ),
	.datad(\regs|registrador~155_q ),
	.cin(gnd),
	.combout(\regs|registrador~1209_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1209 .lut_mask = 16'hF838;
defparam \regs|registrador~1209 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[21]~21 (
// Equation(s):
// \regs|saidaA[21]~21_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1209_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1209_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[21]~21 .lut_mask = 16'h8880;
defparam \regs|saidaA[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~219 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~219 .is_wysiwyg = "true";
defparam \regs|registrador~219 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~251 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~251 .is_wysiwyg = "true";
defparam \regs|registrador~251 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~187 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~187 .is_wysiwyg = "true";
defparam \regs|registrador~187 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1204 (
// Equation(s):
// \regs|registrador~1204_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~251_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~187_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~251_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~187_q ),
	.cin(gnd),
	.combout(\regs|registrador~1204_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1204 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1204 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~283 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[21]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~283 .is_wysiwyg = "true";
defparam \regs|registrador~283 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1205 (
// Equation(s):
// \regs|registrador~1205_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1204_combout  & ((\regs|registrador~283_q ))) # (!\regs|registrador~1204_combout  & (\regs|registrador~219_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1204_combout ))))

	.dataa(\regs|registrador~219_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1204_combout ),
	.datad(\regs|registrador~283_q ),
	.cin(gnd),
	.combout(\regs|registrador~1205_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1205 .lut_mask = 16'hF838;
defparam \regs|registrador~1205 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1206 (
// Equation(s):
// \regs|registrador~1206_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~91_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~59_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~91_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~59_q ),
	.cin(gnd),
	.combout(\regs|registrador~1206_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1206 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1206 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1207 (
// Equation(s):
// \regs|registrador~1207_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1206_combout  & ((\regs|registrador~155_q ))) # (!\regs|registrador~1206_combout  & (\regs|registrador~123_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1206_combout ))))

	.dataa(\regs|registrador~123_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1206_combout ),
	.datad(\regs|registrador~155_q ),
	.cin(gnd),
	.combout(\regs|registrador~1207_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1207 .lut_mask = 16'hF838;
defparam \regs|registrador~1207 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[21]~65 (
// Equation(s):
// \mux_Rt_im|Y[21]~65_combout  = (!\mux_Rt_im|Y[31]~48_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1205_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1207_combout )))))

	.dataa(\regs|registrador~1205_combout ),
	.datab(\regs|registrador~1207_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\mux_Rt_im|Y[31]~48_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[21]~65_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[21]~65 .lut_mask = 16'h00AC;
defparam \mux_Rt_im|Y[21]~65 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[20]~20 (
// Equation(s):
// \ula|full_adder|c_out[20]~20_combout  = (\regs|saidaA[20]~22_combout  & ((\ula|full_adder|c_out[19]~19_combout ) # (\mux_Rt_im|Y[20]~66_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[20]~22_combout  & 
// (\ula|full_adder|c_out[19]~19_combout  & (\mux_Rt_im|Y[20]~66_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[20]~66_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[20]~22_combout ),
	.datad(\ula|full_adder|c_out[19]~19_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[20]~20 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux10~0 (
// Equation(s):
// \ula|mux4|Mux10~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[21]~65_combout  $ (((\ula|full_adder|c_out[20]~20_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[21]~65_combout ),
	.datac(\ula|full_adder|c_out[20]~20_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux10~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux10~1 (
// Equation(s):
// \ula|mux4|Mux10~1_combout  = (\regs|saidaA[21]~21_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux10~0_combout ))))) # (!\regs|saidaA[21]~21_combout  & (\ula|mux4|Mux10~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[21]~21_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux10~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux10~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[22]~22 (
// Equation(s):
// \mux_ULA|Y[22]~22_combout  = (\ula|mux4|Mux9~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux9~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[22]~22 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~124 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~124 .is_wysiwyg = "true";
defparam \regs|registrador~124 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~92 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~92 .is_wysiwyg = "true";
defparam \regs|registrador~92 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~60 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~60 .is_wysiwyg = "true";
defparam \regs|registrador~60 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1202 (
// Equation(s):
// \regs|registrador~1202_combout  = (\memoriaInst|rom~19_combout  & (((\memoriaInst|rom~21_combout )))) # (!\memoriaInst|rom~19_combout  & ((\memoriaInst|rom~21_combout  & (\regs|registrador~92_q )) # (!\memoriaInst|rom~21_combout  & 
// ((\regs|registrador~60_q )))))

	.dataa(\memoriaInst|rom~19_combout ),
	.datab(\regs|registrador~92_q ),
	.datac(\memoriaInst|rom~21_combout ),
	.datad(\regs|registrador~60_q ),
	.cin(gnd),
	.combout(\regs|registrador~1202_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1202 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1202 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~156 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~156 .is_wysiwyg = "true";
defparam \regs|registrador~156 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1203 (
// Equation(s):
// \regs|registrador~1203_combout  = (\memoriaInst|rom~19_combout  & ((\regs|registrador~1202_combout  & ((\regs|registrador~156_q ))) # (!\regs|registrador~1202_combout  & (\regs|registrador~124_q )))) # (!\memoriaInst|rom~19_combout  & 
// (((\regs|registrador~1202_combout ))))

	.dataa(\regs|registrador~124_q ),
	.datab(\memoriaInst|rom~19_combout ),
	.datac(\regs|registrador~1202_combout ),
	.datad(\regs|registrador~156_q ),
	.cin(gnd),
	.combout(\regs|registrador~1203_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1203 .lut_mask = 16'hF838;
defparam \regs|registrador~1203 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[22]~20 (
// Equation(s):
// \regs|saidaA[22]~20_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1203_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1203_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[22]~20_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[22]~20 .lut_mask = 16'h8880;
defparam \regs|saidaA[22]~20 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~220 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~220 .is_wysiwyg = "true";
defparam \regs|registrador~220 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~252 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~252 .is_wysiwyg = "true";
defparam \regs|registrador~252 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~188 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~188 .is_wysiwyg = "true";
defparam \regs|registrador~188 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1198 (
// Equation(s):
// \regs|registrador~1198_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~252_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~188_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~252_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~188_q ),
	.cin(gnd),
	.combout(\regs|registrador~1198_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1198 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1198 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~284 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[22]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~284 .is_wysiwyg = "true";
defparam \regs|registrador~284 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1199 (
// Equation(s):
// \regs|registrador~1199_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1198_combout  & ((\regs|registrador~284_q ))) # (!\regs|registrador~1198_combout  & (\regs|registrador~220_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1198_combout ))))

	.dataa(\regs|registrador~220_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1198_combout ),
	.datad(\regs|registrador~284_q ),
	.cin(gnd),
	.combout(\regs|registrador~1199_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1199 .lut_mask = 16'hF838;
defparam \regs|registrador~1199 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1200 (
// Equation(s):
// \regs|registrador~1200_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~92_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~60_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~92_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~60_q ),
	.cin(gnd),
	.combout(\regs|registrador~1200_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1200 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1200 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1201 (
// Equation(s):
// \regs|registrador~1201_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1200_combout  & ((\regs|registrador~156_q ))) # (!\regs|registrador~1200_combout  & (\regs|registrador~124_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1200_combout ))))

	.dataa(\regs|registrador~124_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1200_combout ),
	.datad(\regs|registrador~156_q ),
	.cin(gnd),
	.combout(\regs|registrador~1201_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1201 .lut_mask = 16'hF838;
defparam \regs|registrador~1201 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[22]~64 (
// Equation(s):
// \mux_Rt_im|Y[22]~64_combout  = (!\mux_Rt_im|Y[31]~48_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1199_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1201_combout )))))

	.dataa(\regs|registrador~1199_combout ),
	.datab(\regs|registrador~1201_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\mux_Rt_im|Y[31]~48_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[22]~64_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[22]~64 .lut_mask = 16'h00AC;
defparam \mux_Rt_im|Y[22]~64 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[21]~21 (
// Equation(s):
// \ula|full_adder|c_out[21]~21_combout  = (\regs|saidaA[21]~21_combout  & ((\ula|full_adder|c_out[20]~20_combout ) # (\mux_Rt_im|Y[21]~65_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[21]~21_combout  & 
// (\ula|full_adder|c_out[20]~20_combout  & (\mux_Rt_im|Y[21]~65_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[21]~65_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[21]~21_combout ),
	.datad(\ula|full_adder|c_out[20]~20_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[21]~21 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux9~0 (
// Equation(s):
// \ula|mux4|Mux9~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[22]~64_combout  $ (((\ula|full_adder|c_out[21]~21_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[22]~64_combout ),
	.datac(\ula|full_adder|c_out[21]~21_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux9~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux9~1 (
// Equation(s):
// \ula|mux4|Mux9~1_combout  = (\regs|saidaA[22]~20_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux9~0_combout ))))) # (!\regs|saidaA[22]~20_combout  & (\ula|mux4|Mux9~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[22]~20_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux9~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux9~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[23]~23 (
// Equation(s):
// \mux_ULA|Y[23]~23_combout  = (\ula|mux4|Mux8~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux8~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[23]~23 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~93 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~93 .is_wysiwyg = "true";
defparam \regs|registrador~93 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~125 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~125 .is_wysiwyg = "true";
defparam \regs|registrador~125 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~61 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~61 .is_wysiwyg = "true";
defparam \regs|registrador~61 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1196 (
// Equation(s):
// \regs|registrador~1196_combout  = (\memoriaInst|rom~21_combout  & (((\memoriaInst|rom~19_combout )))) # (!\memoriaInst|rom~21_combout  & ((\memoriaInst|rom~19_combout  & (\regs|registrador~125_q )) # (!\memoriaInst|rom~19_combout  & 
// ((\regs|registrador~61_q )))))

	.dataa(\memoriaInst|rom~21_combout ),
	.datab(\regs|registrador~125_q ),
	.datac(\memoriaInst|rom~19_combout ),
	.datad(\regs|registrador~61_q ),
	.cin(gnd),
	.combout(\regs|registrador~1196_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1196 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1196 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~157 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~157 .is_wysiwyg = "true";
defparam \regs|registrador~157 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1197 (
// Equation(s):
// \regs|registrador~1197_combout  = (\memoriaInst|rom~21_combout  & ((\regs|registrador~1196_combout  & ((\regs|registrador~157_q ))) # (!\regs|registrador~1196_combout  & (\regs|registrador~93_q )))) # (!\memoriaInst|rom~21_combout  & 
// (((\regs|registrador~1196_combout ))))

	.dataa(\regs|registrador~93_q ),
	.datab(\memoriaInst|rom~21_combout ),
	.datac(\regs|registrador~1196_combout ),
	.datad(\regs|registrador~157_q ),
	.cin(gnd),
	.combout(\regs|registrador~1197_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1197 .lut_mask = 16'hF838;
defparam \regs|registrador~1197 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[23]~19 (
// Equation(s):
// \regs|saidaA[23]~19_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1197_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1197_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[23]~19_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[23]~19 .lut_mask = 16'h8880;
defparam \regs|saidaA[23]~19 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~221 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~221 .is_wysiwyg = "true";
defparam \regs|registrador~221 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~253 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~253 .is_wysiwyg = "true";
defparam \regs|registrador~253 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~189 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~189 .is_wysiwyg = "true";
defparam \regs|registrador~189 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1192 (
// Equation(s):
// \regs|registrador~1192_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~253_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~189_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~253_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~189_q ),
	.cin(gnd),
	.combout(\regs|registrador~1192_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1192 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1192 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~285 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[23]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~285 .is_wysiwyg = "true";
defparam \regs|registrador~285 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1193 (
// Equation(s):
// \regs|registrador~1193_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1192_combout  & ((\regs|registrador~285_q ))) # (!\regs|registrador~1192_combout  & (\regs|registrador~221_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1192_combout ))))

	.dataa(\regs|registrador~221_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1192_combout ),
	.datad(\regs|registrador~285_q ),
	.cin(gnd),
	.combout(\regs|registrador~1193_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1193 .lut_mask = 16'hF838;
defparam \regs|registrador~1193 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1194 (
// Equation(s):
// \regs|registrador~1194_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~93_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~61_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~93_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~61_q ),
	.cin(gnd),
	.combout(\regs|registrador~1194_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1194 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1194 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1195 (
// Equation(s):
// \regs|registrador~1195_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1194_combout  & ((\regs|registrador~157_q ))) # (!\regs|registrador~1194_combout  & (\regs|registrador~125_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1194_combout ))))

	.dataa(\regs|registrador~125_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1194_combout ),
	.datad(\regs|registrador~157_q ),
	.cin(gnd),
	.combout(\regs|registrador~1195_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1195 .lut_mask = 16'hF838;
defparam \regs|registrador~1195 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[23]~63 (
// Equation(s):
// \mux_Rt_im|Y[23]~63_combout  = (!\mux_Rt_im|Y[31]~48_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1193_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1195_combout )))))

	.dataa(\regs|registrador~1193_combout ),
	.datab(\regs|registrador~1195_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\mux_Rt_im|Y[31]~48_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[23]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[23]~63 .lut_mask = 16'h00AC;
defparam \mux_Rt_im|Y[23]~63 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[22]~22 (
// Equation(s):
// \ula|full_adder|c_out[22]~22_combout  = (\regs|saidaA[22]~20_combout  & ((\ula|full_adder|c_out[21]~21_combout ) # (\mux_Rt_im|Y[22]~64_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[22]~20_combout  & 
// (\ula|full_adder|c_out[21]~21_combout  & (\mux_Rt_im|Y[22]~64_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[22]~64_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[22]~20_combout ),
	.datad(\ula|full_adder|c_out[21]~21_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[22]~22 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux8~0 (
// Equation(s):
// \ula|mux4|Mux8~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[23]~63_combout  $ (((\ula|full_adder|c_out[22]~22_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[23]~63_combout ),
	.datac(\ula|full_adder|c_out[22]~22_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux8~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux8~1 (
// Equation(s):
// \ula|mux4|Mux8~1_combout  = (\regs|saidaA[23]~19_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux8~0_combout ))))) # (!\regs|saidaA[23]~19_combout  & (\ula|mux4|Mux8~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[23]~19_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux8~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux8~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[24]~24 (
// Equation(s):
// \mux_ULA|Y[24]~24_combout  = (\ula|mux4|Mux7~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux7~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[24]~24 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~126 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~126 .is_wysiwyg = "true";
defparam \regs|registrador~126 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~94 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~94 .is_wysiwyg = "true";
defparam \regs|registrador~94 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~62 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~62 .is_wysiwyg = "true";
defparam \regs|registrador~62 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1190 (
// Equation(s):
// \regs|registrador~1190_combout  = (\memoriaInst|rom~19_combout  & (((\memoriaInst|rom~21_combout )))) # (!\memoriaInst|rom~19_combout  & ((\memoriaInst|rom~21_combout  & (\regs|registrador~94_q )) # (!\memoriaInst|rom~21_combout  & 
// ((\regs|registrador~62_q )))))

	.dataa(\memoriaInst|rom~19_combout ),
	.datab(\regs|registrador~94_q ),
	.datac(\memoriaInst|rom~21_combout ),
	.datad(\regs|registrador~62_q ),
	.cin(gnd),
	.combout(\regs|registrador~1190_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1190 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1190 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~158 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~158 .is_wysiwyg = "true";
defparam \regs|registrador~158 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1191 (
// Equation(s):
// \regs|registrador~1191_combout  = (\memoriaInst|rom~19_combout  & ((\regs|registrador~1190_combout  & ((\regs|registrador~158_q ))) # (!\regs|registrador~1190_combout  & (\regs|registrador~126_q )))) # (!\memoriaInst|rom~19_combout  & 
// (((\regs|registrador~1190_combout ))))

	.dataa(\regs|registrador~126_q ),
	.datab(\memoriaInst|rom~19_combout ),
	.datac(\regs|registrador~1190_combout ),
	.datad(\regs|registrador~158_q ),
	.cin(gnd),
	.combout(\regs|registrador~1191_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1191 .lut_mask = 16'hF838;
defparam \regs|registrador~1191 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[24]~18 (
// Equation(s):
// \regs|saidaA[24]~18_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1191_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1191_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[24]~18_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[24]~18 .lut_mask = 16'h8880;
defparam \regs|saidaA[24]~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~222 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~222 .is_wysiwyg = "true";
defparam \regs|registrador~222 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~254 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~254 .is_wysiwyg = "true";
defparam \regs|registrador~254 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~190 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~190 .is_wysiwyg = "true";
defparam \regs|registrador~190 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1186 (
// Equation(s):
// \regs|registrador~1186_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~254_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~190_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~254_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~190_q ),
	.cin(gnd),
	.combout(\regs|registrador~1186_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1186 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1186 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~286 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[24]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~286 .is_wysiwyg = "true";
defparam \regs|registrador~286 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1187 (
// Equation(s):
// \regs|registrador~1187_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1186_combout  & ((\regs|registrador~286_q ))) # (!\regs|registrador~1186_combout  & (\regs|registrador~222_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1186_combout ))))

	.dataa(\regs|registrador~222_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1186_combout ),
	.datad(\regs|registrador~286_q ),
	.cin(gnd),
	.combout(\regs|registrador~1187_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1187 .lut_mask = 16'hF838;
defparam \regs|registrador~1187 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1188 (
// Equation(s):
// \regs|registrador~1188_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~94_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~62_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~94_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~62_q ),
	.cin(gnd),
	.combout(\regs|registrador~1188_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1188 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1188 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1189 (
// Equation(s):
// \regs|registrador~1189_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1188_combout  & ((\regs|registrador~158_q ))) # (!\regs|registrador~1188_combout  & (\regs|registrador~126_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1188_combout ))))

	.dataa(\regs|registrador~126_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1188_combout ),
	.datad(\regs|registrador~158_q ),
	.cin(gnd),
	.combout(\regs|registrador~1189_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1189 .lut_mask = 16'hF838;
defparam \regs|registrador~1189 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[24]~62 (
// Equation(s):
// \mux_Rt_im|Y[24]~62_combout  = (!\mux_Rt_im|Y[31]~48_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1187_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1189_combout )))))

	.dataa(\regs|registrador~1187_combout ),
	.datab(\regs|registrador~1189_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\mux_Rt_im|Y[31]~48_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[24]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[24]~62 .lut_mask = 16'h00AC;
defparam \mux_Rt_im|Y[24]~62 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[23]~23 (
// Equation(s):
// \ula|full_adder|c_out[23]~23_combout  = (\regs|saidaA[23]~19_combout  & ((\ula|full_adder|c_out[22]~22_combout ) # (\mux_Rt_im|Y[23]~63_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[23]~19_combout  & 
// (\ula|full_adder|c_out[22]~22_combout  & (\mux_Rt_im|Y[23]~63_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[23]~63_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[23]~19_combout ),
	.datad(\ula|full_adder|c_out[22]~22_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[23]~23 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux7~0 (
// Equation(s):
// \ula|mux4|Mux7~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[24]~62_combout  $ (((\ula|full_adder|c_out[23]~23_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[24]~62_combout ),
	.datac(\ula|full_adder|c_out[23]~23_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux7~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux7~1 (
// Equation(s):
// \ula|mux4|Mux7~1_combout  = (\regs|saidaA[24]~18_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux7~0_combout ))))) # (!\regs|saidaA[24]~18_combout  & (\ula|mux4|Mux7~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[24]~18_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux7~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux7~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \and_beq~7 (
// Equation(s):
// \and_beq~7_combout  = (!\ula|mux4|Mux10~1_combout  & (!\ula|mux4|Mux9~1_combout  & (!\ula|mux4|Mux8~1_combout  & !\ula|mux4|Mux7~1_combout )))

	.dataa(\ula|mux4|Mux10~1_combout ),
	.datab(\ula|mux4|Mux9~1_combout ),
	.datac(\ula|mux4|Mux8~1_combout ),
	.datad(\ula|mux4|Mux7~1_combout ),
	.cin(gnd),
	.combout(\and_beq~7_combout ),
	.cout());
// synopsys translate_off
defparam \and_beq~7 .lut_mask = 16'h0001;
defparam \and_beq~7 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \and_beq~8 (
// Equation(s):
// \and_beq~8_combout  = (\and_beq~6_combout  & \and_beq~7_combout )

	.dataa(\and_beq~6_combout ),
	.datab(\and_beq~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\and_beq~8_combout ),
	.cout());
// synopsys translate_off
defparam \and_beq~8 .lut_mask = 16'h8888;
defparam \and_beq~8 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[25]~25 (
// Equation(s):
// \mux_ULA|Y[25]~25_combout  = (\ula|mux4|Mux6~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux6~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[25]~25 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~95 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~95 .is_wysiwyg = "true";
defparam \regs|registrador~95 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~127 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~127 .is_wysiwyg = "true";
defparam \regs|registrador~127 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~63 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~63 .is_wysiwyg = "true";
defparam \regs|registrador~63 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1184 (
// Equation(s):
// \regs|registrador~1184_combout  = (\memoriaInst|rom~21_combout  & (((\memoriaInst|rom~19_combout )))) # (!\memoriaInst|rom~21_combout  & ((\memoriaInst|rom~19_combout  & (\regs|registrador~127_q )) # (!\memoriaInst|rom~19_combout  & 
// ((\regs|registrador~63_q )))))

	.dataa(\memoriaInst|rom~21_combout ),
	.datab(\regs|registrador~127_q ),
	.datac(\memoriaInst|rom~19_combout ),
	.datad(\regs|registrador~63_q ),
	.cin(gnd),
	.combout(\regs|registrador~1184_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1184 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1184 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~159 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~159 .is_wysiwyg = "true";
defparam \regs|registrador~159 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1185 (
// Equation(s):
// \regs|registrador~1185_combout  = (\memoriaInst|rom~21_combout  & ((\regs|registrador~1184_combout  & ((\regs|registrador~159_q ))) # (!\regs|registrador~1184_combout  & (\regs|registrador~95_q )))) # (!\memoriaInst|rom~21_combout  & 
// (((\regs|registrador~1184_combout ))))

	.dataa(\regs|registrador~95_q ),
	.datab(\memoriaInst|rom~21_combout ),
	.datac(\regs|registrador~1184_combout ),
	.datad(\regs|registrador~159_q ),
	.cin(gnd),
	.combout(\regs|registrador~1185_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1185 .lut_mask = 16'hF838;
defparam \regs|registrador~1185 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[25]~17 (
// Equation(s):
// \regs|saidaA[25]~17_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1185_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1185_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[25]~17_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[25]~17 .lut_mask = 16'h8880;
defparam \regs|saidaA[25]~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~223 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~223 .is_wysiwyg = "true";
defparam \regs|registrador~223 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~255 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~255 .is_wysiwyg = "true";
defparam \regs|registrador~255 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~191 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~191 .is_wysiwyg = "true";
defparam \regs|registrador~191 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1180 (
// Equation(s):
// \regs|registrador~1180_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~255_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~191_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~255_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~191_q ),
	.cin(gnd),
	.combout(\regs|registrador~1180_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1180 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1180 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~287 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[25]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~287 .is_wysiwyg = "true";
defparam \regs|registrador~287 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1181 (
// Equation(s):
// \regs|registrador~1181_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1180_combout  & ((\regs|registrador~287_q ))) # (!\regs|registrador~1180_combout  & (\regs|registrador~223_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1180_combout ))))

	.dataa(\regs|registrador~223_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1180_combout ),
	.datad(\regs|registrador~287_q ),
	.cin(gnd),
	.combout(\regs|registrador~1181_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1181 .lut_mask = 16'hF838;
defparam \regs|registrador~1181 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1182 (
// Equation(s):
// \regs|registrador~1182_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~95_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~63_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~95_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~63_q ),
	.cin(gnd),
	.combout(\regs|registrador~1182_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1182 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1182 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1183 (
// Equation(s):
// \regs|registrador~1183_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1182_combout  & ((\regs|registrador~159_q ))) # (!\regs|registrador~1182_combout  & (\regs|registrador~127_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1182_combout ))))

	.dataa(\regs|registrador~127_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1182_combout ),
	.datad(\regs|registrador~159_q ),
	.cin(gnd),
	.combout(\regs|registrador~1183_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1183 .lut_mask = 16'hF838;
defparam \regs|registrador~1183 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[25]~61 (
// Equation(s):
// \mux_Rt_im|Y[25]~61_combout  = (!\mux_Rt_im|Y[31]~48_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1181_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1183_combout )))))

	.dataa(\regs|registrador~1181_combout ),
	.datab(\regs|registrador~1183_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\mux_Rt_im|Y[31]~48_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[25]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[25]~61 .lut_mask = 16'h00AC;
defparam \mux_Rt_im|Y[25]~61 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[24]~24 (
// Equation(s):
// \ula|full_adder|c_out[24]~24_combout  = (\regs|saidaA[24]~18_combout  & ((\ula|full_adder|c_out[23]~23_combout ) # (\mux_Rt_im|Y[24]~62_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[24]~18_combout  & 
// (\ula|full_adder|c_out[23]~23_combout  & (\mux_Rt_im|Y[24]~62_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[24]~62_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[24]~18_combout ),
	.datad(\ula|full_adder|c_out[23]~23_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[24]~24 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux6~0 (
// Equation(s):
// \ula|mux4|Mux6~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[25]~61_combout  $ (((\ula|full_adder|c_out[24]~24_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[25]~61_combout ),
	.datac(\ula|full_adder|c_out[24]~24_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux6~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux6~1 (
// Equation(s):
// \ula|mux4|Mux6~1_combout  = (\regs|saidaA[25]~17_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux6~0_combout ))))) # (!\regs|saidaA[25]~17_combout  & (\ula|mux4|Mux6~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[25]~17_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux6~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux6~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[26]~26 (
// Equation(s):
// \mux_ULA|Y[26]~26_combout  = (\ula|mux4|Mux5~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux5~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[26]~26 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~128 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~128 .is_wysiwyg = "true";
defparam \regs|registrador~128 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~96 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~96 .is_wysiwyg = "true";
defparam \regs|registrador~96 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~64 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~64 .is_wysiwyg = "true";
defparam \regs|registrador~64 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1178 (
// Equation(s):
// \regs|registrador~1178_combout  = (\memoriaInst|rom~19_combout  & (((\memoriaInst|rom~21_combout )))) # (!\memoriaInst|rom~19_combout  & ((\memoriaInst|rom~21_combout  & (\regs|registrador~96_q )) # (!\memoriaInst|rom~21_combout  & 
// ((\regs|registrador~64_q )))))

	.dataa(\memoriaInst|rom~19_combout ),
	.datab(\regs|registrador~96_q ),
	.datac(\memoriaInst|rom~21_combout ),
	.datad(\regs|registrador~64_q ),
	.cin(gnd),
	.combout(\regs|registrador~1178_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1178 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1178 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~160 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~160 .is_wysiwyg = "true";
defparam \regs|registrador~160 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1179 (
// Equation(s):
// \regs|registrador~1179_combout  = (\memoriaInst|rom~19_combout  & ((\regs|registrador~1178_combout  & ((\regs|registrador~160_q ))) # (!\regs|registrador~1178_combout  & (\regs|registrador~128_q )))) # (!\memoriaInst|rom~19_combout  & 
// (((\regs|registrador~1178_combout ))))

	.dataa(\regs|registrador~128_q ),
	.datab(\memoriaInst|rom~19_combout ),
	.datac(\regs|registrador~1178_combout ),
	.datad(\regs|registrador~160_q ),
	.cin(gnd),
	.combout(\regs|registrador~1179_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1179 .lut_mask = 16'hF838;
defparam \regs|registrador~1179 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[26]~16 (
// Equation(s):
// \regs|saidaA[26]~16_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1179_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1179_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[26]~16_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[26]~16 .lut_mask = 16'h8880;
defparam \regs|saidaA[26]~16 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~224 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~224 .is_wysiwyg = "true";
defparam \regs|registrador~224 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~256 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~256 .is_wysiwyg = "true";
defparam \regs|registrador~256 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~192 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~192 .is_wysiwyg = "true";
defparam \regs|registrador~192 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1174 (
// Equation(s):
// \regs|registrador~1174_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~256_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~192_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~256_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~192_q ),
	.cin(gnd),
	.combout(\regs|registrador~1174_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1174 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1174 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~288 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[26]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~288 .is_wysiwyg = "true";
defparam \regs|registrador~288 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1175 (
// Equation(s):
// \regs|registrador~1175_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1174_combout  & ((\regs|registrador~288_q ))) # (!\regs|registrador~1174_combout  & (\regs|registrador~224_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1174_combout ))))

	.dataa(\regs|registrador~224_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1174_combout ),
	.datad(\regs|registrador~288_q ),
	.cin(gnd),
	.combout(\regs|registrador~1175_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1175 .lut_mask = 16'hF838;
defparam \regs|registrador~1175 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1176 (
// Equation(s):
// \regs|registrador~1176_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~96_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~64_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~96_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~64_q ),
	.cin(gnd),
	.combout(\regs|registrador~1176_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1176 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1176 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1177 (
// Equation(s):
// \regs|registrador~1177_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1176_combout  & ((\regs|registrador~160_q ))) # (!\regs|registrador~1176_combout  & (\regs|registrador~128_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1176_combout ))))

	.dataa(\regs|registrador~128_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1176_combout ),
	.datad(\regs|registrador~160_q ),
	.cin(gnd),
	.combout(\regs|registrador~1177_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1177 .lut_mask = 16'hF838;
defparam \regs|registrador~1177 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[26]~60 (
// Equation(s):
// \mux_Rt_im|Y[26]~60_combout  = (!\mux_Rt_im|Y[31]~48_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1175_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1177_combout )))))

	.dataa(\regs|registrador~1175_combout ),
	.datab(\regs|registrador~1177_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\mux_Rt_im|Y[31]~48_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[26]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[26]~60 .lut_mask = 16'h00AC;
defparam \mux_Rt_im|Y[26]~60 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[25]~25 (
// Equation(s):
// \ula|full_adder|c_out[25]~25_combout  = (\regs|saidaA[25]~17_combout  & ((\ula|full_adder|c_out[24]~24_combout ) # (\mux_Rt_im|Y[25]~61_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[25]~17_combout  & 
// (\ula|full_adder|c_out[24]~24_combout  & (\mux_Rt_im|Y[25]~61_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[25]~61_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[25]~17_combout ),
	.datad(\ula|full_adder|c_out[24]~24_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[25]~25 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux5~0 (
// Equation(s):
// \ula|mux4|Mux5~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[26]~60_combout  $ (((\ula|full_adder|c_out[25]~25_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[26]~60_combout ),
	.datac(\ula|full_adder|c_out[25]~25_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux5~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux5~1 (
// Equation(s):
// \ula|mux4|Mux5~1_combout  = (\regs|saidaA[26]~16_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux5~0_combout ))))) # (!\regs|saidaA[26]~16_combout  & (\ula|mux4|Mux5~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[26]~16_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux5~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux5~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[27]~27 (
// Equation(s):
// \mux_ULA|Y[27]~27_combout  = (\ula|mux4|Mux4~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux4~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[27]~27 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~97 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~97 .is_wysiwyg = "true";
defparam \regs|registrador~97 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~129 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~129 .is_wysiwyg = "true";
defparam \regs|registrador~129 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~65 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~65 .is_wysiwyg = "true";
defparam \regs|registrador~65 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1172 (
// Equation(s):
// \regs|registrador~1172_combout  = (\memoriaInst|rom~21_combout  & (((\memoriaInst|rom~19_combout )))) # (!\memoriaInst|rom~21_combout  & ((\memoriaInst|rom~19_combout  & (\regs|registrador~129_q )) # (!\memoriaInst|rom~19_combout  & 
// ((\regs|registrador~65_q )))))

	.dataa(\memoriaInst|rom~21_combout ),
	.datab(\regs|registrador~129_q ),
	.datac(\memoriaInst|rom~19_combout ),
	.datad(\regs|registrador~65_q ),
	.cin(gnd),
	.combout(\regs|registrador~1172_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1172 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1172 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~161 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~161 .is_wysiwyg = "true";
defparam \regs|registrador~161 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1173 (
// Equation(s):
// \regs|registrador~1173_combout  = (\memoriaInst|rom~21_combout  & ((\regs|registrador~1172_combout  & ((\regs|registrador~161_q ))) # (!\regs|registrador~1172_combout  & (\regs|registrador~97_q )))) # (!\memoriaInst|rom~21_combout  & 
// (((\regs|registrador~1172_combout ))))

	.dataa(\regs|registrador~97_q ),
	.datab(\memoriaInst|rom~21_combout ),
	.datac(\regs|registrador~1172_combout ),
	.datad(\regs|registrador~161_q ),
	.cin(gnd),
	.combout(\regs|registrador~1173_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1173 .lut_mask = 16'hF838;
defparam \regs|registrador~1173 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[27]~15 (
// Equation(s):
// \regs|saidaA[27]~15_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1173_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1173_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[27]~15_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[27]~15 .lut_mask = 16'h8880;
defparam \regs|saidaA[27]~15 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~225 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~225 .is_wysiwyg = "true";
defparam \regs|registrador~225 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~257 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~257 .is_wysiwyg = "true";
defparam \regs|registrador~257 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~193 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~193 .is_wysiwyg = "true";
defparam \regs|registrador~193 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1168 (
// Equation(s):
// \regs|registrador~1168_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~257_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~193_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~257_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~193_q ),
	.cin(gnd),
	.combout(\regs|registrador~1168_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1168 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1168 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~289 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[27]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~289 .is_wysiwyg = "true";
defparam \regs|registrador~289 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1169 (
// Equation(s):
// \regs|registrador~1169_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1168_combout  & ((\regs|registrador~289_q ))) # (!\regs|registrador~1168_combout  & (\regs|registrador~225_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1168_combout ))))

	.dataa(\regs|registrador~225_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1168_combout ),
	.datad(\regs|registrador~289_q ),
	.cin(gnd),
	.combout(\regs|registrador~1169_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1169 .lut_mask = 16'hF838;
defparam \regs|registrador~1169 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1170 (
// Equation(s):
// \regs|registrador~1170_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~97_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~65_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~97_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~65_q ),
	.cin(gnd),
	.combout(\regs|registrador~1170_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1170 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1170 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1171 (
// Equation(s):
// \regs|registrador~1171_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1170_combout  & ((\regs|registrador~161_q ))) # (!\regs|registrador~1170_combout  & (\regs|registrador~129_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1170_combout ))))

	.dataa(\regs|registrador~129_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1170_combout ),
	.datad(\regs|registrador~161_q ),
	.cin(gnd),
	.combout(\regs|registrador~1171_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1171 .lut_mask = 16'hF838;
defparam \regs|registrador~1171 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[27]~59 (
// Equation(s):
// \mux_Rt_im|Y[27]~59_combout  = (!\mux_Rt_im|Y[31]~48_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1169_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1171_combout )))))

	.dataa(\regs|registrador~1169_combout ),
	.datab(\regs|registrador~1171_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\mux_Rt_im|Y[31]~48_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[27]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[27]~59 .lut_mask = 16'h00AC;
defparam \mux_Rt_im|Y[27]~59 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[26]~26 (
// Equation(s):
// \ula|full_adder|c_out[26]~26_combout  = (\regs|saidaA[26]~16_combout  & ((\ula|full_adder|c_out[25]~25_combout ) # (\mux_Rt_im|Y[26]~60_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[26]~16_combout  & 
// (\ula|full_adder|c_out[25]~25_combout  & (\mux_Rt_im|Y[26]~60_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[26]~60_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[26]~16_combout ),
	.datad(\ula|full_adder|c_out[25]~25_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[26]~26 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux4~0 (
// Equation(s):
// \ula|mux4|Mux4~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[27]~59_combout  $ (((\ula|full_adder|c_out[26]~26_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[27]~59_combout ),
	.datac(\ula|full_adder|c_out[26]~26_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux4~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux4~1 (
// Equation(s):
// \ula|mux4|Mux4~1_combout  = (\regs|saidaA[27]~15_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux4~0_combout ))))) # (!\regs|saidaA[27]~15_combout  & (\ula|mux4|Mux4~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[27]~15_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux4~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux4~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[28]~28 (
// Equation(s):
// \mux_ULA|Y[28]~28_combout  = (\ula|mux4|Mux3~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux3~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[28]~28 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~130 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~130 .is_wysiwyg = "true";
defparam \regs|registrador~130 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~98 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~98 .is_wysiwyg = "true";
defparam \regs|registrador~98 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~66 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~66 .is_wysiwyg = "true";
defparam \regs|registrador~66 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1166 (
// Equation(s):
// \regs|registrador~1166_combout  = (\memoriaInst|rom~19_combout  & (((\memoriaInst|rom~21_combout )))) # (!\memoriaInst|rom~19_combout  & ((\memoriaInst|rom~21_combout  & (\regs|registrador~98_q )) # (!\memoriaInst|rom~21_combout  & 
// ((\regs|registrador~66_q )))))

	.dataa(\memoriaInst|rom~19_combout ),
	.datab(\regs|registrador~98_q ),
	.datac(\memoriaInst|rom~21_combout ),
	.datad(\regs|registrador~66_q ),
	.cin(gnd),
	.combout(\regs|registrador~1166_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1166 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1166 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~162 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~162 .is_wysiwyg = "true";
defparam \regs|registrador~162 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1167 (
// Equation(s):
// \regs|registrador~1167_combout  = (\memoriaInst|rom~19_combout  & ((\regs|registrador~1166_combout  & ((\regs|registrador~162_q ))) # (!\regs|registrador~1166_combout  & (\regs|registrador~130_q )))) # (!\memoriaInst|rom~19_combout  & 
// (((\regs|registrador~1166_combout ))))

	.dataa(\regs|registrador~130_q ),
	.datab(\memoriaInst|rom~19_combout ),
	.datac(\regs|registrador~1166_combout ),
	.datad(\regs|registrador~162_q ),
	.cin(gnd),
	.combout(\regs|registrador~1167_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1167 .lut_mask = 16'hF838;
defparam \regs|registrador~1167 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[28]~14 (
// Equation(s):
// \regs|saidaA[28]~14_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1167_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1167_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[28]~14_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[28]~14 .lut_mask = 16'h8880;
defparam \regs|saidaA[28]~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~226 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~226 .is_wysiwyg = "true";
defparam \regs|registrador~226 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~258 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~258 .is_wysiwyg = "true";
defparam \regs|registrador~258 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~194 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~194 .is_wysiwyg = "true";
defparam \regs|registrador~194 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1162 (
// Equation(s):
// \regs|registrador~1162_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~258_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~194_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~258_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~194_q ),
	.cin(gnd),
	.combout(\regs|registrador~1162_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1162 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1162 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~290 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[28]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~290 .is_wysiwyg = "true";
defparam \regs|registrador~290 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1163 (
// Equation(s):
// \regs|registrador~1163_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1162_combout  & ((\regs|registrador~290_q ))) # (!\regs|registrador~1162_combout  & (\regs|registrador~226_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1162_combout ))))

	.dataa(\regs|registrador~226_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1162_combout ),
	.datad(\regs|registrador~290_q ),
	.cin(gnd),
	.combout(\regs|registrador~1163_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1163 .lut_mask = 16'hF838;
defparam \regs|registrador~1163 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1164 (
// Equation(s):
// \regs|registrador~1164_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~98_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~66_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~98_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~66_q ),
	.cin(gnd),
	.combout(\regs|registrador~1164_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1164 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1164 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1165 (
// Equation(s):
// \regs|registrador~1165_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1164_combout  & ((\regs|registrador~162_q ))) # (!\regs|registrador~1164_combout  & (\regs|registrador~130_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1164_combout ))))

	.dataa(\regs|registrador~130_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1164_combout ),
	.datad(\regs|registrador~162_q ),
	.cin(gnd),
	.combout(\regs|registrador~1165_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1165 .lut_mask = 16'hF838;
defparam \regs|registrador~1165 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[28]~58 (
// Equation(s):
// \mux_Rt_im|Y[28]~58_combout  = (!\mux_Rt_im|Y[31]~48_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1163_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1165_combout )))))

	.dataa(\regs|registrador~1163_combout ),
	.datab(\regs|registrador~1165_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\mux_Rt_im|Y[31]~48_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[28]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[28]~58 .lut_mask = 16'h00AC;
defparam \mux_Rt_im|Y[28]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[27]~27 (
// Equation(s):
// \ula|full_adder|c_out[27]~27_combout  = (\regs|saidaA[27]~15_combout  & ((\ula|full_adder|c_out[26]~26_combout ) # (\mux_Rt_im|Y[27]~59_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[27]~15_combout  & 
// (\ula|full_adder|c_out[26]~26_combout  & (\mux_Rt_im|Y[27]~59_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[27]~59_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[27]~15_combout ),
	.datad(\ula|full_adder|c_out[26]~26_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[27]~27 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux3~0 (
// Equation(s):
// \ula|mux4|Mux3~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[28]~58_combout  $ (((\ula|full_adder|c_out[27]~27_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[28]~58_combout ),
	.datac(\ula|full_adder|c_out[27]~27_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux3~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux3~1 (
// Equation(s):
// \ula|mux4|Mux3~1_combout  = (\regs|saidaA[28]~14_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux3~0_combout ))))) # (!\regs|saidaA[28]~14_combout  & (\ula|mux4|Mux3~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[28]~14_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux3~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux3~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \and_beq~9 (
// Equation(s):
// \and_beq~9_combout  = (!\ula|mux4|Mux6~1_combout  & (!\ula|mux4|Mux5~1_combout  & (!\ula|mux4|Mux4~1_combout  & !\ula|mux4|Mux3~1_combout )))

	.dataa(\ula|mux4|Mux6~1_combout ),
	.datab(\ula|mux4|Mux5~1_combout ),
	.datac(\ula|mux4|Mux4~1_combout ),
	.datad(\ula|mux4|Mux3~1_combout ),
	.cin(gnd),
	.combout(\and_beq~9_combout ),
	.cout());
// synopsys translate_off
defparam \and_beq~9 .lut_mask = 16'h0001;
defparam \and_beq~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux2B|Y[0]~2 (
// Equation(s):
// \ula|mux2B|Y[0]~2_combout  = \mux_Rt_im|Y[0]~78_combout  $ (((!\ula_ctrl|ula_ctrl~53_combout  & !\ula_ctrl|ula_ctrl[1]~57_combout )))

	.dataa(\ula_ctrl|ula_ctrl~53_combout ),
	.datab(\ula_ctrl|ula_ctrl[1]~57_combout ),
	.datac(\mux_Rt_im|Y[0]~78_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ula|mux2B|Y[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux2B|Y[0]~2 .lut_mask = 16'hE1E1;
defparam \ula|mux2B|Y[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux31~0 (
// Equation(s):
// \ula|mux4|Mux31~0_combout  = (\regs|saidaA[0]~2_combout  & ((\ula_ctrl|ula_ctrl[0]~58_combout ) # ((\ula|mux2B|Y[0]~2_combout  & !\ula_ctrl|ula_ctrl[1]~54_combout )))) # (!\regs|saidaA[0]~2_combout  & (\ula_ctrl|ula_ctrl[0]~58_combout  & 
// ((\ula|mux2B|Y[0]~2_combout ) # (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\regs|saidaA[0]~2_combout ),
	.datab(\ula|mux2B|Y[0]~2_combout ),
	.datac(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux31~0 .lut_mask = 16'hF0E8;
defparam \ula|mux4|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~229 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~229 .is_wysiwyg = "true";
defparam \regs|registrador~229 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~261 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~261 .is_wysiwyg = "true";
defparam \regs|registrador~261 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~197 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~197 .is_wysiwyg = "true";
defparam \regs|registrador~197 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1146 (
// Equation(s):
// \regs|registrador~1146_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~261_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~197_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~261_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~197_q ),
	.cin(gnd),
	.combout(\regs|registrador~1146_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1146 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1146 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~293 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~293 .is_wysiwyg = "true";
defparam \regs|registrador~293 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1147 (
// Equation(s):
// \regs|registrador~1147_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1146_combout  & ((\regs|registrador~293_q ))) # (!\regs|registrador~1146_combout  & (\regs|registrador~229_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1146_combout ))))

	.dataa(\regs|registrador~229_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1146_combout ),
	.datad(\regs|registrador~293_q ),
	.cin(gnd),
	.combout(\regs|registrador~1147_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1147 .lut_mask = 16'hF838;
defparam \regs|registrador~1147 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~133 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~133 .is_wysiwyg = "true";
defparam \regs|registrador~133 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~69 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~69 .is_wysiwyg = "true";
defparam \regs|registrador~69 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1148 (
// Equation(s):
// \regs|registrador~1148_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~101_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~69_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~101_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~69_q ),
	.cin(gnd),
	.combout(\regs|registrador~1148_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1148 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1148 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~165 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~165 .is_wysiwyg = "true";
defparam \regs|registrador~165 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1149 (
// Equation(s):
// \regs|registrador~1149_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1148_combout  & ((\regs|registrador~165_q ))) # (!\regs|registrador~1148_combout  & (\regs|registrador~133_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1148_combout ))))

	.dataa(\regs|registrador~133_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1148_combout ),
	.datad(\regs|registrador~165_q ),
	.cin(gnd),
	.combout(\regs|registrador~1149_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1149 .lut_mask = 16'hF838;
defparam \regs|registrador~1149 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[31]~55 (
// Equation(s):
// \mux_Rt_im|Y[31]~55_combout  = (!\mux_Rt_im|Y[31]~48_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1147_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1149_combout )))))

	.dataa(\regs|registrador~1147_combout ),
	.datab(\regs|registrador~1149_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\mux_Rt_im|Y[31]~48_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[31]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[31]~55 .lut_mask = 16'h00AC;
defparam \mux_Rt_im|Y[31]~55 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~132 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~132 .is_wysiwyg = "true";
defparam \regs|registrador~132 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~100 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~100 .is_wysiwyg = "true";
defparam \regs|registrador~100 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~68 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~68 .is_wysiwyg = "true";
defparam \regs|registrador~68 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1154 (
// Equation(s):
// \regs|registrador~1154_combout  = (\memoriaInst|rom~19_combout  & (((\memoriaInst|rom~21_combout )))) # (!\memoriaInst|rom~19_combout  & ((\memoriaInst|rom~21_combout  & (\regs|registrador~100_q )) # (!\memoriaInst|rom~21_combout  & 
// ((\regs|registrador~68_q )))))

	.dataa(\memoriaInst|rom~19_combout ),
	.datab(\regs|registrador~100_q ),
	.datac(\memoriaInst|rom~21_combout ),
	.datad(\regs|registrador~68_q ),
	.cin(gnd),
	.combout(\regs|registrador~1154_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1154 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1154 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~164 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~164 .is_wysiwyg = "true";
defparam \regs|registrador~164 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1155 (
// Equation(s):
// \regs|registrador~1155_combout  = (\memoriaInst|rom~19_combout  & ((\regs|registrador~1154_combout  & ((\regs|registrador~164_q ))) # (!\regs|registrador~1154_combout  & (\regs|registrador~132_q )))) # (!\memoriaInst|rom~19_combout  & 
// (((\regs|registrador~1154_combout ))))

	.dataa(\regs|registrador~132_q ),
	.datab(\memoriaInst|rom~19_combout ),
	.datac(\regs|registrador~1154_combout ),
	.datad(\regs|registrador~164_q ),
	.cin(gnd),
	.combout(\regs|registrador~1155_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1155 .lut_mask = 16'hF838;
defparam \regs|registrador~1155 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[30]~12 (
// Equation(s):
// \regs|saidaA[30]~12_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1155_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1155_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[30]~12_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[30]~12 .lut_mask = 16'h8880;
defparam \regs|saidaA[30]~12 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~99 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~99 .is_wysiwyg = "true";
defparam \regs|registrador~99 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~131 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1278_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~131 .is_wysiwyg = "true";
defparam \regs|registrador~131 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~67 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1280_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~67 .is_wysiwyg = "true";
defparam \regs|registrador~67 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1160 (
// Equation(s):
// \regs|registrador~1160_combout  = (\memoriaInst|rom~21_combout  & (((\memoriaInst|rom~19_combout )))) # (!\memoriaInst|rom~21_combout  & ((\memoriaInst|rom~19_combout  & (\regs|registrador~131_q )) # (!\memoriaInst|rom~19_combout  & 
// ((\regs|registrador~67_q )))))

	.dataa(\memoriaInst|rom~21_combout ),
	.datab(\regs|registrador~131_q ),
	.datac(\memoriaInst|rom~19_combout ),
	.datad(\regs|registrador~67_q ),
	.cin(gnd),
	.combout(\regs|registrador~1160_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1160 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1160 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~163 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1281_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~163 .is_wysiwyg = "true";
defparam \regs|registrador~163 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1161 (
// Equation(s):
// \regs|registrador~1161_combout  = (\memoriaInst|rom~21_combout  & ((\regs|registrador~1160_combout  & ((\regs|registrador~163_q ))) # (!\regs|registrador~1160_combout  & (\regs|registrador~99_q )))) # (!\memoriaInst|rom~21_combout  & 
// (((\regs|registrador~1160_combout ))))

	.dataa(\regs|registrador~99_q ),
	.datab(\memoriaInst|rom~21_combout ),
	.datac(\regs|registrador~1160_combout ),
	.datad(\regs|registrador~163_q ),
	.cin(gnd),
	.combout(\regs|registrador~1161_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1161 .lut_mask = 16'hF838;
defparam \regs|registrador~1161 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[29]~13 (
// Equation(s):
// \regs|saidaA[29]~13_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1161_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1161_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[29]~13_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[29]~13 .lut_mask = 16'h8880;
defparam \regs|saidaA[29]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[28]~28 (
// Equation(s):
// \ula|full_adder|c_out[28]~28_combout  = (\regs|saidaA[28]~14_combout  & ((\ula|full_adder|c_out[27]~27_combout ) # (\mux_Rt_im|Y[28]~58_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[28]~14_combout  & 
// (\ula|full_adder|c_out[27]~27_combout  & (\mux_Rt_im|Y[28]~58_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[28]~58_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[28]~14_combout ),
	.datad(\ula|full_adder|c_out[27]~27_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[28]~28 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux2~0 (
// Equation(s):
// \ula|mux4|Mux2~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[29]~57_combout  $ (((\ula|full_adder|c_out[28]~28_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[29]~57_combout ),
	.datac(\ula|full_adder|c_out[28]~28_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux2~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux2~1 (
// Equation(s):
// \ula|mux4|Mux2~1_combout  = (\regs|saidaA[29]~13_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux2~0_combout ))))) # (!\regs|saidaA[29]~13_combout  & (\ula|mux4|Mux2~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[29]~13_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux2~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux2~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[29]~29 (
// Equation(s):
// \mux_ULA|Y[29]~29_combout  = (\ula|mux4|Mux2~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux2~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[29]~29 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~227 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~227 .is_wysiwyg = "true";
defparam \regs|registrador~227 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~259 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~259 .is_wysiwyg = "true";
defparam \regs|registrador~259 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~195 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~195 .is_wysiwyg = "true";
defparam \regs|registrador~195 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1156 (
// Equation(s):
// \regs|registrador~1156_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~259_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~195_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~259_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~195_q ),
	.cin(gnd),
	.combout(\regs|registrador~1156_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1156 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1156 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~291 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[29]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~291 .is_wysiwyg = "true";
defparam \regs|registrador~291 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1157 (
// Equation(s):
// \regs|registrador~1157_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1156_combout  & ((\regs|registrador~291_q ))) # (!\regs|registrador~1156_combout  & (\regs|registrador~227_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1156_combout ))))

	.dataa(\regs|registrador~227_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1156_combout ),
	.datad(\regs|registrador~291_q ),
	.cin(gnd),
	.combout(\regs|registrador~1157_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1157 .lut_mask = 16'hF838;
defparam \regs|registrador~1157 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1158 (
// Equation(s):
// \regs|registrador~1158_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~99_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~67_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~99_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~67_q ),
	.cin(gnd),
	.combout(\regs|registrador~1158_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1158 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1158 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1159 (
// Equation(s):
// \regs|registrador~1159_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1158_combout  & ((\regs|registrador~163_q ))) # (!\regs|registrador~1158_combout  & (\regs|registrador~131_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1158_combout ))))

	.dataa(\regs|registrador~131_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1158_combout ),
	.datad(\regs|registrador~163_q ),
	.cin(gnd),
	.combout(\regs|registrador~1159_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1159 .lut_mask = 16'hF838;
defparam \regs|registrador~1159 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[29]~57 (
// Equation(s):
// \mux_Rt_im|Y[29]~57_combout  = (!\mux_Rt_im|Y[31]~48_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1157_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1159_combout )))))

	.dataa(\regs|registrador~1157_combout ),
	.datab(\regs|registrador~1159_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\mux_Rt_im|Y[31]~48_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[29]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[29]~57 .lut_mask = 16'h00AC;
defparam \mux_Rt_im|Y[29]~57 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[29]~29 (
// Equation(s):
// \ula|full_adder|c_out[29]~29_combout  = (\regs|saidaA[29]~13_combout  & ((\ula|full_adder|c_out[28]~28_combout ) # (\mux_Rt_im|Y[29]~57_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[29]~13_combout  & 
// (\ula|full_adder|c_out[28]~28_combout  & (\mux_Rt_im|Y[29]~57_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[29]~57_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[29]~13_combout ),
	.datad(\ula|full_adder|c_out[28]~28_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[29]~29 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux1~0 (
// Equation(s):
// \ula|mux4|Mux1~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[30]~56_combout  $ (((\ula|full_adder|c_out[29]~29_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[30]~56_combout ),
	.datac(\ula|full_adder|c_out[29]~29_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux1~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux1~1 (
// Equation(s):
// \ula|mux4|Mux1~1_combout  = (\regs|saidaA[30]~12_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux1~0_combout ))))) # (!\regs|saidaA[30]~12_combout  & (\ula|mux4|Mux1~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[30]~12_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux1~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux1~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[30]~30 (
// Equation(s):
// \mux_ULA|Y[30]~30_combout  = (\ula|mux4|Mux1~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[30]~30 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~228 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1282_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~228 .is_wysiwyg = "true";
defparam \regs|registrador~228 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~260 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1283_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~260 .is_wysiwyg = "true";
defparam \regs|registrador~260 .power_up = "low";
// synopsys translate_on

dffeas \regs|registrador~196 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1284_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~196 .is_wysiwyg = "true";
defparam \regs|registrador~196 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1150 (
// Equation(s):
// \regs|registrador~1150_combout  = (\memoriaInst|rom~23_combout  & (((\memoriaInst|rom~25_combout )))) # (!\memoriaInst|rom~23_combout  & ((\memoriaInst|rom~25_combout  & (\regs|registrador~260_q )) # (!\memoriaInst|rom~25_combout  & 
// ((\regs|registrador~196_q )))))

	.dataa(\memoriaInst|rom~23_combout ),
	.datab(\regs|registrador~260_q ),
	.datac(\memoriaInst|rom~25_combout ),
	.datad(\regs|registrador~196_q ),
	.cin(gnd),
	.combout(\regs|registrador~1150_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1150 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1150 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~292 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[30]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1285_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~292 .is_wysiwyg = "true";
defparam \regs|registrador~292 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1151 (
// Equation(s):
// \regs|registrador~1151_combout  = (\memoriaInst|rom~23_combout  & ((\regs|registrador~1150_combout  & ((\regs|registrador~292_q ))) # (!\regs|registrador~1150_combout  & (\regs|registrador~228_q )))) # (!\memoriaInst|rom~23_combout  & 
// (((\regs|registrador~1150_combout ))))

	.dataa(\regs|registrador~228_q ),
	.datab(\memoriaInst|rom~23_combout ),
	.datac(\regs|registrador~1150_combout ),
	.datad(\regs|registrador~292_q ),
	.cin(gnd),
	.combout(\regs|registrador~1151_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1151 .lut_mask = 16'hF838;
defparam \regs|registrador~1151 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1152 (
// Equation(s):
// \regs|registrador~1152_combout  = (\memoriaInst|rom~25_combout  & (((\memoriaInst|rom~23_combout )))) # (!\memoriaInst|rom~25_combout  & ((\memoriaInst|rom~23_combout  & (\regs|registrador~100_q )) # (!\memoriaInst|rom~23_combout  & 
// ((\regs|registrador~68_q )))))

	.dataa(\memoriaInst|rom~25_combout ),
	.datab(\regs|registrador~100_q ),
	.datac(\memoriaInst|rom~23_combout ),
	.datad(\regs|registrador~68_q ),
	.cin(gnd),
	.combout(\regs|registrador~1152_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1152 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1152 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1153 (
// Equation(s):
// \regs|registrador~1153_combout  = (\memoriaInst|rom~25_combout  & ((\regs|registrador~1152_combout  & ((\regs|registrador~164_q ))) # (!\regs|registrador~1152_combout  & (\regs|registrador~132_q )))) # (!\memoriaInst|rom~25_combout  & 
// (((\regs|registrador~1152_combout ))))

	.dataa(\regs|registrador~132_q ),
	.datab(\memoriaInst|rom~25_combout ),
	.datac(\regs|registrador~1152_combout ),
	.datad(\regs|registrador~164_q ),
	.cin(gnd),
	.combout(\regs|registrador~1153_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1153 .lut_mask = 16'hF838;
defparam \regs|registrador~1153 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_Rt_im|Y[30]~56 (
// Equation(s):
// \mux_Rt_im|Y[30]~56_combout  = (!\mux_Rt_im|Y[31]~48_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1151_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1153_combout )))))

	.dataa(\regs|registrador~1151_combout ),
	.datab(\regs|registrador~1153_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\mux_Rt_im|Y[31]~48_combout ),
	.cin(gnd),
	.combout(\mux_Rt_im|Y[30]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mux_Rt_im|Y[30]~56 .lut_mask = 16'h00AC;
defparam \mux_Rt_im|Y[30]~56 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|c_out[30]~30 (
// Equation(s):
// \ula|full_adder|c_out[30]~30_combout  = (\regs|saidaA[30]~12_combout  & ((\ula|full_adder|c_out[29]~29_combout ) # (\mux_Rt_im|Y[30]~56_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout )))) # (!\regs|saidaA[30]~12_combout  & 
// (\ula|full_adder|c_out[29]~29_combout  & (\mux_Rt_im|Y[30]~56_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout ))))

	.dataa(\mux_Rt_im|Y[30]~56_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\regs|saidaA[30]~12_combout ),
	.datad(\ula|full_adder|c_out[29]~29_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|c_out[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|c_out[30]~30 .lut_mask = 16'hF660;
defparam \ula|full_adder|c_out[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux0~0 (
// Equation(s):
// \ula|mux4|Mux0~0_combout  = \ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[31]~55_combout  $ (((\ula|full_adder|c_out[30]~30_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datab(\mux_Rt_im|Y[31]~55_combout ),
	.datac(\ula|full_adder|c_out[30]~30_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux0~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux0~1 (
// Equation(s):
// \ula|mux4|Mux0~1_combout  = (\regs|saidaA[31]~11_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux0~0_combout ))))) # (!\regs|saidaA[31]~11_combout  & (\ula|mux4|Mux0~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[31]~11_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux0~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux0~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[31]~31 (
// Equation(s):
// \mux_ULA|Y[31]~31_combout  = (\ula|mux4|Mux0~1_combout  & !\fd_ctrl|Equal1~0_combout )

	.dataa(\ula|mux4|Mux0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[31]~31 .lut_mask = 16'h00AA;
defparam \mux_ULA|Y[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \regs|registrador~101 (
	.clk(\clk~input_o ),
	.d(\mux_ULA|Y[31]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs|registrador~1279_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs|registrador~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs|registrador~101 .is_wysiwyg = "true";
defparam \regs|registrador~101 .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1144 (
// Equation(s):
// \regs|registrador~1144_combout  = (\memoriaInst|rom~21_combout  & (((\memoriaInst|rom~19_combout )))) # (!\memoriaInst|rom~21_combout  & ((\memoriaInst|rom~19_combout  & (\regs|registrador~133_q )) # (!\memoriaInst|rom~19_combout  & 
// ((\regs|registrador~69_q )))))

	.dataa(\memoriaInst|rom~21_combout ),
	.datab(\regs|registrador~133_q ),
	.datac(\memoriaInst|rom~19_combout ),
	.datad(\regs|registrador~69_q ),
	.cin(gnd),
	.combout(\regs|registrador~1144_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1144 .lut_mask = 16'hE5E0;
defparam \regs|registrador~1144 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|registrador~1145 (
// Equation(s):
// \regs|registrador~1145_combout  = (\memoriaInst|rom~21_combout  & ((\regs|registrador~1144_combout  & ((\regs|registrador~165_q ))) # (!\regs|registrador~1144_combout  & (\regs|registrador~101_q )))) # (!\memoriaInst|rom~21_combout  & 
// (((\regs|registrador~1144_combout ))))

	.dataa(\regs|registrador~101_q ),
	.datab(\memoriaInst|rom~21_combout ),
	.datac(\regs|registrador~1144_combout ),
	.datad(\regs|registrador~165_q ),
	.cin(gnd),
	.combout(\regs|registrador~1145_combout ),
	.cout());
// synopsys translate_off
defparam \regs|registrador~1145 .lut_mask = 16'hF838;
defparam \regs|registrador~1145 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaA[31]~11 (
// Equation(s):
// \regs|saidaA[31]~11_combout  = (\memoriaInst|rom~0_combout  & (\regs|registrador~1145_combout  & ((\memoriaInst|rom~20_combout ) # (\memoriaInst|rom~18_combout ))))

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\regs|registrador~1145_combout ),
	.datac(\memoriaInst|rom~20_combout ),
	.datad(\memoriaInst|rom~18_combout ),
	.cin(gnd),
	.combout(\regs|saidaA[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaA[31]~11 .lut_mask = 16'h8880;
defparam \regs|saidaA[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|result_slt[0]~0 (
// Equation(s):
// \ula|result_slt[0]~0_combout  = (\regs|saidaA[31]~11_combout  & ((\ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[31]~55_combout )) # (!\ula|full_adder|c_out[30]~30_combout ))) # (!\regs|saidaA[31]~11_combout  & (!\ula|full_adder|c_out[30]~30_combout  & 
// (\ula_ctrl|ula_ctrl[2]~55_combout  $ (\mux_Rt_im|Y[31]~55_combout ))))

	.dataa(\regs|saidaA[31]~11_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\mux_Rt_im|Y[31]~55_combout ),
	.datad(\ula|full_adder|c_out[30]~30_combout ),
	.cin(gnd),
	.combout(\ula|result_slt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|result_slt[0]~0 .lut_mask = 16'h28BE;
defparam \ula|result_slt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|full_adder|result[0]~0 (
// Equation(s):
// \ula|full_adder|result[0]~0_combout  = \regs|saidaA[0]~2_combout  $ (((\memoriaInst|rom~4_combout  & ((\memoriaInst|rom~11_combout ))) # (!\memoriaInst|rom~4_combout  & (\regs|saidaB[0]~2_combout ))))

	.dataa(\memoriaInst|rom~4_combout ),
	.datab(\regs|saidaB[0]~2_combout ),
	.datac(\memoriaInst|rom~11_combout ),
	.datad(\regs|saidaA[0]~2_combout ),
	.cin(gnd),
	.combout(\ula|full_adder|result[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|full_adder|result[0]~0 .lut_mask = 16'h1BE4;
defparam \ula|full_adder|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \and_beq~10 (
// Equation(s):
// \and_beq~10_combout  = (!\ula|mux4|Mux30~1_combout  & ((\ula_ctrl|ula_ctrl[1]~54_combout  & ((\ula|mux4|Mux31~0_combout ) # (!\ula|full_adder|result[0]~0_combout ))) # (!\ula_ctrl|ula_ctrl[1]~54_combout  & ((!\ula|mux4|Mux31~0_combout )))))

	.dataa(\ula|mux4|Mux30~1_combout ),
	.datab(\ula|full_adder|result[0]~0_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux31~0_combout ),
	.cin(gnd),
	.combout(\and_beq~10_combout ),
	.cout());
// synopsys translate_off
defparam \and_beq~10 .lut_mask = 16'h5015;
defparam \and_beq~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \and_beq~11 (
// Equation(s):
// \and_beq~11_combout  = (\fd_ctrl|Equal0~0_combout  & (\and_beq~10_combout  & ((!\ula|result_slt[0]~0_combout ) # (!\ula|mux4|Mux31~0_combout ))))

	.dataa(\fd_ctrl|Equal0~0_combout ),
	.datab(\ula|mux4|Mux31~0_combout ),
	.datac(\ula|result_slt[0]~0_combout ),
	.datad(\and_beq~10_combout ),
	.cin(gnd),
	.combout(\and_beq~11_combout ),
	.cout());
// synopsys translate_off
defparam \and_beq~11 .lut_mask = 16'h2A00;
defparam \and_beq~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \and_beq~12 (
// Equation(s):
// \and_beq~12_combout  = (\and_beq~9_combout  & (\and_beq~11_combout  & (!\ula|mux4|Mux2~1_combout  & !\ula|mux4|Mux1~1_combout )))

	.dataa(\and_beq~9_combout ),
	.datab(\and_beq~11_combout ),
	.datac(\ula|mux4|Mux2~1_combout ),
	.datad(\ula|mux4|Mux1~1_combout ),
	.cin(gnd),
	.combout(\and_beq~12_combout ),
	.cout());
// synopsys translate_off
defparam \and_beq~12 .lut_mask = 16'h0008;
defparam \and_beq~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb and_beq(
// Equation(s):
// \and_beq~combout  = (\and_beq~5_combout  & (\and_beq~8_combout  & (\and_beq~12_combout  & !\ula|mux4|Mux0~1_combout )))

	.dataa(\and_beq~5_combout ),
	.datab(\and_beq~8_combout ),
	.datac(\and_beq~12_combout ),
	.datad(\ula|mux4|Mux0~1_combout ),
	.cin(gnd),
	.combout(\and_beq~combout ),
	.cout());
// synopsys translate_off
defparam and_beq.lut_mask = 16'h0080;
defparam and_beq.sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[4]~0 (
// Equation(s):
// \PC|q[4]~0_combout  = (\and_beq~combout  & (\somador2|Add0~4_combout )) # (!\and_beq~combout  & ((\somador1|Add0~4_combout )))

	.dataa(\somador2|Add0~4_combout ),
	.datab(\somador1|Add0~4_combout ),
	.datac(gnd),
	.datad(\and_beq~combout ),
	.cin(gnd),
	.combout(\PC|q[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[4]~0 .lut_mask = 16'hAACC;
defparam \PC|q[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|q[4] (
	.clk(\clk~input_o ),
	.d(\PC|q[4]~0_combout ),
	.asdata(\memoriaInst|rom~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fd_ctrl|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[4] .is_wysiwyg = "true";
defparam \PC|q[4] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~14 (
// Equation(s):
// \memoriaInst|rom~14_combout  = (\PC|q [4] & (!\PC|q [5] & (\PC|q [2] $ (!\PC|q [3]))))

	.dataa(\PC|q [2]),
	.datab(\PC|q [3]),
	.datac(\PC|q [4]),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~14_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~14 .lut_mask = 16'h0090;
defparam \memoriaInst|rom~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~15 (
// Equation(s):
// \memoriaInst|rom~15_combout  = (\memoriaInst|rom~14_combout  & \memoriaInst|rom~0_combout )

	.dataa(\memoriaInst|rom~14_combout ),
	.datab(\memoriaInst|rom~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoriaInst|rom~15_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~15 .lut_mask = 16'h8888;
defparam \memoriaInst|rom~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \somador2|Add0~18 (
// Equation(s):
// \somador2|Add0~18_combout  = (!\fd_ctrl|Equal0~0_combout  & ((\and_beq~combout  & (\somador2|Add0~2_combout )) # (!\and_beq~combout  & ((\somador1|Add0~2_combout )))))

	.dataa(\somador2|Add0~2_combout ),
	.datab(\somador1|Add0~2_combout ),
	.datac(\and_beq~combout ),
	.datad(\fd_ctrl|Equal0~0_combout ),
	.cin(gnd),
	.combout(\somador2|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \somador2|Add0~18 .lut_mask = 16'h00AC;
defparam \somador2|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|q[3] (
	.clk(\clk~input_o ),
	.d(\somador2|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[3] .is_wysiwyg = "true";
defparam \PC|q[3] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~10 (
// Equation(s):
// \memoriaInst|rom~10_combout  = (\PC|q [2] & (!\PC|q [3] & (!\PC|q [4]))) # (!\PC|q [2] & ((\PC|q [4] & (\PC|q [3] & !\PC|q [5])) # (!\PC|q [4] & ((\PC|q [5])))))

	.dataa(\PC|q [2]),
	.datab(\PC|q [3]),
	.datac(\PC|q [4]),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~10_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~10 .lut_mask = 16'h0742;
defparam \memoriaInst|rom~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~11 (
// Equation(s):
// \memoriaInst|rom~11_combout  = (\memoriaInst|rom~0_combout  & \memoriaInst|rom~10_combout )

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~10_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoriaInst|rom~11_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~11 .lut_mask = 16'h8888;
defparam \memoriaInst|rom~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \somador2|Add0~17 (
// Equation(s):
// \somador2|Add0~17_combout  = (!\fd_ctrl|Equal0~0_combout  & ((\and_beq~combout  & (\somador2|Add0~0_combout )) # (!\and_beq~combout  & ((\somador1|Add0~0_combout )))))

	.dataa(\somador2|Add0~0_combout ),
	.datab(\somador1|Add0~0_combout ),
	.datac(\and_beq~combout ),
	.datad(\fd_ctrl|Equal0~0_combout ),
	.cin(gnd),
	.combout(\somador2|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \somador2|Add0~17 .lut_mask = 16'h00AC;
defparam \somador2|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|q[2] (
	.clk(\clk~input_o ),
	.d(\somador2|Add0~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[2] .is_wysiwyg = "true";
defparam \PC|q[2] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~1 (
// Equation(s):
// \memoriaInst|rom~1_combout  = (\PC|q [4] & (((!\PC|q [5])))) # (!\PC|q [4] & (\PC|q [2] & (\PC|q [3])))

	.dataa(\PC|q [2]),
	.datab(\PC|q [3]),
	.datac(\PC|q [4]),
	.datad(\PC|q [5]),
	.cin(gnd),
	.combout(\memoriaInst|rom~1_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~1 .lut_mask = 16'h08F8;
defparam \memoriaInst|rom~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~2 (
// Equation(s):
// \memoriaInst|rom~2_combout  = (\memoriaInst|rom~0_combout  & \memoriaInst|rom~1_combout )

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoriaInst|rom~2_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~2 .lut_mask = 16'h8888;
defparam \memoriaInst|rom~2 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[7]~3 (
// Equation(s):
// \PC|q[7]~3_combout  = (\and_beq~combout  & (\somador2|Add0~10_combout )) # (!\and_beq~combout  & ((\somador1|Add0~10_combout )))

	.dataa(\somador2|Add0~10_combout ),
	.datab(\somador1|Add0~10_combout ),
	.datac(gnd),
	.datad(\and_beq~combout ),
	.cin(gnd),
	.combout(\PC|q[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[7]~3 .lut_mask = 16'hAACC;
defparam \PC|q[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|q[7] (
	.clk(\clk~input_o ),
	.d(\PC|q[7]~3_combout ),
	.asdata(\memoriaInst|rom~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fd_ctrl|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[7] .is_wysiwyg = "true";
defparam \PC|q[7] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \somador2|Add0~14 (
// Equation(s):
// \somador2|Add0~14_combout  = (!\fd_ctrl|Equal0~0_combout  & ((\and_beq~combout  & (\somador2|Add0~12_combout )) # (!\and_beq~combout  & ((\somador1|Add0~12_combout )))))

	.dataa(\somador2|Add0~12_combout ),
	.datab(\somador1|Add0~12_combout ),
	.datac(\and_beq~combout ),
	.datad(\fd_ctrl|Equal0~0_combout ),
	.cin(gnd),
	.combout(\somador2|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \somador2|Add0~14 .lut_mask = 16'h00AC;
defparam \somador2|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|q[8] (
	.clk(\clk~input_o ),
	.d(\somador2|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[8] .is_wysiwyg = "true";
defparam \PC|q[8] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~0 (
// Equation(s):
// \memoriaInst|rom~0_combout  = (!\PC|q [8] & (!\PC|q [9] & (!\PC|q [6] & !\PC|q [7])))

	.dataa(\PC|q [8]),
	.datab(\PC|q [9]),
	.datac(\PC|q [6]),
	.datad(\PC|q [7]),
	.cin(gnd),
	.combout(\memoriaInst|rom~0_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~0 .lut_mask = 16'h0001;
defparam \memoriaInst|rom~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~17 (
// Equation(s):
// \memoriaInst|rom~17_combout  = (\memoriaInst|rom~0_combout  & \memoriaInst|rom~16_combout )

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~16_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoriaInst|rom~17_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~17 .lut_mask = 16'h8888;
defparam \memoriaInst|rom~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \PC|q[5]~1 (
// Equation(s):
// \PC|q[5]~1_combout  = (\and_beq~combout  & (\somador2|Add0~6_combout )) # (!\and_beq~combout  & ((\somador1|Add0~6_combout )))

	.dataa(\somador2|Add0~6_combout ),
	.datab(\somador1|Add0~6_combout ),
	.datac(gnd),
	.datad(\and_beq~combout ),
	.cin(gnd),
	.combout(\PC|q[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC|q[5]~1 .lut_mask = 16'hAACC;
defparam \PC|q[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

dffeas \PC|q[5] (
	.clk(\clk~input_o ),
	.d(\PC|q[5]~1_combout ),
	.asdata(\memoriaInst|rom~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\fd_ctrl|Equal0~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC|q[5] .is_wysiwyg = "true";
defparam \PC|q[5] .power_up = "low";
// synopsys translate_on

cycloneive_lcell_comb \ula_ctrl|ula_ctrl[0]~39 (
// Equation(s):
// \ula_ctrl|ula_ctrl[0]~39_combout  = (!\PC|q [5] & (\PC|q [4] & (\PC|q [3] & !\PC|q [7])))

	.dataa(\PC|q [5]),
	.datab(\PC|q [4]),
	.datac(\PC|q [3]),
	.datad(\PC|q [7]),
	.cin(gnd),
	.combout(\ula_ctrl|ula_ctrl[0]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|ula_ctrl[0]~39 .lut_mask = 16'h0040;
defparam \ula_ctrl|ula_ctrl[0]~39 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula_ctrl|ula_ctrl[0]~58 (
// Equation(s):
// \ula_ctrl|ula_ctrl[0]~58_combout  = (\ula_ctrl|ula_ctrl[0]~39_combout  & (!\PC|q [6] & (!\PC|q [9] & !\PC|q [8])))

	.dataa(\ula_ctrl|ula_ctrl[0]~39_combout ),
	.datab(\PC|q [6]),
	.datac(\PC|q [9]),
	.datad(\PC|q [8]),
	.cin(gnd),
	.combout(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ula_ctrl|ula_ctrl[0]~58 .lut_mask = 16'h0002;
defparam \ula_ctrl|ula_ctrl[0]~58 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux29~0 (
// Equation(s):
// \ula|mux4|Mux29~0_combout  = \mux_Rt_im|Y[2]~76_combout  $ (\ula_ctrl|ula_ctrl[2]~55_combout  $ (((\ula|full_adder|c_out[1]~1_combout  & \ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\mux_Rt_im|Y[2]~76_combout ),
	.datab(\ula_ctrl|ula_ctrl[2]~55_combout ),
	.datac(\ula|full_adder|c_out[1]~1_combout ),
	.datad(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux29~0 .lut_mask = 16'h9666;
defparam \ula|mux4|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux29~1 (
// Equation(s):
// \ula|mux4|Mux29~1_combout  = (\regs|saidaA[2]~0_combout  & (\ula_ctrl|ula_ctrl[1]~54_combout  $ (((\ula_ctrl|ula_ctrl[0]~58_combout ) # (\ula|mux4|Mux29~0_combout ))))) # (!\regs|saidaA[2]~0_combout  & (\ula|mux4|Mux29~0_combout  & 
// (\ula_ctrl|ula_ctrl[0]~58_combout  $ (\ula_ctrl|ula_ctrl[1]~54_combout ))))

	.dataa(\ula_ctrl|ula_ctrl[0]~58_combout ),
	.datab(\regs|saidaA[2]~0_combout ),
	.datac(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datad(\ula|mux4|Mux29~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux29~1 .lut_mask = 16'h1E48;
defparam \ula|mux4|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~0 (
// Equation(s):
// \memoriaDados|ram~0_combout  = (\ula|mux4|Mux29~1_combout  & (((!\ula|mux4|Mux28~1_combout  & !\ula|mux4|Mux27~1_combout )) # (!\ula|mux4|Mux26~1_combout )))

	.dataa(\ula|mux4|Mux29~1_combout ),
	.datab(\ula|mux4|Mux28~1_combout ),
	.datac(\ula|mux4|Mux27~1_combout ),
	.datad(\ula|mux4|Mux26~1_combout ),
	.cin(gnd),
	.combout(\memoriaDados|ram~0_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~0 .lut_mask = 16'h02AA;
defparam \memoriaDados|ram~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \ula|mux4|Mux31~1 (
// Equation(s):
// \ula|mux4|Mux31~1_combout  = (\ula_ctrl|ula_ctrl[1]~54_combout  & ((\ula|mux4|Mux31~0_combout  & ((\ula|result_slt[0]~0_combout ))) # (!\ula|mux4|Mux31~0_combout  & (\ula|full_adder|result[0]~0_combout )))) # (!\ula_ctrl|ula_ctrl[1]~54_combout  & 
// (((\ula|mux4|Mux31~0_combout ))))

	.dataa(\ula|full_adder|result[0]~0_combout ),
	.datab(\ula_ctrl|ula_ctrl[1]~54_combout ),
	.datac(\ula|mux4|Mux31~0_combout ),
	.datad(\ula|result_slt[0]~0_combout ),
	.cin(gnd),
	.combout(\ula|mux4|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \ula|mux4|Mux31~1 .lut_mask = 16'hF838;
defparam \ula|mux4|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_ULA|Y[0]~0 (
// Equation(s):
// \mux_ULA|Y[0]~0_combout  = (\fd_ctrl|Equal1~0_combout  & (\memoriaDados|ram~0_combout  & (\and_beq~1_combout ))) # (!\fd_ctrl|Equal1~0_combout  & (((\ula|mux4|Mux31~1_combout ))))

	.dataa(\memoriaDados|ram~0_combout ),
	.datab(\and_beq~1_combout ),
	.datac(\ula|mux4|Mux31~1_combout ),
	.datad(\fd_ctrl|Equal1~0_combout ),
	.cin(gnd),
	.combout(\mux_ULA|Y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux_ULA|Y[0]~0 .lut_mask = 16'h88F0;
defparam \mux_ULA|Y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[4]~9 (
// Equation(s):
// \regs|saidaB[4]~9_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1105_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1107_combout )))))

	.dataa(\regs|registrador~1105_combout ),
	.datab(\regs|registrador~1107_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[4]~9 .lut_mask = 16'h00AC;
defparam \regs|saidaB[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[6]~10 (
// Equation(s):
// \regs|saidaB[6]~10_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1117_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1119_combout )))))

	.dataa(\regs|registrador~1117_combout ),
	.datab(\regs|registrador~1119_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[6]~10 .lut_mask = 16'h00AC;
defparam \regs|saidaB[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[7]~11 (
// Equation(s):
// \regs|saidaB[7]~11_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1123_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1125_combout )))))

	.dataa(\regs|registrador~1123_combout ),
	.datab(\regs|registrador~1125_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[7]~11 .lut_mask = 16'h00AC;
defparam \regs|saidaB[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[8]~12 (
// Equation(s):
// \regs|saidaB[8]~12_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1139_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1141_combout )))))

	.dataa(\regs|registrador~1139_combout ),
	.datab(\regs|registrador~1141_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[8]~12 .lut_mask = 16'h00AC;
defparam \regs|saidaB[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[9]~13 (
// Equation(s):
// \regs|saidaB[9]~13_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1133_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1135_combout )))))

	.dataa(\regs|registrador~1133_combout ),
	.datab(\regs|registrador~1135_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[9]~13 .lut_mask = 16'h00AC;
defparam \regs|saidaB[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[10]~14 (
// Equation(s):
// \regs|saidaB[10]~14_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1129_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1131_combout )))))

	.dataa(\regs|registrador~1129_combout ),
	.datab(\regs|registrador~1131_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[10]~14 .lut_mask = 16'h00AC;
defparam \regs|saidaB[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[15]~15 (
// Equation(s):
// \regs|saidaB[15]~15_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1241_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1243_combout )))))

	.dataa(\regs|registrador~1241_combout ),
	.datab(\regs|registrador~1243_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[15]~15 .lut_mask = 16'h00AC;
defparam \regs|saidaB[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[16]~16 (
// Equation(s):
// \regs|saidaB[16]~16_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1235_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1237_combout )))))

	.dataa(\regs|registrador~1235_combout ),
	.datab(\regs|registrador~1237_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[16]~16 .lut_mask = 16'h00AC;
defparam \regs|saidaB[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[17]~17 (
// Equation(s):
// \regs|saidaB[17]~17_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1229_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1231_combout )))))

	.dataa(\regs|registrador~1229_combout ),
	.datab(\regs|registrador~1231_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[17]~17 .lut_mask = 16'h00AC;
defparam \regs|saidaB[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[18]~18 (
// Equation(s):
// \regs|saidaB[18]~18_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1223_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1225_combout )))))

	.dataa(\regs|registrador~1223_combout ),
	.datab(\regs|registrador~1225_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[18]~18 .lut_mask = 16'h00AC;
defparam \regs|saidaB[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[19]~19 (
// Equation(s):
// \regs|saidaB[19]~19_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1217_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1219_combout )))))

	.dataa(\regs|registrador~1217_combout ),
	.datab(\regs|registrador~1219_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[19]~19 .lut_mask = 16'h00AC;
defparam \regs|saidaB[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[20]~20 (
// Equation(s):
// \regs|saidaB[20]~20_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1211_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1213_combout )))))

	.dataa(\regs|registrador~1211_combout ),
	.datab(\regs|registrador~1213_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[20]~20 .lut_mask = 16'h00AC;
defparam \regs|saidaB[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[21]~21 (
// Equation(s):
// \regs|saidaB[21]~21_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1205_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1207_combout )))))

	.dataa(\regs|registrador~1205_combout ),
	.datab(\regs|registrador~1207_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[21]~21 .lut_mask = 16'h00AC;
defparam \regs|saidaB[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[22]~22 (
// Equation(s):
// \regs|saidaB[22]~22_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1199_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1201_combout )))))

	.dataa(\regs|registrador~1199_combout ),
	.datab(\regs|registrador~1201_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[22]~22 .lut_mask = 16'h00AC;
defparam \regs|saidaB[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[23]~23 (
// Equation(s):
// \regs|saidaB[23]~23_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1193_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1195_combout )))))

	.dataa(\regs|registrador~1193_combout ),
	.datab(\regs|registrador~1195_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[23]~23 .lut_mask = 16'h00AC;
defparam \regs|saidaB[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[24]~24 (
// Equation(s):
// \regs|saidaB[24]~24_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1187_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1189_combout )))))

	.dataa(\regs|registrador~1187_combout ),
	.datab(\regs|registrador~1189_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[24]~24 .lut_mask = 16'h00AC;
defparam \regs|saidaB[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[25]~25 (
// Equation(s):
// \regs|saidaB[25]~25_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1181_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1183_combout )))))

	.dataa(\regs|registrador~1181_combout ),
	.datab(\regs|registrador~1183_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[25]~25 .lut_mask = 16'h00AC;
defparam \regs|saidaB[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[26]~26 (
// Equation(s):
// \regs|saidaB[26]~26_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1175_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1177_combout )))))

	.dataa(\regs|registrador~1175_combout ),
	.datab(\regs|registrador~1177_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[26]~26 .lut_mask = 16'h00AC;
defparam \regs|saidaB[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[27]~27 (
// Equation(s):
// \regs|saidaB[27]~27_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1169_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1171_combout )))))

	.dataa(\regs|registrador~1169_combout ),
	.datab(\regs|registrador~1171_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[27]~27 .lut_mask = 16'h00AC;
defparam \regs|saidaB[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[28]~28 (
// Equation(s):
// \regs|saidaB[28]~28_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1163_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1165_combout )))))

	.dataa(\regs|registrador~1163_combout ),
	.datab(\regs|registrador~1165_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[28]~28 .lut_mask = 16'h00AC;
defparam \regs|saidaB[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[29]~29 (
// Equation(s):
// \regs|saidaB[29]~29_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1157_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1159_combout )))))

	.dataa(\regs|registrador~1157_combout ),
	.datab(\regs|registrador~1159_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[29]~29 .lut_mask = 16'h00AC;
defparam \regs|saidaB[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[30]~30 (
// Equation(s):
// \regs|saidaB[30]~30_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1151_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1153_combout )))))

	.dataa(\regs|registrador~1151_combout ),
	.datab(\regs|registrador~1153_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[30]~30 .lut_mask = 16'h00AC;
defparam \regs|saidaB[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \regs|saidaB[31]~31 (
// Equation(s):
// \regs|saidaB[31]~31_combout  = (!\regs|Equal1~8_combout  & ((\memoriaInst|rom~6_combout  & (\regs|registrador~1147_combout )) # (!\memoriaInst|rom~6_combout  & ((\regs|registrador~1149_combout )))))

	.dataa(\regs|registrador~1147_combout ),
	.datab(\regs|registrador~1149_combout ),
	.datac(\memoriaInst|rom~6_combout ),
	.datad(\regs|Equal1~8_combout ),
	.cin(gnd),
	.combout(\regs|saidaB[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \regs|saidaB[31]~31 .lut_mask = 16'h00AC;
defparam \regs|saidaB[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~30 (
// Equation(s):
// \memoriaInst|rom~30_combout  = (\memoriaInst|rom~0_combout  & \memoriaInst|rom~29_combout )

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~29_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoriaInst|rom~30_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~30 .lut_mask = 16'h8888;
defparam \memoriaInst|rom~30 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaInst|rom~31 (
// Equation(s):
// \memoriaInst|rom~31_combout  = (\memoriaInst|rom~0_combout  & \memoriaInst|rom~28_combout )

	.dataa(\memoriaInst|rom~0_combout ),
	.datab(\memoriaInst|rom~28_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoriaInst|rom~31_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaInst|rom~31 .lut_mask = 16'h8888;
defparam \memoriaInst|rom~31 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~3 (
// Equation(s):
// \memoriaDados|ram~3_combout  = (\memoriaDados|ram~0_combout  & \and_beq~1_combout )

	.dataa(\memoriaDados|ram~0_combout ),
	.datab(\and_beq~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoriaDados|ram~3_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~3 .lut_mask = 16'h8888;
defparam \memoriaDados|ram~3 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~4 (
// Equation(s):
// \memoriaDados|ram~4_combout  = (\and_beq~1_combout  & \memoriaDados|ram~1_combout )

	.dataa(\and_beq~1_combout ),
	.datab(\memoriaDados|ram~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\memoriaDados|ram~4_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~4 .lut_mask = 16'h8888;
defparam \memoriaDados|ram~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \memoriaDados|ram~5 (
// Equation(s):
// \memoriaDados|ram~5_combout  = (\ula|mux4|Mux26~1_combout  & (\and_beq~1_combout  & (!\ula|mux4|Mux28~1_combout  & !\ula|mux4|Mux27~1_combout )))

	.dataa(\ula|mux4|Mux26~1_combout ),
	.datab(\and_beq~1_combout ),
	.datac(\ula|mux4|Mux28~1_combout ),
	.datad(\ula|mux4|Mux27~1_combout ),
	.cin(gnd),
	.combout(\memoriaDados|ram~5_combout ),
	.cout());
// synopsys translate_off
defparam \memoriaDados|ram~5 .lut_mask = 16'h0008;
defparam \memoriaDados|ram~5 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_RtRd|Y[2]~4 (
// Equation(s):
// \mux_RtRd|Y[2]~4_combout  = (\memoriaInst|rom~6_combout ) # ((\memoriaInst|rom~27_combout  & (!\memoriaInst|rom~4_combout  & !\memoriaInst|rom~9_combout )))

	.dataa(\memoriaInst|rom~6_combout ),
	.datab(\memoriaInst|rom~27_combout ),
	.datac(\memoriaInst|rom~4_combout ),
	.datad(\memoriaInst|rom~9_combout ),
	.cin(gnd),
	.combout(\mux_RtRd|Y[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux_RtRd|Y[2]~4 .lut_mask = 16'hAAAE;
defparam \mux_RtRd|Y[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

cycloneive_lcell_comb \mux_RtRd|Y[3]~5 (
// Equation(s):
// \mux_RtRd|Y[3]~5_combout  = (\memoriaInst|rom~26_combout  & !\fd_ctrl|ULAop[1]~0_combout )

	.dataa(\memoriaInst|rom~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\fd_ctrl|ULAop[1]~0_combout ),
	.cin(gnd),
	.combout(\mux_RtRd|Y[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux_RtRd|Y[3]~5 .lut_mask = 16'h00AA;
defparam \mux_RtRd|Y[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

assign Reg3[0] = \Reg3[0]~output_o ;

assign Reg3[1] = \Reg3[1]~output_o ;

assign Reg3[2] = \Reg3[2]~output_o ;

assign Reg3[3] = \Reg3[3]~output_o ;

assign Reg3[4] = \Reg3[4]~output_o ;

assign Reg3[5] = \Reg3[5]~output_o ;

assign Reg3[6] = \Reg3[6]~output_o ;

assign Reg3[7] = \Reg3[7]~output_o ;

assign Reg3[8] = \Reg3[8]~output_o ;

assign Reg3[9] = \Reg3[9]~output_o ;

assign Reg3[10] = \Reg3[10]~output_o ;

assign Reg3[11] = \Reg3[11]~output_o ;

assign Reg3[12] = \Reg3[12]~output_o ;

assign Reg3[13] = \Reg3[13]~output_o ;

assign Reg3[14] = \Reg3[14]~output_o ;

assign Reg3[15] = \Reg3[15]~output_o ;

assign Reg3[16] = \Reg3[16]~output_o ;

assign Reg3[17] = \Reg3[17]~output_o ;

assign Reg3[18] = \Reg3[18]~output_o ;

assign Reg3[19] = \Reg3[19]~output_o ;

assign Reg3[20] = \Reg3[20]~output_o ;

assign Reg3[21] = \Reg3[21]~output_o ;

assign Reg3[22] = \Reg3[22]~output_o ;

assign Reg3[23] = \Reg3[23]~output_o ;

assign Reg3[24] = \Reg3[24]~output_o ;

assign Reg3[25] = \Reg3[25]~output_o ;

assign Reg3[26] = \Reg3[26]~output_o ;

assign Reg3[27] = \Reg3[27]~output_o ;

assign Reg3[28] = \Reg3[28]~output_o ;

assign Reg3[29] = \Reg3[29]~output_o ;

assign Reg3[30] = \Reg3[30]~output_o ;

assign Reg3[31] = \Reg3[31]~output_o ;

assign saida2Regs[0] = \saida2Regs[0]~output_o ;

assign saida2Regs[1] = \saida2Regs[1]~output_o ;

assign saida2Regs[2] = \saida2Regs[2]~output_o ;

assign saida2Regs[3] = \saida2Regs[3]~output_o ;

assign saida2Regs[4] = \saida2Regs[4]~output_o ;

assign saida2Regs[5] = \saida2Regs[5]~output_o ;

assign saida2Regs[6] = \saida2Regs[6]~output_o ;

assign saida2Regs[7] = \saida2Regs[7]~output_o ;

assign saida2Regs[8] = \saida2Regs[8]~output_o ;

assign saida2Regs[9] = \saida2Regs[9]~output_o ;

assign saida2Regs[10] = \saida2Regs[10]~output_o ;

assign saida2Regs[11] = \saida2Regs[11]~output_o ;

assign saida2Regs[12] = \saida2Regs[12]~output_o ;

assign saida2Regs[13] = \saida2Regs[13]~output_o ;

assign saida2Regs[14] = \saida2Regs[14]~output_o ;

assign saida2Regs[15] = \saida2Regs[15]~output_o ;

assign saida2Regs[16] = \saida2Regs[16]~output_o ;

assign saida2Regs[17] = \saida2Regs[17]~output_o ;

assign saida2Regs[18] = \saida2Regs[18]~output_o ;

assign saida2Regs[19] = \saida2Regs[19]~output_o ;

assign saida2Regs[20] = \saida2Regs[20]~output_o ;

assign saida2Regs[21] = \saida2Regs[21]~output_o ;

assign saida2Regs[22] = \saida2Regs[22]~output_o ;

assign saida2Regs[23] = \saida2Regs[23]~output_o ;

assign saida2Regs[24] = \saida2Regs[24]~output_o ;

assign saida2Regs[25] = \saida2Regs[25]~output_o ;

assign saida2Regs[26] = \saida2Regs[26]~output_o ;

assign saida2Regs[27] = \saida2Regs[27]~output_o ;

assign saida2Regs[28] = \saida2Regs[28]~output_o ;

assign saida2Regs[29] = \saida2Regs[29]~output_o ;

assign saida2Regs[30] = \saida2Regs[30]~output_o ;

assign saida2Regs[31] = \saida2Regs[31]~output_o ;

assign instrucao[0] = \instrucao[0]~output_o ;

assign instrucao[1] = \instrucao[1]~output_o ;

assign instrucao[2] = \instrucao[2]~output_o ;

assign instrucao[3] = \instrucao[3]~output_o ;

assign instrucao[4] = \instrucao[4]~output_o ;

assign instrucao[5] = \instrucao[5]~output_o ;

assign instrucao[6] = \instrucao[6]~output_o ;

assign instrucao[7] = \instrucao[7]~output_o ;

assign instrucao[8] = \instrucao[8]~output_o ;

assign instrucao[9] = \instrucao[9]~output_o ;

assign instrucao[10] = \instrucao[10]~output_o ;

assign instrucao[11] = \instrucao[11]~output_o ;

assign instrucao[12] = \instrucao[12]~output_o ;

assign instrucao[13] = \instrucao[13]~output_o ;

assign instrucao[14] = \instrucao[14]~output_o ;

assign instrucao[15] = \instrucao[15]~output_o ;

assign instrucao[16] = \instrucao[16]~output_o ;

assign instrucao[17] = \instrucao[17]~output_o ;

assign instrucao[18] = \instrucao[18]~output_o ;

assign instrucao[19] = \instrucao[19]~output_o ;

assign instrucao[20] = \instrucao[20]~output_o ;

assign instrucao[21] = \instrucao[21]~output_o ;

assign instrucao[22] = \instrucao[22]~output_o ;

assign instrucao[23] = \instrucao[23]~output_o ;

assign instrucao[24] = \instrucao[24]~output_o ;

assign instrucao[25] = \instrucao[25]~output_o ;

assign instrucao[26] = \instrucao[26]~output_o ;

assign instrucao[27] = \instrucao[27]~output_o ;

assign instrucao[28] = \instrucao[28]~output_o ;

assign instrucao[29] = \instrucao[29]~output_o ;

assign instrucao[30] = \instrucao[30]~output_o ;

assign instrucao[31] = \instrucao[31]~output_o ;

assign entrada1_ULA[0] = \entrada1_ULA[0]~output_o ;

assign entrada1_ULA[1] = \entrada1_ULA[1]~output_o ;

assign entrada1_ULA[2] = \entrada1_ULA[2]~output_o ;

assign entrada1_ULA[3] = \entrada1_ULA[3]~output_o ;

assign entrada1_ULA[4] = \entrada1_ULA[4]~output_o ;

assign entrada1_ULA[5] = \entrada1_ULA[5]~output_o ;

assign entrada1_ULA[6] = \entrada1_ULA[6]~output_o ;

assign entrada1_ULA[7] = \entrada1_ULA[7]~output_o ;

assign entrada1_ULA[8] = \entrada1_ULA[8]~output_o ;

assign entrada1_ULA[9] = \entrada1_ULA[9]~output_o ;

assign entrada1_ULA[10] = \entrada1_ULA[10]~output_o ;

assign entrada1_ULA[11] = \entrada1_ULA[11]~output_o ;

assign entrada1_ULA[12] = \entrada1_ULA[12]~output_o ;

assign entrada1_ULA[13] = \entrada1_ULA[13]~output_o ;

assign entrada1_ULA[14] = \entrada1_ULA[14]~output_o ;

assign entrada1_ULA[15] = \entrada1_ULA[15]~output_o ;

assign entrada1_ULA[16] = \entrada1_ULA[16]~output_o ;

assign entrada1_ULA[17] = \entrada1_ULA[17]~output_o ;

assign entrada1_ULA[18] = \entrada1_ULA[18]~output_o ;

assign entrada1_ULA[19] = \entrada1_ULA[19]~output_o ;

assign entrada1_ULA[20] = \entrada1_ULA[20]~output_o ;

assign entrada1_ULA[21] = \entrada1_ULA[21]~output_o ;

assign entrada1_ULA[22] = \entrada1_ULA[22]~output_o ;

assign entrada1_ULA[23] = \entrada1_ULA[23]~output_o ;

assign entrada1_ULA[24] = \entrada1_ULA[24]~output_o ;

assign entrada1_ULA[25] = \entrada1_ULA[25]~output_o ;

assign entrada1_ULA[26] = \entrada1_ULA[26]~output_o ;

assign entrada1_ULA[27] = \entrada1_ULA[27]~output_o ;

assign entrada1_ULA[28] = \entrada1_ULA[28]~output_o ;

assign entrada1_ULA[29] = \entrada1_ULA[29]~output_o ;

assign entrada1_ULA[30] = \entrada1_ULA[30]~output_o ;

assign entrada1_ULA[31] = \entrada1_ULA[31]~output_o ;

assign entrada2_ULA[0] = \entrada2_ULA[0]~output_o ;

assign entrada2_ULA[1] = \entrada2_ULA[1]~output_o ;

assign entrada2_ULA[2] = \entrada2_ULA[2]~output_o ;

assign entrada2_ULA[3] = \entrada2_ULA[3]~output_o ;

assign entrada2_ULA[4] = \entrada2_ULA[4]~output_o ;

assign entrada2_ULA[5] = \entrada2_ULA[5]~output_o ;

assign entrada2_ULA[6] = \entrada2_ULA[6]~output_o ;

assign entrada2_ULA[7] = \entrada2_ULA[7]~output_o ;

assign entrada2_ULA[8] = \entrada2_ULA[8]~output_o ;

assign entrada2_ULA[9] = \entrada2_ULA[9]~output_o ;

assign entrada2_ULA[10] = \entrada2_ULA[10]~output_o ;

assign entrada2_ULA[11] = \entrada2_ULA[11]~output_o ;

assign entrada2_ULA[12] = \entrada2_ULA[12]~output_o ;

assign entrada2_ULA[13] = \entrada2_ULA[13]~output_o ;

assign entrada2_ULA[14] = \entrada2_ULA[14]~output_o ;

assign entrada2_ULA[15] = \entrada2_ULA[15]~output_o ;

assign entrada2_ULA[16] = \entrada2_ULA[16]~output_o ;

assign entrada2_ULA[17] = \entrada2_ULA[17]~output_o ;

assign entrada2_ULA[18] = \entrada2_ULA[18]~output_o ;

assign entrada2_ULA[19] = \entrada2_ULA[19]~output_o ;

assign entrada2_ULA[20] = \entrada2_ULA[20]~output_o ;

assign entrada2_ULA[21] = \entrada2_ULA[21]~output_o ;

assign entrada2_ULA[22] = \entrada2_ULA[22]~output_o ;

assign entrada2_ULA[23] = \entrada2_ULA[23]~output_o ;

assign entrada2_ULA[24] = \entrada2_ULA[24]~output_o ;

assign entrada2_ULA[25] = \entrada2_ULA[25]~output_o ;

assign entrada2_ULA[26] = \entrada2_ULA[26]~output_o ;

assign entrada2_ULA[27] = \entrada2_ULA[27]~output_o ;

assign entrada2_ULA[28] = \entrada2_ULA[28]~output_o ;

assign entrada2_ULA[29] = \entrada2_ULA[29]~output_o ;

assign entrada2_ULA[30] = \entrada2_ULA[30]~output_o ;

assign entrada2_ULA[31] = \entrada2_ULA[31]~output_o ;

assign saida[0] = \saida[0]~output_o ;

assign saida[1] = \saida[1]~output_o ;

assign saida[2] = \saida[2]~output_o ;

assign saida[3] = \saida[3]~output_o ;

assign saida[4] = \saida[4]~output_o ;

assign saida[5] = \saida[5]~output_o ;

assign saida[6] = \saida[6]~output_o ;

assign saida[7] = \saida[7]~output_o ;

assign saida[8] = \saida[8]~output_o ;

assign saida[9] = \saida[9]~output_o ;

assign saida[10] = \saida[10]~output_o ;

assign saida[11] = \saida[11]~output_o ;

assign saida[12] = \saida[12]~output_o ;

assign saida[13] = \saida[13]~output_o ;

assign saida[14] = \saida[14]~output_o ;

assign saida[15] = \saida[15]~output_o ;

assign saida[16] = \saida[16]~output_o ;

assign saida[17] = \saida[17]~output_o ;

assign saida[18] = \saida[18]~output_o ;

assign saida[19] = \saida[19]~output_o ;

assign saida[20] = \saida[20]~output_o ;

assign saida[21] = \saida[21]~output_o ;

assign saida[22] = \saida[22]~output_o ;

assign saida[23] = \saida[23]~output_o ;

assign saida[24] = \saida[24]~output_o ;

assign saida[25] = \saida[25]~output_o ;

assign saida[26] = \saida[26]~output_o ;

assign saida[27] = \saida[27]~output_o ;

assign saida[28] = \saida[28]~output_o ;

assign saida[29] = \saida[29]~output_o ;

assign saida[30] = \saida[30]~output_o ;

assign saida[31] = \saida[31]~output_o ;

assign saidaExtensor[0] = \saidaExtensor[0]~output_o ;

assign saidaExtensor[1] = \saidaExtensor[1]~output_o ;

assign saidaExtensor[2] = \saidaExtensor[2]~output_o ;

assign saidaExtensor[3] = \saidaExtensor[3]~output_o ;

assign saidaExtensor[4] = \saidaExtensor[4]~output_o ;

assign saidaExtensor[5] = \saidaExtensor[5]~output_o ;

assign saidaExtensor[6] = \saidaExtensor[6]~output_o ;

assign saidaExtensor[7] = \saidaExtensor[7]~output_o ;

assign saidaExtensor[8] = \saidaExtensor[8]~output_o ;

assign saidaExtensor[9] = \saidaExtensor[9]~output_o ;

assign saidaExtensor[10] = \saidaExtensor[10]~output_o ;

assign saidaExtensor[11] = \saidaExtensor[11]~output_o ;

assign saidaExtensor[12] = \saidaExtensor[12]~output_o ;

assign saidaExtensor[13] = \saidaExtensor[13]~output_o ;

assign saidaExtensor[14] = \saidaExtensor[14]~output_o ;

assign saidaExtensor[15] = \saidaExtensor[15]~output_o ;

assign saidaExtensor[16] = \saidaExtensor[16]~output_o ;

assign saidaExtensor[17] = \saidaExtensor[17]~output_o ;

assign saidaExtensor[18] = \saidaExtensor[18]~output_o ;

assign saidaExtensor[19] = \saidaExtensor[19]~output_o ;

assign saidaExtensor[20] = \saidaExtensor[20]~output_o ;

assign saidaExtensor[21] = \saidaExtensor[21]~output_o ;

assign saidaExtensor[22] = \saidaExtensor[22]~output_o ;

assign saidaExtensor[23] = \saidaExtensor[23]~output_o ;

assign saidaExtensor[24] = \saidaExtensor[24]~output_o ;

assign saidaExtensor[25] = \saidaExtensor[25]~output_o ;

assign saidaExtensor[26] = \saidaExtensor[26]~output_o ;

assign saidaExtensor[27] = \saidaExtensor[27]~output_o ;

assign saidaExtensor[28] = \saidaExtensor[28]~output_o ;

assign saidaExtensor[29] = \saidaExtensor[29]~output_o ;

assign saidaExtensor[30] = \saidaExtensor[30]~output_o ;

assign saidaExtensor[31] = \saidaExtensor[31]~output_o ;

assign dadolido[0] = \dadolido[0]~output_o ;

assign dadolido[1] = \dadolido[1]~output_o ;

assign dadolido[2] = \dadolido[2]~output_o ;

assign dadolido[3] = \dadolido[3]~output_o ;

assign dadolido[4] = \dadolido[4]~output_o ;

assign dadolido[5] = \dadolido[5]~output_o ;

assign dadolido[6] = \dadolido[6]~output_o ;

assign dadolido[7] = \dadolido[7]~output_o ;

assign dadolido[8] = \dadolido[8]~output_o ;

assign dadolido[9] = \dadolido[9]~output_o ;

assign dadolido[10] = \dadolido[10]~output_o ;

assign dadolido[11] = \dadolido[11]~output_o ;

assign dadolido[12] = \dadolido[12]~output_o ;

assign dadolido[13] = \dadolido[13]~output_o ;

assign dadolido[14] = \dadolido[14]~output_o ;

assign dadolido[15] = \dadolido[15]~output_o ;

assign dadolido[16] = \dadolido[16]~output_o ;

assign dadolido[17] = \dadolido[17]~output_o ;

assign dadolido[18] = \dadolido[18]~output_o ;

assign dadolido[19] = \dadolido[19]~output_o ;

assign dadolido[20] = \dadolido[20]~output_o ;

assign dadolido[21] = \dadolido[21]~output_o ;

assign dadolido[22] = \dadolido[22]~output_o ;

assign dadolido[23] = \dadolido[23]~output_o ;

assign dadolido[24] = \dadolido[24]~output_o ;

assign dadolido[25] = \dadolido[25]~output_o ;

assign dadolido[26] = \dadolido[26]~output_o ;

assign dadolido[27] = \dadolido[27]~output_o ;

assign dadolido[28] = \dadolido[28]~output_o ;

assign dadolido[29] = \dadolido[29]~output_o ;

assign dadolido[30] = \dadolido[30]~output_o ;

assign dadolido[31] = \dadolido[31]~output_o ;

assign ula_control[0] = \ula_control[0]~output_o ;

assign ula_control[1] = \ula_control[1]~output_o ;

assign ula_control[2] = \ula_control[2]~output_o ;

assign ula_control[3] = \ula_control[3]~output_o ;

assign mux_ulamem = \mux_ulamem~output_o ;

assign end1[0] = \end1[0]~output_o ;

assign end1[1] = \end1[1]~output_o ;

assign end1[2] = \end1[2]~output_o ;

assign end1[3] = \end1[3]~output_o ;

assign end1[4] = \end1[4]~output_o ;

assign end2[0] = \end2[0]~output_o ;

assign end2[1] = \end2[1]~output_o ;

assign end2[2] = \end2[2]~output_o ;

assign end2[3] = \end2[3]~output_o ;

assign end2[4] = \end2[4]~output_o ;

assign end3[0] = \end3[0]~output_o ;

assign end3[1] = \end3[1]~output_o ;

assign end3[2] = \end3[2]~output_o ;

assign end3[3] = \end3[3]~output_o ;

assign end3[4] = \end3[4]~output_o ;

endmodule
