Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 15 12:50:38 2022
| Host         : DraganT running 64-bit major release  (build 9200)
| Command      : report_bus_skew -warn_on_violation -file hssl_ctrl_test_1l_loopback_bus_skew_routed.rpt -pb hssl_ctrl_test_1l_loopback_bus_skew_routed.pb -rpx hssl_ctrl_test_1l_loopback_bus_skew_routed.rpx
| Design       : hssl_ctrl_test_1l_loopback
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   16        [get_cells [list {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              8.000       0.777      7.223
2   18        [get_cells [list {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              8.000       0.645      7.355
3   20        [get_cells [list {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              8.000       0.657      7.343
4   22        [get_cells [list {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              8.000       0.714      7.286


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 8.000
Requirement: 8.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_clk_wiz      hssl_clk              hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                            hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                                                                                                            Slow         0.777      7.223


Slack (MET) :             7.223ns  (requirement - actual skew)
  Endpoint Source:        hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz)
  Endpoint Destination:   hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by hssl_clk)
  Reference Source:       hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz)
  Reference Destination:  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by hssl_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -5.207ns
  Reference Relative Delay:  -5.481ns
  Relative CRPR:             -0.347ns
  Uncertainty:                0.156ns
  Actual Bus Skew:            0.777ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.947    -1.537    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X203Y26        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y26        FDRE (Prop_fdre_C_Q)         0.223    -1.314 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.535    -0.779    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X201Y26        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547     2.547    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.630 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.807     4.437    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X201Y26        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000     4.437    
    SLICE_X201Y26        FDRE (Setup_fdre_C_D)       -0.009     4.428    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                          -0.779    
                         clock arrival                          4.428    
  -------------------------------------------------------------------
                         relative delay                        -5.207    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.837    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -4.397 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -2.831    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.809    -0.939    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X203Y26        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y26        FDRE (Prop_fdre_C_Q)         0.178    -0.761 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.210    -0.551    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X204Y26        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.988     4.777    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X204Y26        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                         clock pessimism              0.000     4.777    
    SLICE_X204Y26        FDRE (Hold_fdre_C_D)         0.153     4.930    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         data arrival                          -0.551    
                         clock arrival                          4.930    
  -------------------------------------------------------------------
                         relative delay                        -5.481    



Id: 2
set_bus_skew -from [get_cells [list {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 8.000
Requirement: 8.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
hssl_clk              clk_out1_clk_wiz      hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.645      7.355


Slack (MET) :             7.355ns  (requirement - actual skew)
  Endpoint Source:        hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk)
  Endpoint Destination:   hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz)
  Reference Source:       hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk)
  Reference Destination:  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    6.325ns
  Reference Relative Delay:   6.230ns
  Relative CRPR:             -0.393ns
  Uncertainty:                0.156ns
  Actual Bus Skew:            0.645ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.995     4.784    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X215Y20        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y20        FDRE (Prop_fdre_C_Q)         0.204     4.988 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.356     5.344    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X214Y20        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.837    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -4.397 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -2.831    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.857    -0.891    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X214Y20        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000    -0.891    
    SLICE_X214Y20        FDRE (Setup_fdre_C_D)       -0.090    -0.981    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           5.344    
                         clock arrival                         -0.981    
  -------------------------------------------------------------------
                         relative delay                         6.325    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547     2.547    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.630 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.851     4.481    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X213Y22        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y22        FDRE (Prop_fdre_C_Q)         0.178     4.659 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.232     4.891    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X212Y21        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.994    -1.490    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X212Y21        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.490    
    SLICE_X212Y21        FDRE (Hold_fdre_C_D)         0.152    -1.338    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           4.891    
                         clock arrival                         -1.338    
  -------------------------------------------------------------------
                         relative delay                         6.230    



Id: 3
set_bus_skew -from [get_cells [list {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 8.000
Requirement: 8.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
hssl_clk              clk_out1_clk_wiz      hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                            hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                                                                                                            Slow         0.657      7.343


Slack (MET) :             7.343ns  (requirement - actual skew)
  Endpoint Source:        hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk)
  Endpoint Destination:   hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz)
  Reference Source:       hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk)
  Reference Destination:  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    6.386ns
  Reference Relative Delay:   6.253ns
  Relative CRPR:             -0.367ns
  Uncertainty:                0.156ns
  Actual Bus Skew:            0.657ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.988     4.777    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X204Y26        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y26        FDRE (Prop_fdre_C_Q)         0.259     5.036 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.404     5.440    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X201Y27        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.837    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -4.397 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -2.831    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.810    -0.938    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X201Y27        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000    -0.938    
    SLICE_X201Y27        FDRE (Setup_fdre_C_D)       -0.009    -0.947    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           5.440    
                         clock arrival                         -0.947    
  -------------------------------------------------------------------
                         relative delay                         6.386    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547     2.547    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.630 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.807     4.437    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X201Y26        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y26        FDRE (Prop_fdre_C_Q)         0.178     4.615 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.256     4.871    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X200Y27        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.949    -1.535    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X200Y27        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                         clock pessimism              0.000    -1.535    
    SLICE_X200Y27        FDRE (Hold_fdre_C_D)         0.153    -1.382    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         data arrival                           4.871    
                         clock arrival                         -1.382    
  -------------------------------------------------------------------
                         relative delay                         6.253    



Id: 4
set_bus_skew -from [get_cells [list {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 8.000
Requirement: 8.000ns
Endpoints: 10

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_out1_clk_wiz      hssl_clk              hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                                                                                                            Slow         0.714      7.286


Slack (MET) :             7.286ns  (requirement - actual skew)
  Endpoint Source:        hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz)
  Endpoint Destination:   hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by hssl_clk)
  Reference Source:       hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz)
  Reference Destination:  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by hssl_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -5.221ns
  Reference Relative Delay:  -5.411ns
  Relative CRPR:             -0.367ns
  Uncertainty:                0.156ns
  Actual Bus Skew:            0.714ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.998    -1.486    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X214Y19        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y19        FDRE (Prop_fdre_C_Q)         0.204    -1.282 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.456    -0.826    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X215Y19        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547     2.547    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.630 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.856     4.486    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X215Y19        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     4.486    
    SLICE_X215Y19        FDRE (Setup_fdre_C_D)       -0.091     4.395    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                          -0.826    
                         clock arrival                          4.395    
  -------------------------------------------------------------------
                         relative delay                        -5.221    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     1.837    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234    -4.397 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566    -2.831    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    -2.748 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.857    -0.891    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X214Y20        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y20        FDRE (Prop_fdre_C_Q)         0.178    -0.713 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.238    -0.475    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X216Y21        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.994     4.783    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X216Y21        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                         clock pessimism              0.000     4.783    
    SLICE_X216Y21        FDRE (Hold_fdre_C_D)         0.153     4.936    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         data arrival                          -0.475    
                         clock arrival                          4.936    
  -------------------------------------------------------------------
                         relative delay                        -5.411    



