vhdl work "netgen/translate/d_latch_clocked_translate.vhd"
vhdl work "d_latch_clocked_testbench.vhd"
