<dec f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='766' type='llvm::BitVector llvm::CodeGenRegBank::computeCoveredRegisters(ArrayRef&lt;llvm::Record *&gt; Regs)'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='759'>// Compute the set of registers completely covered by the registers in Regs.
    // The returned BitVector will have a bit set for each register in Regs,
    // all sub-registers, and all super-registers that are covered by the
    // registers in Regs.
    //
    // This is used to compute the mask of call-preserved registers from a list
    // of callee-saves.</doc>
<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2360' ll='2400' type='llvm::BitVector llvm::CodeGenRegBank::computeCoveredRegisters(ArrayRef&lt;llvm::Record *&gt; Regs)'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1549' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1557' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
