// Seed: 2277026578
module module_0 #(
    parameter id_6 = 32'd78,
    parameter id_8 = 32'd88
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output tri1 id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
  wire _id_6;
  assign {id_2, -1, id_6, id_6 / -1'b0, id_6, 1'h0 ** !id_6, -1, -1'b0, "", -1, 1} = 1;
  logic [7:0] id_7;
  assign id_5 = id_2;
  wire _id_8;
  wire id_9;
  assign id_3 = id_7[id_6] ? ~id_7[id_8 : 1] : id_9;
  always @(posedge id_9) begin : LABEL_0
    wait ((-1));
  end
  parameter id_10 = 1;
  wire id_11;
  logic id_12, id_13, id_14;
endmodule
module module_1 #(
    parameter id_1 = 32'd25,
    parameter id_5 = 32'd52
) (
    output supply0 id_0,
    input wand _id_1,
    output tri0 id_2
);
  wire id_4;
  parameter id_5 = 1;
  wire id_6;
  assign id_2 = id_5;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_6,
      id_6,
      id_6
  );
  wire [id_1 : id_5  ==  id_5] id_7;
  always @(posedge -1) begin : LABEL_0
    assign id_4 = id_6;
  end
endmodule
