{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683141225048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683141225069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 03 12:13:44 2023 " "Processing started: Wed May 03 12:13:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683141225069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683141225069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683141225069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683141225925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683141225925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagsreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file flagsreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlagsReg " "Found entity 1: FlagsReg" {  } { { "FlagsReg.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/FlagsReg.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683141238665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683141238665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noah-/documents/ee-cse-469/lab1/reg_file.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/noah-/documents/ee-cse-469/lab1/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../Lab1/reg_file.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/reg_file.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683141238665 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file_tb " "Found entity 2: reg_file_tb" {  } { { "../Lab1/reg_file.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/reg_file.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683141238665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683141238665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noah-/documents/ee-cse-469/lab1/fulladder.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/noah-/documents/ee-cse-469/lab1/fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../Lab1/fullAdder.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/fullAdder.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683141238680 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder_testBench " "Found entity 2: fullAdder_testBench" {  } { { "../Lab1/fullAdder.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/fullAdder.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683141238680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683141238680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noah-/documents/ee-cse-469/lab1/ttlogic.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/noah-/documents/ee-cse-469/lab1/ttlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ttLogic " "Found entity 1: ttLogic" {  } { { "../Lab1/ttLogic.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/ttLogic.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683141238681 ""} { "Info" "ISGN_ENTITY_NAME" "2 ttLogic_TB " "Found entity 2: ttLogic_TB" {  } { { "../Lab1/ttLogic.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/ttLogic.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683141238681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683141238681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/noah-/documents/ee-cse-469/lab1/alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/noah-/documents/ee-cse-469/lab1/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Lab1/ALU.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/ALU.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683141238681 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU_testbench " "Found entity 2: ALU_testbench" {  } { { "../Lab1/ALU.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab1/ALU.sv" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683141238681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683141238681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 2 2 " "Found 2 design units, including 2 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/top.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683141238681 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench2 " "Found entity 2: testbench2" {  } { { "top.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/top.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683141238681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683141238681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/testbench.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683141238697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683141238697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/imem.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683141238697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683141238697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/dmem.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683141238697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683141238697 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "arm.sv(105) " "Verilog HDL information at arm.sv(105): always construct contains both blocking and non-blocking assignments" {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 105 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1683141238697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683141238697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683141238697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/DE1_SOC_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683141238713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683141238713 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "arm_pipeline.sv " "Can't analyze file -- file arm_pipeline.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1683141238713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RA1E arm.sv(52) " "Verilog HDL Implicit Net warning at arm.sv(52): created implicit net for \"RA1E\"" {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683141238713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RA2E arm.sv(52) " "Verilog HDL Implicit Net warning at arm.sv(52): created implicit net for \"RA2E\"" {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683141238713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WA2E arm.sv(52) " "Verilog HDL Implicit Net warning at arm.sv(52): created implicit net for \"WA2E\"" {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683141238713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BranchTakenE arm.sv(53) " "Verilog HDL Implicit Net warning at arm.sv(53): created implicit net for \"BranchTakenE\"" {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683141238713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Result arm.sv(155) " "Verilog HDL Implicit Net warning at arm.sv(155): created implicit net for \"Result\"" {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 155 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683141238713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUFlagsE arm.sv(293) " "Verilog HDL Implicit Net warning at arm.sv(293): created implicit net for \"ALUFlagsE\"" {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 293 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683141238713 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemtoRegE arm.sv(110) " "Verilog HDL error at arm.sv(110): object \"MemtoRegE\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 110 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1683141238713 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RA2 arm.sv(140) " "Verilog HDL error at arm.sv(140): object \"RA2\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 140 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1683141238713 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RA1 arm.sv(141) " "Verilog HDL error at arm.sv(141): object \"RA1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 141 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1683141238713 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ALUSrc arm.sv(142) " "Verilog HDL error at arm.sv(142): object \"ALUSrc\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 142 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1683141238713 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemtoReg arm.sv(155) " "Verilog HDL error at arm.sv(155): object \"MemtoReg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 155 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1683141238713 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ReadData arm.sv(155) " "Verilog HDL error at arm.sv(155): object \"ReadData\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 155 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1683141238713 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ALUResult arm.sv(155) " "Verilog HDL error at arm.sv(155): object \"ALUResult\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 155 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1683141238713 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemToRegM arm.sv(163) " "Verilog HDL error at arm.sv(163): object \"MemToRegM\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 163 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1683141238713 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MemtoRegD arm.sv(188) " "Verilog HDL error at arm.sv(188): object \"MemtoRegD\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 188 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1683141238713 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Instr arm.sv(208) " "Verilog HDL error at arm.sv(208): object \"Instr\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "arm.sv" "" { Text "C:/Users/noah-/Documents/EE-CSE-469/Lab3/arm.sv" 208 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1683141238713 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/noah-/Documents/EE-CSE-469/Lab3/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/noah-/Documents/EE-CSE-469/Lab3/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683141238781 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683141238889 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 03 12:13:58 2023 " "Processing ended: Wed May 03 12:13:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683141238889 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683141238889 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683141238889 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683141238889 ""}
