{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554058488048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554058488055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 15:54:47 2019 " "Processing started: Sun Mar 31 15:54:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554058488055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058488055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_dodge_game -c vga_dodge_game " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_dodge_game -c vga_dodge_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058488055 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554058489134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554058489134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball_generator-arch " "Found design unit 1: ball_generator-arch" {  } { { "ball_generator.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/ball_generator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515282 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_generator " "Found entity 1: ball_generator" {  } { { "ball_generator.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/ball_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058515282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc/synthesis/adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc-rtl " "Found design unit 1: adc-rtl" {  } { { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515289 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058515289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "adc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058515298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "adc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058515305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file adc/synthesis/submodules/adc_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_PLL_dffpipe_l2c " "Found entity 1: adc_PLL_dffpipe_l2c" {  } { { "adc/synthesis/submodules/adc_PLL.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_PLL.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515314 ""} { "Info" "ISGN_ENTITY_NAME" "2 adc_PLL_stdsync_sv6 " "Found entity 2: adc_PLL_stdsync_sv6" {  } { { "adc/synthesis/submodules/adc_PLL.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_PLL.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515314 ""} { "Info" "ISGN_ENTITY_NAME" "3 adc_PLL_altpll_6b92 " "Found entity 3: adc_PLL_altpll_6b92" {  } { { "adc/synthesis/submodules/adc_PLL.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_PLL.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515314 ""} { "Info" "ISGN_ENTITY_NAME" "4 adc_PLL " "Found entity 4: adc_PLL" {  } { { "adc/synthesis/submodules/adc_PLL.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_PLL.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058515314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/adc_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ADC " "Found entity 1: adc_ADC" {  } { { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058515321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058515329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_avrg_fifo " "Found entity 1: altera_modular_adc_control_avrg_fifo" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058515336 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(705) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(705): extended using \"x\" or \"z\"" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 705 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1554058515343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058515345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058515352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058515360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058515367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_driver-arch " "Found design unit 1: vga_driver-arch" {  } { { "vga_driver.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_driver.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515374 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_driver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058515374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player.vhd 2 1 " "Found 2 design units, including 1 entities, in source file player.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 player-behave " "Found design unit 1: player-behave" {  } { { "player.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/player.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515382 ""} { "Info" "ISGN_ENTITY_NAME" "1 player " "Found entity 1: player" {  } { { "player.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/player.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058515382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "joystick.vhd 2 1 " "Found 2 design units, including 1 entities, in source file joystick.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 joystick-behave " "Found design unit 1: joystick-behave" {  } { { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515388 ""} { "Info" "ISGN_ENTITY_NAME" "1 joystick " "Found entity 1: joystick" {  } { { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058515388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disk_graph.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disk_graph.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 disk_graph-behave " "Found design unit 1: disk_graph-behave" {  } { { "disk_graph.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/disk_graph.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515395 ""} { "Info" "ISGN_ENTITY_NAME" "1 disk_graph " "Found entity 1: disk_graph" {  } { { "disk_graph.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/disk_graph.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058515395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_dodge_game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_dodge_game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_dodge_game-behave " "Found design unit 1: vga_dodge_game-behave" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515402 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_dodge_game " "Found entity 1: vga_dodge_game" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058515402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behave " "Found design unit 1: ball-behave" {  } { { "ball.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/ball.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515410 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/ball.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058515410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file font_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 font_rom-arch " "Found design unit 1: font_rom-arch" {  } { { "font_rom.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/font_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515418 ""} { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/font_rom.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058515418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_timer-behave " "Found design unit 1: display_timer-behave" {  } { { "display_timer.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_timer.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515425 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_timer " "Found entity 1: display_timer" {  } { { "display_timer.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058515425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_score.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_score-behave " "Found design unit 1: display_score-behave" {  } { { "display_score.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_score.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515432 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_score " "Found entity 1: display_score" {  } { { "display_score.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_score.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058515432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_menu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_menu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_menu-behave " "Found design unit 1: display_menu-behave" {  } { { "display_menu.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_menu.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515440 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_menu " "Found entity 1: display_menu" {  } { { "display_menu.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_menu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058515440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_speed_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball_speed_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball_speed_rom-behave " "Found design unit 1: ball_speed_rom-behave" {  } { { "ball_speed_rom.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/ball_speed_rom.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515447 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball_speed_rom " "Found entity 1: ball_speed_rom" {  } { { "ball_speed_rom.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/ball_speed_rom.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058515447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xorshift32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xorshift32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xorshift32-behave " "Found design unit 1: xorshift32-behave" {  } { { "xorshift32.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/xorshift32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515453 ""} { "Info" "ISGN_ENTITY_NAME" "1 xorshift32 " "Found entity 1: xorshift32" {  } { { "xorshift32.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/xorshift32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058515453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058515453 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_dodge_game " "Elaborating entity \"vga_dodge_game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554058515663 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d_led vga_dodge_game.vhd(14) " "VHDL Signal Declaration warning at vga_dodge_game.vhd(14): used implicit default value for signal \"d_led\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554058515665 "|vga_dodge_game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:vga " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:vga\"" {  } { { "vga_dodge_game.vhd" "vga" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058515701 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "video_on vga_driver.vhd(33) " "Verilog HDL or VHDL warning at vga_driver.vhd(33): object \"video_on\" assigned a value but never read" {  } { { "vga_driver.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_driver.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554058515702 "|vga_dodge_game|vga_driver:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_menu display_menu:menu " "Elaborating entity \"display_menu\" for hierarchy \"display_menu:menu\"" {  } { { "vga_dodge_game.vhd" "menu" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058515705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom display_menu:menu\|font_rom:F " "Elaborating entity \"font_rom\" for hierarchy \"display_menu:menu\|font_rom:F\"" {  } { { "display_menu.vhd" "F" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_menu.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058515713 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "addr_reg font_rom.vhd(23) " "Verilog HDL or VHDL warning at font_rom.vhd(23): object \"addr_reg\" assigned a value but never read" {  } { { "font_rom.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/font_rom.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554058515717 "|vga_dodge_game|display_menu:menu|font_rom:F"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_timer display_timer:timer " "Elaborating entity \"display_timer\" for hierarchy \"display_timer:timer\"" {  } { { "vga_dodge_game.vhd" "timer" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058515721 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer_seg_1 display_timer.vhd(130) " "VHDL Process Statement warning at display_timer.vhd(130): signal \"timer_seg_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_timer.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_timer.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554058515723 "|vga_dodge_game|display_timer:timer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer_seg_2 display_timer.vhd(131) " "VHDL Process Statement warning at display_timer.vhd(131): signal \"timer_seg_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_timer.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_timer.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554058515723 "|vga_dodge_game|display_timer:timer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer_seg_3 display_timer.vhd(132) " "VHDL Process Statement warning at display_timer.vhd(132): signal \"timer_seg_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_timer.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_timer.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554058515723 "|vga_dodge_game|display_timer:timer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer_seg_4 display_timer.vhd(133) " "VHDL Process Statement warning at display_timer.vhd(133): signal \"timer_seg_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_timer.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_timer.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554058515723 "|vga_dodge_game|display_timer:timer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer_seg_5 display_timer.vhd(134) " "VHDL Process Statement warning at display_timer.vhd(134): signal \"timer_seg_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_timer.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_timer.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554058515723 "|vga_dodge_game|display_timer:timer"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timer_seg_6 display_timer.vhd(135) " "VHDL Process Statement warning at display_timer.vhd(135): signal \"timer_seg_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_timer.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_timer.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554058515723 "|vga_dodge_game|display_timer:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_score display_score:score " "Elaborating entity \"display_score\" for hierarchy \"display_score:score\"" {  } { { "vga_dodge_game.vhd" "score" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058515746 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "score_counter display_score.vhd(69) " "Verilog HDL or VHDL warning at display_score.vhd(69): object \"score_counter\" assigned a value but never read" {  } { { "display_score.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_score.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554058515748 "|vga_dodge_game|display_score:score"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_seg_1 display_score.vhd(132) " "VHDL Process Statement warning at display_score.vhd(132): signal \"score_seg_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_score.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_score.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554058515748 "|vga_dodge_game|display_score:score"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_seg_2 display_score.vhd(133) " "VHDL Process Statement warning at display_score.vhd(133): signal \"score_seg_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_score.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_score.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554058515748 "|vga_dodge_game|display_score:score"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_seg_3 display_score.vhd(134) " "VHDL Process Statement warning at display_score.vhd(134): signal \"score_seg_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_score.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_score.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554058515749 "|vga_dodge_game|display_score:score"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_seg_4 display_score.vhd(135) " "VHDL Process Statement warning at display_score.vhd(135): signal \"score_seg_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_score.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_score.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554058515749 "|vga_dodge_game|display_score:score"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_seg_5 display_score.vhd(136) " "VHDL Process Statement warning at display_score.vhd(136): signal \"score_seg_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_score.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_score.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554058515749 "|vga_dodge_game|display_score:score"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_seg_6 display_score.vhd(137) " "VHDL Process Statement warning at display_score.vhd(137): signal \"score_seg_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_score.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_score.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554058515749 "|vga_dodge_game|display_score:score"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "joystick joystick:joy " "Elaborating entity \"joystick\" for hierarchy \"joystick:joy\"" {  } { { "vga_dodge_game.vhd" "joy" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058515770 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_ready joystick.vhd(53) " "Verilog HDL or VHDL warning at joystick.vhd(53): object \"command_ready\" assigned a value but never read" {  } { { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554058515772 "|vga_dodge_game|joystick:joy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_startofpacket joystick.vhd(57) " "Verilog HDL or VHDL warning at joystick.vhd(57): object \"response_startofpacket\" assigned a value but never read" {  } { { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554058515772 "|vga_dodge_game|joystick:joy"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "response_endofpacket joystick.vhd(58) " "Verilog HDL or VHDL warning at joystick.vhd(58): object \"response_endofpacket\" assigned a value but never read" {  } { { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554058515772 "|vga_dodge_game|joystick:joy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc joystick:joy\|adc:joystick_adc " "Elaborating entity \"adc\" for hierarchy \"joystick:joy\|adc:joystick_adc\"" {  } { { "joystick.vhd" "joystick_adc" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058515777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_ADC joystick:joy\|adc:joystick_adc\|adc_ADC:adc " "Elaborating entity \"adc_ADC\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\"" {  } { { "adc/synthesis/adc.vhd" "adc" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058515783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\"" {  } { { "adc/synthesis/submodules/adc_ADC.v" "control_internal" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058515787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "adc/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058515793 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sync_ctrl_state_nxt altera_modular_adc_control_fsm.v(70) " "Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object \"sync_ctrl_state_nxt\" assigned a value but never read" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1554058515796 "|vga_driver|player:P1|adc:joystick|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058515845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058515846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554058515846 ""}  } { { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554058515846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_avrg_fifo joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo " "Elaborating entity \"altera_modular_adc_control_avrg_fifo\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\"" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "ts_avrg_fifo" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058515860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "scfifo_component" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058516098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\"" {  } { { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058516100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554058516100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554058516100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554058516100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554058516100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554058516100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554058516100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554058516100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554058516100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554058516100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554058516100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554058516100 ""}  } { { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554058516100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ds61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ds61 " "Found entity 1: scfifo_ds61" {  } { { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058516176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058516176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ds61 joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated " "Elaborating entity \"scfifo_ds61\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058516180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3o41 " "Found entity 1: a_dpfifo_3o41" {  } { { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058516220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058516220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3o41 joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo " "Elaborating entity \"a_dpfifo_3o41\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\"" {  } { { "db/scfifo_ds61.tdf" "dpfifo" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058516224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_c6e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_c6e " "Found entity 1: a_fefifo_c6e" {  } { { "db/a_fefifo_c6e.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_fefifo_c6e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058516264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058516264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_c6e joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state " "Elaborating entity \"a_fefifo_c6e\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\"" {  } { { "db/a_dpfifo_3o41.tdf" "fifo_state" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058516269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058516344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058516344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|a_fefifo_c6e:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_c6e.tdf" "count_usedw" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_fefifo_c6e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058516351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqn1 " "Found entity 1: altsyncram_rqn1" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058516429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058516429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqn1 joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram " "Elaborating entity \"altsyncram_rqn1\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\"" {  } { { "db/a_dpfifo_3o41.tdf" "FIFOram" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058516434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554058516514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058516514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_3o41.tdf" "rd_ptr_count" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058516519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "adc/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058516546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058516550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058516555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_PLL joystick:joy\|adc:joystick_adc\|adc_PLL:pll " "Elaborating entity \"adc_PLL\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_PLL:pll\"" {  } { { "adc/synthesis/adc.vhd" "pll" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058516561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_PLL_stdsync_sv6 joystick:joy\|adc:joystick_adc\|adc_PLL:pll\|adc_PLL_stdsync_sv6:stdsync2 " "Elaborating entity \"adc_PLL_stdsync_sv6\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_PLL:pll\|adc_PLL_stdsync_sv6:stdsync2\"" {  } { { "adc/synthesis/submodules/adc_PLL.v" "stdsync2" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_PLL.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058516564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_PLL_dffpipe_l2c joystick:joy\|adc:joystick_adc\|adc_PLL:pll\|adc_PLL_stdsync_sv6:stdsync2\|adc_PLL_dffpipe_l2c:dffpipe3 " "Elaborating entity \"adc_PLL_dffpipe_l2c\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_PLL:pll\|adc_PLL_stdsync_sv6:stdsync2\|adc_PLL_dffpipe_l2c:dffpipe3\"" {  } { { "adc/synthesis/submodules/adc_PLL.v" "dffpipe3" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_PLL.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058516567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_PLL_altpll_6b92 joystick:joy\|adc:joystick_adc\|adc_PLL:pll\|adc_PLL_altpll_6b92:sd1 " "Elaborating entity \"adc_PLL_altpll_6b92\" for hierarchy \"joystick:joy\|adc:joystick_adc\|adc_PLL:pll\|adc_PLL_altpll_6b92:sd1\"" {  } { { "adc/synthesis/submodules/adc_PLL.v" "sd1" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_PLL.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058516570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller joystick:joy\|adc:joystick_adc\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"joystick:joy\|adc:joystick_adc\|altera_reset_controller:rst_controller\"" {  } { { "adc/synthesis/adc.vhd" "rst_controller" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058516575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer joystick:joy\|adc:joystick_adc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"joystick:joy\|adc:joystick_adc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "adc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058516579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer joystick:joy\|adc:joystick_adc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"joystick:joy\|adc:joystick_adc\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "adc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058516583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player player:P1 " "Elaborating entity \"player\" for hierarchy \"player:P1\"" {  } { { "vga_dodge_game.vhd" "P1" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058516593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disk_graph player:P1\|disk_graph:player_graph " "Elaborating entity \"disk_graph\" for hierarchy \"player:P1\|disk_graph:player_graph\"" {  } { { "player.vhd" "player_graph" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/player.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058516599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_generator ball_generator:B " "Elaborating entity \"ball_generator\" for hierarchy \"ball_generator:B\"" {  } { { "vga_dodge_game.vhd" "B" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058516603 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ball_color ball_generator.vhd(21) " "VHDL Signal Declaration warning at ball_generator.vhd(21): used explicit default value for signal \"ball_color\" because signal was never assigned a value" {  } { { "ball_generator.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/ball_generator.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1554058516604 "|vga_dodge_game|ball_generator:B"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst ball_generator.vhd(75) " "VHDL Process Statement warning at ball_generator.vhd(75): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ball_generator.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/ball_generator.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554058516605 "|vga_dodge_game|ball_generator:B"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball ball_generator:B\|ball:B0 " "Elaborating entity \"ball\" for hierarchy \"ball_generator:B\|ball:B0\"" {  } { { "ball_generator.vhd" "B0" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/ball_generator.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058516653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xorshift32 ball_generator:B\|ball:B0\|xorshift32:RNG " "Elaborating entity \"xorshift32\" for hierarchy \"ball_generator:B\|ball:B0\|xorshift32:RNG\"" {  } { { "ball.vhd" "RNG" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/ball.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058516684 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst xorshift32.vhd(31) " "VHDL Process Statement warning at xorshift32.vhd(31): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xorshift32.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/xorshift32.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554058516685 "|vga_dodge_game|ball_generator:B|ball:B0|xorshift32:RNG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rng_state xorshift32.vhd(31) " "VHDL Process Statement warning at xorshift32.vhd(31): signal \"rng_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xorshift32.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/xorshift32.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554058516685 "|vga_dodge_game|ball_generator:B|ball:B0|xorshift32:RNG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seed xorshift32.vhd(32) " "VHDL Process Statement warning at xorshift32.vhd(32): signal \"seed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "xorshift32.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/xorshift32.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1554058516685 "|vga_dodge_game|ball_generator:B|ball:B0|xorshift32:RNG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ball_speed_rom ball_generator:B\|ball:B0\|ball_speed_rom:ball_speed " "Elaborating entity \"ball_speed_rom\" for hierarchy \"ball_generator:B\|ball:B0\|ball_speed_rom:ball_speed\"" {  } { { "ball.vhd" "ball_speed" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/ball.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058516693 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058518143 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058518143 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058518143 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058518143 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058518143 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058518143 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058518143 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058518143 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058518143 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058518143 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058518143 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058518143 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1554058518143 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1554058518143 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 39 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058518689 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 69 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058518689 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 99 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058518689 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 129 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058518689 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 159 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058518689 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 189 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058518689 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 219 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058518689 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 249 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058518689 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 279 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058518689 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 309 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058518689 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 339 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058518689 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\] " "Synthesized away node \"joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo\|scfifo:scfifo_component\|scfifo_ds61:auto_generated\|a_dpfifo_3o41:dpfifo\|altsyncram_rqn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_rqn1.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/altsyncram_rqn1.tdf" 369 2 0 } } { "db/a_dpfifo_3o41.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/a_dpfifo_3o41.tdf" 41 2 0 } } { "db/scfifo_ds61.tdf" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/db/scfifo_ds61.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v" 91 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 944 0 0 } } { "adc/synthesis/submodules/altera_modular_adc_control.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control.v" 108 0 0 } } { "adc/synthesis/submodules/adc_ADC.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_ADC.v" 92 0 0 } } { "adc/synthesis/adc.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/adc.vhd" 155 0 0 } } { "joystick.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/joystick.vhd" 68 0 0 } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 165 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058518689 "|vga_dodge_game|joystick:joy|adc:joystick_adc|adc_ADC:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ram_block1a11"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1554058518689 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1554058518689 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "display_menu.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/display_menu.vhd" 20 -1 0 } } { "xorshift32.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/xorshift32.vhd" 31 -1 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 42 -1 0 } } { "adc/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/altera_modular_adc_control_fsm.v" 724 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1554058529310 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1554058529310 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d_led\[0\] GND " "Pin \"d_led\[0\]\" is stuck at GND" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554058536641 "|vga_dodge_game|d_led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_led\[1\] GND " "Pin \"d_led\[1\]\" is stuck at GND" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554058536641 "|vga_dodge_game|d_led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_led\[2\] GND " "Pin \"d_led\[2\]\" is stuck at GND" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554058536641 "|vga_dodge_game|d_led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_led\[3\] GND " "Pin \"d_led\[3\]\" is stuck at GND" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554058536641 "|vga_dodge_game|d_led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_led\[4\] GND " "Pin \"d_led\[4\]\" is stuck at GND" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554058536641 "|vga_dodge_game|d_led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_led\[5\] GND " "Pin \"d_led\[5\]\" is stuck at GND" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554058536641 "|vga_dodge_game|d_led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_led\[6\] GND " "Pin \"d_led\[6\]\" is stuck at GND" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554058536641 "|vga_dodge_game|d_led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_led\[7\] GND " "Pin \"d_led\[7\]\" is stuck at GND" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554058536641 "|vga_dodge_game|d_led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_led\[8\] GND " "Pin \"d_led\[8\]\" is stuck at GND" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554058536641 "|vga_dodge_game|d_led[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_led\[9\] GND " "Pin \"d_led\[9\]\" is stuck at GND" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554058536641 "|vga_dodge_game|d_led[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554058536641 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554058537193 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554058587825 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/output_files/vga_dodge_game.map.smsg " "Generated suppressed messages file D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/output_files/vga_dodge_game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058588155 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554058588821 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554058588821 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d_sw\[0\] " "No output dependent on input pin \"d_sw\[0\]\"" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058589496 "|vga_dodge_game|d_sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d_sw\[1\] " "No output dependent on input pin \"d_sw\[1\]\"" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058589496 "|vga_dodge_game|d_sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d_sw\[2\] " "No output dependent on input pin \"d_sw\[2\]\"" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554058589496 "|vga_dodge_game|d_sw[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1554058589496 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14171 " "Implemented 14171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554058589496 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554058589496 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14140 " "Implemented 14140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554058589496 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1554058589496 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554058589496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554058589542 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 15:56:29 2019 " "Processing ended: Sun Mar 31 15:56:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554058589542 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:42 " "Elapsed time: 00:01:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554058589542 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554058589542 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554058589542 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1554058594184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554058594192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 15:56:30 2019 " "Processing started: Sun Mar 31 15:56:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554058594192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1554058594192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga_dodge_game -c vga_dodge_game " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vga_dodge_game -c vga_dodge_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1554058594192 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1554058594444 ""}
{ "Info" "0" "" "Project  = vga_dodge_game" {  } {  } 0 0 "Project  = vga_dodge_game" 0 0 "Fitter" 0 0 1554058594445 ""}
{ "Info" "0" "" "Revision = vga_dodge_game" {  } {  } 0 0 "Revision = vga_dodge_game" 0 0 "Fitter" 0 0 1554058594445 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1554058597159 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1554058597159 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga_dodge_game 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"vga_dodge_game\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1554058597251 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554058597299 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1554058597299 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "joystick:joy\|adc:joystick_adc\|adc_PLL:pll\|adc_PLL_altpll_6b92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"joystick:joy\|adc:joystick_adc\|adc_PLL:pll\|adc_PLL_altpll_6b92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "joystick:joy\|adc:joystick_adc\|adc_PLL:pll\|adc_PLL_altpll_6b92:sd1\|wire_pll7_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for joystick:joy\|adc:joystick_adc\|adc_PLL:pll\|adc_PLL_altpll_6b92:sd1\|wire_pll7_clk\[0\] port" {  } { { "adc/synthesis/submodules/adc_PLL.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_PLL.v" 150 -1 0 } } { "" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1554058597367 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "joystick:joy\|adc:joystick_adc\|adc_PLL:pll\|adc_PLL_altpll_6b92:sd1\|wire_pll7_clk\[1\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for joystick:joy\|adc:joystick_adc\|adc_PLL:pll\|adc_PLL_altpll_6b92:sd1\|wire_pll7_clk\[1\] port" {  } { { "adc/synthesis/submodules/adc_PLL.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_PLL.v" 150 -1 0 } } { "" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 470 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1554058597367 ""}  } { { "adc/synthesis/submodules/adc_PLL.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_PLL.v" 150 -1 0 } } { "" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1554058597367 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1554058597604 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1554058597620 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554058598260 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554058598260 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554058598260 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554058598260 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554058598260 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554058598260 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554058598260 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554058598260 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554058598260 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554058598260 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1554058598260 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554058598283 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554058598283 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554058598283 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554058598283 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554058598283 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554058598283 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554058598283 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554058598283 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1554058598283 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1554058598284 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1554058598284 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1554058598284 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1554058598284 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "16 " "Fitter converted 16 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN1~ F5 " "Pin ~ALTERA_ADC1IN1~ is reserved at location F5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN1~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554058598286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN1~ E4 " "Pin ~ALTERA_ADC2IN1~ is reserved at location E4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN1~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554058598286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN2~ F4 " "Pin ~ALTERA_ADC1IN2~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN2~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554058598286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN8~ E3 " "Pin ~ALTERA_ADC2IN8~ is reserved at location E3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN8~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554058598286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN3~ J8 " "Pin ~ALTERA_ADC1IN3~ is reserved at location J8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN3~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554058598286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN3~ G4 " "Pin ~ALTERA_ADC2IN3~ is reserved at location G4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN3~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554058598286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN4~ J9 " "Pin ~ALTERA_ADC1IN4~ is reserved at location J9" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN4~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554058598286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN4~ F3 " "Pin ~ALTERA_ADC2IN4~ is reserved at location F3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN4~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554058598286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN5~ J4 " "Pin ~ALTERA_ADC1IN5~ is reserved at location J4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN5~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554058598286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN5~ H4 " "Pin ~ALTERA_ADC2IN5~ is reserved at location H4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN5~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554058598286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN6~ H3 " "Pin ~ALTERA_ADC1IN6~ is reserved at location H3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN6~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554058598286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN6~ G3 " "Pin ~ALTERA_ADC2IN6~ is reserved at location G3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN6~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554058598286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN7~ K5 " "Pin ~ALTERA_ADC1IN7~ is reserved at location K5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN7~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554058598286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN7~ K4 " "Pin ~ALTERA_ADC2IN7~ is reserved at location K4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN7~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554058598286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC1IN8~ K6 " "Pin ~ALTERA_ADC1IN8~ is reserved at location K6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC1IN8~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554058598286 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ADC2IN2~ J3 " "Pin ~ALTERA_ADC2IN2~ is reserved at location J3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ADC2IN2~ } } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554058598286 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1554058598286 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1554058598291 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1554058601737 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1554058601737 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1554058601737 ""}
{ "Info" "ISTA_SDC_FOUND" "adc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'adc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1554058601768 ""}
{ "Info" "ISTA_SDC_FOUND" "adc/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'adc/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1554058601780 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1554058601846 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1554058601847 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: joy\|joystick_adc\|adc\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: joy\|joystick_adc\|adc\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554058601889 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1554058601889 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1554058601965 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1554058601966 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1554058601968 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1554058603279 ""}  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554058603279 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "joystick:joy\|adc:joystick_adc\|adc_PLL:pll\|adc_PLL_altpll_6b92:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node joystick:joy\|adc:joystick_adc\|adc_PLL:pll\|adc_PLL_altpll_6b92:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1554058603279 ""}  } { { "adc/synthesis/submodules/adc_PLL.v" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/adc/synthesis/submodules/adc_PLL.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 469 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554058603279 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_driver:vga\|v_sync  " "Automatically promoted node vga_driver:vga\|v_sync " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1554058603279 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "v_sync~output " "Destination node v_sync~output" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1554058603279 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1554058603279 ""}  } { { "vga_driver.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_driver.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554058603279 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk25  " "Automatically promoted node clk25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1554058603279 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk25~0 " "Destination node clk25~0" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 59 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 23845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1554058603279 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1554058603279 ""}  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 59 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554058603279 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkrtc  " "Automatically promoted node clkrtc " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1554058603280 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkrtc~0 " "Destination node clkrtc~0" {  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 21795 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1554058603280 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1554058603280 ""}  } { { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554058603280 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1554058604779 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554058604787 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554058604787 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554058604799 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554058604812 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1554058604827 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1554058604827 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1554058604834 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1554058605479 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1554058605487 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1554058605487 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk10 " "Node \"clk10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1554058606817 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1554058606817 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554058606817 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1554058606836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1554058609324 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554058612596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1554058612707 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1554058639710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:27 " "Fitter placement operations ending: elapsed time is 00:00:27" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554058639710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1554058642269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.2% " "1e+03 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1554058652159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1554058654416 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1554058654416 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1554058678599 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1554058678599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:34 " "Fitter routing operations ending: elapsed time is 00:00:34" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554058678608 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 14.53 " "Total time spent on timing analysis during the Fitter is 14.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1554058679036 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554058679109 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554058683679 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554058683686 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554058688769 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554058691409 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1554058693074 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 MAX 10 " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "d_sw\[0\] 3.3-V LVTTL C11 " "Pin d_sw\[0\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { d_sw[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d_sw\[0\]" } } } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554058693354 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "d_sw\[1\] 3.3-V LVTTL D12 " "Pin d_sw\[1\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { d_sw[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d_sw\[1\]" } } } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554058693354 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "d_sw\[2\] 3.3-V LVTTL C12 " "Pin d_sw\[2\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { d_sw[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "d_sw\[2\]" } } } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554058693354 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_main 3.3-V LVTTL C10 " "Pin rst_main uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rst_main } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_main" } } } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554058693354 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50 3.3-V LVTTL P11 " "Pin clk50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk50 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1554058693354 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1554058693354 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "rgb\[2\] " "Pin rgb\[2\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rgb[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rgb\[2\]" } } } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1554058693355 ""}
{ "Critical Warning" "WFIOMGR_ADC_BLOCK_USAGE_RESTRICT_IO_PIN_PLACEMENT_WARNING" "rgb\[3\] " "Pin rgb\[3\] is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rgb[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rgb\[3\]" } } } } { "vga_dodge_game.vhd" "" { Text "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/vga_dodge_game.vhd" 212 0 0 } } { "temporary_test_loc" "" { Generic "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 16248 "Pin %1!s! is placed too close with ADC pins. I/O pins place too near to ADC pins will cause performance degradation on ADC sampling. Please reassign the pin assignment further away from ADC pins and re-run the compilation again." 0 0 "Fitter" 0 -1 1554058693355 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/output_files/vga_dodge_game.fit.smsg " "Generated suppressed messages file D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/output_files/vga_dodge_game.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1554058693954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5807 " "Peak virtual memory: 5807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554058696416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 15:58:16 2019 " "Processing ended: Sun Mar 31 15:58:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554058696416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554058696416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:53 " "Total CPU time (on all processors): 00:02:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554058696416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1554058696416 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1554058700679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554058700687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 15:58:20 2019 " "Processing started: Sun Mar 31 15:58:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554058700687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1554058700687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga_dodge_game -c vga_dodge_game " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vga_dodge_game -c vga_dodge_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1554058700687 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1554058701401 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1554058703555 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1554058703692 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554058704578 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 15:58:24 2019 " "Processing ended: Sun Mar 31 15:58:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554058704578 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554058704578 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554058704578 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1554058704578 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1554058705242 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1554058709189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554058709195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 15:58:28 2019 " "Processing started: Sun Mar 31 15:58:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554058709195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058709195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga_dodge_game -c vga_dodge_game " "Command: quartus_sta vga_dodge_game -c vga_dodge_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058709195 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1554058709454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058712109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058712109 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058712153 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058712153 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1554058712972 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1554058712972 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058712972 ""}
{ "Info" "ISTA_SDC_FOUND" "adc/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'adc/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058713001 ""}
{ "Info" "ISTA_SDC_FOUND" "adc/synthesis/submodules/altera_modular_adc_control.sdc " "Reading SDC File: 'adc/synthesis/submodules/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058713015 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058713081 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50 clk50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk50 clk50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1554058713082 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{joy\|joystick_adc\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\]\} \{joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{joy\|joystick_adc\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\]\} \{joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1554058713082 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{joy\|joystick_adc\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[1\]\} \{joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{joy\|joystick_adc\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[1\]\} \{joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1554058713082 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058713082 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058713082 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_driver:vga\|v_sync vga_driver:vga\|v_sync " "create_clock -period 1.000 -name vga_driver:vga\|v_sync vga_driver:vga\|v_sync" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1554058713088 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk25 clk25 " "create_clock -period 1.000 -name clk25 clk25" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1554058713088 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkrtc clkrtc " "create_clock -period 1.000 -name clkrtc clkrtc" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1554058713088 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058713088 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: joy\|joystick_adc\|adc\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: joy\|joystick_adc\|adc\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554058713127 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058713127 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058713184 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058713185 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1554058713187 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1554058713197 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1554058713275 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058713339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.071 " "Worst-case setup slack is -15.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.071            -512.413 clk25  " "  -15.071            -512.413 clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.933          -11958.624 vga_driver:vga\|v_sync  " "  -12.933          -11958.624 vga_driver:vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.132            -180.782 clkrtc  " "   -3.132            -180.782 clkrtc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.096              -3.602 clk50  " "   -2.096              -3.602 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.623               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\]  " "   30.623               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058713341 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.395 " "Worst-case hold slack is -0.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.395              -0.539 vga_driver:vga\|v_sync  " "   -0.395              -0.539 vga_driver:vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 clkrtc  " "    0.324               0.000 clkrtc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 clk25  " "    0.342               0.000 clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\]  " "    0.347               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.629               0.000 clk50  " "    0.629               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058713407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.145 " "Worst-case recovery slack is -3.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.145           -1327.860 vga_driver:vga\|v_sync  " "   -3.145           -1327.860 vga_driver:vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.926             -25.544 clkrtc  " "   -0.926             -25.544 clkrtc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.279               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\]  " "   37.279               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058713418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.740 " "Worst-case removal slack is 0.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.740               0.000 vga_driver:vga\|v_sync  " "    0.740               0.000 vga_driver:vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 clkrtc  " "    0.834               0.000 clkrtc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.935               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\]  " "    0.935               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058713428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403           -2589.938 vga_driver:vga\|v_sync  " "   -1.403           -2589.938 vga_driver:vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -116.449 clk25  " "   -1.403            -116.449 clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -109.434 clkrtc  " "   -1.403            -109.434 clkrtc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.636               0.000 clk50  " "    9.636               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.718               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\]  " "   19.718               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.575               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[1\]  " "   44.575               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058713432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058713432 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058713530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058713530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058713530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058713530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058713530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 75.530 ns " "Worst Case Available Settling Time: 75.530 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058713530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058713530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058713530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058713530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058713530 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058713530 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058713530 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1554058713536 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058713596 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058718992 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: joy\|joystick_adc\|adc\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: joy\|joystick_adc\|adc\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554058719710 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058719710 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058719712 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058719836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.729 " "Worst-case setup slack is -13.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.729            -464.496 clk25  " "  -13.729            -464.496 clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.933          -10748.000 vga_driver:vga\|v_sync  " "  -11.933          -10748.000 vga_driver:vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.845            -158.816 clkrtc  " "   -2.845            -158.816 clkrtc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.887              -3.225 clk50  " "   -1.887              -3.225 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.255               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\]  " "   31.255               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058719839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.368 " "Worst-case hold slack is -0.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.368              -0.515 vga_driver:vga\|v_sync  " "   -0.368              -0.515 vga_driver:vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 clkrtc  " "    0.290               0.000 clkrtc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 clk25  " "    0.307               0.000 clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\]  " "    0.311               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581               0.000 clk50  " "    0.581               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058719895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.851 " "Worst-case recovery slack is -2.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.851           -1172.196 vga_driver:vga\|v_sync  " "   -2.851           -1172.196 vga_driver:vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.751             -20.230 clkrtc  " "   -0.751             -20.230 clkrtc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.465               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\]  " "   37.465               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058719905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.670 " "Worst-case removal slack is 0.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.670               0.000 vga_driver:vga\|v_sync  " "    0.670               0.000 vga_driver:vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.764               0.000 clkrtc  " "    0.764               0.000 clkrtc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719913 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.860               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\]  " "    0.860               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719913 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058719913 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403           -2589.938 vga_driver:vga\|v_sync  " "   -1.403           -2589.938 vga_driver:vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -116.449 clk25  " "   -1.403            -116.449 clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -109.434 clkrtc  " "   -1.403            -109.434 clkrtc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.647               0.000 clk50  " "    9.647               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.698               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\]  " "   19.698               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.631               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[1\]  " "   44.631               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058719917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058719917 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058720002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058720002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058720002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058720002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058720002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 75.905 ns " "Worst Case Available Settling Time: 75.905 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058720002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058720002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058720002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058720002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058720002 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058720002 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058720002 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1554058720007 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: joy\|joystick_adc\|adc\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: joy\|joystick_adc\|adc\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: joystick:joy\|adc:joystick_adc\|adc_ADC:adc\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1554058720445 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058720445 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058720446 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058720505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.839 " "Worst-case setup slack is -5.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.839            -176.652 clk25  " "   -5.839            -176.652 clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.661           -4008.951 vga_driver:vga\|v_sync  " "   -5.661           -4008.951 vga_driver:vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.877              -1.226 clk50  " "   -0.877              -1.226 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.812             -35.768 clkrtc  " "   -0.812             -35.768 clkrtc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.350               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\]  " "   35.350               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058720507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.257 " "Worst-case hold slack is -0.257" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.257              -0.424 vga_driver:vga\|v_sync  " "   -0.257              -0.424 vga_driver:vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 clkrtc  " "    0.141               0.000 clkrtc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 clk25  " "    0.149               0.000 clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\]  " "    0.152               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 clk50  " "    0.244               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058720563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.813 " "Worst-case recovery slack is -0.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.813            -282.084 vga_driver:vga\|v_sync  " "   -0.813            -282.084 vga_driver:vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.091               0.000 clkrtc  " "    0.091               0.000 clkrtc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.729               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\]  " "   38.729               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058720573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.339 " "Worst-case removal slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 vga_driver:vga\|v_sync  " "    0.339               0.000 vga_driver:vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 clkrtc  " "    0.364               0.000 clkrtc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.409               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\]  " "    0.409               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058720582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1846.000 vga_driver:vga\|v_sync  " "   -1.000           -1846.000 vga_driver:vga\|v_sync " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -83.000 clk25  " "   -1.000             -83.000 clk25 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -78.000 clkrtc  " "   -1.000             -78.000 clkrtc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.329               0.000 clk50  " "    9.329               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.761               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\]  " "   19.761               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.903               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[1\]  " "   44.903               0.000 joy\|joystick_adc\|pll\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554058720586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058720586 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058720672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058720672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058720672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058720672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058720672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 78.104 ns " "Worst Case Available Settling Time: 78.104 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058720672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058720672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058720672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058720672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058720672 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1554058720672 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058720672 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058721488 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058721488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4960 " "Peak virtual memory: 4960 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554058721622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 15:58:41 2019 " "Processing ended: Sun Mar 31 15:58:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554058721622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554058721622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554058721622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058721622 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1554058722825 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554058722832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 31 15:58:42 2019 " "Processing started: Sun Mar 31 15:58:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554058722832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1554058722832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vga_dodge_game -c vga_dodge_game " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vga_dodge_game -c vga_dodge_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1554058722832 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1554058724040 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1554058724188 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vga_dodge_game.vo D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/simulation/modelsim/ simulation " "Generated file vga_dodge_game.vo in folder \"D:/Projetos/FPGA/de-lite-10/projeto_06_vga_dodge_game/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1554058729587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554058729778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 31 15:58:49 2019 " "Processing ended: Sun Mar 31 15:58:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554058729778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554058729778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554058729778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1554058729778 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 85 s " "Quartus Prime Full Compilation was successful. 0 errors, 85 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1554058730441 ""}
