#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Dec 31 14:28:05 2023
# Process ID: 33920
# Current directory: C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26664 C:\Users\leonf\OneDrive\Documents\pipeline_forward\pipeline\pipeline.xpr
# Log file: C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/vivado.log
# Journal file: C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/leonf/OneDrive/Documents/pipeline' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/leonf/OneDrive/Downloads/New folder/Branch_Predictor.sv'; using path 'C:/Users/leonf/Downloads/New folder/Branch_Predictor.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/leonf/OneDrive/Downloads/New folder/Branch_Prediction_Unit.sv'; using path 'C:/Users/leonf/Downloads/New folder/Branch_Prediction_Unit.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/leonf/OneDrive/Downloads/New folder/branch_logic.sv'; using path 'C:/Users/leonf/Downloads/New folder/branch_logic.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/leonf/OneDrive/Downloads/New folder/Branch_pred_mux.sv'; using path 'C:/Users/leonf/Downloads/New folder/Branch_pred_mux.sv' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/leonf/OneDrive/Downloads/New folder/BTB.sv'; using path 'C:/Users/leonf/Downloads/New folder/BTB.sv' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 777.633 ; gain = 157.777
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 816.723 ; gain = 38.562
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 816.723 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 816.723 ; gain = 0.000
close [ open C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/hazard_unit.sv w ]
add_files C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/hazard_unit.sv
update_compile_order -fileset sources_1
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 828.102 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 828.102 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 828.102 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 828.102 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 828.176 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 828.176 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 831.289 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 831.289 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/dut/data_mem_blk/data_in}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/dut/data_mem_blk/data_addr}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 831.289 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/dut/data_mem_blk/memwrt}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
open_project C:/Users/leonf/OneDrive/Documents/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 890.418 ; gain = 52.754
update_compile_order -fileset sources_1
current_project pipeline
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 925.195 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 925.195 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 925.195 ; gain = 0.000
current_project project
current_project pipeline
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1030.074 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1031.195 ; gain = 1.121
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/dut/data_mem_blk/data_in}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1033.051 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/dut/data_mem_blk/memwrt}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/dut/program_count_blk/pc_in}} {{/testbench/dut/program_count_blk/pc_out}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1033.051 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/dut/Instruction_mem_blk/pc}} {{/testbench/dut/Instruction_mem_blk/instruction}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/dut/data_mem_blk/data_addr}} {{/testbench/dut/data_mem_blk/data_in}} {{/testbench/dut/data_mem_blk/memwrt}} {{/testbench/dut/data_mem_blk/memread}} {{/testbench/dut/data_mem_blk/space_sig}} {{/testbench/dut/data_mem_blk/data_out}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/dut/register_blk/register[1]}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1033.051 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/dut/ex_pipe_blk/ex_reg2_val}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1085.305 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1085.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1085.305 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1085.305 ; gain = 0.000
current_project project
close_project
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1085.305 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1085.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.305 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.305 ; gain = 0.000
open_project C:/Users/leonf/OneDrive/Documents/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
current_project pipeline
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.020 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1095.020 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
current_project project
current_project pipeline
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1095.020 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File ins.dat referenced on C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1095.020 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.020 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: File ins.dat referenced on C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv at line 39 cannot be opened for reading. Please ensure that this file is available in the current working directory.
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1095.020 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1095.020 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1095.020 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1095.020 ; gain = 0.000
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 5
add_wave {{/testbench/dut/ALU_blk/out}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 5
add_wave {{/testbench/dut/ALU_blk/reg1}} 
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 5
add_wave {{/testbench/dut/ALU_blk/reg2}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 5
add_wave {{/testbench/dut/Mux_blk/input_1}} {{/testbench/dut/Mux_blk/input_2}} {{/testbench/dut/Mux_blk/sig}} {{/testbench/dut/Mux_blk/mux_out}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/dut/mux3_r2_blk/ex_reg}} {{/testbench/dut/mux3_r2_blk/mem_ALU_out}} {{/testbench/dut/mux3_r2_blk/pc_ALU_out}} {{/testbench/dut/mux3_r2_blk/signal}} {{/testbench/dut/mux3_r2_blk/reg_val}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/dut/ID_pipe_blk/ex_reg2_val}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1095.020 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1095.020 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1095.020 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1095.020 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Dec 31 17:44:13 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1095.020 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1095.020 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1095.020 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1095.020 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/dut/FPGA_out}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 113
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1095.020 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sw' [C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 116
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.020 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sw' [C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 116
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1095.020 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/dut/data_mem_blk/sw}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sw' [C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 116
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1095.020 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sw' [C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv:36]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 116
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sw' [C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 116
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1095.020 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/EX_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/ID_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/IF_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Instruction_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Microprograming.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Microprograming
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/Mux_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/branch_pre.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_pre
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/mem_pipe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/pipe_flush.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_flush
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/program_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipe_flush
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.program_count
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instruction_mem
Compiling module xil_defaultlib.IF_pipe
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Imm_gen
Compiling module xil_defaultlib.Microprograming
Compiling module xil_defaultlib.ID_pipe
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.Mux_3
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_pipe
Compiling module xil_defaultlib.Data_mem
Compiling module xil_defaultlib.branch_pre
Compiling module xil_defaultlib.mem_pipe
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 116
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1095.020 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/hazard_unit.sv] -no_script -reset -force -quiet
remove_files  C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sources_1/new/hazard_unit.sv
current_project project
close_project
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b80a03028d1a4078a110aa59d88098b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.3
Time resolution is 1 ps
$finish called at time : 180 ns : File "C:/Users/leonf/OneDrive/Documents/pipeline_forward/pipeline/pipeline.srcs/sim_1/new/testbench.sv" Line 116
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 31 18:02:56 2023...
