
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: link_design -top top -part xc7a15tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1839.184 ; gain = 0.000 ; free physical = 373 ; free virtual = 3287
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/diegoaranda/Documents/Tesis/Prueba_FPGA/FullMode/FullMode_v2/build/top.xdc]
Finished Parsing XDC File [/home/diegoaranda/Documents/Tesis/Prueba_FPGA/FullMode/FullMode_v2/build/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1940.641 ; gain = 0.000 ; free physical = 276 ; free virtual = 3192
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1940.641 ; gain = 343.449 ; free physical = 276 ; free virtual = 3192
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1977.465 ; gain = 36.824 ; free physical = 272 ; free virtual = 3187

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 104df54be

Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 2430.320 ; gain = 452.855 ; free physical = 134 ; free virtual = 2811

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 104df54be

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2586.258 ; gain = 0.004 ; free physical = 110 ; free virtual = 2659
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 104df54be

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2586.258 ; gain = 0.004 ; free physical = 109 ; free virtual = 2659
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 104df54be

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2586.258 ; gain = 0.004 ; free physical = 107 ; free virtual = 2659
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 104df54be

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2586.258 ; gain = 0.004 ; free physical = 103 ; free virtual = 2659
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 104df54be

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2586.258 ; gain = 0.004 ; free physical = 103 ; free virtual = 2659
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 104df54be

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2586.258 ; gain = 0.004 ; free physical = 103 ; free virtual = 2659
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2586.258 ; gain = 0.000 ; free physical = 101 ; free virtual = 2659
Ending Logic Optimization Task | Checksum: 104df54be

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2586.258 ; gain = 0.004 ; free physical = 101 ; free virtual = 2659

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 104df54be

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2586.258 ; gain = 0.000 ; free physical = 127 ; free virtual = 2658

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 104df54be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2586.258 ; gain = 0.000 ; free physical = 130 ; free virtual = 2658

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2586.258 ; gain = 0.000 ; free physical = 130 ; free virtual = 2658
Ending Netlist Obfuscation Task | Checksum: 104df54be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2586.258 ; gain = 0.000 ; free physical = 130 ; free virtual = 2658
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2586.258 ; gain = 645.617 ; free physical = 130 ; free virtual = 2658
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2586.258 ; gain = 0.000 ; free physical = 127 ; free virtual = 2658
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2618.270 ; gain = 0.000 ; free physical = 120 ; free virtual = 2657
INFO: [Common 17-1381] The checkpoint '/home/diegoaranda/Documents/Tesis/Prueba_FPGA/FullMode/FullMode_v2/build/top.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/diegoaranda/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/diegoaranda/Documents/Tesis/Prueba_FPGA/FullMode/FullMode_v2/build/top.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2618.277 ; gain = 0.000 ; free physical = 139 ; free virtual = 2645
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.277 ; gain = 0.000 ; free physical = 147 ; free virtual = 2642
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 62e40004

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2618.277 ; gain = 0.000 ; free physical = 147 ; free virtual = 2642
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.277 ; gain = 0.000 ; free physical = 147 ; free virtual = 2642

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a2cfda14

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:02 . Memory (MB): peak = 2618.277 ; gain = 0.000 ; free physical = 114 ; free virtual = 2625

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 14134b1d1

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:02 . Memory (MB): peak = 2618.277 ; gain = 0.000 ; free physical = 142 ; free virtual = 2637

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 14134b1d1

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:02 . Memory (MB): peak = 2618.277 ; gain = 0.000 ; free physical = 142 ; free virtual = 2637
Phase 1 Placer Initialization | Checksum: 14134b1d1

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:02 . Memory (MB): peak = 2618.277 ; gain = 0.000 ; free physical = 139 ; free virtual = 2637

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 103204b6b

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:02 . Memory (MB): peak = 2618.277 ; gain = 0.000 ; free physical = 139 ; free virtual = 2637

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 4 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 2 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.277 ; gain = 0.000 ; free physical = 119 ; free virtual = 2631

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              2  |                     2  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1f74ffcd6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2618.277 ; gain = 0.000 ; free physical = 119 ; free virtual = 2631
Phase 2.2 Global Placement Core | Checksum: 212b48ff5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2618.277 ; gain = 0.000 ; free physical = 119 ; free virtual = 2631
Phase 2 Global Placement | Checksum: 212b48ff5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2618.277 ; gain = 0.000 ; free physical = 119 ; free virtual = 2631

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2008d3525

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2618.277 ; gain = 0.000 ; free physical = 119 ; free virtual = 2631

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19044bbdd

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2618.277 ; gain = 0.000 ; free physical = 118 ; free virtual = 2631

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1af613aef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2618.277 ; gain = 0.000 ; free physical = 118 ; free virtual = 2631

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 179e90203

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2618.277 ; gain = 0.000 ; free physical = 118 ; free virtual = 2631

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19ff07312

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2619.277 ; gain = 1.000 ; free physical = 115 ; free virtual = 2629

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2047c8dec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2619.277 ; gain = 1.000 ; free physical = 115 ; free virtual = 2629

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e7e44ca0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2619.277 ; gain = 1.000 ; free physical = 115 ; free virtual = 2629
Phase 3 Detail Placement | Checksum: 1e7e44ca0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2619.277 ; gain = 1.000 ; free physical = 115 ; free virtual = 2629

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: fc76b4f9

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: fc76b4f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2619.277 ; gain = 1.000 ; free physical = 115 ; free virtual = 2629
INFO: [Place 30-746] Post Placement Timing Summary WNS=79.019. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1990c7b5d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2619.277 ; gain = 1.000 ; free physical = 115 ; free virtual = 2629
Phase 4.1 Post Commit Optimization | Checksum: 1990c7b5d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2619.277 ; gain = 1.000 ; free physical = 115 ; free virtual = 2629

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1990c7b5d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2619.277 ; gain = 1.000 ; free physical = 116 ; free virtual = 2630

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1990c7b5d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2619.277 ; gain = 1.000 ; free physical = 116 ; free virtual = 2630

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.277 ; gain = 0.000 ; free physical = 116 ; free virtual = 2630
Phase 4.4 Final Placement Cleanup | Checksum: 209fa91f0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2619.277 ; gain = 1.000 ; free physical = 116 ; free virtual = 2630
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 209fa91f0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2619.277 ; gain = 1.000 ; free physical = 116 ; free virtual = 2630
Ending Placer Task | Checksum: 10ecf7f74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2619.277 ; gain = 1.000 ; free physical = 116 ; free virtual = 2630
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2619.277 ; gain = 1.000 ; free physical = 118 ; free virtual = 2633
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.277 ; gain = 0.000 ; free physical = 118 ; free virtual = 2632
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2619.277 ; gain = 0.000 ; free physical = 116 ; free virtual = 2632
INFO: [Common 17-1381] The checkpoint '/home/diegoaranda/Documents/Tesis/Prueba_FPGA/FullMode/FullMode_v2/build/top.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2619.281 ; gain = 0.000 ; free physical = 106 ; free virtual = 2627
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2619.281 ; gain = 0.000 ; free physical = 106 ; free virtual = 2634
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2625.273 ; gain = 0.000 ; free physical = 126 ; free virtual = 2602
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2643.086 ; gain = 17.812 ; free physical = 128 ; free virtual = 2599
INFO: [Common 17-1381] The checkpoint '/home/diegoaranda/Documents/Tesis/Prueba_FPGA/FullMode/FullMode_v2/build/top.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7ae1f3f3 ConstDB: 0 ShapeSum: 93ed8b81 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1643efee3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2740.543 ; gain = 73.668 ; free physical = 132 ; free virtual = 2496
Post Restoration Checksum: NetGraph: 9b8ddf55 NumContArr: c8b11f8e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1643efee3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2740.543 ; gain = 73.668 ; free physical = 121 ; free virtual = 2497

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1643efee3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2740.543 ; gain = 73.668 ; free physical = 109 ; free virtual = 2489

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1643efee3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2740.543 ; gain = 73.668 ; free physical = 109 ; free virtual = 2489
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fba35161

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2746.543 ; gain = 79.668 ; free physical = 127 ; free virtual = 2482
INFO: [Route 35-416] Intermediate Timing Summary | WNS=79.057 | TNS=0.000  | WHS=-0.151 | THS=-10.677|

Phase 2 Router Initialization | Checksum: 16c20d80c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2746.543 ; gain = 79.668 ; free physical = 126 ; free virtual = 2482

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 144
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 144
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f197ab28

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2748.547 ; gain = 81.672 ; free physical = 126 ; free virtual = 2483

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=79.528 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1711d3d99

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2748.547 ; gain = 81.672 ; free physical = 120 ; free virtual = 2484

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=79.528 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1d18c1e6c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2748.547 ; gain = 81.672 ; free physical = 120 ; free virtual = 2484
Phase 4 Rip-up And Reroute | Checksum: 1d18c1e6c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2748.547 ; gain = 81.672 ; free physical = 120 ; free virtual = 2484

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d18c1e6c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2748.547 ; gain = 81.672 ; free physical = 120 ; free virtual = 2484

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d18c1e6c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2748.547 ; gain = 81.672 ; free physical = 120 ; free virtual = 2484
Phase 5 Delay and Skew Optimization | Checksum: 1d18c1e6c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2748.547 ; gain = 81.672 ; free physical = 120 ; free virtual = 2484

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 200693a11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2748.547 ; gain = 81.672 ; free physical = 120 ; free virtual = 2484
INFO: [Route 35-416] Intermediate Timing Summary | WNS=79.622 | TNS=0.000  | WHS=0.081  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 200693a11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2748.547 ; gain = 81.672 ; free physical = 120 ; free virtual = 2484
Phase 6 Post Hold Fix | Checksum: 200693a11

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2748.547 ; gain = 81.672 ; free physical = 120 ; free virtual = 2484

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0240772 %
  Global Horizontal Routing Utilization  = 0.0235554 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 26074c6db

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2748.547 ; gain = 81.672 ; free physical = 120 ; free virtual = 2484

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26074c6db

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2748.547 ; gain = 81.672 ; free physical = 119 ; free virtual = 2483

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f7c42d29

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2748.547 ; gain = 81.672 ; free physical = 119 ; free virtual = 2484

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=79.622 | TNS=0.000  | WHS=0.081  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f7c42d29

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2748.547 ; gain = 81.672 ; free physical = 118 ; free virtual = 2484
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2748.547 ; gain = 81.672 ; free physical = 123 ; free virtual = 2493

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2748.547 ; gain = 105.453 ; free physical = 109 ; free virtual = 2488
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2748.547 ; gain = 0.000 ; free physical = 120 ; free virtual = 2489
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2757.449 ; gain = 8.902 ; free physical = 116 ; free virtual = 2486
INFO: [Common 17-1381] The checkpoint '/home/diegoaranda/Documents/Tesis/Prueba_FPGA/FullMode/FullMode_v2/build/top.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/diegoaranda/Documents/Tesis/Prueba_FPGA/FullMode/FullMode_v2/build/top.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2777.270 ; gain = 19.812 ; free physical = 122 ; free virtual = 2486
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/diegoaranda/Documents/Tesis/Prueba_FPGA/FullMode/FullMode_v2/build/top.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 3110.375 ; gain = 324.203 ; free physical = 271 ; free virtual = 2494
INFO: [Common 17-206] Exiting Vivado at Sat Jan 11 18:27:25 2020...
