 

@INPROCEEDINGS{6638633, 
author={Andrade, J. and Falcao, G. and Silva, V. and Kasai, K.}, 
booktitle={Acoustics, Speech and Signal Processing (ICASSP), 2013 IEEE International Conference on}, 
title={FFT-SPA non-binary LDPC decoding on GPU}, 
year={2013}, 
pages={5099-5103}, 
keywords={decoding;error statistics;fast Fourier transforms;graphics processing units;parity check codes;signal processing;BER performance;FFT-SPA;FFT-SPA nonbinary LDPC decoding;GPU;binary LDPC codes;complex decoding algorithms;error correcting capabilities;fast-Fourier transform sum-product algorithm;multicore systems;nonbinary LDPC codes;nonbinary codes;parallel signal processing algorithms;real-time video applications;Complexity theory;Decoding;Engines;Graphics processing units;Kernel;Parity check codes;Throughput;Communications;Error correcting codes;GF(q);GPU;Non-binary LDPC codes}, 
doi={10.1109/ICASSP.2013.6638633}, 
ISSN={1520-6149}, 
month={May},
}

@INPROCEEDINGS{6693172, 
author={Renliang Zhao and Haixin Zheng and Ying Liu and Liheng Jian and Xianglong Gu and Bingyin Han and Zhongya Wang}, 
booktitle={Cloud and Service Computing (CSC), 2013 International Conference on}, 
title={CUDA-Enabled Multiple Symbol Detection for PCM/FM Demodulation}, 
year={2013}, 
pages={9-15}, 
keywords={demodulation;error statistics;graphics processing units;optimisation;parallel architectures;telemetry;BER;CUDA;GPU;MSD;PCM/FM demodulation;bit error rate;multiple symbol detection;optimization;rapid development;signal demodulation methods;signal processing;sliding correlation problem;telemetry system;Correlation;Demodulation;Frequency modulation;Graphics processing units;Instruction sets;Phase change materials;Vectors}, 
doi={10.1109/CSC.2013.10}, 
month={Nov},
}

@INPROCEEDINGS{6555270, 
author={Rongchun Li and Yong Dou and Yu Li and Shi Wang}, 
booktitle={Wireless Communications and Networking Conference (WCNC), 2013 IEEE}, 
title={A fully parallel truncated Viterbi decoder for Software Defined Radio on GPUs}, 
year={2013}, 
pages={4305-4310}, 
keywords={Viterbi decoding;graphics processing units;software radio;trellis codes;CPU;GPU;NVIDIA GTX580;SDR;TVDA;forward metric computing;frequency 2.0 GHz;fully parallel truncated Viterbi decoder;graphics processing unit;low BER;map-reduce strategy;software defined radio;subtrellises codes;three-point Viterbi decoding algorithm;trace-back procedure;Bit error rate;Decoding;Graphics processing units;Instruction sets;Merging;Signal processing algorithms;Viterbi algorithm;CUDA;Graphics Processing Unit (GPU);Software-defined Radio (SDR);Viterbi Decoder}, 
doi={10.1109/WCNC.2013.6555270}, 
ISSN={1525-3511}, 
month={April},
}

@INPROCEEDINGS{7129372, 
author={Tianpei Chen and Leib, H.}, 
booktitle={Electrical and Computer Engineering (CCECE), 2015 IEEE 28th Canadian Conference on}, 
title={GPU acceleration for fixed complexity sphere decoder in large MIMO uplink systems}, 
year={2015}, 
pages={771-777}, 
keywords={MIMO communication;decoding;error statistics;graphics processing units;parallel architectures;BER performance;CPU implementation;CUDA;FCSD;GPGPU;GPU acceleration;bit error rate performance;computed unified device architecture;computer simulations;detection algorithms;fixed complexity sphere decoder;general purpose graphic processing units;large scale MIMO uplink systems;next generation wireless communication systems;Decoding;Graphics processing units;Instruction sets;MIMO;Programming;Random access memory;Signal to noise ratio;Large MIMO;computed unified device architecture (CUDA);fixed complexity sphere decoder (FCSD);general purpose graphic processing units (GPGPU)}, 
doi={10.1109/CCECE.2015.7129372}, 
ISSN={0840-7789}, 
month={May},
}

@ARTICLE{5763806, 
author={Falcao, G. and Andrade, J. and Silva, V. and Sousa, L.}, 
journal={Electronics Letters}, 
title={GPU-based DVB-S2 LDPC decoder with high throughput and fast error floor detection}, 
year={2011}, 
volume={47}, 
number={9}, 
pages={542-543}, 
keywords={decoding;digital video broadcasting;direct broadcasting by satellite;error correction codes;error statistics;parity check codes;GPU-based DVB-S2 LDPC decoder;VLSI-based decoders;bit error rate;error correcting codes;error floor detection;global memory;graphics processing unit;low density parity check codes;parallel multi-threaded decoding}, 
doi={10.1049/el.2011.0201}, 
ISSN={0013-5194}, 
month={April},
}

@INPROCEEDINGS{6655051, 
author={Andrade, J. and Falcao, G. and Silva, V. and Barreto, J.P. and Goncalves, N. and Savin, V.}, 
booktitle={Communications (ICC), 2013 IEEE International Conference on}, 
title={Near-LSPA performance at MSA complexity}, 
year={2013}, 
pages={3281-3285}, 
keywords={decoding;error correction codes;parity check codes;BER characterization;GPU;LDPC decoding algorithms;MSA complexity;error-correcting performance;error-floor region;logarithmic sum-product BER performance;long length DVB-S2 codes;low complexity decoding algorithm;massively parallel simulation;near-LSPA performance;normalized min-sum;numerical complexity;self-corrected min-sum algorithm;self-correction technique;unseen error-floor performance;waterfall region;Bit error rate;Complexity theory;Decoding;Digital video broadcasting;Graphics processing units;Manganese;Parity check codes;BER Performance;DVB-S2;LDPC codes;Self-Corrected Min-Sum}, 
doi={10.1109/ICC.2013.6655051}, 
ISSN={1550-3607}, 
month={June},
}

@ARTICLE{7110620, 
author={Le Gal, B. and Jego, C.}, 
journal={Parallel and Distributed Systems, IEEE Transactions on}, 
title={High-throughput multi-core LDPC decoders based on x86 processor}, 
year={2015}, 
volume={PP}, 
number={99}, 
pages={1-1}, 
keywords={Decoding;Graphics processing units;Iterative decoding;Processor scheduling;Throughput;GPU;LDPC decoding;SIMD architecture;Software Define Radio (SDR);software decoders;throughput;x86 processor}, 
doi={10.1109/TPDS.2015.2435787}, 
ISSN={1045-9219}, 
month={},
}

@INPROCEEDINGS{6694588, 
author={Xiang Chen and Ji Zhu and Ziyu Wen and Yu Wang and Huazhong Yang}, 
booktitle={Communications and Networking in China (CHINACOM), 2013 8th International ICST Conference on}, 
title={BER guaranteed optimization and implementation of parallel turbo decoding on GPU}, 
year={2013}, 
pages={183-188}, 
keywords={error statistics;graphics processing units;turbo codes;BER guaranteed optimization;BER performance;GPGPU;GPU;GPU architecture;PIVIDSTW;bit error rate;complex communication signal processing;data streams;extended subframe level parallelisms;general purpose graphic process unit;parallel turbo decoding;parallelization;previous iteration value initialization with double sided training window;sub-frame level parallelism;theoretical occupancy;theoretical scalability;Bit error rate;Decoding;Graphics processing units;Instruction sets;Measurement;Parallel processing;Throughput}, 
doi={10.1109/ChinaCom.2013.6694588}, 
month={Aug},
}

@INPROCEEDINGS{6629867, 
author={Falcao, Gabriel and Andrade, Joao and Silva, Vitor and Yamagiwa, Shinichi and Sousa, -}, 
booktitle={Wireless Communication Systems (ISWCS 2013), Proceedings of the Tenth International Symposium on}, 
title={Stressing the BER simulation of LDPC codes in the error floor region using GPU clusters}, 
year={2013}, 
pages={1-5}, 
month={Aug},
}

@INPROCEEDINGS{6820447, 
author={Chengjun Liu and Zhisong Bie and Canfeng Chen and Xianjun Jiao}, 
booktitle={Communication Technology (ICCT), 2013 15th IEEE International Conference on}, 
title={A parallel LTE Turbo decoder on GPU}, 
year={2013}, 
pages={609-614}, 
keywords={Long Term Evolution;channel capacity;convolutional codes;error statistics;graphics processing units;turbo codes;3GPP LTE turbo decoder;BER;Claude Berrou;GPU;Long Term Evolution;SDR;Viterbi algorithm;bit error rate;channel capacity;convolutional codes;graphics processing units;memory access;software defined radio;sub-frame-level parallelism;trellis state-level parallelism;turbo codes;Bit error rate;Decoding;Graphics processing units;Instruction sets;Iterative decoding;Parallel processing;Throughput;GPU;Parallel computing;Turbo decoding}, 
doi={10.1109/ICCT.2013.6820447}, 
month={Nov},
}

@INPROCEEDINGS{6363275, 
author={Wu, M. and Bei Yin and Cavallaro, J.R.}, 
booktitle={Signal Processing Systems (SiPS), 2012 IEEE Workshop on}, 
title={Flexible N-Way MIMO Detector on GPU}, 
year={2012}, 
pages={318-323}, 
keywords={MIMO communication;error statistics;graphics processing units;802.11n;BER;GPU;LTE;QR decomposition preprocessing;WiMAX;bit error rate;broadband wireless system;flexible N-way MIMO detector;graphics processing unit;multiple-input multiple-output detector;Detectors;Graphics processing units;Instruction sets;Kernel;MIMO;Throughput;Vectors;GPGPU;MIMO;Maximum likelihood detection;Sphere detection}, 
doi={10.1109/SiPS.2012.59}, 
ISSN={2162-3562}, 
month={Oct},
}

@INPROCEEDINGS{7345000, 
author={Huyen Thi Pham and Ajaz, S. and Hanho Lee}, 
booktitle={Signal Processing Systems (SiPS), 2015 IEEE Workshop on}, 
title={Parallel block-layered nonbinary QC-LDPC decoding on GPU}, 
year={2015}, 
pages={1-6}, 
keywords={cyclic codes;error statistics;graphics processing units;minimax techniques;parity check codes;BER;FER;GPU device;NB-QC-LDPC decoder;block-layered scheme;min-max decoding algorithm;parallel block-layered nonbinary QC-LDPC decoding;parallel block-layered nonbinary quasi-cyclic low-density parity-check decoder;parallel computing;Algorithm design and analysis;Decoding;Graphics processing units;Iterative decoding;Kernel;Manganese;CUDA;GPU;LDPC;nonbinary;parallel computation;quasi-cyclic}, 
doi={10.1109/SiPS.2015.7345000}, 
month={Oct},
}

@ARTICLE{art_gpu_0, 
author={B. L. Gal and C. Jego and J. Crenne}, 
journal={IEEE Embedded Systems Letters}, 
title={A High Throughput Efficient Approach for Decoding LDPC Codes onto GPU Devices}, 
year={2014}, 
volume={6}, 
number={2}, 
pages={29-32}, 
keywords={graphics processing units;parity check codes;BER;GPU devices;LDPC code performance estimation;LDPC decoding process;bit error rate;computation parallelism;correction performance;decoder iteration;digital communication applications;flooding-based decoding algorithm;graphics processing unit;high throughput efficient approach;layered schedules;low density parity check codes;memory access patterns;Decoding;Graphics processing units;Iterative decoding;Kernel;Performance evaluation;Throughput;Graphic processing unit (GPU);layered-based algorithm;low density parity check (LDPC);throughput optimized}, 
doi={10.1109/LES.2014.2311317}, 
ISSN={1943-0663}, 
month={June},}

@ARTICLE{art_neon, 
author={B. Le Gal and C. Jego}, 
journal={IEEE Communications Letters}, 
title={High-Throughput LDPC Decoder on Low-Power Embedded Processors}, 
year={2015}, 
volume={19}, 
number={11}, 
pages={1861-1864}, 
keywords={decoding;embedded systems;graphics processing units;low-power electronics;microcontrollers;parity check codes;10-layered-decoding iterations;ARM-based decoders;CPU devices;GPU devices;hardware architectures;high-throughput LDPC decoder;latencies;low-density parity check code;low-power embedded processors;low-power programmable architecture;Decoding;Graphics processing units;Parity check codes;Power demand;Throughput;ARM processor;LDPC;SIMD;multi-core}, 
doi={10.1109/LCOMM.2015.2477081}, 
ISSN={1089-7798}, 
month={Nov},}

@INPROCEEDINGS{art_belief_0, 
author={D. J. C. MacKay}, 
booktitle={Information Theory. 1997. Proceedings., 1997 IEEE International Symposium on}, 
title={Good error-correcting codes based on very sparse matrices}, 
year={1997}, 
pages={113-}, 
keywords={Gaussian channels;decoding;error correction codes;matrix algebra;Gaussian channels;Shannon limit;belief propagation decoder;concatenated codes;convolutional codes;error-correcting codes;low density parity check codes;optimal decoder;performance;turbo codes;very sparse matrices;Belief propagation;Code standards;Concatenated codes;Convolutional codes;Decoding;Error correction codes;Gaussian channels;Parity check codes;Sparse matrices;Turbo codes}, 
doi={10.1109/ISIT.1997.613028}, 
month={Jun},}

@ARTICLE{art_belief_1, 
author={T. J. Richardson and M. A. Shokrollahi and R. L. Urbanke}, 
journal={IEEE Transactions on Information Theory}, 
title={Design of capacity-approaching irregular low-density parity-check codes}, 
year={2001}, 
volume={47}, 
number={2}, 
pages={619-637}, 
keywords={AWGN channels;channel capacity;decoding;error detection codes;optimisation;probability;stability;Shannon capacity;additive white Gaussian noise channel;asymptotic theoretical bounds;belief-propagation decoder;binary-input AWGN channel;bipartite graph;capacity-approaching irregular codes;code design;decoding;degree distribution;degree structure optimisation;irregular bipartite graphs;low-density parity-check codes;message densities;message nodes;probability densities;simulation results;stability condition;symmetric communication channel;symmetry property;upper bound;Bipartite graph;Capacity planning;Communication channels;Decoding;Error correction codes;H infinity control;Parity check codes;Stability;Turbo codes;Upper bound}, 
doi={10.1109/18.910578}, 
ISSN={0018-9448}, 
month={Feb},}

@INPROCEEDINGS{art_layered0, 
author={D. E. Hocevar}, 
booktitle={Signal Processing Systems, 2004. SIPS 2004. IEEE Workshop on}, 
title={A reduced complexity decoder architecture via layered decoding of LDPC codes}, 
year={2004}, 
pages={107-112}, 
keywords={computational complexity;iterative decoding;parity check codes;decoder logic;irregular LDPC codes;irregular partitioned permutation LDPC codes;iterations;layered belief propagation decoding;layered decoding;reduced complexity decoder architecture;Decoding;Parity check codes}, 
doi={10.1109/SIPS.2004.1363033}, 
month={Oct},}

@article{art_layered1,
 author = {Gal, Bertrand Le and Jego, Christophe},
 title = {GPU-like On-chip System for Decoding LDPC Codes},
 journal = {ACM Trans. Embed. Comput. Syst.},
 issue_date = {November 2014},
 volume = {13},
 number = {4},
 month = mar,
 year = {2014},
 issn = {1539-9087},
 pages = {95:1--95:19},
 articleno = {95},
 numpages = {19},
 url = {http://doi.acm.org/10.1145/2538668},
 doi = {10.1145/2538668},
 acmid = {2538668},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {FEC techniques, FPGA implementation, GPU-like architecture, LDPC codes, MIPS processor, SIMD matrix, signal processing systems},
}

@INPROCEEDINGS{art_optimize_0, 
author={G. Wang and M. Wu and B. Yin and J. R. Cavallaro}, 
booktitle={Global Conference on Signal and Information Processing (GlobalSIP), 2013 IEEE}, 
title={High throughput low latency LDPC decoding on GPU for SDR systems}, 
year={2013}, 
pages={1258-1261}, 
keywords={codecs;data communication;decoding;graphics processing units;parity check codes;software radio;GPU architectures;GPU systems;GPU-based LDPC decoder;LDPC decoder;SDR systems;algorithm optimization;asynchronous data transfer;bit rate 1.25 Gbit/s;bit rate 316 Mbit/s;bit rate 62.5 Mbit/s to 304.16 Mbit/s;coalesced memory access;decoding latency;graphics processing units;high throughput low latency LDPC decoding;multistream concurrent kernel execution;optimization techniques;parallel LDPC decoder;software-defined radio;Decoding;Graphics processing units;Kernel;Message systems;Parity check codes;Throughput;WiMAX;GPU;LDPC codes;high throughput;low latency;software-defined radio}, 
doi={10.1109/GlobalSIP.2013.6737137}, 
month={Dec},}

@ARTICLE{art_ldpc_OpenCl, 
author={G. Falcao and V. Silva and L. Sousa and J. Andrade}, 
journal={IEEE Signal Processing Magazine}, 
title={Portable LDPC Decoding on Multicores Using OpenCL [Applications Corner]}, 
year={2012}, 
volume={29}, 
number={4}, 
pages={81-109}, 
keywords={decoding;parallel architectures;parity check codes;signal processing;CPU;GPU;Open Computing Language;OpenCL framework;error-correcting code systems;graphics processing units;low density parity check decoding;multicore central processing unit;multicores;multiplatform kernels;parallel computing architecture;parallel kernels;portable LDPC decoding;signal processing;Error correction codes;Multicore processing;Parallel processing;Signal processing algorithms;Tutorials}, 
doi={10.1109/MSP.2012.2192212}, 
ISSN={1053-5888}, 
month={July},}

@INPROCEEDINGS{art_memory_coalesced, 
author={S. Kang and J. Moon}, 
booktitle={Communications (ICC), 2012 IEEE International Conference on}, 
title={Parallel LDPC decoder implementation on GPU based on unbalanced memory coalescing}, 
year={2012}, 
pages={3692-3697}, 
keywords={decoding;graph theory;graphics processing units;message passing;parallel architectures;parity check codes;CUDA-GPU decoder;LDPC code structure;bipartite graph;bit-to-check message passing;check-to-bit message passing;coalesced memory access;compute-unified-device-architecture programming;decoding process;graphics processing unit;low density parity check codes;memory transaction time reduction;on-chip shared memory;parallel LDPC decoder design;texture cache;unbalanced memory coalescing;Arrays;Decoding;Error analysis;Graphics processing units;Memory management;Message passing;Parity check codes}, 
doi={10.1109/ICC.2012.6363991}, 
ISSN={1550-3607}, 
month={June},}

@ARTICLE{art_gallager, 
author={R. Gallager}, 
journal={IRE Transactions on Information Theory}, 
title={Low-density parity-check codes}, 
year={1962}, 
volume={8}, 
number={1}, 
pages={21-28}, 
keywords={Error-correcting codes;Parity checks;Channel capacity;Communication systems;Data communication;Equations;Error correction codes;Error probability;Information theory;Linear approximation;Maximum likelihood decoding;Parity check codes}, 
doi={10.1109/TIT.1962.1057683}, 
ISSN={0096-1000}, 
month={January},}

@ARTICLE{art_macKay, 
author={D. J. C. MacKay and R. M. Neal}, 
journal={Electronics Letters}, 
title={Near Shannon limit performance of low density parity check codes}, 
year={1997}, 
volume={33}, 
number={6}, 
pages={457-458}, 
keywords={error correction codes;Gaussian channels;empirical performance;low density parity check codes;near Shannon limit performance}, 
doi={10.1049/el:19970362}, 
ISSN={0013-5194}, 
month={Mar},}


@ARTICLE{art_massively, 
author={G. Falcao and L. Sousa and V. Silva}, 
journal={IEEE Transactions on Parallel and Distributed Systems}, 
title={Massively LDPC Decoding on Multicore Architectures}, 
year={2011}, 
volume={22}, 
number={2}, 
pages={309-322}, 
keywords={computer graphic equipment;coprocessors;multiprocessing systems;parallel algorithms;Cell broadband engine;graphics processing units;low-density parity-check code;multicore architectures;parallel algorithms;software-based LDPC decoders;x86 processors;Computer architecture;Data structures;Decoding;Graphics;Multicore processing;Parallel algorithms;Parallel processing;Parity check codes;Throughput;Very large scale integration;CELL;CUDA;GPU;LDPC;OpenMP.;data-parallel computing;graphics processing units;multicore}, 
doi={10.1109/TPDS.2010.66}, 
ISSN={1045-9219}, 
month={Feb},}

@ARTICLE{art_ldpc_OpenCl_1, 
author={J. Andrade and G. Falcao and V. Silva}, 
journal={Electronics Letters}, 
title={Flexible design of wide-pipeline-based WiMAX QC-LDPC decoder architectures on FPGAs using high-level synthesis}, 
year={2014}, 
volume={50}, 
number={11}, 
pages={839-840}, 
keywords={VLSI;WiMax;decoding;error statistics;field programmable gate arrays;fixed point arithmetic;high level synthesis;parallel processing;parity check codes;8-bit fixed-point arithmetic;802.16e;FPGA;OpenCL-based kernels;SIMD;WiMAX standard;bit error rate performance;decoding throughput;error floor region;field-programmable gate array;flexible design;high-level synthesis tool;low-density parity-check decoder approach;optimised open computing language;parallelism level;single-instruction multiple data;very large-scale integration;wide-pipeline architecture;wide-pipeline-based WiMAX QC-LDPC decoder architecture;worldwide interoperability for microwave access standard}, 
doi={10.1049/el.2013.3411}, 
ISSN={0013-5194}, 
month={May},}

@ARTICLE{art_shannon, 
author={Sae-Young Chung and G. D. Forney and T. J. Richardson and R. Urbanke}, 
journal={IEEE Communications Letters}, 
title={On the design of low-density parity-check codes within 0.0045 dB of the Shannon limit}, 
year={2001}, 
volume={5}, 
number={2}, 
pages={58-60}, 
keywords={AWGN channels;block codes;decoding;error statistics;linear programming;AWGN channel;Shannon limit;binary-input additive white Gaussian noise channel;bit error rate;block length;code construction;iterative linear programming;low-density parity-check codes;rate 1/2 code;simulation results;sum-product decoding;AWGN;Additive white noise;Bit error rate;Decoding;H infinity control;Laboratories;Parity check codes;Quantization;Sum product algorithm;Turbo codes}, 
doi={10.1109/4234.905935}, 
ISSN={1089-7798}, 
month={Feb},}

@Article{art_cuda_openmp,
author="Park, Joo-Yul
and Chung, Ki-Seok",
title="Parallel LDPC decoding using CUDA and OpenMP",
journal="EURASIP Journal on Wireless Communications and Networking",
year="2011",
volume="2011",
number="1",
pages="1--8",
abstract="Digital mobile communication technologies, such as next generation mobile communication and mobile TV, are rapidly advancing. Hardware designs to provide baseband processing of new protocol standards are being actively attempted, because of concurrently emerging multiple standards and diverse needs on device functions, hardware-only implementation may have reached a limit. To overcome this challenge, digital communication system designs are adopting software solutions that use central processing units or graphics processing units (GPUs) to implement communication protocols. In this article we propose a parallel software implementation of low density parity check decoding algorithms, and we use a multi-core processor and a GPU to achieve both flexibility and high performance. Specifically, we use OpenMP for parallelizing software on a multi-core processor and Compute Unified Device Architecture (CUDA) for parallel software running on a GPU. We process information on H-matrices using OpenMP pragmas on a multi-core processor and execute decoding algorithms in parallel using CUDA on a GPU. We evaluated the performance of the proposed implementation with respect to two different code rates for the China Multimedia Mobile Broadcasting (CMMB) standard, and we verified that the proposed implementation satisfies the CMMB bandwidth requirement.",
issn="1687-1499",
doi="10.1186/1687-1499-2011-172",
url="http://dx.doi.org/10.1186/1687-1499-2011-172"
}


@INPROCEEDINGS{art_ldpc_cpu0, 
author={S. Grönroos and J. Björkqvist}, 
booktitle={Global Conference on Signal and Information Processing (GlobalSIP), 2013 IEEE}, 
title={Performance evaluation of LDPC decoding on a general purpose mobile CPU}, 
year={2013}, 
pages={1278-1281}, 
keywords={channel coding;graphics processing units;mobile computing;parity check codes;performance evaluation;LDPC decoding;building block;channel decoding;general purpose mobile CPU;graphics processing unit;low density parity check;mobile CPU;mobile platform;performance evaluation;telecommunication systems;Decoding;Digital video broadcasting;Graphics processing units;Mobile communication;Parity check codes;Standards;Throughput;ARM;LDPC;NEON;SDR}, 
doi={10.1109/GlobalSIP.2013.6737142}, 
month={Dec},}

@ARTICLE{art_ldpc_cpu1, 
author={B. Le Gal and C. Jego}, 
journal={IEEE Transactions on Parallel and Distributed Systems}, 
title={High-throughput multi-core LDPC decoders based on x86 processor}, 
year={2015}, 
volume={PP}, 
number={99}, 
pages={1-1}, 
keywords={Decoding;Graphics processing units;Iterative decoding;Processor scheduling;Throughput;GPU;LDPC decoding;SIMD architecture;Software Define Radio (SDR);software decoders;throughput;x86 processor}, 
doi={10.1109/TPDS.2015.2435787}, 
ISSN={1045-9219}, 
month={},}

@Article{art_cpu_gpu,
author="Gr{\"o}nroos, Stefan
and Nybom, Kristian
and Bj{\"o}rkqvist, Jerker",
title="Efficient GPU and CPU-based LDPC decoders for long codewords",
journal="Analog Integrated Circuits and Signal Processing",
year="2012",
volume="73",
number="2",
pages="583--595",
abstract="The next generation DVB-T2, DVB-S2, and DVB-C2 standards for digital television broadcasting specify the use of low-density parity-check (LDPC) codes with codeword lengths of up to 64800 bits. The real-time decoding of these codes on general purpose computing hardware is useful for completely software defined receivers, as well as for testing and simulation purposes. Modern graphics processing units (GPUs) are capable of massively parallel computation, and can in some cases, given carefully designed algorithms, outperform general purpose CPUs (central processing units) by an order of magnitude or more. The main problem in decoding LDPC codes on GPU hardware is that LDPC decoding generates irregular memory accesses, which tend to carry heavy performance penalties (in terms of efficiency) on GPUs. Memory accesses can be efficiently parallelized by decoding several codewords in parallel, as well as by using appropriate data structures. In this article we present the algorithms and data structures used to make log-domain decoding of the long LDPC codes specified by the DVB-T2 standard---at the high data rates required for television broadcasting---possible on a modern GPU. Furthermore, we also describe a similar decoder implemented on a general purpose CPU, and show that high performance LDPC decoders are also possible on modern multi-core CPUs.",
issn="1573-1979",
doi="10.1007/s10470-012-9895-7",
url="http://dx.doi.org/10.1007/s10470-012-9895-7"
}

@ARTICLE{art_convolutional, 
author={Y. Hou and R. Liu and H. Peng and L. Zhao}, 
journal={IEEE Communications Letters}, 
title={High Throughput Pipeline Decoder for LDPC Convolutional Codes on GPU}, 
year={2015}, 
volume={19}, 
number={12}, 
pages={2066-2069}, 
keywords={convolutional codes;decoding;graphics processing units;parity check codes;CUDA kernel execution stage;GPU;LDPC-CC pipeline decoder;Nvidia GTX460;Nvidia GTX580;compute unified device architecture;data transfer stage;decoding parallelism granularity;graphics processing unit;low-density parity check convolutional code;throughput pipeline decoder;Decoding;Graphics processing units;Iterative decoding;Parallel processing;Throughput;GPU;LDPC convolutional code;parallelism;pipeline decoder}, 
doi={10.1109/LCOMM.2015.2486764}, 
ISSN={1089-7798}, 
month={Dec},}

@ARTICLE{art_multicore_techs, 
author={H. Kim and R. Bond}, 
journal={IEEE Signal Processing Magazine}, 
title={Multicore software technologies}, 
year={2009}, 
volume={26}, 
number={6}, 
pages={80-89}, 
keywords={electronic engineering computing;microprocessor chips;multiprocessing systems;multicore architecture;multicore processor;multicore software technology;Computer architecture;Concurrent computing;Coprocessors;Hardware;Memory management;Multicore processing;Parallel processing;Parallel programming;Programming profession;Supercomputers}, 
doi={10.1109/MSP.2009.934141}, 
ISSN={1053-5888}, 
month={November},}

@book{art_openMp_book,
 author = {Chapman, Barbara and Jost, Gabriele and Pas, Ruud van der},
 title = {Using OpenMP: Portable Shared Memory Parallel Programming (Scientific and Engineering Computation)},
 year = {2007},
 isbn = {0262533022, 9780262533027},
 publisher = {The MIT Press},
}

@ARTICLE{art_intel_sse, 
author={M. Deilmann}, 
journal={Intel Corporation},
title={A Guide to Auto-vectorization with Intel® C++ Compilers}, 
year={2012}, 
volume={}, 
number={}, 
pages={}, 
keywords={}, 
doi={}, 
ISSN={}, 
month={April},}

@electronic{website_cuda,
 authors   = "",
 title     = "CUDA Homepage",
 url       = "http://www.nvidia.com/object/cuda_home_new.html"
}


@ARTICLE{art_quasi, 
author={K. Zhang and X. Huang and Z. Wang}, 
journal={IEEE Journal on Selected Areas in Communications}, 
title={High-throughput layered decoder implementation for quasi-cyclic LDPC codes}, 
year={2009}, 
volume={27}, 
number={6}, 
pages={985-994}, 
keywords={CMOS integrated circuits;application specific integrated circuits;cyclic codes;parity check codes;ASIC;CMOS;bit rate 2.2 Gbit/s;critical path splitting;crossbar-based large interconnect network;frequency 950 MHz;high-throughput decoder design;parallel layered decoding architecture;quasi-cyclic LDPC codes;quasi-cyclic low-density parity-check codes;size 90 nm;Application specific integrated circuits;CMOS process;Delay effects;Frequency synthesizers;Iterative decoding;Message passing;Parallel processing;Parity check codes;Pipelines;Throughput;Low-density parity-check codes, quasi-cyclic codes, parallel architecture, layered decoding, critical path splitting, min-sum algorithm, loosely coupled algorithm, VLSI.}, 
doi={10.1109/JSAC.2009.090816}, 
ISSN={0733-8716}, 
month={August},}

