<stg><name>pqcrystals_dilithium2_ref_poly_uniform</name>


<trans_list>

<trans id="149" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="10" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="13" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="34" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %i_41 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_41"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:1 %nonce_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %nonce

]]></Node>
<StgValue><ssdm name="nonce_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:2 %a_offset1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %a_offset1

]]></Node>
<StgValue><ssdm name="a_offset1_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:3 %a_offset_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %a_offset

]]></Node>
<StgValue><ssdm name="a_offset_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %ctr_4_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="ctr_4_loc"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="2" op_3_bw="8">
<![CDATA[
entry:5 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i2.i8, i2 %a_offset_read, i2 %a_offset1_read, i8 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="64">
<![CDATA[
entry:6 %buf = alloca i64 1

]]></Node>
<StgValue><ssdm name="buf"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64">
<![CDATA[
entry:7 %state_s = alloca i64 1

]]></Node>
<StgValue><ssdm name="state_s"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="10">
<![CDATA[
entry:8 %t_0 = trunc i10 %nonce_read

]]></Node>
<StgValue><ssdm name="t_0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:9 %tmp_394 = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %nonce_read, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="2">
<![CDATA[
entry:10 %zext_ln12 = zext i2 %tmp_394

]]></Node>
<StgValue><ssdm name="zext_ln12"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:11 %store_ln362 = store i5 0, i5 %i_41

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
entry:12 %br_ln362 = br void %for.inc.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc.i.i.i:0 %i_42 = load i5 %i_41

]]></Node>
<StgValue><ssdm name="i_42"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="5">
<![CDATA[
for.inc.i.i.i:1 %zext_ln362 = zext i5 %i_42

]]></Node>
<StgValue><ssdm name="zext_ln362"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i.i.i:2 %icmp_ln362 = icmp_eq  i5 %i_42, i5 25

]]></Node>
<StgValue><ssdm name="icmp_ln362"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i.i.i:4 %add_ln362 = add i5 %i_42, i5 1

]]></Node>
<StgValue><ssdm name="add_ln362"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i.i:5 %br_ln362 = br i1 %icmp_ln362, void %for.inc.i.i.i.split, void %pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.i.i.split:0 %specloopname_ln361 = specloopname void @_ssdm_op_SpecLoopName, void @empty_45

]]></Node>
<StgValue><ssdm name="specloopname_ln361"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.i.split:1 %state_s_addr_6 = getelementptr i64 %state_s, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="state_s_addr_6"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="64" op_1_bw="5">
<![CDATA[
for.inc.i.i.i.split:2 %store_ln363 = store i64 0, i5 %state_s_addr_6

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.i.i.split:3 %store_ln362 = store i5 %add_ln362, i5 %i_41

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i.i.split:4 %br_ln362 = br void %for.inc.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:1 %nblocks_assign = alloca i32 1

]]></Node>
<StgValue><ssdm name="nblocks_assign"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:3 %call_ln0 = call void @pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5, i8 %seed, i64 %state_s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:19 %store_ln474 = store i3 5, i3 %nblocks_assign

]]></Node>
<StgValue><ssdm name="store_ln474"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:20 %store_ln474 = store i10 0, i10 %idx

]]></Node>
<StgValue><ssdm name="store_ln474"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:3 %call_ln0 = call void @pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5, i8 %seed, i64 %state_s

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="8" op_3_bw="6" op_4_bw="8" op_5_bw="8" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:4 %state_pos = call i8 @keccak_absorb, i64 %state_s, i8 168, i6 32, i8 %t_0, i8 %zext_ln12, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="state_pos"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="66" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="8" op_3_bw="6" op_4_bw="8" op_5_bw="8" op_6_bw="64" op_7_bw="0" op_8_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:4 %state_pos = call i8 @keccak_absorb, i64 %state_s, i8 168, i6 32, i8 %t_0, i8 %zext_ln12, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="state_pos"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:5 %i = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %state_pos, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="5">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:10 %zext_ln450_5 = zext i5 %i

]]></Node>
<StgValue><ssdm name="zext_ln450_5"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:11 %state_s_addr = getelementptr i64 %state_s, i64 0, i64 %zext_ln450_5

]]></Node>
<StgValue><ssdm name="state_s_addr"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:12 %state_s_load = load i5 %state_s_addr

]]></Node>
<StgValue><ssdm name="state_s_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="8">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:6 %trunc_ln450 = trunc i8 %state_pos

]]></Node>
<StgValue><ssdm name="trunc_ln450"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:7 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln450, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="6">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:8 %zext_ln450 = zext i6 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln450"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:9 %shl_ln450 = shl i64 31, i64 %zext_ln450

]]></Node>
<StgValue><ssdm name="shl_ln450"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:12 %state_s_load = load i5 %state_s_addr

]]></Node>
<StgValue><ssdm name="state_s_load"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:13 %xor_ln450 = xor i64 %state_s_load, i64 %shl_ln450

]]></Node>
<StgValue><ssdm name="xor_ln450"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:14 %store_ln450 = store i64 %xor_ln450, i5 %state_s_addr

]]></Node>
<StgValue><ssdm name="store_ln450"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:15 %state_s_addr_5 = getelementptr i64 %state_s, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="state_s_addr_5"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:16 %state_s_load_5 = load i5 %state_s_addr_5

]]></Node>
<StgValue><ssdm name="state_s_load_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:2 %empty_106 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="5" op_1_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:16 %state_s_load_5 = load i5 %state_s_addr_5

]]></Node>
<StgValue><ssdm name="state_s_load_5"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:17 %xor_ln451 = xor i64 %state_s_load_5, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln451"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="64" op_1_bw="5" op_2_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:18 %store_ln451 = store i64 %xor_ln451, i5 %state_s_addr_5

]]></Node>
<StgValue><ssdm name="store_ln451"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit:21 %br_ln474 = br void %VITIS_LOOP_476_2.i.i

]]></Node>
<StgValue><ssdm name="br_ln474"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_476_2.i.i:0 %nblocks_assign_load = load i3 %nblocks_assign

]]></Node>
<StgValue><ssdm name="nblocks_assign_load"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_476_2.i.i:1 %icmp_ln474 = icmp_eq  i3 %nblocks_assign_load, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln474"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_476_2.i.i:2 %empty_107 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_476_2.i.i:3 %br_ln474 = br i1 %icmp_ln474, void %VITIS_LOOP_476_2.i.i.split, void %while.cond.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln474"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_476_2.i.i.split:2 %call_ln475 = call void @KeccakF1600_StatePermute, i64 %state_s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln475"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_476_2.i.i.split:4 %add_ln479 = add i3 %nblocks_assign_load, i3 7

]]></Node>
<StgValue><ssdm name="add_ln479"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_476_2.i.i.split:6 %store_ln474 = store i3 %add_ln479, i3 %nblocks_assign

]]></Node>
<StgValue><ssdm name="store_ln474"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="32">
<![CDATA[
while.cond.i.preheader:0 %buflen = alloca i32 1

]]></Node>
<StgValue><ssdm name="buflen"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
while.cond.i.preheader:1 %ctr_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="ctr_3"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="12" op_3_bw="23" op_4_bw="32">
<![CDATA[
while.cond.i.preheader:2 %call_ln344 = call void @pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1, i8 %buf, i12 %tmp_s, i23 %a, i32 %ctr_3

]]></Node>
<StgValue><ssdm name="call_ln344"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln474" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.cond.i.preheader:3 %store_ln377 = store i9 328, i9 %buflen

]]></Node>
<StgValue><ssdm name="store_ln377"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="96" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_476_2.i.i.split:2 %call_ln475 = call void @KeccakF1600_StatePermute, i64 %state_s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln475"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
VITIS_LOOP_476_2.i.i.split:0 %idx_load = load i10 %idx

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="10" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
VITIS_LOOP_476_2.i.i.split:3 %call_ln474 = call void @pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2, i64 %state_s, i10 %idx_load, i8 %buf

]]></Node>
<StgValue><ssdm name="call_ln474"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_476_2.i.i.split:5 %add_ln474 = add i10 %idx_load, i10 168

]]></Node>
<StgValue><ssdm name="add_ln474"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_476_2.i.i.split:7 %store_ln474 = store i10 %add_ln474, i10 %idx

]]></Node>
<StgValue><ssdm name="store_ln474"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_476_2.i.i.split:1 %specloopname_ln468 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33

]]></Node>
<StgValue><ssdm name="specloopname_ln468"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="10" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
VITIS_LOOP_476_2.i.i.split:3 %call_ln474 = call void @pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2, i64 %state_s, i10 %idx_load, i8 %buf

]]></Node>
<StgValue><ssdm name="call_ln474"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_476_2.i.i.split:8 %br_ln474 = br void %VITIS_LOOP_476_2.i.i

]]></Node>
<StgValue><ssdm name="br_ln474"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="104" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="12" op_3_bw="23" op_4_bw="32">
<![CDATA[
while.cond.i.preheader:2 %call_ln344 = call void @pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1, i8 %buf, i12 %tmp_s, i23 %a, i32 %ctr_3

]]></Node>
<StgValue><ssdm name="call_ln344"/></StgValue>
</operation>

<operation id="105" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
while.cond.i.preheader:4 %br_ln377 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="106" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
while.cond:0 %ctr = load i32 %ctr_3

]]></Node>
<StgValue><ssdm name="ctr"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="32">
<![CDATA[
while.cond:1 %trunc_ln377 = trunc i32 %ctr

]]></Node>
<StgValue><ssdm name="trunc_ln377"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.cond:2 %tmp = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ctr, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
while.cond:3 %icmp_ln377 = icmp_eq  i24 %tmp, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln377"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:4 %br_ln377 = br i1 %icmp_ln377, void %while.end, void %VITIS_LOOP_379_2

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
VITIS_LOOP_379_2:0 %buflen_load = load i9 %buflen

]]></Node>
<StgValue><ssdm name="buflen_load"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="9">
<![CDATA[
VITIS_LOOP_379_2:1 %sext_ln368 = sext i9 %buflen_load

]]></Node>
<StgValue><ssdm name="sext_ln368"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="14" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_379_2:3 %off = urem i10 %sext_ln368, i10 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln377" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0">
<![CDATA[
while.end:0 %ret_ln386 = ret

]]></Node>
<StgValue><ssdm name="ret_ln386"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="115" st_id="16" stage="13" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_379_2:3 %off = urem i10 %sext_ln368, i10 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="116" st_id="17" stage="12" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_379_2:3 %off = urem i10 %sext_ln368, i10 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="117" st_id="18" stage="11" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_379_2:3 %off = urem i10 %sext_ln368, i10 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="118" st_id="19" stage="10" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_379_2:3 %off = urem i10 %sext_ln368, i10 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="119" st_id="20" stage="9" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_379_2:3 %off = urem i10 %sext_ln368, i10 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="120" st_id="21" stage="8" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_379_2:3 %off = urem i10 %sext_ln368, i10 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="121" st_id="22" stage="7" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_379_2:3 %off = urem i10 %sext_ln368, i10 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="122" st_id="23" stage="6" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_379_2:3 %off = urem i10 %sext_ln368, i10 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="123" st_id="24" stage="5" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_379_2:3 %off = urem i10 %sext_ln368, i10 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="124" st_id="25" stage="4" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_379_2:3 %off = urem i10 %sext_ln368, i10 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="125" st_id="26" stage="3" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_379_2:3 %off = urem i10 %sext_ln368, i10 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="126" st_id="27" stage="2" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_379_2:3 %off = urem i10 %sext_ln368, i10 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="127" st_id="28" stage="1" lat="14">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="10" op_1_bw="10">
<![CDATA[
VITIS_LOOP_379_2:3 %off = urem i10 %sext_ln368, i10 3

]]></Node>
<StgValue><ssdm name="off"/></StgValue>
</operation>

<operation id="128" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9">
<![CDATA[
VITIS_LOOP_379_2:4 %trunc_ln367 = trunc i9 %off

]]></Node>
<StgValue><ssdm name="trunc_ln367"/></StgValue>
</operation>

<operation id="129" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="9">
<![CDATA[
VITIS_LOOP_379_2:5 %trunc_ln367_1 = trunc i9 %off

]]></Node>
<StgValue><ssdm name="trunc_ln367_1"/></StgValue>
</operation>

<operation id="130" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_379_2:6 %sub = sub i9 %buflen_load, i9 %trunc_ln367

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="131" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="9" op_3_bw="8" op_4_bw="0">
<![CDATA[
VITIS_LOOP_379_2:7 %call_ln367 = call void @pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2, i2 %trunc_ln367_1, i9 %sub, i8 %buf

]]></Node>
<StgValue><ssdm name="call_ln367"/></StgValue>
</operation>

<operation id="132" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_379_2:8 %call_ln475 = call void @KeccakF1600_StatePermute, i64 %state_s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln475"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="133" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="9" op_3_bw="8" op_4_bw="0">
<![CDATA[
VITIS_LOOP_379_2:7 %call_ln367 = call void @pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2, i2 %trunc_ln367_1, i9 %sub, i8 %buf

]]></Node>
<StgValue><ssdm name="call_ln367"/></StgValue>
</operation>

<operation id="134" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
VITIS_LOOP_379_2:8 %call_ln475 = call void @KeccakF1600_StatePermute, i64 %state_s, i64 %KeccakF_RoundConstants

]]></Node>
<StgValue><ssdm name="call_ln475"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="135" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="2" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
VITIS_LOOP_379_2:9 %call_ln367 = call void @pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221, i64 %state_s, i2 %trunc_ln367_1, i8 %buf

]]></Node>
<StgValue><ssdm name="call_ln367"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="136" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="2" op_3_bw="8" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
VITIS_LOOP_379_2:9 %call_ln367 = call void @pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221, i64 %state_s, i2 %trunc_ln367_1, i8 %buf

]]></Node>
<StgValue><ssdm name="call_ln367"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="137" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
VITIS_LOOP_379_2:10 %buflen_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 42, i2 %trunc_ln367_1

]]></Node>
<StgValue><ssdm name="buflen_1"/></StgValue>
</operation>

<operation id="138" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="8">
<![CDATA[
VITIS_LOOP_379_2:11 %zext_ln368 = zext i8 %buflen_1

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="139" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="32">
<![CDATA[
VITIS_LOOP_379_2:12 %trunc_ln384 = trunc i32 %ctr

]]></Node>
<StgValue><ssdm name="trunc_ln384"/></StgValue>
</operation>

<operation id="140" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_379_2:13 %sub_ln384 = sub i9 256, i9 %trunc_ln377

]]></Node>
<StgValue><ssdm name="sub_ln384"/></StgValue>
</operation>

<operation id="141" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="12" op_6_bw="23" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_379_2:14 %call_ln384 = call void @pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122, i9 %sub_ln384, i8 %buflen_1, i8 %buf, i8 %trunc_ln384, i12 %tmp_s, i23 %a, i32 %ctr_4_loc

]]></Node>
<StgValue><ssdm name="call_ln384"/></StgValue>
</operation>

<operation id="142" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_379_2:18 %store_ln377 = store i9 %zext_ln368, i9 %buflen

]]></Node>
<StgValue><ssdm name="store_ln377"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="143" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="12" op_6_bw="23" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_379_2:14 %call_ln384 = call void @pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122, i9 %sub_ln384, i8 %buflen_1, i8 %buf, i8 %trunc_ln384, i12 %tmp_s, i23 %a, i32 %ctr_4_loc

]]></Node>
<StgValue><ssdm name="call_ln384"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="144" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_379_2:2 %specloopname_ln378 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln378"/></StgValue>
</operation>

<operation id="145" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_379_2:15 %ctr_4_loc_load = load i32 %ctr_4_loc

]]></Node>
<StgValue><ssdm name="ctr_4_loc_load"/></StgValue>
</operation>

<operation id="146" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_379_2:16 %ctr_5 = add i32 %ctr_4_loc_load, i32 %ctr

]]></Node>
<StgValue><ssdm name="ctr_5"/></StgValue>
</operation>

<operation id="147" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_379_2:17 %store_ln377 = store i32 %ctr_5, i32 %ctr_3

]]></Node>
<StgValue><ssdm name="store_ln377"/></StgValue>
</operation>

<operation id="148" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_379_2:19 %br_ln377 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
