{"Source Block": ["zipcpu/rtl/core/memops.v@161:171@HdlStmProcess", "\t\to_wb_stb_lcl  <= (lcl_stb)&&(!misaligned);\n\n\treg\t[3:0]\tr_op;\n\tinitial\to_wb_we   = 1'b0;\n\tinitial\to_wb_data = 0;\n\tinitial\to_wb_sel = 0;\n\talways @(posedge i_clk)\n\tif (i_reset)\n\tbegin\n\t\to_wb_we   <= 0;\n\t\to_wb_data <= 0;\n"], "Clone Blocks": [["zipcpu/rtl/core/memops.v@159:169", "\telse\n\t\t// Grab wishbone on any new transaction to the lcl bus\n\t\to_wb_stb_lcl  <= (lcl_stb)&&(!misaligned);\n\n\treg\t[3:0]\tr_op;\n\tinitial\to_wb_we   = 1'b0;\n\tinitial\to_wb_data = 0;\n\tinitial\to_wb_sel = 0;\n\talways @(posedge i_clk)\n\tif (i_reset)\n\tbegin\n"], ["zipcpu/rtl/core/memops.v@158:168", "\t\to_wb_stb_lcl <= (o_wb_stb_lcl)&&(i_wb_stall);\n\telse\n\t\t// Grab wishbone on any new transaction to the lcl bus\n\t\to_wb_stb_lcl  <= (lcl_stb)&&(!misaligned);\n\n\treg\t[3:0]\tr_op;\n\tinitial\to_wb_we   = 1'b0;\n\tinitial\to_wb_data = 0;\n\tinitial\to_wb_sel = 0;\n\talways @(posedge i_clk)\n\tif (i_reset)\n"], ["zipcpu/rtl/core/memops.v@160:170", "\t\t// Grab wishbone on any new transaction to the lcl bus\n\t\to_wb_stb_lcl  <= (lcl_stb)&&(!misaligned);\n\n\treg\t[3:0]\tr_op;\n\tinitial\to_wb_we   = 1'b0;\n\tinitial\to_wb_data = 0;\n\tinitial\to_wb_sel = 0;\n\talways @(posedge i_clk)\n\tif (i_reset)\n\tbegin\n\t\to_wb_we   <= 0;\n"]], "Diff Content": {"Delete": [[166, "\tinitial\to_wb_sel = 0;\n"]], "Add": [[166, "\tinitial\to_wb_sel  = 0;\n"]]}}