// Seed: 4173853938
program module_0 (
    input  tri  id_0,
    output tri0 id_1,
    input  tri0 id_2,
    output tri  id_3
);
  assign id_3 = id_0;
  assign id_3 = 1;
endprogram
module module_1 (
    input  uwire id_0,
    output wire  id_1,
    input  wand  id_2,
    output uwire id_3,
    input  tri0  id_4,
    input  wor   id_5
);
  always
  fork : id_7
    #id_8;
    id_9;
  join : id_10
  module_0(
      id_10, id_10, id_4, id_9
  );
  assign id_8 = id_0;
endmodule
module module_2 (
    input supply1 id_0
);
  wire id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10;
endmodule
module module_3 (
    output logic id_0,
    input  tri   id_1
);
  always @(posedge id_1, posedge id_1) begin
    id_0 <= id_1 + id_1;
  end
  tri0  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  = "" ||  id_4  ;
  module_2(
      id_1
  );
  assign id_28 = id_40;
endmodule
