// Seed: 1002278525
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output wire id_2
    , id_23,
    input wor id_3,
    input tri1 id_4,
    input supply0 id_5,
    output wand id_6,
    input wand id_7,
    input supply1 id_8,
    input supply0 id_9,
    input tri1 id_10,
    input uwire id_11,
    input wire id_12,
    output wand id_13
    , id_24,
    input supply1 id_14,
    output wand id_15,
    input tri id_16,
    input uwire id_17,
    input wor id_18,
    input tri0 id_19,
    input uwire id_20,
    output wor id_21
);
  always @(*) id_2 = id_1;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input uwire id_2,
    input tri0 id_3,
    output supply1 id_4,
    output tri id_5,
    input tri id_6,
    input supply1 id_7,
    output wand id_8,
    output tri1 id_9,
    input tri1 id_10,
    output wor id_11,
    input wor id_12,
    input tri id_13,
    input wire id_14,
    input wor id_15,
    input wor id_16,
    input supply1 id_17,
    input supply0 id_18,
    input wire id_19,
    output uwire id_20,
    output wand id_21,
    input wire id_22,
    output wor id_23,
    output uwire id_24,
    output wire id_25,
    output tri1 id_26,
    input tri1 id_27,
    input tri1 id_28,
    output tri id_29
);
  tri0 id_31;
  assign id_25 = 1;
  assign id_31 = id_6;
  module_0(
      id_6,
      id_14,
      id_5,
      id_15,
      id_13,
      id_22,
      id_25,
      id_28,
      id_6,
      id_22,
      id_10,
      id_12,
      id_14,
      id_21,
      id_16,
      id_20,
      id_31,
      id_10,
      id_0,
      id_0,
      id_14,
      id_31
  );
  wire id_32;
  and (
      id_29,
      id_17,
      id_7,
      id_2,
      id_6,
      id_0,
      id_12,
      id_16,
      id_18,
      id_27,
      id_19,
      id_3,
      id_22,
      id_15,
      id_28,
      id_13
  );
endmodule
