

================================================================
== Vitis HLS Report for 'generateMsgSchedule'
================================================================
* Date:           Thu Aug  3 21:15:08 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        DESHA512_01
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.819 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       91|       91|  0.364 us|  0.364 us|   91|   91|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                              |                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                           |                       Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180  |generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16  |       18|       18|  72.000 ns|  72.000 ns|   18|   18|       no|
        |grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218    |generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64    |       66|       66|   0.264 us|   0.264 us|   66|   66|       no|
        +--------------------------------------------------------------+---------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_GEN_W_NBLK  |       90|       90|        90|          -|          -|     1|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        4|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|     2195|      808|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       93|    -|
|Register             |        -|     -|     1034|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     3229|      905|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+-----+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP|  FF  | LUT | URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+-----+-----+
    |grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218    |generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64    |        0|   0|  1099|  672|    0|
    |grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180  |generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16  |        0|   0|  1096|  136|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                         |                                                   |        0|   0|  2195|  808|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   4|           2|           2|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  43|          8|    1|          8|
    |ap_done                |   9|          2|    1|          2|
    |blk_strm_blk_n         |   9|          2|    1|          2|
    |end_nblk_strm14_blk_n  |   9|          2|    1|          2|
    |w_strm6_din            |   9|          2|   64|        128|
    |w_strm6_write          |  14|          3|    1|          3|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  93|         19|   69|        145|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                  |   7|   0|    7|          0|
    |ap_done_reg                                                                |   1|   0|    1|          0|
    |blk_M_V_10_reg_617                                                         |  64|   0|   64|          0|
    |blk_M_V_11_reg_622                                                         |  64|   0|   64|          0|
    |blk_M_V_12_reg_627                                                         |  64|   0|   64|          0|
    |blk_M_V_13_reg_632                                                         |  64|   0|   64|          0|
    |blk_M_V_14_reg_562                                                         |  64|   0|   64|          0|
    |blk_M_V_15_reg_567                                                         |  64|   0|   64|          0|
    |blk_M_V_1_reg_572                                                          |  64|   0|   64|          0|
    |blk_M_V_2_reg_577                                                          |  64|   0|   64|          0|
    |blk_M_V_3_reg_582                                                          |  64|   0|   64|          0|
    |blk_M_V_4_reg_587                                                          |  64|   0|   64|          0|
    |blk_M_V_5_reg_592                                                          |  64|   0|   64|          0|
    |blk_M_V_6_reg_597                                                          |  64|   0|   64|          0|
    |blk_M_V_7_reg_602                                                          |  64|   0|   64|          0|
    |blk_M_V_8_reg_607                                                          |  64|   0|   64|          0|
    |blk_M_V_9_reg_612                                                          |  64|   0|   64|          0|
    |blk_M_V_reg_557                                                            |  64|   0|   64|          0|
    |grp_generateMsgSchedule_Pipeline_LOOP_SHA1_GEN_WT64_fu_218_ap_start_reg    |   1|   0|    1|          0|
    |grp_generateMsgSchedule_Pipeline_LOOP_SHA512_GEN_WT16_fu_180_ap_start_reg  |   1|   0|    1|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      |1034|   0| 1034|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+------+------------+---------------------+--------------+
|            RTL Ports           | Dir | Bits |  Protocol  |    Source Object    |    C Type    |
+--------------------------------+-----+------+------------+---------------------+--------------+
|ap_clk                          |   in|     1|  ap_ctrl_hs|  generateMsgSchedule|  return value|
|ap_rst                          |   in|     1|  ap_ctrl_hs|  generateMsgSchedule|  return value|
|ap_start                        |   in|     1|  ap_ctrl_hs|  generateMsgSchedule|  return value|
|ap_done                         |  out|     1|  ap_ctrl_hs|  generateMsgSchedule|  return value|
|ap_continue                     |   in|     1|  ap_ctrl_hs|  generateMsgSchedule|  return value|
|ap_idle                         |  out|     1|  ap_ctrl_hs|  generateMsgSchedule|  return value|
|ap_ready                        |  out|     1|  ap_ctrl_hs|  generateMsgSchedule|  return value|
|blk_strm_dout                   |   in|  1024|     ap_fifo|             blk_strm|       pointer|
|blk_strm_num_data_valid         |   in|     6|     ap_fifo|             blk_strm|       pointer|
|blk_strm_fifo_cap               |   in|     6|     ap_fifo|             blk_strm|       pointer|
|blk_strm_empty_n                |   in|     1|     ap_fifo|             blk_strm|       pointer|
|blk_strm_read                   |  out|     1|     ap_fifo|             blk_strm|       pointer|
|end_nblk_strm14_dout            |   in|     1|     ap_fifo|      end_nblk_strm14|       pointer|
|end_nblk_strm14_num_data_valid  |   in|     6|     ap_fifo|      end_nblk_strm14|       pointer|
|end_nblk_strm14_fifo_cap        |   in|     6|     ap_fifo|      end_nblk_strm14|       pointer|
|end_nblk_strm14_empty_n         |   in|     1|     ap_fifo|      end_nblk_strm14|       pointer|
|end_nblk_strm14_read            |  out|     1|     ap_fifo|      end_nblk_strm14|       pointer|
|w_strm6_din                     |  out|    64|     ap_fifo|              w_strm6|       pointer|
|w_strm6_num_data_valid          |   in|     6|     ap_fifo|              w_strm6|       pointer|
|w_strm6_fifo_cap                |   in|     6|     ap_fifo|              w_strm6|       pointer|
|w_strm6_full_n                  |   in|     1|     ap_fifo|              w_strm6|       pointer|
|w_strm6_write                   |  out|     1|     ap_fifo|              w_strm6|       pointer|
+--------------------------------+-----+------+------------+---------------------+--------------+

