Analysis & Synthesis report for main
Sun Mar 15 13:07:40 2020
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |fifo|mde_b:MOORE|y_present
 11. User-Specified and Inferred Latches
 12. General Register Statistics
 13. Source assignments for mainram:MEMORIA_RAM|altsyncram:altsyncram_component|altsyncram_50d1:auto_generated
 14. Parameter Settings for User Entity Instance: mainram:MEMORIA_RAM|altsyncram:altsyncram_component
 15. altsyncram Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "ffd:FLIPFLOPD"
 17. Port Connectivity Checks: "comparador4bit:IGUALDADE"
 18. Port Connectivity Checks: "contador8bit:TRAZEIRA"
 19. Port Connectivity Checks: "contador8bit:FRENTE|somador8bit:SUM"
 20. Port Connectivity Checks: "contador8bit:FRENTE|reg8bit:REG|reg4bit:REG1|ffd:D3"
 21. Port Connectivity Checks: "contador8bit:FRENTE|reg8bit:REG|reg4bit:REG1|ffd:D2"
 22. Port Connectivity Checks: "contador8bit:FRENTE|reg8bit:REG|reg4bit:REG1|ffd:D1"
 23. Port Connectivity Checks: "contador8bit:FRENTE|reg8bit:REG|reg4bit:REG1|ffd:D0"
 24. Port Connectivity Checks: "contador8bit:FRENTE"
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Mar 15 13:07:40 2020      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; main                                       ;
; Top-level Entity Name              ; fifo                                       ;
; Family                             ; Cyclone II                                 ;
; Total logic elements               ; 46                                         ;
;     Total combinational functions  ; 46                                         ;
;     Dedicated logic registers      ; 19                                         ;
; Total registers                    ; 19                                         ;
; Total pins                         ; 41                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 208                                        ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; fifo               ; main               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------+---------+
; somador8bit.vhd                  ; yes             ; User VHDL File                   ; C:/Users/kaike/Desktop/FPGA2/somador8bit.vhd                         ;         ;
; somador1bit.vhd                  ; yes             ; User VHDL File                   ; C:/Users/kaike/Desktop/FPGA2/somador1bit.vhd                         ;         ;
; mux16x8.vhd                      ; yes             ; User VHDL File                   ; C:/Users/kaike/Desktop/FPGA2/mux16x8.vhd                             ;         ;
; mux2x1.vhd                       ; yes             ; User VHDL File                   ; C:/Users/kaike/Desktop/FPGA2/mux2x1.vhd                              ;         ;
; contador8bit.vhd                 ; yes             ; User VHDL File                   ; C:/Users/kaike/Desktop/FPGA2/contador8bit.vhd                        ;         ;
; mainram.vhd                      ; yes             ; User Wizard-Generated File       ; C:/Users/kaike/Desktop/FPGA2/mainram.vhd                             ;         ;
; mde_b.vhd                        ; yes             ; User VHDL File                   ; C:/Users/kaike/Desktop/FPGA2/mde_b.vhd                               ;         ;
; reg8bit.vhd                      ; yes             ; User VHDL File                   ; C:/Users/kaike/Desktop/FPGA2/reg8bit.vhd                             ;         ;
; reg4bit.vhd                      ; yes             ; User VHDL File                   ; C:/Users/kaike/Desktop/FPGA2/reg4bit.vhd                             ;         ;
; ffd.vhd                          ; yes             ; User VHDL File                   ; C:/Users/kaike/Desktop/FPGA2/ffd.vhd                                 ;         ;
; comparador4bit.vhd               ; yes             ; User VHDL File                   ; C:/Users/kaike/Desktop/FPGA2/comparador4bit.vhd                      ;         ;
; mainram.mif                      ; yes             ; User Memory Initialization File  ; C:/Users/kaike/Desktop/FPGA2/mainram.mif                             ;         ;
; fifo.vhd                         ; yes             ; User VHDL File                   ; C:/Users/kaike/Desktop/FPGA2/fifo.vhd                                ;         ;
; mux8x4.vhd                       ; yes             ; User VHDL File                   ; C:/Users/kaike/Desktop/FPGA2/mux8x4.vhd                              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_50d1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/kaike/Desktop/FPGA2/db/altsyncram_50d1.tdf                  ;         ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 46       ;
;                                             ;          ;
; Total combinational functions               ; 46       ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 14       ;
;     -- 3 input functions                    ; 25       ;
;     -- <=2 input functions                  ; 7        ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 46       ;
;     -- arithmetic mode                      ; 0        ;
;                                             ;          ;
; Total registers                             ; 19       ;
;     -- Dedicated logic registers            ; 19       ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 41       ;
; Total memory bits                           ; 208      ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; clk_fifo ;
; Maximum fan-out                             ; 32       ;
; Total fan-out                               ; 316      ;
; Average fan-out                             ; 2.66     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                             ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                      ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------+--------------+
; |fifo                                     ; 46 (0)            ; 19 (0)       ; 208         ; 0            ; 0       ; 0         ; 41   ; 0            ; |fifo                                                                                    ;              ;
;    |comparador4bit:IGUALDADE|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|comparador4bit:IGUALDADE                                                           ;              ;
;    |contador8bit:FRENTE|                  ; 5 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|contador8bit:FRENTE                                                                ;              ;
;       |reg8bit:REG|                       ; 5 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|contador8bit:FRENTE|reg8bit:REG                                                    ;              ;
;          |reg4bit:REG1|                   ; 5 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|contador8bit:FRENTE|reg8bit:REG|reg4bit:REG1                                       ;              ;
;             |ffd:D0|                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|contador8bit:FRENTE|reg8bit:REG|reg4bit:REG1|ffd:D0                                ;              ;
;             |ffd:D1|                      ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|contador8bit:FRENTE|reg8bit:REG|reg4bit:REG1|ffd:D1                                ;              ;
;             |ffd:D2|                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|contador8bit:FRENTE|reg8bit:REG|reg4bit:REG1|ffd:D2                                ;              ;
;             |ffd:D3|                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|contador8bit:FRENTE|reg8bit:REG|reg4bit:REG1|ffd:D3                                ;              ;
;    |contador8bit:TRAZEIRA|                ; 5 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|contador8bit:TRAZEIRA                                                              ;              ;
;       |reg8bit:REG|                       ; 5 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|contador8bit:TRAZEIRA|reg8bit:REG                                                  ;              ;
;          |reg4bit:REG1|                   ; 5 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|contador8bit:TRAZEIRA|reg8bit:REG|reg4bit:REG1                                     ;              ;
;             |ffd:D0|                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|contador8bit:TRAZEIRA|reg8bit:REG|reg4bit:REG1|ffd:D0                              ;              ;
;             |ffd:D1|                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|contador8bit:TRAZEIRA|reg8bit:REG|reg4bit:REG1|ffd:D1                              ;              ;
;             |ffd:D2|                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|contador8bit:TRAZEIRA|reg8bit:REG|reg4bit:REG1|ffd:D2                              ;              ;
;             |ffd:D3|                      ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|contador8bit:TRAZEIRA|reg8bit:REG|reg4bit:REG1|ffd:D3                              ;              ;
;    |ffd:FLIPFLOPD|                        ; 4 (4)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|ffd:FLIPFLOPD                                                                      ;              ;
;    |mainram:MEMORIA_RAM|                  ; 0 (0)             ; 0 (0)        ; 208         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|mainram:MEMORIA_RAM                                                                ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 208         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|mainram:MEMORIA_RAM|altsyncram:altsyncram_component                                ;              ;
;          |altsyncram_50d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 208         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|mainram:MEMORIA_RAM|altsyncram:altsyncram_component|altsyncram_50d1:auto_generated ;              ;
;    |mde_b:MOORE|                          ; 26 (26)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|mde_b:MOORE                                                                        ;              ;
;    |mux8x4:MUX|                           ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|mux8x4:MUX                                                                         ;              ;
;       |mux2x1:M0|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|mux8x4:MUX|mux2x1:M0                                                               ;              ;
;       |mux2x1:M1|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|mux8x4:MUX|mux2x1:M1                                                               ;              ;
;       |mux2x1:M2|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|mux8x4:MUX|mux2x1:M2                                                               ;              ;
;       |mux2x1:M3|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fifo|mux8x4:MUX|mux2x1:M3                                                               ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------+
; Name                                                                                          ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF         ;
+-----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------+
; mainram:MEMORIA_RAM|altsyncram:altsyncram_component|altsyncram_50d1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 16           ; 13           ; --           ; --           ; 208  ; mainram.mif ;
+-----------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                ;
+--------+--------------+---------+--------------+--------------+---------------------------+------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File                          ;
+--------+--------------+---------+--------------+--------------+---------------------------+------------------------------------------+
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |fifo|mainram:MEMORIA_RAM ; C:/Users/kaike/Desktop/FPGA2/mainram.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------+------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fifo|mde_b:MOORE|y_present                                                                                                                                                                        ;
+--------------------+--------------------+--------------------+------------------+-----------------+-------------------+------------------+-----------------+-------------------+------------------+----------------+
; Name               ; y_present.readFull ; y_present.waitFull ; y_present.reead2 ; y_present.reead ; y_present.wriite2 ; y_present.wriite ; y_present.waiit ; y_present.writeMT ; y_present.waitMT ; y_present.init ;
+--------------------+--------------------+--------------------+------------------+-----------------+-------------------+------------------+-----------------+-------------------+------------------+----------------+
; y_present.init     ; 0                  ; 0                  ; 0                ; 0               ; 0                 ; 0                ; 0               ; 0                 ; 0                ; 0              ;
; y_present.waitMT   ; 0                  ; 0                  ; 0                ; 0               ; 0                 ; 0                ; 0               ; 0                 ; 1                ; 1              ;
; y_present.writeMT  ; 0                  ; 0                  ; 0                ; 0               ; 0                 ; 0                ; 0               ; 1                 ; 0                ; 1              ;
; y_present.waiit    ; 0                  ; 0                  ; 0                ; 0               ; 0                 ; 0                ; 1               ; 0                 ; 0                ; 1              ;
; y_present.wriite   ; 0                  ; 0                  ; 0                ; 0               ; 0                 ; 1                ; 0               ; 0                 ; 0                ; 1              ;
; y_present.wriite2  ; 0                  ; 0                  ; 0                ; 0               ; 1                 ; 0                ; 0               ; 0                 ; 0                ; 1              ;
; y_present.reead    ; 0                  ; 0                  ; 0                ; 1               ; 0                 ; 0                ; 0               ; 0                 ; 0                ; 1              ;
; y_present.reead2   ; 0                  ; 0                  ; 1                ; 0               ; 0                 ; 0                ; 0               ; 0                 ; 0                ; 1              ;
; y_present.waitFull ; 0                  ; 1                  ; 0                ; 0               ; 0                 ; 0                ; 0               ; 0                 ; 0                ; 1              ;
; y_present.readFull ; 1                  ; 0                  ; 0                ; 0               ; 0                 ; 0                ; 0               ; 0                 ; 0                ; 1              ;
+--------------------+--------------------+--------------------+------------------+-----------------+-------------------+------------------+-----------------+-------------------+------------------+----------------+


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+-----------------------------------------------------+------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal    ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------+------------------------+
; mde_b:MOORE|y_next.init_514                         ; mde_b:MOORE|Selector12 ; yes                    ;
; mde_b:MOORE|y_next.waitMT_491                       ; mde_b:MOORE|Selector12 ; yes                    ;
; mde_b:MOORE|y_next.waitFull_330                     ; mde_b:MOORE|Selector12 ; yes                    ;
; mde_b:MOORE|y_next.reead_376                        ; mde_b:MOORE|Selector12 ; yes                    ;
; mde_b:MOORE|y_next.readFull_307                     ; mde_b:MOORE|Selector12 ; yes                    ;
; mde_b:MOORE|y_next.writeMT_468                      ; mde_b:MOORE|Selector12 ; yes                    ;
; mde_b:MOORE|y_next.wriite_422                       ; mde_b:MOORE|Selector12 ; yes                    ;
; mde_b:MOORE|y_next.waiit_445                        ; mde_b:MOORE|Selector12 ; yes                    ;
; mde_b:MOORE|y_next.reead2_353                       ; mde_b:MOORE|Selector12 ; yes                    ;
; mde_b:MOORE|y_next.wriite2_399                      ; mde_b:MOORE|Selector12 ; yes                    ;
; Number of user-specified and inferred latches = 10  ;                        ;                        ;
+-----------------------------------------------------+------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 19    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 19    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for mainram:MEMORIA_RAM|altsyncram:altsyncram_component|altsyncram_50d1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mainram:MEMORIA_RAM|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                              ;
; WIDTH_A                            ; 13                   ; Signed Integer                       ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                       ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; mainram.mif          ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_50d1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 1                                                   ;
; Entity Instance                           ; mainram:MEMORIA_RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                         ;
;     -- WIDTH_A                            ; 13                                                  ;
;     -- NUMWORDS_A                         ; 16                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
+-------------------------------------------+-----------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "ffd:FLIPFLOPD" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; d    ; Input ; Info     ; Stuck at GND    ;
+------+-------+----------+-----------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "comparador4bit:IGUALDADE"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; a_maior_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; a_menor_b ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "contador8bit:TRAZEIRA"                                                                               ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; qs_contador8bit[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "contador8bit:FRENTE|somador8bit:SUM"                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; s81[7..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; s81[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ce        ; Input  ; Info     ; Stuck at GND                                                                        ;
; cs        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "contador8bit:FRENTE|reg8bit:REG|reg4bit:REG1|ffd:D3" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; p    ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "contador8bit:FRENTE|reg8bit:REG|reg4bit:REG1|ffd:D2" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; p    ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "contador8bit:FRENTE|reg8bit:REG|reg4bit:REG1|ffd:D1" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; p    ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "contador8bit:FRENTE|reg8bit:REG|reg4bit:REG1|ffd:D0" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; p    ; Input ; Info     ; Stuck at VCC                                          ;
+------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "contador8bit:FRENTE"                                                                                 ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; qs_contador8bit[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sun Mar 15 13:07:36 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fifo -c main
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file somador8bit.vhd
    Info (12022): Found design unit 1: somador8bit-ckt
    Info (12023): Found entity 1: somador8bit
Info (12021): Found 2 design units, including 1 entities, in source file somador1bit.vhd
    Info (12022): Found design unit 1: somador1bit-ckt
    Info (12023): Found entity 1: somador1bit
Info (12021): Found 2 design units, including 1 entities, in source file mux16x8.vhd
    Info (12022): Found design unit 1: mux16x8-ckt_mux16x8
    Info (12023): Found entity 1: mux16x8
Info (12021): Found 2 design units, including 1 entities, in source file mux4x1.vhd
    Info (12022): Found design unit 1: mux4x1-ckt_mux4x1
    Info (12023): Found entity 1: mux4x1
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1.vhd
    Info (12022): Found design unit 1: mux2x1-ckt_mux2x1
    Info (12023): Found entity 1: mux2x1
Info (12021): Found 2 design units, including 1 entities, in source file contador8bit.vhd
    Info (12022): Found design unit 1: contador8bit-ckto
    Info (12023): Found entity 1: contador8bit
Info (12021): Found 2 design units, including 1 entities, in source file clk_div.vhd
    Info (12022): Found design unit 1: CLK_Div-ckt
    Info (12023): Found entity 1: CLK_Div
Info (12021): Found 2 design units, including 1 entities, in source file mainram.vhd
    Info (12022): Found design unit 1: mainram-SYN
    Info (12023): Found entity 1: mainram
Info (12021): Found 2 design units, including 1 entities, in source file mde_b.vhd
    Info (12022): Found design unit 1: mde_b-ckt
    Info (12023): Found entity 1: mde_b
Info (12021): Found 2 design units, including 1 entities, in source file reg8bit.vhd
    Info (12022): Found design unit 1: reg8bit-ckto
    Info (12023): Found entity 1: reg8bit
Info (12021): Found 2 design units, including 1 entities, in source file reg4bit.vhd
    Info (12022): Found design unit 1: reg4bit-ckto
    Info (12023): Found entity 1: reg4bit
Info (12021): Found 2 design units, including 1 entities, in source file reg2bit.vhd
    Info (12022): Found design unit 1: reg2bit-ckto
    Info (12023): Found entity 1: reg2bit
Info (12021): Found 0 design units, including 0 entities, in source file main.vhd
Info (12021): Found 2 design units, including 1 entities, in source file ffd.vhd
    Info (12022): Found design unit 1: ffd-ckt_ffd
    Info (12023): Found entity 1: ffd
Info (12021): Found 2 design units, including 1 entities, in source file comparador8bit.vhd
    Info (12022): Found design unit 1: comparador8bit-ckt_comparador8bits
    Info (12023): Found entity 1: comparador8bit
Info (12021): Found 2 design units, including 1 entities, in source file comparador4bit.vhd
    Info (12022): Found design unit 1: comparador4bit-ckt_comparador4bits
    Info (12023): Found entity 1: comparador4bit
Info (12021): Found 2 design units, including 1 entities, in source file mainrom.vhd
    Info (12022): Found design unit 1: mainrom-SYN
    Info (12023): Found entity 1: mainrom
Info (12021): Found 2 design units, including 1 entities, in source file demux1x2.vhd
    Info (12022): Found design unit 1: demux1x2-ckt
    Info (12023): Found entity 1: demux1x2
Info (12021): Found 2 design units, including 1 entities, in source file demux12x24.vhd
    Info (12022): Found design unit 1: demux12x24-ckt
    Info (12023): Found entity 1: demux12x24
Info (12021): Found 2 design units, including 1 entities, in source file fifo.vhd
    Info (12022): Found design unit 1: fifo-ckt
    Info (12023): Found entity 1: fifo
Info (12021): Found 2 design units, including 1 entities, in source file mux8x4.vhd
    Info (12022): Found design unit 1: mux8x4-ckt_mux8x4
    Info (12023): Found entity 1: mux8x4
Info (12127): Elaborating entity "fifo" for the top level hierarchy
Critical Warning (10920): VHDL Incomplete Partial Association warning at fifo.vhd(73): port or argument "Qs_contador8bit" has 4/8 unassociated elements
Critical Warning (10920): VHDL Incomplete Partial Association warning at fifo.vhd(75): port or argument "Qs_contador8bit" has 4/8 unassociated elements
Info (12128): Elaborating entity "mde_b" for hierarchy "mde_b:MOORE"
Warning (10631): VHDL Process Statement warning at mde_b.vhd(19): inferring latch(es) for signal or variable "y_next", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "y_next.readFull" at mde_b.vhd(19)
Info (10041): Inferred latch for "y_next.waitFull" at mde_b.vhd(19)
Info (10041): Inferred latch for "y_next.reead2" at mde_b.vhd(19)
Info (10041): Inferred latch for "y_next.reead" at mde_b.vhd(19)
Info (10041): Inferred latch for "y_next.wriite2" at mde_b.vhd(19)
Info (10041): Inferred latch for "y_next.wriite" at mde_b.vhd(19)
Info (10041): Inferred latch for "y_next.waiit" at mde_b.vhd(19)
Info (10041): Inferred latch for "y_next.writeMT" at mde_b.vhd(19)
Info (10041): Inferred latch for "y_next.waitMT" at mde_b.vhd(19)
Info (10041): Inferred latch for "y_next.init" at mde_b.vhd(19)
Info (12128): Elaborating entity "contador8bit" for hierarchy "contador8bit:FRENTE"
Info (12128): Elaborating entity "mux16x8" for hierarchy "contador8bit:FRENTE|mux16x8:MUX"
Info (12128): Elaborating entity "mux2x1" for hierarchy "contador8bit:FRENTE|mux16x8:MUX|mux2x1:M0"
Info (12128): Elaborating entity "reg8bit" for hierarchy "contador8bit:FRENTE|reg8bit:REG"
Info (12128): Elaborating entity "reg4bit" for hierarchy "contador8bit:FRENTE|reg8bit:REG|reg4bit:REG1"
Info (12128): Elaborating entity "ffd" for hierarchy "contador8bit:FRENTE|reg8bit:REG|reg4bit:REG1|ffd:D0"
Info (12128): Elaborating entity "somador8bit" for hierarchy "contador8bit:FRENTE|somador8bit:SUM"
Info (12128): Elaborating entity "somador1bit" for hierarchy "contador8bit:FRENTE|somador8bit:SUM|somador1bit:S0"
Info (12128): Elaborating entity "comparador4bit" for hierarchy "comparador4bit:IGUALDADE"
Info (12128): Elaborating entity "mainram" for hierarchy "mainram:MEMORIA_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "mainram:MEMORIA_RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "mainram:MEMORIA_RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "mainram:MEMORIA_RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "mainram.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_50d1.tdf
    Info (12023): Found entity 1: altsyncram_50d1
Info (12128): Elaborating entity "altsyncram_50d1" for hierarchy "mainram:MEMORIA_RAM|altsyncram:altsyncram_component|altsyncram_50d1:auto_generated"
Info (12128): Elaborating entity "mux8x4" for hierarchy "mux8x4:MUX"
Warning (13012): Latch mde_b:MOORE|y_next.init_514 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_fifo
Warning (13012): Latch mde_b:MOORE|y_next.waitMT_491 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_fifo
Warning (13012): Latch mde_b:MOORE|y_next.waitFull_330 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_fifo
Warning (13012): Latch mde_b:MOORE|y_next.reead_376 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mde_b:MOORE|y_present.waiit
Warning (13012): Latch mde_b:MOORE|y_next.readFull_307 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_fifo
Warning (13012): Latch mde_b:MOORE|y_next.writeMT_468 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal reset_fifo
Warning (13012): Latch mde_b:MOORE|y_next.wriite_422 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mde_b:MOORE|y_present.waiit
Warning (13012): Latch mde_b:MOORE|y_next.waiit_445 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mde_b:MOORE|y_present.waiit
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "ffd:FLIPFLOPD|qS" is converted into an equivalent circuit using register "ffd:FLIPFLOPD|qS~_emulated" and latch "ffd:FLIPFLOPD|qS~1"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 110 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 24 output pins
    Info (21061): Implemented 56 logic cells
    Info (21064): Implemented 13 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4661 megabytes
    Info: Processing ended: Sun Mar 15 13:07:41 2020
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


