{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "d59ecd75",
   "metadata": {},
   "source": [
    "# Complete UVM Learning Tutorial Guide"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0aa6229b",
   "metadata": {},
   "source": [
    "## Part I: Foundation"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "62776d54",
   "metadata": {},
   "source": [
    "# Complete UVM Learning Tutorial Guide\n",
    "\n",
    "## Chapter 1: Introduction to UVM\n",
    "\n",
    "### 1.1 What is UVM and Why Use It?\n",
    "\n",
    "#### What is UVM?\n",
    "\n",
    "The Universal Verification Methodology (UVM) is a standardized methodology for verifying integrated circuit designs. Built on top of SystemVerilog, UVM provides a comprehensive framework that enables verification engineers to create reusable, scalable, and maintainable testbenches.\n",
    "\n",
    "UVM was developed by Accellera Systems Initiative and is based on the Open Verification Methodology (OVM), which itself evolved from the Verification Methodology Manual (VMM). The methodology combines the best practices from industry-leading verification approaches into a unified standard.\n",
    "\n",
    "#### Key Features of UVM\n",
    "\n",
    "**Object-Oriented Programming (OOP) Foundation**\n",
    "- Built on SystemVerilog's OOP capabilities\n",
    "- Encapsulation, inheritance, and polymorphism support\n",
    "- Promotes code reusability and maintainability\n",
    "\n",
    "**Standardized Base Classes**\n",
    "- Pre-built components for common verification tasks\n",
    "- Consistent interfaces across different projects\n",
    "- Reduced development time through code reuse\n",
    "\n",
    "**Transaction-Level Modeling (TLM)**\n",
    "- Abstract communication between verification components\n",
    "- Protocol-independent data exchange\n",
    "- Simplified debug and analysis capabilities\n",
    "\n",
    "**Phased Test Execution**\n",
    "- Structured simulation phases (build, connect, run, etc.)\n",
    "- Synchronized component initialization and execution\n",
    "- Predictable testbench behavior\n",
    "\n",
    "#### Why Use UVM?\n",
    "\n",
    "**Industry Standardization**\n",
    "UVM has become the de facto standard for ASIC and FPGA verification across the semiconductor industry. Learning UVM ensures compatibility with industry practices and facilitates collaboration between teams and companies.\n",
    "\n",
    "**Reusability and Scalability**\n",
    "- Verification IP (VIP) can be reused across multiple projects\n",
    "- Modular architecture supports easy scaling from simple to complex designs\n",
    "- Component libraries reduce development time for new projects\n",
    "\n",
    "**Advanced Features**\n",
    "- Built-in stimulus generation and randomization\n",
    "- Comprehensive coverage collection and analysis\n",
    "- Sophisticated error reporting and debugging capabilities\n",
    "- Support for constrained random testing\n",
    "\n",
    "**Productivity Gains**\n",
    "- Faster testbench development through code reuse\n",
    "- Reduced debugging time with standardized messaging\n",
    "- Improved test maintainability and readability\n",
    "\n",
    "### 1.2 UVM vs Other Verification Methodologies\n",
    "\n",
    "#### UVM vs VMM (Verification Methodology Manual)\n",
    "\n",
    "**Similarities:**\n",
    "- Both are SystemVerilog-based methodologies\n",
    "- Object-oriented programming approach\n",
    "- Transaction-level modeling support\n",
    "\n",
    "**Key Differences:**\n",
    "\n",
    "| Aspect | UVM | VMM |\n",
    "|--------|-----|-----|\n",
    "| **Standardization** | Industry standard (IEEE 1800.2) | Synopsys proprietary |\n",
    "| **Base Classes** | Rich set of standardized base classes | Limited base class library |\n",
    "| **TLM Implementation** | Built-in TLM 1.0 and 2.0 support | Basic TLM support |\n",
    "| **Phasing** | Sophisticated phasing mechanism | Manual phase management |\n",
    "| **Factory Pattern** | Built-in factory for object creation | Manual object instantiation |\n",
    "| **Community Support** | Large community, extensive documentation | Limited to Synopsys ecosystem |\n",
    "\n",
    "#### UVM vs OVM (Open Verification Methodology)\n",
    "\n",
    "UVM is essentially the evolution of OVM with several improvements:\n",
    "\n",
    "**Enhancements in UVM:**\n",
    "- Better TLM implementation with TLM 2.0 support\n",
    "- Improved factory mechanisms\n",
    "- Enhanced configuration database\n",
    "- Better integration with SystemVerilog interfaces\n",
    "- More robust phasing system\n",
    "- IEEE standardization (1800.2)\n",
    "\n",
    "#### UVM vs Traditional Verification Approaches\n",
    "\n",
    "**Directed Testing vs UVM:**\n",
    "- Traditional: Manual test case creation, limited coverage\n",
    "- UVM: Constrained random testing, comprehensive coverage analysis\n",
    "\n",
    "**Verilog Testbenches vs UVM:**\n",
    "- Traditional: Procedural programming, limited reusability\n",
    "- UVM: Object-oriented, highly reusable components\n",
    "\n",
    "**Coverage Analysis:**\n",
    "- Traditional: Manual coverage tracking, basic metrics\n",
    "- UVM: Automated coverage collection, advanced analysis tools\n",
    "\n",
    "### 1.3 Prerequisites and Setup Requirements\n",
    "\n",
    "#### Knowledge Prerequisites\n",
    "\n",
    "**Essential SystemVerilog Knowledge:**\n",
    "- Object-oriented programming concepts (classes, inheritance, polymorphism)\n",
    "- SystemVerilog interfaces and modports\n",
    "- Randomization and constraints\n",
    "- Assertions and coverage\n",
    "- Inter-process communication (mailboxes, semaphores, events)\n",
    "- SystemVerilog verification constructs\n",
    "\n",
    "**Recommended Background:**\n",
    "- Digital design fundamentals\n",
    "- Verification concepts and methodologies\n",
    "- Basic understanding of hardware description languages (Verilog/VHDL)\n",
    "- Familiarity with simulation tools and workflows\n",
    "\n",
    "**Helpful but Not Required:**\n",
    "- Previous experience with VMM or OVM\n",
    "- Knowledge of other verification methodologies\n",
    "- Scripting languages (Perl, Python, TCL)\n",
    "\n",
    "#### Software Requirements\n",
    "\n",
    "**EDA Tool Support:**\n",
    "Most major EDA vendors support UVM. Popular options include:\n",
    "\n",
    "- **Synopsys VCS:** Comprehensive UVM support with debugging tools\n",
    "- **Cadence Xcelium:** Advanced UVM implementation with optimization features\n",
    "- **Mentor Questa:** Robust UVM support with enhanced debugging capabilities\n",
    "- **Aldec Riviera-PRO:** Full UVM implementation with integrated tools\n",
    "\n",
    "**UVM Library Versions:**\n",
    "- UVM 1.2 (IEEE 1800.2-2017) - Current standard\n",
    "- UVM 1.1d - Widely used legacy version\n",
    "- UVM 2.0 - Under development with enhanced features\n",
    "\n",
    "**System Requirements:**\n",
    "- Linux/Unix environment (recommended) or Windows with Cygwin\n",
    "- Sufficient memory (minimum 8GB RAM, 16GB+ recommended)\n",
    "- Fast storage for large simulation databases\n",
    "- Multi-core processor for parallel simulation support\n",
    "\n",
    "#### Environment Setup\n",
    "\n",
    "**UVM Library Installation:**\n",
    "```systemverilog\n",
    "// Typical compilation command\n",
    "vcs -sverilog +incdir+$UVM_HOME/src $UVM_HOME/src/uvm_pkg.sv testbench.sv dut.sv\n",
    "\n",
    "// Alternative using UVM library\n",
    "vcs -sverilog -ntb_opts uvm testbench.sv dut.sv\n",
    "```\n",
    "\n",
    "**Environment Variables:**\n",
    "```bash\n",
    "export UVM_HOME=/path/to/uvm/library\n",
    "export UVM_VERSION=1.2\n",
    "export PATH=$PATH:$UVM_HOME/bin\n",
    "```\n",
    "\n",
    "### 1.4 UVM Library Overview\n",
    "\n",
    "#### Core UVM Package Structure\n",
    "\n",
    "The UVM library is organized into several key packages and components:\n",
    "\n",
    "#### Base Classes Hierarchy\n",
    "\n",
    "**uvm_object**\n",
    "- Root base class for all UVM objects\n",
    "- Provides basic services: printing, copying, comparing\n",
    "- Foundation for all other UVM classes\n",
    "\n",
    "**uvm_component**\n",
    "- Extends uvm_object for simulation components\n",
    "- Provides phasing, hierarchy, and configuration services\n",
    "- Base class for agents, drivers, monitors, scoreboards\n",
    "\n",
    "**uvm_test**\n",
    "- Top-level test component\n",
    "- Controls overall test execution and configuration\n",
    "- Instantiates and configures the testbench environment\n",
    "\n",
    "#### Key UVM Components\n",
    "\n",
    "**Verification Components:**\n",
    "- **uvm_driver:** Converts transactions to pin-level signals\n",
    "- **uvm_monitor:** Observes DUT signals and creates transactions\n",
    "- **uvm_agent:** Container for driver, monitor, and sequencer\n",
    "- **uvm_scoreboard:** Checks DUT behavior against expected results\n",
    "- **uvm_env:** Environment containing all verification components\n",
    "\n",
    "**Sequence Components:**\n",
    "- **uvm_sequence_item:** Base class for transaction objects\n",
    "- **uvm_sequence:** Generates stimulus sequences\n",
    "- **uvm_sequencer:** Manages sequence execution and arbitration\n",
    "\n",
    "#### UVM Utilities and Services\n",
    "\n",
    "**Configuration Database:**\n",
    "```systemverilog\n",
    "// Setting configuration\n",
    "uvm_config_db#(int)::set(this, \"*\", \"num_transactions\", 1000);\n",
    "\n",
    "// Getting configuration\n",
    "uvm_config_db#(int)::get(this, \"\", \"num_transactions\", num_trans);\n",
    "```\n",
    "\n",
    "**Factory Pattern:**\n",
    "```systemverilog\n",
    "// Register type with factory\n",
    "typedef uvm_component_registry#(my_agent, \"my_agent\") type_id;\n",
    "\n",
    "// Create objects using factory\n",
    "my_agent agent = my_agent::type_id::create(\"agent\", this);\n",
    "```\n",
    "\n",
    "**TLM Communication:**\n",
    "```systemverilog\n",
    "// TLM ports for communication\n",
    "uvm_analysis_port#(transaction) analysis_port;\n",
    "uvm_blocking_put_port#(transaction) put_port;\n",
    "```\n",
    "\n",
    "**Reporting and Messaging:**\n",
    "```systemverilog\n",
    "// UVM messaging macros\n",
    "`uvm_info(\"TAG\", \"Information message\", UVM_LOW)\n",
    "`uvm_warning(\"TAG\", \"Warning message\")\n",
    "`uvm_error(\"TAG\", \"Error message\")\n",
    "`uvm_fatal(\"TAG\", \"Fatal error message\")\n",
    "```\n",
    "\n",
    "#### UVM Phasing System\n",
    "\n",
    "UVM provides a sophisticated phasing mechanism that ensures proper initialization and execution order:\n",
    "\n",
    "**Build Phase:**\n",
    "- Component construction and configuration\n",
    "- Hierarchy establishment\n",
    "\n",
    "**Connect Phase:**\n",
    "- TLM port connections\n",
    "- Interface assignments\n",
    "\n",
    "**End of Elaboration:**\n",
    "- Final configuration checks\n",
    "- Topology verification\n",
    "\n",
    "**Start of Simulation:**\n",
    "- Pre-simulation setup\n",
    "- Initial value assignments\n",
    "\n",
    "**Run Phase:**\n",
    "- Main simulation execution\n",
    "- Stimulus generation and checking\n",
    "\n",
    "**Extract/Check/Report Phases:**\n",
    "- Results collection and analysis\n",
    "- Coverage reporting\n",
    "- Final verification status\n",
    "\n",
    "#### UVM Macros and Utilities\n",
    "\n",
    "**Essential Macros:**\n",
    "- **`uvm_component_utils:** Registration and field automation for components\n",
    "- **`uvm_object_utils:** Registration and field automation for objects\n",
    "- **`uvm_field_*:** Automatic implementation of object services\n",
    "- **`uvm_do:** Sequence item execution macro\n",
    "- **`uvm_create:** Object creation with factory\n",
    "\n",
    "**Debugging and Analysis:**\n",
    "- Automatic transaction recording\n",
    "- Built-in waveform dumping\n",
    "- Comprehensive simulation logs\n",
    "- Coverage database generation\n",
    "\n",
    "This foundational knowledge of UVM components, structure, and capabilities provides the essential background needed to begin developing UVM-based verification environments. The subsequent chapters will dive deeper into practical implementation details and advanced features."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ab6e4e7f",
   "metadata": {},
   "source": [
    "# Complete UVM Learning Tutorial Guide\n",
    "\n",
    "## Chapter 2: SystemVerilog Fundamentals for UVM\n",
    "\n",
    "### Introduction\n",
    "\n",
    "SystemVerilog provides the object-oriented programming (OOP) foundation that UVM is built upon. Understanding these fundamental concepts is crucial for effectively using UVM. This chapter covers the essential SystemVerilog features that you'll encounter throughout your UVM journey.\n",
    "\n",
    "---\n",
    "\n",
    "## 2.1 Classes and Objects in SystemVerilog\n",
    "\n",
    "### What are Classes?\n",
    "\n",
    "A class is a blueprint or template that defines the structure and behavior of objects. In SystemVerilog, classes encapsulate data (properties) and methods (functions and tasks) that operate on that data.\n",
    "\n",
    "### Basic Class Syntax\n",
    "\n",
    "```systemverilog\n",
    "class packet;\n",
    "  // Properties (data members)\n",
    "  bit [7:0] header;\n",
    "  bit [31:0] payload;\n",
    "  bit [7:0] checksum;\n",
    "  \n",
    "  // Constructor\n",
    "  function new();\n",
    "    header = 8'h0;\n",
    "    payload = 32'h0;\n",
    "    checksum = 8'h0;\n",
    "  endfunction\n",
    "  \n",
    "  // Methods\n",
    "  function void display();\n",
    "    $display(\"Header: %h, Payload: %h, Checksum: %h\", \n",
    "             header, payload, checksum);\n",
    "  endfunction\n",
    "  \n",
    "  function bit [7:0] calculate_checksum();\n",
    "    return header ^ payload[7:0] ^ payload[15:8] ^ \n",
    "           payload[23:16] ^ payload[31:24];\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Creating and Using Objects\n",
    "\n",
    "```systemverilog\n",
    "module test;\n",
    "  packet pkt1, pkt2;\n",
    "  \n",
    "  initial begin\n",
    "    // Create objects\n",
    "    pkt1 = new();\n",
    "    pkt2 = new();\n",
    "    \n",
    "    // Set properties\n",
    "    pkt1.header = 8'hAA;\n",
    "    pkt1.payload = 32'h12345678;\n",
    "    pkt1.checksum = pkt1.calculate_checksum();\n",
    "    \n",
    "    // Use methods\n",
    "    pkt1.display();\n",
    "  end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "### Parameterized Classes\n",
    "\n",
    "```systemverilog\n",
    "class generic_packet #(parameter WIDTH = 8);\n",
    "  bit [WIDTH-1:0] data;\n",
    "  \n",
    "  function new(bit [WIDTH-1:0] init_data = 0);\n",
    "    data = init_data;\n",
    "  endfunction\n",
    "  \n",
    "  function void print();\n",
    "    $display(\"Data[%0d]: %h\", WIDTH, data);\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "// Usage\n",
    "generic_packet #(16) pkt16 = new(16'hABCD);\n",
    "generic_packet #(32) pkt32 = new(32'h12345678);\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## 2.2 Inheritance and Polymorphism\n",
    "\n",
    "### Inheritance Basics\n",
    "\n",
    "Inheritance allows a class to inherit properties and methods from another class, promoting code reuse and establishing hierarchical relationships.\n",
    "\n",
    "```systemverilog\n",
    "// Base class\n",
    "class base_packet;\n",
    "  bit [7:0] header;\n",
    "  bit [7:0] length;\n",
    "  \n",
    "  function new(bit [7:0] h = 0, bit [7:0] l = 0);\n",
    "    header = h;\n",
    "    length = l;\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void display();\n",
    "    $display(\"Base Packet - Header: %h, Length: %h\", header, length);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function bit [7:0] get_type();\n",
    "    return 8'h00; // Base type\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "// Derived class\n",
    "class ethernet_packet extends base_packet;\n",
    "  bit [47:0] dest_addr;\n",
    "  bit [47:0] src_addr;\n",
    "  bit [15:0] ethertype;\n",
    "  \n",
    "  function new(bit [7:0] h = 0, bit [7:0] l = 0, \n",
    "               bit [47:0] dst = 0, bit [47:0] src = 0);\n",
    "    super.new(h, l); // Call parent constructor\n",
    "    dest_addr = dst;\n",
    "    src_addr = src;\n",
    "    ethertype = 16'h0800; // IP\n",
    "  endfunction\n",
    "  \n",
    "  // Override parent method\n",
    "  virtual function void display();\n",
    "    super.display(); // Call parent method\n",
    "    $display(\"Ethernet - Dest: %h, Src: %h, Type: %h\", \n",
    "             dest_addr, src_addr, ethertype);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function bit [7:0] get_type();\n",
    "    return 8'h01; // Ethernet type\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Polymorphism in Action\n",
    "\n",
    "```systemverilog\n",
    "module test_polymorphism;\n",
    "  base_packet packets[];\n",
    "  \n",
    "  initial begin\n",
    "    packets = new[3];\n",
    "    \n",
    "    // Create different packet types\n",
    "    packets[0] = new();                    // Base packet\n",
    "    packets[1] = ethernet_packet::new();   // Ethernet packet\n",
    "    packets[2] = ip_packet::new();         // IP packet (if defined)\n",
    "    \n",
    "    // Polymorphic behavior\n",
    "    foreach(packets[i]) begin\n",
    "      packets[i].display();        // Calls appropriate display method\n",
    "      $display(\"Type: %h\", packets[i].get_type());\n",
    "    end\n",
    "  end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "### Abstract Classes and Pure Virtual Methods\n",
    "\n",
    "```systemverilog\n",
    "// Abstract base class\n",
    "virtual class protocol_packet;\n",
    "  bit [7:0] header;\n",
    "  \n",
    "  function new(bit [7:0] h = 0);\n",
    "    header = h;\n",
    "  endfunction\n",
    "  \n",
    "  // Pure virtual method - must be implemented by derived classes\n",
    "  pure virtual function void pack();\n",
    "  pure virtual function void unpack();\n",
    "  \n",
    "  // Regular virtual method\n",
    "  virtual function void display();\n",
    "    $display(\"Protocol Header: %h\", header);\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "class tcp_packet extends protocol_packet;\n",
    "  bit [15:0] src_port, dest_port;\n",
    "  \n",
    "  function new(bit [7:0] h = 0);\n",
    "    super.new(h);\n",
    "  endfunction\n",
    "  \n",
    "  // Must implement pure virtual methods\n",
    "  virtual function void pack();\n",
    "    // Implementation for TCP packing\n",
    "    $display(\"Packing TCP packet\");\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void unpack();\n",
    "    // Implementation for TCP unpacking\n",
    "    $display(\"Unpacking TCP packet\");\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## 2.3 Interfaces and Modports\n",
    "\n",
    "### Basic Interface Definition\n",
    "\n",
    "Interfaces provide a clean way to connect modules and define communication protocols between them.\n",
    "\n",
    "```systemverilog\n",
    "interface bus_if (input logic clk);\n",
    "  logic [31:0] addr;\n",
    "  logic [31:0] data;\n",
    "  logic        valid;\n",
    "  logic        ready;\n",
    "  logic        read_write; // 1 for read, 0 for write\n",
    "  \n",
    "  // Clocking blocks for synchronous operation\n",
    "  clocking driver_cb @(posedge clk);\n",
    "    default input #1 output #1;\n",
    "    output addr, data, valid, read_write;\n",
    "    input  ready;\n",
    "  endclocking\n",
    "  \n",
    "  clocking monitor_cb @(posedge clk);\n",
    "    default input #1;\n",
    "    input addr, data, valid, ready, read_write;\n",
    "  endclocking\n",
    "  \n",
    "  // Modports define different views of the interface\n",
    "  modport driver (clocking driver_cb);\n",
    "  modport monitor (clocking monitor_cb);\n",
    "  modport dut (input addr, data, valid, read_write, output ready);\n",
    "  \n",
    "endinterface\n",
    "```\n",
    "\n",
    "### Using Modports\n",
    "\n",
    "```systemverilog\n",
    "// Driver class using modport\n",
    "class bus_driver;\n",
    "  virtual bus_if.driver vif;\n",
    "  \n",
    "  function new(virtual bus_if.driver _vif);\n",
    "    vif = _vif;\n",
    "  endfunction\n",
    "  \n",
    "  task write_data(bit [31:0] address, bit [31:0] write_data);\n",
    "    @(vif.driver_cb);\n",
    "    vif.driver_cb.addr <= address;\n",
    "    vif.driver_cb.data <= write_data;\n",
    "    vif.driver_cb.valid <= 1'b1;\n",
    "    vif.driver_cb.read_write <= 1'b0;\n",
    "    \n",
    "    // Wait for ready\n",
    "    wait(vif.driver_cb.ready);\n",
    "    @(vif.driver_cb);\n",
    "    vif.driver_cb.valid <= 1'b0;\n",
    "  endtask\n",
    "  \n",
    "  task read_data(bit [31:0] address, output bit [31:0] read_data);\n",
    "    @(vif.driver_cb);\n",
    "    vif.driver_cb.addr <= address;\n",
    "    vif.driver_cb.valid <= 1'b1;\n",
    "    vif.driver_cb.read_write <= 1'b1;\n",
    "    \n",
    "    wait(vif.driver_cb.ready);\n",
    "    read_data = vif.driver_cb.data;\n",
    "    @(vif.driver_cb);\n",
    "    vif.driver_cb.valid <= 1'b0;\n",
    "  endtask\n",
    "endclass\n",
    "\n",
    "// Monitor class using different modport\n",
    "class bus_monitor;\n",
    "  virtual bus_if.monitor vif;\n",
    "  \n",
    "  function new(virtual bus_if.monitor _vif);\n",
    "    vif = _vif;\n",
    "  endfunction\n",
    "  \n",
    "  task run();\n",
    "    forever begin\n",
    "      @(vif.monitor_cb);\n",
    "      if (vif.monitor_cb.valid && vif.monitor_cb.ready) begin\n",
    "        if (vif.monitor_cb.read_write)\n",
    "          $display(\"READ: Addr=%h, Data=%h\", \n",
    "                   vif.monitor_cb.addr, vif.monitor_cb.data);\n",
    "        else\n",
    "          $display(\"WRITE: Addr=%h, Data=%h\", \n",
    "                   vif.monitor_cb.addr, vif.monitor_cb.data);\n",
    "      end\n",
    "    end\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Interface Arrays and Dynamic Interfaces\n",
    "\n",
    "```systemverilog\n",
    "// Interface array for multiple connections\n",
    "interface memory_if #(parameter ADDR_WIDTH = 32, DATA_WIDTH = 32);\n",
    "  logic [ADDR_WIDTH-1:0] addr;\n",
    "  logic [DATA_WIDTH-1:0] data;\n",
    "  logic                  enable;\n",
    "  logic                  write_en;\n",
    "  \n",
    "  modport master (output addr, data, enable, write_en);\n",
    "  modport slave  (input  addr, data, enable, write_en);\n",
    "endinterface\n",
    "\n",
    "module multi_port_test;\n",
    "  logic clk;\n",
    "  \n",
    "  // Create multiple interface instances\n",
    "  memory_if #(32, 32) mem_if[4] ();\n",
    "  \n",
    "  // Connect to DUT\n",
    "  dut u_dut (\n",
    "    .clk(clk),\n",
    "    .port0(mem_if[0]),\n",
    "    .port1(mem_if[1]),\n",
    "    .port2(mem_if[2]),\n",
    "    .port3(mem_if[3])\n",
    "  );\n",
    "  \n",
    "  initial begin\n",
    "    // Test multiple ports\n",
    "    fork\n",
    "      test_port(mem_if[0]);\n",
    "      test_port(mem_if[1]);\n",
    "      test_port(mem_if[2]);\n",
    "      test_port(mem_if[3]);\n",
    "    join\n",
    "  end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## 2.4 Randomization and Constraints\n",
    "\n",
    "### Basic Randomization\n",
    "\n",
    "SystemVerilog provides powerful randomization capabilities essential for verification.\n",
    "\n",
    "```systemverilog\n",
    "class random_packet;\n",
    "  rand bit [7:0]  header;\n",
    "  rand bit [31:0] payload;\n",
    "  rand bit [15:0] length;\n",
    "  randc bit [3:0] packet_type; // randc = random cyclic\n",
    "  \n",
    "  // Constraints\n",
    "  constraint valid_length {\n",
    "    length inside {[64:1518]};\n",
    "  }\n",
    "  \n",
    "  constraint header_constraint {\n",
    "    header != 8'h00;\n",
    "    header != 8'hFF;\n",
    "  }\n",
    "  \n",
    "  constraint payload_constraint {\n",
    "    payload[1:0] == 2'b00; // Word aligned\n",
    "  }\n",
    "  \n",
    "  constraint packet_type_constraint {\n",
    "    packet_type inside {[1:8]};\n",
    "  }\n",
    "  \n",
    "  function void post_randomize();\n",
    "    $display(\"Generated packet: Header=%h, Length=%0d, Type=%0d\", \n",
    "             header, length, packet_type);\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "// Usage\n",
    "random_packet pkt = new();\n",
    "repeat(10) begin\n",
    "  assert(pkt.randomize()) else $error(\"Randomization failed\");\n",
    "end\n",
    "```\n",
    "\n",
    "### Advanced Constraint Techniques\n",
    "\n",
    "```systemverilog\n",
    "class advanced_packet;\n",
    "  rand bit [7:0] data[];\n",
    "  rand int       size;\n",
    "  rand bit [1:0] priority;\n",
    "  rand bit       enable_feature;\n",
    "  \n",
    "  // Dynamic array constraint\n",
    "  constraint size_constraint {\n",
    "    size inside {[10:100]};\n",
    "    data.size() == size;\n",
    "  }\n",
    "  \n",
    "  // Conditional constraints\n",
    "  constraint priority_constraint {\n",
    "    if (enable_feature) {\n",
    "      priority inside {[2:3]};\n",
    "    } else {\n",
    "      priority inside {[0:1]};\n",
    "    }\n",
    "  }\n",
    "  \n",
    "  // Distribution constraints\n",
    "  constraint data_distribution {\n",
    "    foreach(data[i]) {\n",
    "      data[i] dist {\n",
    "        [0:63]   := 70,    // 70% weight\n",
    "        [64:127] := 20,    // 20% weight\n",
    "        [128:255]:= 10     // 10% weight\n",
    "      };\n",
    "    }\n",
    "  }\n",
    "  \n",
    "  // Implication constraint\n",
    "  constraint implication_example {\n",
    "    enable_feature -> (priority >= 2);\n",
    "  }\n",
    "  \n",
    "  // Solve-before constraint\n",
    "  constraint solve_order {\n",
    "    solve enable_feature before priority;\n",
    "  }\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Inline Constraints and Constraint Modes\n",
    "\n",
    "```systemverilog\n",
    "class configurable_packet;\n",
    "  rand bit [7:0] addr;\n",
    "  rand bit [7:0] data;\n",
    "  \n",
    "  constraint addr_constraint {\n",
    "    addr inside {[0:127]};\n",
    "  }\n",
    "  \n",
    "  constraint data_constraint {\n",
    "    data != 8'h00;\n",
    "  }\n",
    "  \n",
    "  function void demo_inline_constraints();\n",
    "    // Inline constraints\n",
    "    assert(this.randomize() with {\n",
    "      addr inside {[64:95]};\n",
    "      data > 50;\n",
    "    });\n",
    "    \n",
    "    // Disable specific constraint\n",
    "    data_constraint.constraint_mode(0);\n",
    "    assert(this.randomize());\n",
    "    \n",
    "    // Re-enable constraint\n",
    "    data_constraint.constraint_mode(1);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Randomization with Functions\n",
    "\n",
    "```systemverilog\n",
    "class smart_packet;\n",
    "  rand bit [7:0] data[];\n",
    "  rand int       packet_count;\n",
    "  \n",
    "  constraint smart_constraint {\n",
    "    packet_count inside {[1:10]};\n",
    "    data.size() == calculate_size(packet_count);\n",
    "  }\n",
    "  \n",
    "  function int calculate_size(int count);\n",
    "    return count * 8 + 16; // Header overhead\n",
    "  endfunction\n",
    "  \n",
    "  // External constraint function\n",
    "  function bit [7:0] get_checksum();\n",
    "    bit [7:0] checksum = 0;\n",
    "    foreach(data[i]) checksum ^= data[i];\n",
    "    return checksum;\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## 2.5 Processes and Communication\n",
    "\n",
    "### Fork-Join Constructs\n",
    "\n",
    "SystemVerilog provides several fork-join constructs for concurrent execution.\n",
    "\n",
    "```systemverilog\n",
    "class process_demo;\n",
    "  semaphore sem;\n",
    "  mailbox #(int) mbx;\n",
    "  \n",
    "  function new();\n",
    "    sem = new(1); // Binary semaphore\n",
    "    mbx = new();\n",
    "  endfunction\n",
    "  \n",
    "  task demonstrate_fork_join();\n",
    "    $display(\"Starting fork-join demo at %0t\", $time);\n",
    "    \n",
    "    fork\n",
    "      begin\n",
    "        #10;\n",
    "        $display(\"Process 1 completed at %0t\", $time);\n",
    "      end\n",
    "      \n",
    "      begin\n",
    "        #20;\n",
    "        $display(\"Process 2 completed at %0t\", $time);\n",
    "      end\n",
    "      \n",
    "      begin\n",
    "        #5;\n",
    "        $display(\"Process 3 completed at %0t\", $time);\n",
    "      end\n",
    "    join // Wait for all processes\n",
    "    \n",
    "    $display(\"All processes completed at %0t\", $time);\n",
    "  endtask\n",
    "  \n",
    "  task demonstrate_fork_join_any();\n",
    "    $display(\"Starting fork-join_any demo at %0t\", $time);\n",
    "    \n",
    "    fork\n",
    "      begin\n",
    "        #10;\n",
    "        $display(\"Process A completed at %0t\", $time);\n",
    "      end\n",
    "      \n",
    "      begin\n",
    "        #30;\n",
    "        $display(\"Process B completed at %0t\", $time);\n",
    "      end\n",
    "    join_any // Wait for first process to complete\n",
    "    \n",
    "    $display(\"First process completed at %0t\", $time);\n",
    "    disable fork; // Kill remaining processes\n",
    "  endtask\n",
    "  \n",
    "  task demonstrate_fork_join_none();\n",
    "    $display(\"Starting fork-join_none demo at %0t\", $time);\n",
    "    \n",
    "    fork\n",
    "      begin\n",
    "        #10;\n",
    "        $display(\"Background process 1 at %0t\", $time);\n",
    "      end\n",
    "      \n",
    "      begin\n",
    "        #20;\n",
    "        $display(\"Background process 2 at %0t\", $time);\n",
    "      end\n",
    "    join_none // Don't wait, continue immediately\n",
    "    \n",
    "    $display(\"Main process continues at %0t\", $time);\n",
    "    #25; // Wait manually\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Inter-Process Communication\n",
    "\n",
    "#### Semaphores\n",
    "\n",
    "```systemverilog\n",
    "class semaphore_example;\n",
    "  semaphore resource_sem;\n",
    "  \n",
    "  function new(int initial_count = 1);\n",
    "    resource_sem = new(initial_count);\n",
    "  endfunction\n",
    "  \n",
    "  task access_shared_resource(int process_id);\n",
    "    $display(\"Process %0d requesting resource at %0t\", process_id, $time);\n",
    "    resource_sem.get(); // Acquire semaphore\n",
    "    \n",
    "    $display(\"Process %0d acquired resource at %0t\", process_id, $time);\n",
    "    #(10 + $urandom_range(0, 10)); // Use resource\n",
    "    \n",
    "    $display(\"Process %0d releasing resource at %0t\", process_id, $time);\n",
    "    resource_sem.put(); // Release semaphore\n",
    "  endtask\n",
    "  \n",
    "  task run_test();\n",
    "    fork\n",
    "      access_shared_resource(1);\n",
    "      access_shared_resource(2);\n",
    "      access_shared_resource(3);\n",
    "    join\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Mailboxes\n",
    "\n",
    "```systemverilog\n",
    "class mailbox_example;\n",
    "  mailbox #(string) cmd_mbx;\n",
    "  mailbox #(int)    data_mbx;\n",
    "  \n",
    "  function new();\n",
    "    cmd_mbx = new(5);  // Bounded mailbox\n",
    "    data_mbx = new();  // Unbounded mailbox\n",
    "  endfunction\n",
    "  \n",
    "  task producer();\n",
    "    string commands[] = {\"READ\", \"WRITE\", \"RESET\", \"STATUS\"};\n",
    "    \n",
    "    foreach(commands[i]) begin\n",
    "      #5;\n",
    "      cmd_mbx.put(commands[i]);\n",
    "      $display(\"Producer sent: %s at %0t\", commands[i], $time);\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  task consumer();\n",
    "    string cmd;\n",
    "    \n",
    "    repeat(4) begin\n",
    "      cmd_mbx.get(cmd);\n",
    "      $display(\"Consumer received: %s at %0t\", cmd, $time);\n",
    "      \n",
    "      // Process command\n",
    "      case(cmd)\n",
    "        \"READ\":   data_mbx.put($urandom_range(0, 255));\n",
    "        \"WRITE\":  data_mbx.put($urandom_range(256, 511));\n",
    "        \"RESET\":  data_mbx.put(0);\n",
    "        \"STATUS\": data_mbx.put(999);\n",
    "      endcase\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  task monitor();\n",
    "    int data;\n",
    "    \n",
    "    repeat(4) begin\n",
    "      data_mbx.get(data);\n",
    "      $display(\"Monitor received data: %0d at %0t\", data, $time);\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  task run();\n",
    "    fork\n",
    "      producer();\n",
    "      consumer();\n",
    "      monitor();\n",
    "    join\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Events\n",
    "\n",
    "```systemverilog\n",
    "class event_example;\n",
    "  event start_test;\n",
    "  event end_test;\n",
    "  event data_ready;\n",
    "  \n",
    "  task stimulus_generator();\n",
    "    $display(\"Stimulus generator waiting for start at %0t\", $time);\n",
    "    wait(start_test.triggered);\n",
    "    \n",
    "    repeat(5) begin\n",
    "      #10;\n",
    "      $display(\"Generating stimulus at %0t\", $time);\n",
    "      -> data_ready; // Trigger event\n",
    "    end\n",
    "    \n",
    "    -> end_test;\n",
    "  endtask\n",
    "  \n",
    "  task response_checker();\n",
    "    $display(\"Response checker waiting for start at %0t\", $time);\n",
    "    @(start_test); // Wait for event\n",
    "    \n",
    "    forever begin\n",
    "      @(data_ready);\n",
    "      $display(\"Checking response at %0t\", $time);\n",
    "      if (end_test.triggered) break;\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  task run_test();\n",
    "    fork\n",
    "      stimulus_generator();\n",
    "      response_checker();\n",
    "    join_none\n",
    "    \n",
    "    #5;\n",
    "    -> start_test; // Start the test\n",
    "    \n",
    "    wait(end_test.triggered);\n",
    "    $display(\"Test completed at %0t\", $time);\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Process Control\n",
    "\n",
    "```systemverilog\n",
    "class process_control;\n",
    "  process p1, p2;\n",
    "  \n",
    "  task demonstrate_process_control();\n",
    "    fork\n",
    "      begin : process1\n",
    "        p1 = process::self();\n",
    "        for(int i = 0; i < 10; i++) begin\n",
    "          #10;\n",
    "          $display(\"Process 1 iteration %0d at %0t\", i, $time);\n",
    "          if (i == 5) begin\n",
    "            $display(\"Process 1 suspending itself\");\n",
    "            p1.suspend();\n",
    "          end\n",
    "        end\n",
    "      end\n",
    "      \n",
    "      begin : process2\n",
    "        p2 = process::self();\n",
    "        #30;\n",
    "        $display(\"Process 2 resuming Process 1 at %0t\", $time);\n",
    "        p1.resume();\n",
    "        \n",
    "        #50;\n",
    "        $display(\"Process 2 killing Process 1 at %0t\", $time);\n",
    "        p1.kill();\n",
    "      end\n",
    "    join_any\n",
    "    \n",
    "    if (p1.status() == process::KILLED)\n",
    "      $display(\"Process 1 was killed\");\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## Summary\n",
    "\n",
    "This chapter covered the essential SystemVerilog concepts that form the foundation of UVM:\n",
    "\n",
    "**Classes and Objects**: Understanding how to create reusable, encapsulated code structures that model verification components.\n",
    "\n",
    "**Inheritance and Polymorphism**: Leveraging object-oriented principles to create flexible, extensible verification hierarchies.\n",
    "\n",
    "**Interfaces and Modports**: Creating clean, protocol-aware connections between verification components and DUTs.\n",
    "\n",
    "**Randomization and Constraints**: Generating meaningful test stimuli with intelligent constraints to improve verification coverage.\n",
    "\n",
    "**Processes and Communication**: Coordinating concurrent verification activities using SystemVerilog's inter-process communication mechanisms.\n",
    "\n",
    "These concepts are fundamental to understanding how UVM components work together to create sophisticated verification environments. In the next chapter, we'll explore how UVM builds upon these SystemVerilog features to provide a standardized verification methodology.\n",
    "\n",
    "---\n",
    "\n",
    "### Practice Exercises\n",
    "\n",
    "1. **Class Design**: Create a hierarchical packet class structure with base, Ethernet, and IP packet classes.\n",
    "\n",
    "2. **Interface Creation**: Design an interface for an AXI4-Lite protocol with appropriate modports.\n",
    "\n",
    "3. **Constraint Writing**: Implement constraints for generating valid IPv4 addresses with subnet restrictions.\n",
    "\n",
    "4. **Process Coordination**: Create a producer-consumer example using mailboxes and semaphores.\n",
    "\n",
    "5. **Polymorphism**: Implement a packet factory that creates different packet types based on input parameters.\n",
    "\n",
    "### Key Takeaways\n",
    "\n",
    "- SystemVerilog's OOP features provide the foundation for UVM's component-based architecture\n",
    "- Proper use of inheritance and polymorphism enables flexible and reusable verification code\n",
    "- Interfaces with modports create clean separation between different views of the same signals\n",
    "- Randomization with constraints is crucial for generating comprehensive test scenarios\n",
    "- Inter-process communication mechanisms enable coordination between concurrent verification activities\n",
    "\n",
    "Understanding these fundamentals will make learning UVM much more intuitive and enable you to write more effective verification code."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b70e123d",
   "metadata": {},
   "source": [
    "# Chapter 3: UVM Architecture Overview\n",
    "\n",
    "## Introduction\n",
    "\n",
    "The Universal Verification Methodology (UVM) is built on a sophisticated architecture that provides a robust foundation for scalable verification environments. Understanding UVM's architecture is crucial for effective testbench development. This chapter explores the core architectural components that make UVM powerful and flexible.\n",
    "\n",
    "## 3.1 UVM Class Hierarchy\n",
    "\n",
    "### Overview of the Hierarchy\n",
    "\n",
    "UVM follows a well-structured class hierarchy that promotes reusability and standardization. The hierarchy is designed around the concept of verification components that can be composed together to build complex testbenches.\n",
    "\n",
    "```systemverilog\n",
    "// Basic UVM Class Hierarchy Structure\n",
    "uvm_object\n",
    "├── uvm_transaction\n",
    "├── uvm_sequence_item\n",
    "├── uvm_sequence\n",
    "└── uvm_component\n",
    "    ├── uvm_test\n",
    "    ├── uvm_env\n",
    "    ├── uvm_agent\n",
    "    ├── uvm_driver\n",
    "    ├── uvm_monitor\n",
    "    ├── uvm_scoreboard\n",
    "    └── uvm_sequencer\n",
    "```\n",
    "\n",
    "### Key Characteristics\n",
    "\n",
    "The UVM class hierarchy provides several important features:\n",
    "\n",
    "- **Polymorphism**: All UVM classes derive from common base classes, enabling uniform treatment\n",
    "- **Factory Support**: Built-in factory registration for all UVM classes\n",
    "- **Configuration Management**: Integrated configuration database access\n",
    "- **Reporting Infrastructure**: Standardized messaging and reporting capabilities\n",
    "- **Phase Management**: Automatic participation in UVM phases\n",
    "\n",
    "### Inheritance Benefits\n",
    "\n",
    "The hierarchical design offers multiple advantages:\n",
    "\n",
    "- **Code Reuse**: Common functionality is inherited from base classes\n",
    "- **Consistency**: Standard interfaces across all verification components\n",
    "- **Extensibility**: Easy to extend existing classes for custom functionality\n",
    "- **Maintainability**: Changes to base classes automatically propagate to derived classes\n",
    "\n",
    "## 3.2 Base Classes (uvm_object, uvm_component)\n",
    "\n",
    "### uvm_object: The Foundation Class\n",
    "\n",
    "`uvm_object` serves as the root of the UVM class hierarchy and provides fundamental services for all UVM classes.\n",
    "\n",
    "#### Core Services Provided\n",
    "\n",
    "```systemverilog\n",
    "class uvm_object extends uvm_void;\n",
    "  // Core functionality provided:\n",
    "  // - Object identification and naming\n",
    "  // - Factory registration and creation\n",
    "  // - Configuration database access\n",
    "  // - Field automation macros\n",
    "  // - Copy, clone, and compare operations\n",
    "  // - Print and record functionality\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Key Methods and Features\n",
    "\n",
    "**Object Identification:**\n",
    "```systemverilog\n",
    "virtual function string get_name();\n",
    "virtual function string get_full_name();\n",
    "virtual function string get_type_name();\n",
    "virtual function uvm_object_wrapper get_type();\n",
    "```\n",
    "\n",
    "**Factory Operations:**\n",
    "```systemverilog\n",
    "static function uvm_object create(string name = \"\");\n",
    "virtual function uvm_object clone();\n",
    "```\n",
    "\n",
    "**Utility Functions:**\n",
    "```systemverilog\n",
    "virtual function bit compare(uvm_object rhs, uvm_comparer comparer=null);\n",
    "virtual function void copy(uvm_object rhs);\n",
    "virtual function string sprint(uvm_printer printer=null);\n",
    "```\n",
    "\n",
    "#### Field Automation Macros\n",
    "\n",
    "UVM provides powerful macros for automatic field handling:\n",
    "\n",
    "```systemverilog\n",
    "class my_transaction extends uvm_sequence_item;\n",
    "  rand bit [31:0] addr;\n",
    "  rand bit [31:0] data;\n",
    "  rand bit        write;\n",
    "  \n",
    "  `uvm_object_utils_begin(my_transaction)\n",
    "    `uvm_field_int(addr,  UVM_ALL_ON)\n",
    "    `uvm_field_int(data,  UVM_ALL_ON)\n",
    "    `uvm_field_int(write, UVM_ALL_ON)\n",
    "  `uvm_object_utils_end\n",
    "  \n",
    "  function new(string name = \"my_transaction\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### uvm_component: The Active Element Base\n",
    "\n",
    "`uvm_component` extends `uvm_object` and adds component-specific functionality required for active verification elements.\n",
    "\n",
    "#### Additional Services\n",
    "\n",
    "```systemverilog\n",
    "class uvm_component extends uvm_object;\n",
    "  // Component-specific features:\n",
    "  // - Hierarchical structure support\n",
    "  // - Phase execution participation\n",
    "  // - TLM port connectivity\n",
    "  // - Child component management\n",
    "  // - Configuration and factory overrides\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Component Hierarchy Management\n",
    "\n",
    "**Parent-Child Relationships:**\n",
    "```systemverilog\n",
    "function new(string name, uvm_component parent);\n",
    "function uvm_component get_parent();\n",
    "function void get_children(ref uvm_component children[$]);\n",
    "function uvm_component get_child(string name);\n",
    "```\n",
    "\n",
    "**Path and Naming:**\n",
    "```systemverilog\n",
    "function string get_full_name();\n",
    "function void set_name(string name);\n",
    "```\n",
    "\n",
    "#### Phase Participation\n",
    "\n",
    "Components automatically participate in UVM phases:\n",
    "\n",
    "```systemverilog\n",
    "class my_driver extends uvm_driver;\n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    // Build phase implementation\n",
    "  endfunction\n",
    "  \n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    // Run phase implementation\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 3.3 Factory Pattern and Overrides\n",
    "\n",
    "### Understanding the Factory Pattern\n",
    "\n",
    "The UVM factory is a centralized mechanism for creating objects that provides powerful flexibility for verification environments.\n",
    "\n",
    "#### Factory Registration\n",
    "\n",
    "Every UVM class must be registered with the factory:\n",
    "\n",
    "```systemverilog\n",
    "class my_driver extends uvm_driver;\n",
    "  `uvm_component_utils(my_driver)\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Object Creation Through Factory\n",
    "\n",
    "Instead of direct instantiation, use factory creation:\n",
    "\n",
    "```systemverilog\n",
    "// Traditional instantiation (avoid this)\n",
    "my_driver driver = new(\"driver\", this);\n",
    "\n",
    "// Factory-based creation (recommended)\n",
    "my_driver driver;\n",
    "driver = my_driver::type_id::create(\"driver\", this);\n",
    "```\n",
    "\n",
    "### Factory Overrides\n",
    "\n",
    "The factory's most powerful feature is the ability to override object types without modifying the original code.\n",
    "\n",
    "#### Type Overrides\n",
    "\n",
    "**Global Type Override:**\n",
    "```systemverilog\n",
    "class enhanced_driver extends my_driver;\n",
    "  `uvm_component_utils(enhanced_driver)\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  // Enhanced functionality\n",
    "endclass\n",
    "\n",
    "// In test class\n",
    "initial begin\n",
    "  my_driver::type_id::set_type_override(enhanced_driver::get_type());\n",
    "end\n",
    "```\n",
    "\n",
    "**Instance-Specific Override:**\n",
    "```systemverilog\n",
    "initial begin\n",
    "  my_driver::type_id::set_inst_override(enhanced_driver::get_type(), \n",
    "                                        \"testbench.env.agent.driver\");\n",
    "end\n",
    "```\n",
    "\n",
    "#### Practical Override Examples\n",
    "\n",
    "**Debug Override:**\n",
    "```systemverilog\n",
    "class debug_driver extends my_driver;\n",
    "  `uvm_component_utils(debug_driver)\n",
    "  \n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    `uvm_info(\"DEBUG\", \"Enhanced debug driver active\", UVM_LOW)\n",
    "    super.run_phase(phase);\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "**Configuration-Based Override:**\n",
    "```systemverilog\n",
    "class my_test extends uvm_test;\n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    if(get_config_int(\"use_debug_driver\"))\n",
    "      my_driver::type_id::set_type_override(debug_driver::get_type());\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 3.4 Configuration Database\n",
    "\n",
    "### Purpose and Mechanism\n",
    "\n",
    "The UVM configuration database provides a centralized way to pass configuration information throughout the verification hierarchy without tight coupling between components.\n",
    "\n",
    "#### Basic Configuration Operations\n",
    "\n",
    "**Setting Configuration:**\n",
    "```systemverilog\n",
    "uvm_config_db#(int)::set(this, \"env.agent.*\", \"num_transactions\", 100);\n",
    "uvm_config_db#(virtual my_if)::set(null, \"*.agent\", \"vif\", my_interface);\n",
    "uvm_config_db#(string)::set(this, \"*\", \"test_mode\", \"regression\");\n",
    "```\n",
    "\n",
    "**Getting Configuration:**\n",
    "```systemverilog\n",
    "class my_agent extends uvm_agent;\n",
    "  int num_transactions;\n",
    "  virtual my_if vif;\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    if(!uvm_config_db#(int)::get(this, \"\", \"num_transactions\", num_transactions))\n",
    "      num_transactions = 10; // default value\n",
    "      \n",
    "    if(!uvm_config_db#(virtual my_if)::get(this, \"\", \"vif\", vif))\n",
    "      `uvm_fatal(\"NO_VIF\", \"Virtual interface not found\")\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Configuration Scope and Wildcards\n",
    "\n",
    "**Hierarchical Scoping:**\n",
    "```systemverilog\n",
    "// Specific instance\n",
    "uvm_config_db#(int)::set(this, \"env.agent.driver\", \"delay\", 5);\n",
    "\n",
    "// All drivers in all agents\n",
    "uvm_config_db#(int)::set(this, \"*.agent.driver\", \"delay\", 5);\n",
    "\n",
    "// All components at any level\n",
    "uvm_config_db#(int)::set(this, \"*\", \"timeout\", 1000);\n",
    "```\n",
    "\n",
    "**Scope Resolution Priority:**\n",
    "The configuration database resolves settings based on scope specificity:\n",
    "1. Exact instance match\n",
    "2. Wildcard matches (most specific first)\n",
    "3. Global settings\n",
    "\n",
    "### Advanced Configuration Patterns\n",
    "\n",
    "**Configuration Objects:**\n",
    "```systemverilog\n",
    "class agent_config extends uvm_object;\n",
    "  bit is_active = UVM_ACTIVE;\n",
    "  int num_transactions = 10;\n",
    "  virtual my_if vif;\n",
    "  \n",
    "  `uvm_object_utils_begin(agent_config)\n",
    "    `uvm_field_enum(uvm_active_passive_enum, is_active, UVM_ALL_ON)\n",
    "    `uvm_field_int(num_transactions, UVM_ALL_ON)\n",
    "  `uvm_object_utils_end\n",
    "endclass\n",
    "\n",
    "// Usage\n",
    "agent_config cfg = agent_config::type_id::create(\"cfg\");\n",
    "cfg.is_active = UVM_PASSIVE;\n",
    "cfg.num_transactions = 50;\n",
    "uvm_config_db#(agent_config)::set(this, \"*\", \"config\", cfg);\n",
    "```\n",
    "\n",
    "## 3.5 Reporting Mechanism\n",
    "\n",
    "### UVM Reporting Infrastructure\n",
    "\n",
    "UVM provides a comprehensive reporting system that enables consistent messaging, filtering, and formatting across all verification components.\n",
    "\n",
    "#### Reporting Macros\n",
    "\n",
    "**Basic Reporting Macros:**\n",
    "```systemverilog\n",
    "`uvm_info(ID, MSG, VERBOSITY)\n",
    "`uvm_warning(ID, MSG)\n",
    "`uvm_error(ID, MSG)\n",
    "`uvm_fatal(ID, MSG)\n",
    "```\n",
    "\n",
    "**Practical Examples:**\n",
    "```systemverilog\n",
    "class my_monitor extends uvm_monitor;\n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    forever begin\n",
    "      // Monitor transaction\n",
    "      `uvm_info(\"MON\", \"Transaction detected\", UVM_MEDIUM)\n",
    "      \n",
    "      if(transaction_error)\n",
    "        `uvm_error(\"MON_ERR\", \"Invalid transaction detected\")\n",
    "        \n",
    "      if(protocol_violation)\n",
    "        `uvm_fatal(\"PROTOCOL\", \"Fatal protocol violation\")\n",
    "    end\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Verbosity Levels\n",
    "\n",
    "UVM defines standard verbosity levels for message filtering:\n",
    "\n",
    "```systemverilog\n",
    "typedef enum {\n",
    "  UVM_NONE    = 0,\n",
    "  UVM_LOW     = 100,\n",
    "  UVM_MEDIUM  = 200,\n",
    "  UVM_HIGH    = 300,\n",
    "  UVM_FULL    = 400,\n",
    "  UVM_DEBUG   = 500\n",
    "} uvm_verbosity;\n",
    "```\n",
    "\n",
    "**Setting Verbosity:**\n",
    "```systemverilog\n",
    "// Command line\n",
    "+UVM_VERBOSITY=UVM_HIGH\n",
    "\n",
    "// Programmatically\n",
    "initial begin\n",
    "  uvm_top.set_report_verbosity_level_hier(UVM_HIGH);\n",
    "end\n",
    "```\n",
    "\n",
    "### Advanced Reporting Features\n",
    "\n",
    "**Report Catching:**\n",
    "```systemverilog\n",
    "class my_component extends uvm_component;\n",
    "  int error_count = 0;\n",
    "  \n",
    "  virtual function void report_phase(uvm_phase phase);\n",
    "    super.report_phase(phase);\n",
    "    if(get_report_server().get_severity_count(UVM_ERROR) > 0)\n",
    "      `uvm_info(\"REPORT\", $sformatf(\"Test completed with %0d errors\", \n",
    "                get_report_server().get_severity_count(UVM_ERROR)), UVM_LOW)\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "**Custom Report Handlers:**\n",
    "```systemverilog\n",
    "class custom_report_server extends uvm_default_report_server;\n",
    "  virtual function string compose_report_message(uvm_report_message report_message,\n",
    "                                               string report_object_name = \"\");\n",
    "    string msg = super.compose_report_message(report_message, report_object_name);\n",
    "    return $sformatf(\"[%0t] %s\", $time, msg);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Report Filtering and Control\n",
    "\n",
    "**ID-Based Filtering:**\n",
    "```systemverilog\n",
    "// Disable specific message IDs\n",
    "initial begin\n",
    "  uvm_top.set_report_id_action_hier(\"DEPRECATED\", UVM_NO_ACTION);\n",
    "  uvm_top.set_report_severity_id_action_hier(UVM_WARNING, \"TIMING\", UVM_NO_ACTION);\n",
    "end\n",
    "```\n",
    "\n",
    "**File Redirection:**\n",
    "```systemverilog\n",
    "initial begin\n",
    "  uvm_top.set_report_severity_file_hier(UVM_INFO, \"info.log\");\n",
    "  uvm_top.set_report_id_file_hier(\"DEBUG\", \"debug.log\");\n",
    "end\n",
    "```\n",
    "\n",
    "## Best Practices and Guidelines\n",
    "\n",
    "### Component Design Principles\n",
    "\n",
    "1. **Single Responsibility**: Each component should have a single, well-defined purpose\n",
    "2. **Loose Coupling**: Components should interact through standard interfaces\n",
    "3. **High Cohesion**: Related functionality should be grouped together\n",
    "4. **Factory Usage**: Always use factory creation for flexibility\n",
    "5. **Configuration Driven**: Make components configurable rather than hard-coded\n",
    "\n",
    "### Architecture Patterns\n",
    "\n",
    "**Layered Architecture:**\n",
    "```systemverilog\n",
    "// Test Layer\n",
    "class my_test extends uvm_test;\n",
    "  my_env env;\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    env = my_env::type_id::create(\"env\", this);\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "// Environment Layer\n",
    "class my_env extends uvm_env;\n",
    "  my_agent agent;\n",
    "  my_scoreboard sb;\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    agent = my_agent::type_id::create(\"agent\", this);\n",
    "    sb = my_scoreboard::type_id::create(\"sb\", this);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Common Pitfalls to Avoid\n",
    "\n",
    "1. **Direct Instantiation**: Always use factory creation\n",
    "2. **Hard-coded Configurations**: Use configuration database\n",
    "3. **Tight Coupling**: Avoid direct component references\n",
    "4. **Inconsistent Naming**: Follow standard naming conventions\n",
    "5. **Missing Factory Registration**: Always register classes with factory\n",
    "\n",
    "## Summary\n",
    "\n",
    "UVM's architecture provides a solid foundation for building scalable, maintainable verification environments. The key architectural elements work together to provide:\n",
    "\n",
    "- **Flexibility** through factory pattern and overrides\n",
    "- **Configurability** through the configuration database\n",
    "- **Consistency** through standardized base classes\n",
    "- **Maintainability** through clear hierarchical organization\n",
    "- **Debuggability** through comprehensive reporting mechanisms\n",
    "\n",
    "Understanding these architectural principles is essential for effective UVM usage and forms the foundation for building robust verification environments. The next chapter will dive deeper into UVM components and their specific roles in verification testbenches."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d9349f58",
   "metadata": {},
   "source": [
    "\n",
    "## Part II: Core UVM Components\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e2fcdc66",
   "metadata": {},
   "source": [
    "# Chapter 4: UVM Test Environment Structure\n",
    "\n",
    "## Overview\n",
    "\n",
    "The UVM test environment provides a structured, hierarchical framework for building scalable and reusable verification environments. Understanding the relationship between tests, testbenches, and environments is crucial for effective UVM-based verification. This chapter explores the fundamental architecture, component relationships, and execution phases that form the backbone of any UVM testbench.\n",
    "\n",
    "## 4.1 Test, Testbench, and Environment Hierarchy\n",
    "\n",
    "### 4.1.1 Hierarchical Structure\n",
    "\n",
    "The UVM methodology follows a well-defined hierarchical structure that promotes modularity and reusability:\n",
    "\n",
    "```\n",
    "uvm_test (Top Level)\n",
    "    └── uvm_env (Environment)\n",
    "        ├── uvm_agent (Active/Passive Agents)\n",
    "        │   ├── uvm_driver\n",
    "        │   ├── uvm_monitor\n",
    "        │   └── uvm_sequencer\n",
    "        ├── uvm_scoreboard\n",
    "        └── uvm_subscriber (Coverage Collectors)\n",
    "```\n",
    "\n",
    "### 4.1.2 UVM Test Class\n",
    "\n",
    "The `uvm_test` serves as the top-level component and orchestrates the entire verification process:\n",
    "\n",
    "```systemverilog\n",
    "class my_base_test extends uvm_test;\n",
    "    `uvm_component_utils(my_base_test)\n",
    "    \n",
    "    my_env env;\n",
    "    \n",
    "    function new(string name = \"my_base_test\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        env = my_env::type_id::create(\"env\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_sequence seq = my_sequence::type_id::create(\"seq\");\n",
    "        phase.raise_objection(this);\n",
    "        seq.start(env.agent.sequencer);\n",
    "        phase.drop_objection(this);\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "**Key Responsibilities of uvm_test:**\n",
    "- Instantiate and configure the top-level environment\n",
    "- Control test stimulus through sequence execution\n",
    "- Manage test objections and end-of-test conditions\n",
    "- Set configuration parameters and policies\n",
    "\n",
    "### 4.1.3 UVM Environment Class\n",
    "\n",
    "The `uvm_env` encapsulates all verification components and provides the structural framework:\n",
    "\n",
    "```systemverilog\n",
    "class my_env extends uvm_env;\n",
    "    `uvm_component_utils(my_env)\n",
    "    \n",
    "    my_agent agent;\n",
    "    my_scoreboard sb;\n",
    "    my_coverage_collector cov;\n",
    "    \n",
    "    function new(string name = \"my_env\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        agent = my_agent::type_id::create(\"agent\", this);\n",
    "        sb = my_scoreboard::type_id::create(\"sb\", this);\n",
    "        cov = my_coverage_collector::type_id::create(\"cov\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        agent.monitor.analysis_port.connect(sb.analysis_export);\n",
    "        agent.monitor.analysis_port.connect(cov.analysis_export);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "**Key Responsibilities of uvm_env:**\n",
    "- Instantiate agents, scoreboards, and coverage collectors\n",
    "- Establish connections between components\n",
    "- Provide configuration and policy management\n",
    "- Enable hierarchical environment composition\n",
    "\n",
    "### 4.1.4 Component Relationships\n",
    "\n",
    "The hierarchical relationship ensures proper:\n",
    "- **Parent-Child Communication**: Configuration flows down, status flows up\n",
    "- **Resource Sharing**: Common resources accessible throughout hierarchy\n",
    "- **Phase Synchronization**: All components execute phases in coordinated manner\n",
    "- **Factory Override**: Higher-level components can override lower-level types\n",
    "\n",
    "## 4.2 Component Instantiation and Connections\n",
    "\n",
    "### 4.2.1 Factory-Based Instantiation\n",
    "\n",
    "UVM uses the factory pattern for component creation, enabling runtime polymorphism:\n",
    "\n",
    "```systemverilog\n",
    "// Standard factory instantiation\n",
    "agent = my_agent::type_id::create(\"agent\", this);\n",
    "\n",
    "// With error checking\n",
    "if (!uvm_config_db#(my_agent_config)::get(this, \"\", \"agent_config\", cfg)) begin\n",
    "    `uvm_fatal(\"CONFIG\", \"Cannot get agent configuration\")\n",
    "end\n",
    "agent = my_agent::type_id::create(\"agent\", this);\n",
    "```\n",
    "\n",
    "**Factory Benefits:**\n",
    "- Runtime type substitution through overrides\n",
    "- Centralized object creation and management\n",
    "- Enhanced debugging and testability\n",
    "- Consistent naming and hierarchy establishment\n",
    "\n",
    "### 4.2.2 Configuration Database Usage\n",
    "\n",
    "The configuration database enables hierarchical parameter passing:\n",
    "\n",
    "```systemverilog\n",
    "// Setting configuration in test\n",
    "virtual function void build_phase(uvm_phase phase);\n",
    "    my_agent_config cfg = my_agent_config::type_id::create(\"cfg\");\n",
    "    cfg.is_active = UVM_ACTIVE;\n",
    "    cfg.has_coverage = 1;\n",
    "    uvm_config_db#(my_agent_config)::set(this, \"env.agent*\", \"config\", cfg);\n",
    "    super.build_phase(phase);\n",
    "endfunction\n",
    "\n",
    "// Getting configuration in agent\n",
    "virtual function void build_phase(uvm_phase phase);\n",
    "    if (!uvm_config_db#(my_agent_config)::get(this, \"\", \"config\", cfg)) begin\n",
    "        `uvm_info(\"CONFIG\", \"Using default configuration\", UVM_MEDIUM)\n",
    "        cfg = my_agent_config::type_id::create(\"cfg\");\n",
    "    end\n",
    "    super.build_phase(phase);\n",
    "endfunction\n",
    "```\n",
    "\n",
    "### 4.2.3 Analysis Port Connections\n",
    "\n",
    "UVM uses analysis ports for component communication:\n",
    "\n",
    "```systemverilog\n",
    "class my_agent extends uvm_agent;\n",
    "    my_driver driver;\n",
    "    my_monitor monitor;\n",
    "    my_sequencer sequencer;\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        if (get_is_active() == UVM_ACTIVE) begin\n",
    "            driver.seq_item_port.connect(sequencer.seq_item_export);\n",
    "        end\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class my_env extends uvm_env;\n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        // Monitor to scoreboard connection\n",
    "        agent.monitor.item_collected_port.connect(sb.item_collected_export);\n",
    "        // Monitor to coverage connection  \n",
    "        agent.monitor.item_collected_port.connect(cov_collector.analysis_export);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "**Connection Types:**\n",
    "- **TLM Ports**: For transaction-level communication\n",
    "- **Analysis Ports**: For broadcast communication (1-to-many)\n",
    "- **Blocking/Non-blocking**: Different communication semantics\n",
    "\n",
    "## 4.3 Build, Connect, and Run Phases\n",
    "\n",
    "### 4.3.1 UVM Phase Overview\n",
    "\n",
    "UVM phases provide synchronized execution across the component hierarchy:\n",
    "\n",
    "```\n",
    "Build Phases (Bottom-up):\n",
    "    build_phase() → Component creation and configuration\n",
    "\n",
    "Connect Phases (Bottom-up):  \n",
    "    connect_phase() → Establish component connections\n",
    "    end_of_elaboration_phase() → Final setup and validation\n",
    "\n",
    "Run Phases (Fork-join for all components):\n",
    "    start_of_simulation_phase() → Pre-run initialization\n",
    "    reset_phase() → Reset sequence execution\n",
    "    configure_phase() → Configuration setup\n",
    "    main_phase() → Primary test execution\n",
    "    shutdown_phase() → Cleanup operations\n",
    "    \n",
    "Extract Phases (Bottom-up):\n",
    "    extract_phase() → Data collection\n",
    "    check_phase() → Final checking\n",
    "    report_phase() → Results reporting\n",
    "    final_phase() → Cleanup\n",
    "```\n",
    "\n",
    "### 4.3.2 Build Phase Implementation\n",
    "\n",
    "The build phase creates the component hierarchy:\n",
    "\n",
    "```systemverilog\n",
    "virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase); // Always call super first\n",
    "    \n",
    "    // Get configuration\n",
    "    if (!uvm_config_db#(my_env_config)::get(this, \"\", \"config\", cfg)) begin\n",
    "        cfg = my_env_config::type_id::create(\"cfg\");\n",
    "        cfg.set_defaults();\n",
    "    end\n",
    "    \n",
    "    // Create sub-components based on configuration\n",
    "    if (cfg.has_agent) begin\n",
    "        uvm_config_db#(my_agent_config)::set(this, \"agent*\", \"config\", cfg.agent_cfg);\n",
    "        agent = my_agent::type_id::create(\"agent\", this);\n",
    "    end\n",
    "    \n",
    "    if (cfg.has_scoreboard) begin\n",
    "        sb = my_scoreboard::type_id::create(\"sb\", this);\n",
    "    end\n",
    "    \n",
    "    // Set further configurations for child components\n",
    "    uvm_config_db#(int)::set(this, \"*\", \"recording_detail\", UVM_FULL);\n",
    "endfunction\n",
    "```\n",
    "\n",
    "### 4.3.3 Connect Phase Implementation\n",
    "\n",
    "The connect phase establishes component relationships:\n",
    "\n",
    "```systemverilog\n",
    "virtual function void connect_phase(uvm_phase phase);\n",
    "    super.connect_phase(phase);\n",
    "    \n",
    "    if (agent != null && sb != null) begin\n",
    "        // Connect monitor to scoreboard\n",
    "        agent.monitor.analysis_port.connect(sb.before_export);\n",
    "        \n",
    "        // Connect additional analysis components\n",
    "        if (cfg.has_coverage) begin\n",
    "            agent.monitor.analysis_port.connect(coverage.analysis_export);\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Validate connections\n",
    "    if (agent.monitor.analysis_port.size() == 0) begin\n",
    "        `uvm_warning(\"CONNECT\", \"Monitor analysis port has no connections\")\n",
    "    end\n",
    "endfunction\n",
    "```\n",
    "\n",
    "### 4.3.4 Run Phase Implementation\n",
    "\n",
    "The main execution occurs in run phases:\n",
    "\n",
    "```systemverilog\n",
    "virtual task run_phase(uvm_phase phase);\n",
    "    my_base_sequence seq;\n",
    "    \n",
    "    phase.raise_objection(this, \"Starting main sequence\");\n",
    "    \n",
    "    seq = my_base_sequence::type_id::create(\"seq\");\n",
    "    seq.start(env.agent.sequencer);\n",
    "    \n",
    "    // Additional test-specific operations\n",
    "    #100ns; // Allow for final transactions\n",
    "    \n",
    "    phase.drop_objection(this, \"Main sequence completed\");\n",
    "endtask\n",
    "```\n",
    "\n",
    "### 4.3.5 Phase Synchronization\n",
    "\n",
    "UVM ensures all components complete each phase before proceeding:\n",
    "\n",
    "```systemverilog\n",
    "// Phase objections control execution flow\n",
    "task main_phase(uvm_phase phase);\n",
    "    phase.raise_objection(this, \"Component busy\");\n",
    "    \n",
    "    // Perform component-specific operations\n",
    "    repeat(100) begin\n",
    "        @(posedge clk);\n",
    "        // Component activity\n",
    "    end\n",
    "    \n",
    "    phase.drop_objection(this, \"Component finished\");\n",
    "endtask\n",
    "```\n",
    "\n",
    "## 4.4 End of Test Mechanisms\n",
    "\n",
    "### 4.4.1 Objection Mechanism\n",
    "\n",
    "UVM uses objections to control test termination:\n",
    "\n",
    "```systemverilog\n",
    "class my_test extends uvm_test;\n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_sequence seq = my_sequence::type_id::create(\"seq\");\n",
    "        \n",
    "        // Prevent phase from ending\n",
    "        phase.raise_objection(this, \"Executing main sequence\");\n",
    "        \n",
    "        // Start stimulus\n",
    "        fork\n",
    "            seq.start(env.agent.sequencer);\n",
    "        join_none\n",
    "        \n",
    "        // Wait for completion condition\n",
    "        wait_for_sequence_completion();\n",
    "        \n",
    "        // Allow phase to end\n",
    "        phase.drop_objection(this, \"Main sequence completed\");\n",
    "    endtask\n",
    "    \n",
    "    virtual task wait_for_sequence_completion();\n",
    "        // Custom completion logic\n",
    "        wait(env.sb.transaction_count >= expected_count);\n",
    "        #100ns; // Drain time\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 4.4.2 Timeout Mechanisms\n",
    "\n",
    "Implement timeouts to prevent infinite simulation:\n",
    "\n",
    "```systemverilog\n",
    "virtual task run_phase(uvm_phase phase);\n",
    "    phase.raise_objection(this);\n",
    "    \n",
    "    fork\n",
    "        begin // Main test thread\n",
    "            run_main_test();\n",
    "        end\n",
    "        begin // Timeout thread\n",
    "            #1ms;\n",
    "            `uvm_error(\"TIMEOUT\", \"Test timed out after 1ms\")\n",
    "        end\n",
    "    join_any\n",
    "    disable fork;\n",
    "    \n",
    "    phase.drop_objection(this);\n",
    "endtask\n",
    "```\n",
    "\n",
    "### 4.4.3 Drain Time Management\n",
    "\n",
    "Allow sufficient time for final transactions:\n",
    "\n",
    "```systemverilog\n",
    "virtual task run_phase(uvm_phase phase);\n",
    "    phase.raise_objection(this);\n",
    "    \n",
    "    // Execute main test\n",
    "    execute_sequences();\n",
    "    \n",
    "    // Drain time for pending transactions\n",
    "    phase.phase_done.set_drain_time(this, 200ns);\n",
    "    \n",
    "    phase.drop_objection(this);\n",
    "endtask\n",
    "```\n",
    "\n",
    "### 4.4.4 Global Stop Request\n",
    "\n",
    "Coordinate early termination across components:\n",
    "\n",
    "```systemverilog\n",
    "// In any component\n",
    "virtual task run_phase(uvm_phase phase);\n",
    "    fork\n",
    "        begin\n",
    "            // Normal operation\n",
    "            normal_operation();\n",
    "        end\n",
    "        begin\n",
    "            // Monitor for global stop\n",
    "            wait(uvm_test_done.get_trigger_data());\n",
    "            `uvm_info(\"STOP\", \"Received global stop request\", UVM_MEDIUM)\n",
    "        end\n",
    "    join_any\n",
    "    disable fork;\n",
    "endtask\n",
    "\n",
    "// Triggering global stop\n",
    "uvm_test_done.set_global_stop_request();\n",
    "```\n",
    "\n",
    "## 4.5 Best Practices and Guidelines\n",
    "\n",
    "### 4.5.1 Hierarchy Design Principles\n",
    "\n",
    "- **Keep environments modular and reusable**\n",
    "- **Use configuration objects for parameterization**\n",
    "- **Minimize hard-coded dependencies between components**\n",
    "- **Design for both unit and system-level testing**\n",
    "\n",
    "### 4.5.2 Phase Usage Guidelines\n",
    "\n",
    "- **Build Phase**: Create and configure components only\n",
    "- **Connect Phase**: Establish all inter-component connections\n",
    "- **Run Phases**: Execute test stimulus and monitor behavior\n",
    "- **Extract/Check Phases**: Collect results and perform final validation\n",
    "\n",
    "### 4.5.3 Common Pitfalls to Avoid\n",
    "\n",
    "- **Forgetting to call super.phase_name() in overridden phases**\n",
    "- **Creating components in connect_phase instead of build_phase**\n",
    "- **Not properly managing objections leading to premature test end**\n",
    "- **Circular dependencies in component connections**\n",
    "\n",
    "## Summary\n",
    "\n",
    "The UVM test environment structure provides a robust framework for verification through its hierarchical organization of tests, environments, and components. Understanding the build-connect-run phase flow and proper use of objection mechanisms is essential for creating effective UVM testbenches. The factory pattern and configuration database enable flexible, reusable verification environments that can scale from unit-level to system-level testing.\n",
    "\n",
    "Key takeaways from this chapter:\n",
    "- UVM hierarchy promotes modularity and reusability\n",
    "- Factory-based instantiation enables runtime polymorphism\n",
    "- Phases provide synchronized execution across components\n",
    "- Objections control test execution and termination\n",
    "- Proper connection patterns ensure robust inter-component communication\n",
    "\n",
    "This structured approach forms the foundation for building sophisticated verification environments that can efficiently verify complex digital designs."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ecc930a6",
   "metadata": {},
   "source": [
    "# Chapter 5: UVM Sequence and Sequence Items\n",
    "\n",
    "## Overview\n",
    "\n",
    "UVM sequences and sequence items form the foundation of stimulus generation in UVM testbenches. This chapter covers the essential concepts needed to create effective test scenarios using UVM's sequence mechanism.\n",
    "\n",
    "## 5.1 uvm_sequence_item Fundamentals\n",
    "\n",
    "### What is a uvm_sequence_item?\n",
    "\n",
    "A `uvm_sequence_item` is the basic unit of communication between the testbench and the DUT. It represents a single transaction that encapsulates:\n",
    "- Data to be sent to the DUT\n",
    "- Control information\n",
    "- Response data from the DUT\n",
    "\n",
    "### Key Characteristics\n",
    "\n",
    "- **Transaction-based**: Each sequence item represents one complete transaction\n",
    "- **Polymorphic**: Can be extended for different protocols\n",
    "- **Configurable**: Contains fields that can be randomized or constrained\n",
    "- **Trackable**: Has built-in identification and debugging features\n",
    "\n",
    "### Basic Structure\n",
    "\n",
    "```systemverilog\n",
    "class my_sequence_item extends uvm_sequence_item;\n",
    "    // Data fields\n",
    "    rand bit [31:0] data;\n",
    "    rand bit [7:0]  addr;\n",
    "    rand bit        wr_rd; // 1=write, 0=read\n",
    "    \n",
    "    // Control fields\n",
    "    bit [31:0] response_data;\n",
    "    bit        error;\n",
    "    \n",
    "    // UVM macros\n",
    "    `uvm_object_utils_begin(my_sequence_item)\n",
    "        `uvm_field_int(data, UVM_ALL_ON)\n",
    "        `uvm_field_int(addr, UVM_ALL_ON)\n",
    "        `uvm_field_int(wr_rd, UVM_ALL_ON)\n",
    "        `uvm_field_int(response_data, UVM_ALL_ON | UVM_NOCOMPARE)\n",
    "        `uvm_field_int(error, UVM_ALL_ON | UVM_NOCOMPARE)\n",
    "    `uvm_object_utils_end\n",
    "    \n",
    "    // Constructor\n",
    "    function new(string name = \"my_sequence_item\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    // Constraints\n",
    "    constraint addr_range_c { addr inside {[0:63]}; }\n",
    "    constraint data_valid_c { data != 32'hDEADBEEF; }\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Essential Methods\n",
    "\n",
    "**do_copy()**: Deep copy of sequence item\n",
    "```systemverilog\n",
    "virtual function void do_copy(uvm_object rhs);\n",
    "    my_sequence_item item;\n",
    "    super.do_copy(rhs);\n",
    "    $cast(item, rhs);\n",
    "    this.data = item.data;\n",
    "    this.addr = item.addr;\n",
    "    this.wr_rd = item.wr_rd;\n",
    "endfunction\n",
    "```\n",
    "\n",
    "**do_compare()**: Compare two sequence items\n",
    "```systemverilog\n",
    "virtual function bit do_compare(uvm_object rhs, uvm_comparer comparer);\n",
    "    my_sequence_item item;\n",
    "    bit result = super.do_compare(rhs, comparer);\n",
    "    $cast(item, rhs);\n",
    "    result &= (this.data == item.data);\n",
    "    result &= (this.addr == item.addr);\n",
    "    result &= (this.wr_rd == item.wr_rd);\n",
    "    return result;\n",
    "endfunction\n",
    "```\n",
    "\n",
    "## 5.2 Creating Custom Sequence Items\n",
    "\n",
    "### Design Considerations\n",
    "\n",
    "When creating custom sequence items, consider:\n",
    "- **Protocol requirements**: What fields are needed for your protocol?\n",
    "- **Randomization needs**: Which fields should be randomizable?\n",
    "- **Constraints**: What are the valid combinations of field values?\n",
    "- **Response handling**: How will responses be captured?\n",
    "\n",
    "### Example: SPI Sequence Item\n",
    "\n",
    "```systemverilog\n",
    "class spi_sequence_item extends uvm_sequence_item;\n",
    "    // Command fields\n",
    "    rand bit [7:0]  command;\n",
    "    rand bit [15:0] address;\n",
    "    rand bit [31:0] write_data;\n",
    "    rand int        delay_cycles;\n",
    "    \n",
    "    // Response fields\n",
    "    bit [31:0] read_data;\n",
    "    bit        spi_error;\n",
    "    bit        timeout;\n",
    "    \n",
    "    // Transaction type\n",
    "    typedef enum {READ, WRITE, ERASE} spi_op_t;\n",
    "    rand spi_op_t operation;\n",
    "    \n",
    "    `uvm_object_utils_begin(spi_sequence_item)\n",
    "        `uvm_field_int(command, UVM_ALL_ON)\n",
    "        `uvm_field_int(address, UVM_ALL_ON)\n",
    "        `uvm_field_int(write_data, UVM_ALL_ON)\n",
    "        `uvm_field_int(delay_cycles, UVM_ALL_ON)\n",
    "        `uvm_field_enum(spi_op_t, operation, UVM_ALL_ON)\n",
    "        `uvm_field_int(read_data, UVM_ALL_ON | UVM_NOCOMPARE)\n",
    "        `uvm_field_int(spi_error, UVM_ALL_ON | UVM_NOCOMPARE)\n",
    "        `uvm_field_int(timeout, UVM_ALL_ON | UVM_NOCOMPARE)\n",
    "    `uvm_object_utils_end\n",
    "    \n",
    "    function new(string name = \"spi_sequence_item\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    // Constraints based on operation type\n",
    "    constraint operation_c {\n",
    "        (operation == READ)  -> (write_data == 0);\n",
    "        (operation == ERASE) -> (write_data == 0);\n",
    "        delay_cycles inside {[0:10]};\n",
    "    }\n",
    "    \n",
    "    constraint address_alignment_c {\n",
    "        address[1:0] == 2'b00; // Word aligned\n",
    "    }\n",
    "    \n",
    "    // Custom constraint for specific commands\n",
    "    constraint command_valid_c {\n",
    "        operation == READ  -> command == 8'h03;\n",
    "        operation == WRITE -> command == 8'h02;\n",
    "        operation == ERASE -> command == 8'h20;\n",
    "    }\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Advanced Features\n",
    "\n",
    "**Custom Randomization Functions**:\n",
    "```systemverilog\n",
    "function void post_randomize();\n",
    "    // Custom logic after randomization\n",
    "    if (operation == WRITE) begin\n",
    "        // Ensure write data is not all zeros for write operations\n",
    "        if (write_data == 0)\n",
    "            write_data = $urandom_range(1, 32'hFFFFFFFF);\n",
    "    end\n",
    "endfunction\n",
    "```\n",
    "\n",
    "## 5.3 uvm_sequence Basics\n",
    "\n",
    "### Understanding uvm_sequence\n",
    "\n",
    "A `uvm_sequence` is a container that generates and manages sequence items. It defines the stimulus pattern and controls how sequence items are created and sent to the sequencer.\n",
    "\n",
    "### Basic Sequence Structure\n",
    "\n",
    "```systemverilog\n",
    "class my_basic_sequence extends uvm_sequence #(my_sequence_item);\n",
    "    `uvm_object_utils(my_basic_sequence)\n",
    "    \n",
    "    function new(string name = \"my_basic_sequence\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task body();\n",
    "        my_sequence_item item;\n",
    "        \n",
    "        // Create and send multiple items\n",
    "        repeat(10) begin\n",
    "            item = my_sequence_item::type_id::create(\"item\");\n",
    "            start_item(item);\n",
    "            if (!item.randomize()) begin\n",
    "                `uvm_error(\"SEQ\", \"Randomization failed\")\n",
    "            end\n",
    "            finish_item(item);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Key Sequence Methods\n",
    "\n",
    "**start_item()**: Requests permission from sequencer to send item\n",
    "**finish_item()**: Completes the item transmission\n",
    "**get_response()**: Retrieves response from driver (if needed)\n",
    "\n",
    "### Response Handling\n",
    "\n",
    "```systemverilog\n",
    "virtual task body();\n",
    "    my_sequence_item item, rsp;\n",
    "    \n",
    "    item = my_sequence_item::type_id::create(\"item\");\n",
    "    start_item(item);\n",
    "    item.randomize() with { operation == READ; };\n",
    "    finish_item(item);\n",
    "    \n",
    "    // Get response for read operations\n",
    "    get_response(rsp);\n",
    "    `uvm_info(\"SEQ\", $sformatf(\"Read data: 0x%0h\", rsp.read_data), UVM_LOW)\n",
    "endtask\n",
    "```\n",
    "\n",
    "### Sequence Configuration\n",
    "\n",
    "```systemverilog\n",
    "class configurable_sequence extends uvm_sequence #(my_sequence_item);\n",
    "    int num_transactions = 5;\n",
    "    int max_delay = 10;\n",
    "    \n",
    "    `uvm_object_utils_begin(configurable_sequence)\n",
    "        `uvm_field_int(num_transactions, UVM_ALL_ON)\n",
    "        `uvm_field_int(max_delay, UVM_ALL_ON)\n",
    "    `uvm_object_utils_end\n",
    "    \n",
    "    function new(string name = \"configurable_sequence\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task body();\n",
    "        my_sequence_item item;\n",
    "        \n",
    "        repeat(num_transactions) begin\n",
    "            item = my_sequence_item::type_id::create(\"item\");\n",
    "            start_item(item);\n",
    "            if (!item.randomize() with { delay_cycles <= max_delay; }) begin\n",
    "                `uvm_error(\"SEQ\", \"Randomization failed\")\n",
    "            end\n",
    "            finish_item(item);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 5.4 Virtual Sequences\n",
    "\n",
    "### What are Virtual Sequences?\n",
    "\n",
    "Virtual sequences coordinate multiple sequences across different sequencers. They're essential for creating complex test scenarios that involve multiple interfaces or protocols simultaneously.\n",
    "\n",
    "### Virtual Sequence Architecture\n",
    "\n",
    "```systemverilog\n",
    "class my_virtual_sequence extends uvm_sequence;\n",
    "    // Sequencer handles\n",
    "    my_sequencer    cpu_sqr;\n",
    "    memory_sequencer mem_sqr;\n",
    "    interrupt_sequencer int_sqr;\n",
    "    \n",
    "    `uvm_object_utils(my_virtual_sequence)\n",
    "    `uvm_declare_p_sequencer(my_virtual_sequencer)\n",
    "    \n",
    "    function new(string name = \"my_virtual_sequence\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task body();\n",
    "        // Get sequencer handles\n",
    "        cpu_sqr = p_sequencer.cpu_sqr;\n",
    "        mem_sqr = p_sequencer.mem_sqr;\n",
    "        int_sqr = p_sequencer.int_sqr;\n",
    "        \n",
    "        // Execute coordinated sequences\n",
    "        fork\n",
    "            begin\n",
    "                cpu_write_sequence cpu_seq = cpu_write_sequence::type_id::create(\"cpu_seq\");\n",
    "                cpu_seq.start(cpu_sqr);\n",
    "            end\n",
    "            begin\n",
    "                memory_response_sequence mem_seq = memory_response_sequence::type_id::create(\"mem_seq\");\n",
    "                mem_seq.start(mem_sqr);\n",
    "            end\n",
    "            begin\n",
    "                #100ns; // Delay interrupt\n",
    "                interrupt_sequence int_seq = interrupt_sequence::type_id::create(\"int_seq\");\n",
    "                int_seq.start(int_sqr);\n",
    "            end\n",
    "        join\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Virtual Sequencer\n",
    "\n",
    "```systemverilog\n",
    "class my_virtual_sequencer extends uvm_sequencer;\n",
    "    my_sequencer         cpu_sqr;\n",
    "    memory_sequencer     mem_sqr;\n",
    "    interrupt_sequencer  int_sqr;\n",
    "    \n",
    "    `uvm_component_utils(my_virtual_sequencer)\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Coordinated Test Scenario\n",
    "\n",
    "```systemverilog\n",
    "class system_test_sequence extends uvm_sequence;\n",
    "    `uvm_object_utils(system_test_sequence)\n",
    "    `uvm_declare_p_sequencer(my_virtual_sequencer)\n",
    "    \n",
    "    virtual task body();\n",
    "        // Phase 1: Initialize system\n",
    "        fork\n",
    "            begin\n",
    "                init_cpu_sequence init_seq = init_cpu_sequence::type_id::create(\"init_seq\");\n",
    "                init_seq.start(p_sequencer.cpu_sqr);\n",
    "            end\n",
    "            begin\n",
    "                init_memory_sequence mem_init = init_memory_sequence::type_id::create(\"mem_init\");\n",
    "                mem_init.start(p_sequencer.mem_sqr);\n",
    "            end\n",
    "        join\n",
    "        \n",
    "        // Phase 2: Main test operations\n",
    "        repeat(20) begin\n",
    "            fork\n",
    "                begin\n",
    "                    data_transfer_sequence data_seq = data_transfer_sequence::type_id::create(\"data_seq\");\n",
    "                    data_seq.randomize() with { num_transfers inside {[1:5]}; };\n",
    "                    data_seq.start(p_sequencer.cpu_sqr);\n",
    "                end\n",
    "                begin\n",
    "                    // Random interrupt during data transfer\n",
    "                    if ($urandom_range(0, 100) < 30) begin // 30% chance\n",
    "                        #($urandom_range(10, 100));\n",
    "                        interrupt_sequence int_seq = interrupt_sequence::type_id::create(\"int_seq\");\n",
    "                        int_seq.start(p_sequencer.int_sqr);\n",
    "                    end\n",
    "                end\n",
    "            join_any\n",
    "            disable fork;\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 5.5 Sequence Arbitration\n",
    "\n",
    "### Understanding Arbitration\n",
    "\n",
    "When multiple sequences compete for the same sequencer, arbitration determines which sequence gets access. UVM provides several arbitration algorithms.\n",
    "\n",
    "### Arbitration Types\n",
    "\n",
    "**SEQ_ARB_FIFO**: First-in-first-out (default)\n",
    "**SEQ_ARB_WEIGHTED**: Based on sequence priority weights\n",
    "**SEQ_ARB_RANDOM**: Random selection\n",
    "**SEQ_ARB_STRICT_FIFO**: Strict ordering\n",
    "**SEQ_ARB_STRICT_RANDOM**: Strict random with no starvation prevention\n",
    "**SEQ_ARB_USER**: Custom user-defined arbitration\n",
    "\n",
    "### Setting Arbitration\n",
    "\n",
    "```systemverilog\n",
    "class my_sequencer extends uvm_sequencer #(my_sequence_item);\n",
    "    `uvm_component_utils(my_sequencer)\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        // Set arbitration type\n",
    "        set_arbitration(SEQ_ARB_WEIGHTED);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Priority and Weights\n",
    "\n",
    "```systemverilog\n",
    "// In test or sequence\n",
    "virtual task body();\n",
    "    high_priority_sequence high_seq = high_priority_sequence::type_id::create(\"high_seq\");\n",
    "    low_priority_sequence  low_seq  = low_priority_sequence::type_id::create(\"low_seq\");\n",
    "    \n",
    "    fork\n",
    "        begin\n",
    "            high_seq.set_priority(100);\n",
    "            high_seq.start(my_sequencer);\n",
    "        end\n",
    "        begin\n",
    "            low_seq.set_priority(10);\n",
    "            low_seq.start(my_sequencer);\n",
    "        end\n",
    "    join\n",
    "endtask\n",
    "```\n",
    "\n",
    "### Custom Arbitration\n",
    "\n",
    "```systemverilog\n",
    "class my_custom_sequencer extends uvm_sequencer #(my_sequence_item);\n",
    "    `uvm_component_utils(my_custom_sequencer)\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        set_arbitration(SEQ_ARB_USER);\n",
    "    endfunction\n",
    "    \n",
    "    // Custom arbitration logic\n",
    "    virtual function integer user_priority_arbitration(integer avail_sequences[$]);\n",
    "        // Implement custom logic\n",
    "        // For example: prioritize sequences based on name pattern\n",
    "        foreach(avail_sequences[i]) begin\n",
    "            uvm_sequence_base seq = arb_sequence_q[avail_sequences[i]].sequence_ptr;\n",
    "            if (seq.get_name().match(\"*urgent*\")) begin\n",
    "                return avail_sequences[i];\n",
    "            end\n",
    "        end\n",
    "        // Default to first available\n",
    "        return avail_sequences[0];\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Lock and Grab Mechanisms\n",
    "\n",
    "**Lock**: Exclusive access until explicitly unlocked\n",
    "```systemverilog\n",
    "virtual task body();\n",
    "    my_sequencer.lock(this);\n",
    "    // Execute multiple items with exclusive access\n",
    "    repeat(5) begin\n",
    "        // Send items...\n",
    "    end\n",
    "    my_sequencer.unlock(this);\n",
    "endtask\n",
    "```\n",
    "\n",
    "**Grab**: High-priority temporary access\n",
    "```systemverilog\n",
    "virtual task body();\n",
    "    my_sequencer.grab(this);\n",
    "    // Send urgent item\n",
    "    my_sequencer.ungrab(this);\n",
    "endtask\n",
    "```\n",
    "\n",
    "## Best Practices\n",
    "\n",
    "### Sequence Item Design\n",
    "- Keep sequence items focused on single transactions\n",
    "- Use appropriate constraints for realistic scenarios\n",
    "- Include proper field automation macros\n",
    "- Implement comparison and copy methods when needed\n",
    "\n",
    "### Sequence Organization\n",
    "- Create reusable base sequences\n",
    "- Use virtual sequences for multi-interface coordination\n",
    "- Implement configurable sequences for flexibility\n",
    "- Use proper error handling and logging\n",
    "\n",
    "### Arbitration Strategy\n",
    "- Choose arbitration based on test requirements\n",
    "- Use priorities judiciously to avoid starvation\n",
    "- Consider lock/grab for atomic operations\n",
    "- Monitor arbitration behavior in complex scenarios\n",
    "\n",
    "### Performance Considerations\n",
    "- Avoid unnecessary randomization calls\n",
    "- Use appropriate sequence item pooling\n",
    "- Minimize deep sequence hierarchies\n",
    "- Profile sequence execution for bottlenecks\n",
    "\n",
    "## Summary\n",
    "\n",
    "This chapter covered the fundamental concepts of UVM sequences and sequence items:\n",
    "\n",
    "- **Sequence Items**: The basic transaction units with proper field definitions, constraints, and methods\n",
    "- **Custom Sequence Items**: Protocol-specific implementations with appropriate randomization and constraints\n",
    "- **UVM Sequences**: Stimulus generators that create and manage sequence items\n",
    "- **Virtual Sequences**: Coordination mechanisms for multi-interface test scenarios\n",
    "- **Sequence Arbitration**: Methods for managing concurrent sequence access to sequencers\n",
    "\n",
    "Understanding these concepts is crucial for creating effective UVM testbenches that can generate comprehensive and realistic test scenarios for complex designs."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f499568b",
   "metadata": {},
   "source": [
    "# Chapter 6: UVM Driver\n",
    "\n",
    "## 6.1 Introduction to UVM Driver\n",
    "\n",
    "The UVM Driver is a critical component in the UVM testbench hierarchy that serves as the bridge between the testbench and the Design Under Test (DUT). It receives transaction objects from the sequencer and converts them into pin-level signals that drive the DUT's interface.\n",
    "\n",
    "### Key Characteristics\n",
    "- Extends `uvm_driver` parameterized class\n",
    "- Active component that generates stimulus\n",
    "- Converts high-level transactions to pin-level activity\n",
    "- Handles timing and protocol requirements\n",
    "- Implements handshaking with sequencer\n",
    "\n",
    "## 6.2 Driver Responsibilities and Structure\n",
    "\n",
    "### Primary Responsibilities\n",
    "\n",
    "1. **Transaction Reception**: Get sequence items from the sequencer\n",
    "2. **Protocol Translation**: Convert transactions to DUT interface signals\n",
    "3. **Timing Management**: Handle clock synchronization and timing requirements\n",
    "4. **Error Handling**: Manage protocol violations and error conditions\n",
    "5. **Response Handling**: Send responses back to sequencer when required\n",
    "\n",
    "### Basic Driver Structure\n",
    "\n",
    "```systemverilog\n",
    "class my_driver extends uvm_driver #(my_transaction);\n",
    "  \n",
    "  // Component registration macro\n",
    "  `uvm_component_utils(my_driver)\n",
    "  \n",
    "  // Virtual interface handle\n",
    "  virtual my_interface vif;\n",
    "  \n",
    "  // Constructor\n",
    "  function new(string name = \"my_driver\", uvm_component parent = null);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  // Build phase - get virtual interface\n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    if(!uvm_config_db#(virtual my_interface)::get(this, \"\", \"vif\", vif))\n",
    "      `uvm_fatal(\"NOVIF\", \"Virtual interface not found\")\n",
    "  endfunction\n",
    "  \n",
    "  // Run phase - main driver activity\n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    forever begin\n",
    "      seq_item_port.get_next_item(req);\n",
    "      drive_transaction(req);\n",
    "      seq_item_port.item_done();\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  // Drive transaction task\n",
    "  virtual task drive_transaction(my_transaction trans);\n",
    "    // Implementation specific to protocol\n",
    "  endtask\n",
    "  \n",
    "endclass\n",
    "```\n",
    "\n",
    "### Driver Inheritance Hierarchy\n",
    "\n",
    "```\n",
    "uvm_component\n",
    "    └── uvm_driver #(REQ, RSP)\n",
    "            └── my_driver\n",
    "```\n",
    "\n",
    "## 6.3 Interfacing with DUT\n",
    "\n",
    "### Virtual Interface Usage\n",
    "\n",
    "The driver communicates with the DUT through a virtual interface, which provides a stable reference to the actual interface signals.\n",
    "\n",
    "```systemverilog\n",
    "// Interface definition\n",
    "interface my_bus_if(input bit clk);\n",
    "  logic [31:0] data;\n",
    "  logic [7:0]  addr;\n",
    "  logic        valid;\n",
    "  logic        ready;\n",
    "  logic        reset_n;\n",
    "  \n",
    "  // Clocking blocks for synchronous operation\n",
    "  clocking driver_cb @(posedge clk);\n",
    "    output data, addr, valid;\n",
    "    input  ready;\n",
    "  endclocking\n",
    "  \n",
    "  clocking monitor_cb @(posedge clk);\n",
    "    input data, addr, valid, ready;\n",
    "  endclocking\n",
    "  \n",
    "  modport driver_mp  (clocking driver_cb, input clk, reset_n);\n",
    "  modport monitor_mp (clocking monitor_cb, input clk, reset_n);\n",
    "endinterface\n",
    "```\n",
    "\n",
    "### Signal Driving Techniques\n",
    "\n",
    "```systemverilog\n",
    "// Method 1: Direct signal assignment\n",
    "task drive_direct();\n",
    "  vif.data  = trans.data;\n",
    "  vif.addr  = trans.addr;\n",
    "  vif.valid = 1'b1;\n",
    "  @(posedge vif.clk);\n",
    "  vif.valid = 1'b0;\n",
    "endtask\n",
    "\n",
    "// Method 2: Using clocking blocks (recommended)\n",
    "task drive_with_clocking();\n",
    "  vif.driver_cb.data  <= trans.data;\n",
    "  vif.driver_cb.addr  <= trans.addr;\n",
    "  vif.driver_cb.valid <= 1'b1;\n",
    "  @(vif.driver_cb);\n",
    "  vif.driver_cb.valid <= 1'b0;\n",
    "endtask\n",
    "\n",
    "// Method 3: Non-blocking with timing control\n",
    "task drive_nonblocking();\n",
    "  fork\n",
    "    begin\n",
    "      vif.driver_cb.data  <= trans.data;\n",
    "      vif.driver_cb.addr  <= trans.addr;\n",
    "    end\n",
    "    begin\n",
    "      vif.driver_cb.valid <= 1'b1;\n",
    "      repeat(trans.duration) @(vif.driver_cb);\n",
    "      vif.driver_cb.valid <= 1'b0;\n",
    "    end\n",
    "  join\n",
    "endtask\n",
    "```\n",
    "\n",
    "## 6.4 Getting Items from Sequencer\n",
    "\n",
    "### seq_item_port Methods\n",
    "\n",
    "The driver uses the `seq_item_port` to communicate with the sequencer through several methods:\n",
    "\n",
    "#### get_next_item() Method\n",
    "```systemverilog\n",
    "task run_phase(uvm_phase phase);\n",
    "  forever begin\n",
    "    // Get next item from sequencer\n",
    "    seq_item_port.get_next_item(req);\n",
    "    \n",
    "    // Process the transaction\n",
    "    drive_transaction(req);\n",
    "    \n",
    "    // Signal completion\n",
    "    seq_item_port.item_done();\n",
    "  end\n",
    "endtask\n",
    "```\n",
    "\n",
    "#### try_next_item() Method\n",
    "```systemverilog\n",
    "task run_phase(uvm_phase phase);\n",
    "  forever begin\n",
    "    // Non-blocking get\n",
    "    seq_item_port.try_next_item(req);\n",
    "    \n",
    "    if (req != null) begin\n",
    "      drive_transaction(req);\n",
    "      seq_item_port.item_done();\n",
    "    end else begin\n",
    "      // No item available, wait or do idle activity\n",
    "      drive_idle();\n",
    "    end\n",
    "  end\n",
    "endtask\n",
    "```\n",
    "\n",
    "#### get() Method\n",
    "```systemverilog\n",
    "task run_phase(uvm_phase phase);\n",
    "  forever begin\n",
    "    // Alternative method\n",
    "    seq_item_port.get(req);\n",
    "    drive_transaction(req);\n",
    "  end\n",
    "endtask\n",
    "```\n",
    "\n",
    "### Advanced Item Handling\n",
    "\n",
    "```systemverilog\n",
    "class advanced_driver extends uvm_driver #(my_transaction);\n",
    "  \n",
    "  my_transaction req_queue[$];\n",
    "  \n",
    "  task run_phase(uvm_phase phase);\n",
    "    fork\n",
    "      // Item collection thread\n",
    "      forever begin\n",
    "        seq_item_port.get_next_item(req);\n",
    "        req_queue.push_back(req);\n",
    "        seq_item_port.item_done();\n",
    "      end\n",
    "      \n",
    "      // Item processing thread\n",
    "      forever begin\n",
    "        wait(req_queue.size() > 0);\n",
    "        req = req_queue.pop_front();\n",
    "        drive_transaction(req);\n",
    "      end\n",
    "    join\n",
    "  endtask\n",
    "  \n",
    "endclass\n",
    "```\n",
    "\n",
    "## 6.5 Handshaking Protocols\n",
    "\n",
    "### Basic Handshaking\n",
    "\n",
    "```systemverilog\n",
    "task drive_with_handshake(my_transaction trans);\n",
    "  // Setup phase\n",
    "  vif.driver_cb.data  <= trans.data;\n",
    "  vif.driver_cb.addr  <= trans.addr;\n",
    "  vif.driver_cb.valid <= 1'b1;\n",
    "  \n",
    "  // Wait for acknowledgment\n",
    "  do begin\n",
    "    @(vif.driver_cb);\n",
    "  end while (!vif.driver_cb.ready);\n",
    "  \n",
    "  // Completion phase\n",
    "  vif.driver_cb.valid <= 1'b0;\n",
    "  \n",
    "  `uvm_info(get_type_name(), \n",
    "    $sformatf(\"Transaction completed: addr=0x%0h, data=0x%0h\", \n",
    "              trans.addr, trans.data), UVM_MEDIUM)\n",
    "endtask\n",
    "```\n",
    "\n",
    "### Advanced Handshaking with Timeout\n",
    "\n",
    "```systemverilog\n",
    "task drive_with_timeout(my_transaction trans);\n",
    "  int timeout_count = 0;\n",
    "  \n",
    "  // Setup transaction\n",
    "  vif.driver_cb.data  <= trans.data;\n",
    "  vif.driver_cb.addr  <= trans.addr;\n",
    "  vif.driver_cb.valid <= 1'b1;\n",
    "  \n",
    "  // Wait with timeout\n",
    "  fork\n",
    "    begin\n",
    "      // Wait for ready\n",
    "      while (!vif.driver_cb.ready) begin\n",
    "        @(vif.driver_cb);\n",
    "      end\n",
    "    end\n",
    "    begin\n",
    "      // Timeout thread\n",
    "      repeat(trans.timeout_cycles) @(vif.driver_cb);\n",
    "      `uvm_error(get_type_name(), \"Transaction timeout\")\n",
    "    end\n",
    "  join_any\n",
    "  disable fork;\n",
    "  \n",
    "  // Complete transaction\n",
    "  vif.driver_cb.valid <= 1'b0;\n",
    "endtask\n",
    "```\n",
    "\n",
    "### Pipeline Handshaking\n",
    "\n",
    "```systemverilog\n",
    "task drive_pipelined();\n",
    "  my_transaction pending_trans[$];\n",
    "  \n",
    "  forever begin\n",
    "    fork\n",
    "      // Start new transaction\n",
    "      begin\n",
    "        seq_item_port.get_next_item(req);\n",
    "        pending_trans.push_back(req);\n",
    "        \n",
    "        vif.driver_cb.data  <= req.data;\n",
    "        vif.driver_cb.addr  <= req.addr;\n",
    "        vif.driver_cb.valid <= 1'b1;\n",
    "        @(vif.driver_cb);\n",
    "      end\n",
    "      \n",
    "      // Complete previous transactions\n",
    "      begin\n",
    "        if (vif.driver_cb.ready && pending_trans.size() > 0) begin\n",
    "          my_transaction completed = pending_trans.pop_front();\n",
    "          seq_item_port.item_done(completed);\n",
    "        end\n",
    "      end\n",
    "    join\n",
    "  end\n",
    "endtask\n",
    "```\n",
    "\n",
    "## 6.6 Error Handling\n",
    "\n",
    "### Protocol Error Detection\n",
    "\n",
    "```systemverilog\n",
    "class robust_driver extends uvm_driver #(my_transaction);\n",
    "  \n",
    "  bit error_injection_mode = 0;\n",
    "  \n",
    "  task drive_transaction(my_transaction trans);\n",
    "    \n",
    "    // Pre-drive validation\n",
    "    if (!validate_transaction(trans)) begin\n",
    "      `uvm_error(get_type_name(), \"Invalid transaction received\")\n",
    "      seq_item_port.item_done();\n",
    "      return;\n",
    "    end\n",
    "    \n",
    "    // Error injection for testing\n",
    "    if (error_injection_mode && $urandom_range(100) < 10) begin\n",
    "      inject_protocol_error(trans);\n",
    "    end else begin\n",
    "      drive_normal_transaction(trans);\n",
    "    end\n",
    "    \n",
    "  endtask\n",
    "  \n",
    "  function bit validate_transaction(my_transaction trans);\n",
    "    if (trans.addr > MAX_ADDR) begin\n",
    "      `uvm_error(get_type_name(), \n",
    "        $sformatf(\"Address out of range: 0x%0h\", trans.addr))\n",
    "      return 0;\n",
    "    end\n",
    "    \n",
    "    if (trans.data_size == 0) begin\n",
    "      `uvm_error(get_type_name(), \"Zero data size not allowed\")\n",
    "      return 0;\n",
    "    end\n",
    "    \n",
    "    return 1;\n",
    "  endfunction\n",
    "  \n",
    "endclass\n",
    "```\n",
    "\n",
    "### Reset Handling\n",
    "\n",
    "```systemverilog\n",
    "task run_phase(uvm_phase phase);\n",
    "  fork\n",
    "    // Main driving thread\n",
    "    forever begin\n",
    "      seq_item_port.get_next_item(req);\n",
    "      \n",
    "      if (in_reset) begin\n",
    "        // Handle reset condition\n",
    "        handle_reset_during_transaction(req);\n",
    "      end else begin\n",
    "        drive_transaction(req);\n",
    "      end\n",
    "      \n",
    "      seq_item_port.item_done();\n",
    "    end\n",
    "    \n",
    "    // Reset monitoring thread\n",
    "    forever begin\n",
    "      @(negedge vif.reset_n);\n",
    "      in_reset = 1;\n",
    "      reset_interface();\n",
    "      \n",
    "      @(posedge vif.reset_n);\n",
    "      in_reset = 0;\n",
    "      initialize_interface();\n",
    "    end\n",
    "  join\n",
    "endtask\n",
    "\n",
    "task reset_interface();\n",
    "  `uvm_info(get_type_name(), \"Resetting interface signals\", UVM_MEDIUM)\n",
    "  \n",
    "  vif.driver_cb.data  <= 'x;\n",
    "  vif.driver_cb.addr  <= 'x;\n",
    "  vif.driver_cb.valid <= 1'b0;\n",
    "endtask\n",
    "```\n",
    "\n",
    "### Error Recovery Mechanisms\n",
    "\n",
    "```systemverilog\n",
    "task drive_with_retry(my_transaction trans);\n",
    "  int retry_count = 0;\n",
    "  bit success = 0;\n",
    "  \n",
    "  while (!success && retry_count < MAX_RETRIES) begin\n",
    "    \n",
    "    fork\n",
    "      begin\n",
    "        drive_transaction_attempt(trans);\n",
    "        success = 1;\n",
    "      end\n",
    "      begin\n",
    "        // Error detection\n",
    "        @(posedge vif.error_signal);\n",
    "        `uvm_warning(get_type_name(), \n",
    "          $sformatf(\"Error detected during transaction, retry %0d\", \n",
    "                    retry_count + 1))\n",
    "        success = 0;\n",
    "      end\n",
    "    join_any\n",
    "    disable fork;\n",
    "    \n",
    "    if (!success) begin\n",
    "      retry_count++;\n",
    "      recover_from_error();\n",
    "      #(RETRY_DELAY);\n",
    "    end\n",
    "  end\n",
    "  \n",
    "  if (!success) begin\n",
    "    `uvm_error(get_type_name(), \n",
    "      $sformatf(\"Transaction failed after %0d retries\", MAX_RETRIES))\n",
    "  end\n",
    "endtask\n",
    "```\n",
    "\n",
    "## 6.7 Response Handling\n",
    "\n",
    "### Bidirectional Communication\n",
    "\n",
    "```systemverilog\n",
    "class response_driver extends uvm_driver #(my_request, my_response);\n",
    "  \n",
    "  task run_phase(uvm_phase phase);\n",
    "    forever begin\n",
    "      // Get request\n",
    "      seq_item_port.get_next_item(req);\n",
    "      \n",
    "      // Drive request and get response\n",
    "      drive_request_get_response(req, rsp);\n",
    "      \n",
    "      // Send response back\n",
    "      seq_item_port.item_done(rsp);\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  task drive_request_get_response(my_request req, ref my_response rsp);\n",
    "    \n",
    "    // Drive request\n",
    "    vif.driver_cb.addr <= req.addr;\n",
    "    vif.driver_cb.cmd  <= req.cmd;\n",
    "    vif.driver_cb.valid <= 1'b1;\n",
    "    \n",
    "    // Wait for response\n",
    "    do @(vif.driver_cb); \n",
    "    while (!vif.driver_cb.ready);\n",
    "    \n",
    "    // Capture response\n",
    "    rsp = my_response::type_id::create(\"rsp\");\n",
    "    rsp.data = vif.driver_cb.rdata;\n",
    "    rsp.status = vif.driver_cb.status;\n",
    "    rsp.set_id_info(req);\n",
    "    \n",
    "    // Complete handshake\n",
    "    vif.driver_cb.valid <= 1'b0;\n",
    "    \n",
    "  endtask\n",
    "  \n",
    "endclass\n",
    "```\n",
    "\n",
    "## 6.8 Complete Driver Examples\n",
    "\n",
    "### Memory Interface Driver\n",
    "\n",
    "```systemverilog\n",
    "class memory_driver extends uvm_driver #(memory_transaction);\n",
    "  `uvm_component_utils(memory_driver)\n",
    "  \n",
    "  virtual memory_interface vif;\n",
    "  bit in_reset = 0;\n",
    "  \n",
    "  function new(string name = \"memory_driver\", uvm_component parent = null);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    if(!uvm_config_db#(virtual memory_interface)::get(this, \"\", \"vif\", vif))\n",
    "      `uvm_fatal(\"NOVIF\", \"Cannot get virtual interface\")\n",
    "  endfunction\n",
    "  \n",
    "  task run_phase(uvm_phase phase);\n",
    "    fork\n",
    "      drive_transactions();\n",
    "      monitor_reset();\n",
    "    join\n",
    "  endtask\n",
    "  \n",
    "  task drive_transactions();\n",
    "    forever begin\n",
    "      seq_item_port.get_next_item(req);\n",
    "      \n",
    "      if (!in_reset) begin\n",
    "        case (req.trans_type)\n",
    "          WRITE: drive_write(req);\n",
    "          READ:  drive_read(req);\n",
    "          IDLE:  drive_idle(req);\n",
    "        endcase\n",
    "      end else begin\n",
    "        `uvm_info(get_type_name(), \"Skipping transaction due to reset\", UVM_HIGH)\n",
    "      end\n",
    "      \n",
    "      seq_item_port.item_done();\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  task drive_write(memory_transaction trans);\n",
    "    vif.driver_cb.addr  <= trans.addr;\n",
    "    vif.driver_cb.wdata <= trans.data;\n",
    "    vif.driver_cb.we    <= 1'b1;\n",
    "    vif.driver_cb.valid <= 1'b1;\n",
    "    \n",
    "    @(vif.driver_cb iff vif.driver_cb.ready);\n",
    "    \n",
    "    vif.driver_cb.valid <= 1'b0;\n",
    "    vif.driver_cb.we    <= 1'b0;\n",
    "    \n",
    "    `uvm_info(get_type_name(), \n",
    "      $sformatf(\"Write completed: addr=0x%0h, data=0x%0h\", \n",
    "                trans.addr, trans.data), UVM_HIGH)\n",
    "  endtask\n",
    "  \n",
    "  task drive_read(memory_transaction trans);\n",
    "    vif.driver_cb.addr  <= trans.addr;\n",
    "    vif.driver_cb.re    <= 1'b1;\n",
    "    vif.driver_cb.valid <= 1'b1;\n",
    "    \n",
    "    @(vif.driver_cb iff vif.driver_cb.ready);\n",
    "    \n",
    "    trans.data = vif.driver_cb.rdata;\n",
    "    vif.driver_cb.valid <= 1'b0;\n",
    "    vif.driver_cb.re    <= 1'b0;\n",
    "    \n",
    "    `uvm_info(get_type_name(), \n",
    "      $sformatf(\"Read completed: addr=0x%0h, data=0x%0h\", \n",
    "                trans.addr, trans.data), UVM_HIGH)\n",
    "  endtask\n",
    "  \n",
    "  task monitor_reset();\n",
    "    forever begin\n",
    "      @(negedge vif.reset_n);\n",
    "      in_reset = 1;\n",
    "      reset_signals();\n",
    "      \n",
    "      @(posedge vif.reset_n);\n",
    "      in_reset = 0;\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  task reset_signals();\n",
    "    vif.addr  <= 'h0;\n",
    "    vif.wdata <= 'h0;\n",
    "    vif.we    <= 1'b0;\n",
    "    vif.re    <= 1'b0;\n",
    "    vif.valid <= 1'b0;\n",
    "  endtask\n",
    "  \n",
    "endclass\n",
    "```\n",
    "\n",
    "## 6.9 Best Practices and Common Pitfalls\n",
    "\n",
    "### Best Practices\n",
    "\n",
    "1. **Use Clocking Blocks**: Always use clocking blocks for synchronous designs to avoid race conditions\n",
    "2. **Validate Transactions**: Check transaction validity before driving\n",
    "3. **Handle Reset Properly**: Implement robust reset handling\n",
    "4. **Implement Timeouts**: Prevent infinite waits with timeout mechanisms\n",
    "5. **Use Proper Messaging**: Provide informative debug messages\n",
    "6. **Separate Concerns**: Keep protocol logic separate from transaction handling\n",
    "\n",
    "### Common Pitfalls\n",
    "\n",
    "1. **Race Conditions**: Not using clocking blocks or proper synchronization\n",
    "2. **Blocking Operations**: Using blocking assignments where non-blocking are needed\n",
    "3. **Missing item_done()**: Forgetting to call item_done() causing sequencer hangs\n",
    "4. **Reset Handling**: Not properly handling reset during active transactions\n",
    "5. **Resource Leaks**: Not properly managing transaction objects\n",
    "\n",
    "### Performance Considerations\n",
    "\n",
    "```systemverilog\n",
    "// Efficient driver with minimal overhead\n",
    "class optimized_driver extends uvm_driver #(my_transaction);\n",
    "  \n",
    "  // Pre-allocated response object\n",
    "  my_transaction rsp;\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    rsp = my_transaction::type_id::create(\"rsp\");\n",
    "  endfunction\n",
    "  \n",
    "  task run_phase(uvm_phase phase);\n",
    "    forever begin\n",
    "      seq_item_port.get_next_item(req);\n",
    "      \n",
    "      // Reuse response object\n",
    "      rsp.copy(req);\n",
    "      drive_optimized(rsp);\n",
    "      \n",
    "      seq_item_port.item_done(rsp);\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "endclass\n",
    "```\n",
    "\n",
    "This comprehensive guide covers all aspects of UVM drivers, from basic structure to advanced error handling and optimization techniques. The driver serves as the crucial link between abstract test sequences and the physical DUT interface, making proper implementation essential for effective verification."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f412d873",
   "metadata": {},
   "source": [
    "# Chapter 7: UVM Monitor\n",
    "\n",
    "## Table of Contents\n",
    "1. [Introduction to UVM Monitor](#introduction)\n",
    "2. [Monitor Functionality and Purpose](#functionality)\n",
    "3. [Basic Monitor Structure](#structure)\n",
    "4. [Collecting Transactions from DUT](#collecting)\n",
    "5. [Analysis Ports and Exports](#analysis-ports)\n",
    "6. [Coverage Collection](#coverage)\n",
    "7. [Protocol Checking](#protocol-checking)\n",
    "8. [Advanced Monitor Techniques](#advanced)\n",
    "9. [Best Practices](#best-practices)\n",
    "10. [Common Pitfalls](#pitfalls)\n",
    "\n",
    "## 1. Introduction to UVM Monitor {#introduction}\n",
    "\n",
    "The UVM Monitor is a passive component that observes the Design Under Test (DUT) interface signals and reconstructs transactions without driving any signals. It serves as the \"eyes\" of the testbench, providing visibility into what's happening on the DUT interfaces.\n",
    "\n",
    "### Key Characteristics:\n",
    "- **Passive**: Never drives signals, only observes\n",
    "- **Reconstruction**: Converts pin-level activity to transaction-level objects\n",
    "- **Analysis**: Provides data for coverage, checking, and scoreboards\n",
    "- **Reusable**: Can be used across different test environments\n",
    "\n",
    "## 2. Monitor Functionality and Purpose {#functionality}\n",
    "\n",
    "### Primary Functions:\n",
    "\n",
    "#### 2.1 Transaction Reconstruction\n",
    "The monitor's primary job is to watch interface signals and reconstruct high-level transactions:\n",
    "\n",
    "```systemverilog\n",
    "class my_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(my_monitor)\n",
    "    \n",
    "    // Virtual interface handle\n",
    "    virtual my_interface vif;\n",
    "    \n",
    "    // Analysis port for broadcasting transactions\n",
    "    uvm_analysis_port #(my_transaction) ap;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        ap = new(\"ap\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            // Wait for transaction start\n",
    "            wait_for_transaction_start();\n",
    "            \n",
    "            // Create and populate transaction\n",
    "            trans = my_transaction::type_id::create(\"trans\");\n",
    "            collect_transaction(trans);\n",
    "            \n",
    "            // Broadcast transaction\n",
    "            ap.write(trans);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### 2.2 Interface Monitoring\n",
    "Monitors observe specific interface protocols:\n",
    "\n",
    "```systemverilog\n",
    "// Example: AXI4 Read Monitor\n",
    "class axi4_read_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(axi4_read_monitor)\n",
    "    \n",
    "    virtual axi4_interface vif;\n",
    "    uvm_analysis_port #(axi4_read_transaction) ap;\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        axi4_read_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            // Monitor read address phase\n",
    "            @(posedge vif.clk);\n",
    "            if (vif.arvalid && vif.arready) begin\n",
    "                trans = axi4_read_transaction::type_id::create(\"trans\");\n",
    "                \n",
    "                // Collect address phase\n",
    "                trans.addr = vif.araddr;\n",
    "                trans.id = vif.arid;\n",
    "                trans.len = vif.arlen;\n",
    "                trans.size = vif.arsize;\n",
    "                trans.burst = vif.arburst;\n",
    "                \n",
    "                // Wait for and collect data phase\n",
    "                collect_read_data(trans);\n",
    "                \n",
    "                // Broadcast completed transaction\n",
    "                ap.write(trans);\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task collect_read_data(axi4_read_transaction trans);\n",
    "        int beat_count = 0;\n",
    "        \n",
    "        do begin\n",
    "            @(posedge vif.clk);\n",
    "            if (vif.rvalid && vif.rready && vif.rid == trans.id) begin\n",
    "                trans.data.push_back(vif.rdata);\n",
    "                trans.resp.push_back(vif.rresp);\n",
    "                beat_count++;\n",
    "            end\n",
    "        end while (!vif.rlast || beat_count <= trans.len);\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 3. Basic Monitor Structure {#structure}\n",
    "\n",
    "### 3.1 Standard Monitor Template\n",
    "\n",
    "```systemverilog\n",
    "class base_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(base_monitor)\n",
    "    \n",
    "    // Configuration object\n",
    "    agent_config cfg;\n",
    "    \n",
    "    // Virtual interface\n",
    "    virtual interface_type vif;\n",
    "    \n",
    "    // Analysis port\n",
    "    uvm_analysis_port #(transaction_type) ap;\n",
    "    \n",
    "    // Internal variables\n",
    "    protected transaction_type current_trans;\n",
    "    protected bit monitor_enable = 1;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        ap = new(\"ap\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Get configuration\n",
    "        if (!uvm_config_db#(agent_config)::get(this, \"\", \"cfg\", cfg)) begin\n",
    "            `uvm_fatal(\"NOCFG\", \"Configuration not found\")\n",
    "        end\n",
    "        \n",
    "        // Get virtual interface\n",
    "        if (!uvm_config_db#(virtual interface_type)::get(this, \"\", \"vif\", vif)) begin\n",
    "            `uvm_fatal(\"NOVIF\", \"Virtual interface not found\")\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        if (cfg.is_active == UVM_ACTIVE && monitor_enable) begin\n",
    "            monitor_transactions();\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task monitor_transactions();\n",
    "        // To be implemented by derived classes\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 3.2 Monitor with Reset Handling\n",
    "\n",
    "```systemverilog\n",
    "class reset_aware_monitor extends base_monitor;\n",
    "    `uvm_component_utils(reset_aware_monitor)\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        fork\n",
    "            monitor_reset();\n",
    "            monitor_transactions();\n",
    "        join\n",
    "    endtask\n",
    "    \n",
    "    virtual task monitor_reset();\n",
    "        forever begin\n",
    "            @(negedge vif.reset_n);\n",
    "            `uvm_info(\"RESET\", \"Reset detected - flushing transactions\", UVM_LOW)\n",
    "            \n",
    "            // Handle reset - flush incomplete transactions\n",
    "            if (current_trans != null) begin\n",
    "                current_trans.status = RESET_ABORT;\n",
    "                ap.write(current_trans);\n",
    "                current_trans = null;\n",
    "            end\n",
    "            \n",
    "            @(posedge vif.reset_n);\n",
    "            `uvm_info(\"RESET\", \"Reset released\", UVM_LOW)\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 4. Collecting Transactions from DUT {#collecting}\n",
    "\n",
    "### 4.1 Simple Handshake Protocol\n",
    "\n",
    "```systemverilog\n",
    "class handshake_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(handshake_monitor)\n",
    "    \n",
    "    virtual handshake_if vif;\n",
    "    uvm_analysis_port #(handshake_transaction) ap;\n",
    "    \n",
    "    virtual task monitor_transactions();\n",
    "        handshake_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            // Wait for valid signal\n",
    "            @(posedge vif.clk);\n",
    "            if (vif.valid) begin\n",
    "                trans = handshake_transaction::type_id::create(\"trans\");\n",
    "                \n",
    "                // Capture data immediately\n",
    "                trans.data = vif.data;\n",
    "                trans.addr = vif.addr;\n",
    "                trans.cmd = vif.cmd;\n",
    "                trans.start_time = $time;\n",
    "                \n",
    "                // Wait for ready (handshake completion)\n",
    "                while (!vif.ready) begin\n",
    "                    @(posedge vif.clk);\n",
    "                end\n",
    "                \n",
    "                trans.end_time = $time;\n",
    "                trans.latency = trans.end_time - trans.start_time;\n",
    "                \n",
    "                `uvm_info(\"MON\", $sformatf(\"Collected transaction: %s\", \n",
    "                         trans.sprint()), UVM_HIGH)\n",
    "                \n",
    "                ap.write(trans);\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 4.2 Pipelined Protocol Monitoring\n",
    "\n",
    "```systemverilog\n",
    "class pipelined_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(pipelined_monitor)\n",
    "    \n",
    "    virtual pipelined_if vif;\n",
    "    uvm_analysis_port #(pipelined_transaction) ap;\n",
    "    \n",
    "    // Queue to track outstanding transactions\n",
    "    pipelined_transaction pending_trans[$];\n",
    "    \n",
    "    virtual task monitor_transactions();\n",
    "        fork\n",
    "            monitor_requests();\n",
    "            monitor_responses();\n",
    "        join\n",
    "    endtask\n",
    "    \n",
    "    virtual task monitor_requests();\n",
    "        pipelined_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            if (vif.req_valid && vif.req_ready) begin\n",
    "                trans = pipelined_transaction::type_id::create(\"trans\");\n",
    "                \n",
    "                // Collect request phase\n",
    "                trans.addr = vif.req_addr;\n",
    "                trans.data = vif.req_data;\n",
    "                trans.cmd = vif.req_cmd;\n",
    "                trans.id = vif.req_id;\n",
    "                trans.req_time = $time;\n",
    "                \n",
    "                // Add to pending queue\n",
    "                pending_trans.push_back(trans);\n",
    "                \n",
    "                `uvm_info(\"MON\", $sformatf(\"Request collected: ID=%0h\", \n",
    "                         trans.id), UVM_HIGH)\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task monitor_responses();\n",
    "        pipelined_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            if (vif.resp_valid && vif.resp_ready) begin\n",
    "                // Find matching request\n",
    "                foreach (pending_trans[i]) begin\n",
    "                    if (pending_trans[i].id == vif.resp_id) begin\n",
    "                        trans = pending_trans[i];\n",
    "                        pending_trans.delete(i);\n",
    "                        break;\n",
    "                    end\n",
    "                end\n",
    "                \n",
    "                if (trans == null) begin\n",
    "                    `uvm_error(\"MON\", $sformatf(\"No matching request for response ID=%0h\", \n",
    "                              vif.resp_id))\n",
    "                    continue;\n",
    "                end\n",
    "                \n",
    "                // Complete transaction\n",
    "                trans.resp_data = vif.resp_data;\n",
    "                trans.status = vif.resp_status;\n",
    "                trans.resp_time = $time;\n",
    "                trans.latency = trans.resp_time - trans.req_time;\n",
    "                \n",
    "                `uvm_info(\"MON\", $sformatf(\"Transaction completed: %s\", \n",
    "                         trans.sprint()), UVM_HIGH)\n",
    "                \n",
    "                ap.write(trans);\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 4.3 Burst Transaction Monitoring\n",
    "\n",
    "```systemverilog\n",
    "class burst_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(burst_monitor)\n",
    "    \n",
    "    virtual burst_if vif;\n",
    "    uvm_analysis_port #(burst_transaction) ap;\n",
    "    \n",
    "    virtual task monitor_transactions();\n",
    "        burst_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            if (vif.start_burst) begin\n",
    "                trans = burst_transaction::type_id::create(\"trans\");\n",
    "                \n",
    "                // Collect burst header\n",
    "                trans.addr = vif.addr;\n",
    "                trans.length = vif.burst_length;\n",
    "                trans.burst_type = vif.burst_type;\n",
    "                trans.start_time = $time;\n",
    "                \n",
    "                // Collect data beats\n",
    "                collect_burst_data(trans);\n",
    "                \n",
    "                trans.end_time = $time;\n",
    "                ap.write(trans);\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task collect_burst_data(burst_transaction trans);\n",
    "        int beat_count = 0;\n",
    "        \n",
    "        trans.data = new[trans.length];\n",
    "        \n",
    "        while (beat_count < trans.length) begin\n",
    "            @(posedge vif.clk);\n",
    "            if (vif.data_valid) begin\n",
    "                trans.data[beat_count] = vif.data;\n",
    "                beat_count++;\n",
    "                \n",
    "                if (vif.data_error) begin\n",
    "                    trans.error_beats.push_back(beat_count - 1);\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 5. Analysis Ports and Exports {#analysis-ports}\n",
    "\n",
    "### 5.1 Basic Analysis Port Usage\n",
    "\n",
    "```systemverilog\n",
    "class monitor_with_analysis extends uvm_monitor;\n",
    "    `uvm_component_utils(monitor_with_analysis)\n",
    "    \n",
    "    // Multiple analysis ports for different purposes\n",
    "    uvm_analysis_port #(my_transaction) transaction_ap;\n",
    "    uvm_analysis_port #(my_transaction) coverage_ap;\n",
    "    uvm_analysis_port #(my_transaction) checker_ap;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        transaction_ap = new(\"transaction_ap\", this);\n",
    "        coverage_ap = new(\"coverage_ap\", this);\n",
    "        checker_ap = new(\"checker_ap\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            collect_transaction(trans);\n",
    "            \n",
    "            // Broadcast to all subscribers\n",
    "            transaction_ap.write(trans);\n",
    "            \n",
    "            // Send to coverage collector\n",
    "            if (trans.collect_coverage) begin\n",
    "                coverage_ap.write(trans);\n",
    "            end\n",
    "            \n",
    "            // Send to protocol checker\n",
    "            if (trans.enable_checking) begin\n",
    "                checker_ap.write(trans);\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 5.2 Filtered Analysis Ports\n",
    "\n",
    "```systemverilog\n",
    "class filtered_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(filtered_monitor)\n",
    "    \n",
    "    uvm_analysis_port #(read_transaction) read_ap;\n",
    "    uvm_analysis_port #(write_transaction) write_ap;\n",
    "    uvm_analysis_port #(my_transaction) all_trans_ap;\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            collect_transaction(trans);\n",
    "            \n",
    "            // Send to appropriate analysis port based on transaction type\n",
    "            case (trans.trans_type)\n",
    "                READ: begin\n",
    "                    read_transaction read_trans;\n",
    "                    $cast(read_trans, trans);\n",
    "                    read_ap.write(read_trans);\n",
    "                end\n",
    "                WRITE: begin\n",
    "                    write_transaction write_trans;\n",
    "                    $cast(write_trans, trans);\n",
    "                    write_ap.write(write_trans);\n",
    "                end\n",
    "            endcase\n",
    "            \n",
    "            // Always send to general port\n",
    "            all_trans_ap.write(trans);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 5.3 Analysis Export Implementation\n",
    "\n",
    "```systemverilog\n",
    "// Monitor that can be connected via exports\n",
    "class exportable_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(exportable_monitor)\n",
    "    \n",
    "    uvm_analysis_export #(stimulus_transaction) stimulus_export;\n",
    "    uvm_analysis_port #(response_transaction) response_ap;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        stimulus_export = new(\"stimulus_export\", this);\n",
    "        response_ap = new(\"response_ap\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        // Connect export to internal analysis imp\n",
    "        stimulus_export.connect(stimulus_analysis_imp);\n",
    "    endfunction\n",
    "    \n",
    "    // Analysis implementation for receiving stimulus\n",
    "    uvm_analysis_imp #(stimulus_transaction, exportable_monitor) stimulus_analysis_imp;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        stimulus_analysis_imp = new(\"stimulus_analysis_imp\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void write(stimulus_transaction trans);\n",
    "        // Process received stimulus and generate response\n",
    "        response_transaction resp = generate_response(trans);\n",
    "        response_ap.write(resp);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 6. Coverage Collection {#coverage}\n",
    "\n",
    "### 6.1 Embedded Coverage in Monitor\n",
    "\n",
    "```systemverilog\n",
    "class coverage_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(coverage_monitor)\n",
    "    \n",
    "    virtual my_interface vif;\n",
    "    uvm_analysis_port #(my_transaction) ap;\n",
    "    \n",
    "    // Coverage groups\n",
    "    covergroup transaction_cg;\n",
    "        addr_cp: coverpoint current_trans.addr {\n",
    "            bins low_addr = {[0:255]};\n",
    "            bins mid_addr = {[256:511]};\n",
    "            bins high_addr = {[512:1023]};\n",
    "        }\n",
    "        \n",
    "        cmd_cp: coverpoint current_trans.cmd {\n",
    "            bins read_cmd = {READ};\n",
    "            bins write_cmd = {WRITE};\n",
    "            bins nop_cmd = {NOP};\n",
    "        }\n",
    "        \n",
    "        size_cp: coverpoint current_trans.size {\n",
    "            bins byte_size = {1};\n",
    "            bins word_size = {4};\n",
    "            bins dword_size = {8};\n",
    "        }\n",
    "        \n",
    "        // Cross coverage\n",
    "        addr_cmd_cross: cross addr_cp, cmd_cp;\n",
    "        \n",
    "        option.per_instance = 1;\n",
    "    endgroup\n",
    "    \n",
    "    covergroup protocol_cg @(posedge vif.clk);\n",
    "        valid_ready_cp: coverpoint {vif.valid, vif.ready} {\n",
    "            bins valid_not_ready = {2'b10};\n",
    "            bins valid_and_ready = {2'b11};\n",
    "            bins not_valid = {2'b0x};\n",
    "        }\n",
    "        \n",
    "        back_to_back: coverpoint vif.valid {\n",
    "            bins back_to_back_valid = (1 => 1);\n",
    "        }\n",
    "    endgroup\n",
    "    \n",
    "    my_transaction current_trans;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        ap = new(\"ap\", this);\n",
    "        transaction_cg = new();\n",
    "        protocol_cg = new();\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        forever begin\n",
    "            collect_transaction(current_trans);\n",
    "            \n",
    "            // Sample transaction coverage\n",
    "            transaction_cg.sample();\n",
    "            \n",
    "            ap.write(current_trans);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual function void report_phase(uvm_phase phase);\n",
    "        `uvm_info(\"COV\", $sformatf(\"Transaction coverage: %0.2f%%\", \n",
    "                 transaction_cg.get_coverage()), UVM_LOW)\n",
    "        `uvm_info(\"COV\", $sformatf(\"Protocol coverage: %0.2f%%\", \n",
    "                 protocol_cg.get_coverage()), UVM_LOW)\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 6.2 Separate Coverage Collector\n",
    "\n",
    "```systemverilog\n",
    "class coverage_collector extends uvm_subscriber #(my_transaction);\n",
    "    `uvm_component_utils(coverage_collector)\n",
    "    \n",
    "    covergroup functional_cg;\n",
    "        addr_cp: coverpoint trans.addr {\n",
    "            bins addr_ranges[] = {[0:63], [64:127], [128:255]};\n",
    "        }\n",
    "        \n",
    "        data_cp: coverpoint trans.data {\n",
    "            bins data_patterns[] = {32'h00000000, 32'hFFFFFFFF, 32'hAAAAAAAA};\n",
    "        }\n",
    "        \n",
    "        latency_cp: coverpoint trans.latency {\n",
    "            bins low_latency = {[1:5]};\n",
    "            bins med_latency = {[6:15]};\n",
    "            bins high_latency = {[16:50]};\n",
    "        }\n",
    "    endgroup\n",
    "    \n",
    "    my_transaction trans;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        functional_cg = new();\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void write(my_transaction t);\n",
    "        trans = t;\n",
    "        functional_cg.sample();\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 6.3 Temporal Coverage\n",
    "\n",
    "```systemverilog\n",
    "class temporal_coverage_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(temporal_coverage_monitor)\n",
    "    \n",
    "    // Sequence tracking\n",
    "    typedef enum {IDLE, REQ, WAIT, RESP} state_t;\n",
    "    state_t current_state = IDLE;\n",
    "    \n",
    "    covergroup sequence_cg @(posedge vif.clk);\n",
    "        state_cp: coverpoint current_state;\n",
    "        \n",
    "        state_transition: coverpoint current_state {\n",
    "            bins idle_to_req = (IDLE => REQ);\n",
    "            bins req_to_wait = (REQ => WAIT);\n",
    "            bins wait_to_resp = (WAIT => RESP);\n",
    "            bins resp_to_idle = (RESP => IDLE);\n",
    "            \n",
    "            // Invalid transitions\n",
    "            illegal_bins invalid = (IDLE => WAIT), (IDLE => RESP), \n",
    "                                  (REQ => IDLE), (WAIT => REQ);\n",
    "        }\n",
    "        \n",
    "        option.per_instance = 1;\n",
    "    endgroup\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        sequence_cg = new();\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            update_state();\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual function void update_state();\n",
    "        case (current_state)\n",
    "            IDLE: if (vif.req_valid) current_state = REQ;\n",
    "            REQ: if (vif.req_ready) current_state = WAIT;\n",
    "            WAIT: if (vif.resp_valid) current_state = RESP;\n",
    "            RESP: if (vif.resp_ready) current_state = IDLE;\n",
    "        endcase\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 7. Protocol Checking {#protocol-checking}\n",
    "\n",
    "### 7.1 Basic Protocol Assertions\n",
    "\n",
    "```systemverilog\n",
    "class protocol_checker_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(protocol_checker_monitor)\n",
    "    \n",
    "    virtual my_interface vif;\n",
    "    uvm_analysis_port #(my_transaction) ap;\n",
    "    \n",
    "    // Protocol checking flags\n",
    "    bit enable_protocol_checks = 1;\n",
    "    bit enable_timing_checks = 1;\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        fork\n",
    "            monitor_transactions();\n",
    "            if (enable_protocol_checks) protocol_checks();\n",
    "            if (enable_timing_checks) timing_checks();\n",
    "        join\n",
    "    endtask\n",
    "    \n",
    "    virtual task protocol_checks();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            // Check: Valid should not be X or Z\n",
    "            if (vif.valid === 1'bx || vif.valid === 1'bz) begin\n",
    "                `uvm_error(\"PROTOCOL\", \"Valid signal is X or Z\")\n",
    "            end\n",
    "            \n",
    "            // Check: When valid is asserted, data should be stable\n",
    "            if (vif.valid && !vif.ready) begin\n",
    "                @(posedge vif.clk);\n",
    "                if (vif.valid) begin\n",
    "                    assert (vif.data === $past(vif.data)) else\n",
    "                        `uvm_error(\"PROTOCOL\", \"Data changed while valid and not ready\")\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            // Check: Ready should not be asserted when valid is low\n",
    "            if (!vif.valid && vif.ready) begin\n",
    "                `uvm_warning(\"PROTOCOL\", \"Ready asserted when valid is low\")\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task timing_checks();\n",
    "        int valid_assert_time;\n",
    "        \n",
    "        forever begin\n",
    "            @(posedge vif.valid);\n",
    "            valid_assert_time = $time;\n",
    "            \n",
    "            // Check maximum response time\n",
    "            fork\n",
    "                begin\n",
    "                    @(posedge vif.ready);\n",
    "                    int response_time = $time - valid_assert_time;\n",
    "                    if (response_time > MAX_RESPONSE_TIME) begin\n",
    "                        `uvm_error(\"TIMING\", $sformatf(\n",
    "                            \"Response time %0d exceeds maximum %0d\", \n",
    "                            response_time, MAX_RESPONSE_TIME))\n",
    "                    end\n",
    "                end\n",
    "                begin\n",
    "                    #MAX_RESPONSE_TIME;\n",
    "                    if (vif.valid && !vif.ready) begin\n",
    "                        `uvm_error(\"TIMING\", \"Ready timeout\")\n",
    "                    end\n",
    "                end\n",
    "            join_any\n",
    "            disable fork;\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 7.2 Advanced Protocol Checking\n",
    "\n",
    "```systemverilog\n",
    "class advanced_protocol_checker extends uvm_monitor;\n",
    "    `uvm_component_utils(advanced_protocol_checker)\n",
    "    \n",
    "    // Transaction tracking\n",
    "    my_transaction outstanding_trans[$];\n",
    "    int max_outstanding = 8;\n",
    "    \n",
    "    // Protocol state tracking\n",
    "    typedef enum {RESET, IDLE, ACTIVE, ERROR} protocol_state_t;\n",
    "    protocol_state_t current_state = RESET;\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        fork\n",
    "            monitor_transactions();\n",
    "            check_outstanding_limit();\n",
    "            check_protocol_state();\n",
    "            check_data_integrity();\n",
    "        join\n",
    "    endtask\n",
    "    \n",
    "    virtual task check_outstanding_limit();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            if (outstanding_trans.size() > max_outstanding) begin\n",
    "                `uvm_error(\"PROTOCOL\", $sformatf(\n",
    "                    \"Too many outstanding transactions: %0d > %0d\",\n",
    "                    outstanding_trans.size(), max_outstanding))\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task check_protocol_state();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            case (current_state)\n",
    "                RESET: begin\n",
    "                    if (!vif.reset_n) begin\n",
    "                        // Check all signals are in reset state\n",
    "                        if (vif.valid !== 1'b0) begin\n",
    "                            `uvm_error(\"PROTOCOL\", \"Valid not low during reset\")\n",
    "                        end\n",
    "                    end else begin\n",
    "                        current_state = IDLE;\n",
    "                    end\n",
    "                end\n",
    "                \n",
    "                IDLE: begin\n",
    "                    if (vif.valid) current_state = ACTIVE;\n",
    "                end\n",
    "                \n",
    "                ACTIVE: begin\n",
    "                    if (vif.error) begin\n",
    "                        current_state = ERROR;\n",
    "                        `uvm_error(\"PROTOCOL\", \"Protocol error detected\")\n",
    "                    end else if (!vif.valid) begin\n",
    "                        current_state = IDLE;\n",
    "                    end\n",
    "                end\n",
    "                \n",
    "                ERROR: begin\n",
    "                    // Recovery mechanism\n",
    "                    if (vif.error_clear) begin\n",
    "                        current_state = IDLE;\n",
    "                        `uvm_info(\"PROTOCOL\", \"Error state cleared\", UVM_LOW)\n",
    "                    end\n",
    "                end\n",
    "            endcase\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task check_data_integrity();\n",
    "        forever begin\n",
    "            my_transaction trans;\n",
    "            \n",
    "            // Wait for transaction completion\n",
    "            wait_for_transaction(trans);\n",
    "            \n",
    "            // Verify checksums, parity, etc.\n",
    "            if (!verify_data_integrity(trans)) begin\n",
    "                `uvm_error(\"DATA\", $sformatf(\n",
    "                    \"Data integrity check failed for transaction: %s\",\n",
    "                    trans.sprint()))\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual function bit verify_data_integrity(my_transaction trans);\n",
    "        // Implement specific integrity checks\n",
    "        bit [7:0] calculated_checksum = 0;\n",
    "        \n",
    "        foreach (trans.data[i]) begin\n",
    "            calculated_checksum ^= trans.data[i];\n",
    "        end\n",
    "        \n",
    "        return (calculated_checksum == trans.checksum);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 7.3 Sequence-Based Protocol Checking\n",
    "\n",
    "```systemverilog\n",
    "class sequence_protocol_checker extends uvm_monitor;\n",
    "    `uvm_component_utils(sequence_protocol_checker)\n",
    "    \n",
    "    // Expected sequence patterns\n",
    "    typedef enum {CMD_IDLE, CMD_SETUP, CMD_EXECUTE, CMD_COMPLETE} cmd_phase_t;\n",
    "    cmd_phase_t expected_phase = CMD_IDLE;\n",
    "    \n",
    "    // Sequence tracking\n",
    "    my_transaction current_sequence[$];\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        fork\n",
    "            monitor_command_sequence();\n",
    "            check_sequence_validity();\n",
    "        join\n",
    "    endtask\n",
    "    \n",
    "    virtual task monitor_command_sequence();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            case (expected_phase)\n",
    "                CMD_IDLE: begin\n",
    "                    if (vif.cmd_start) begin\n",
    "                        expected_phase = CMD_SETUP;\n",
    "                        `uvm_info(\"SEQ\", \"Command sequence started\", UVM_DEBUG)\n",
    "                    end\n",
    "                end\n",
    "                \n",
    "                CMD_SETUP: begin\n",
    "                    if (vif.setup_complete) begin\n",
    "                        expected_phase = CMD_EXECUTE;\n",
    "                    end else if (vif.cmd_abort) begin\n",
    "                        expected_phase = CMD_IDLE;\n",
    "                        `uvm_info(\"SEQ\", \"Command sequence aborted\", UVM_DEBUG)\n",
    "                    end\n",
    "                end\n",
    "                \n",
    "                CMD_EXECUTE: begin\n",
    "                    if (vif.execute_done) begin\n",
    "                        expected_phase = CMD_COMPLETE;\n",
    "                    end\n",
    "                end\n",
    "                \n",
    "                CMD_COMPLETE: begin\n",
    "                    if (vif.cmd_ack) begin\n",
    "                        expected_phase = CMD_IDLE;\n",
    "                        `uvm_info(\"SEQ\", \"Command sequence completed\", UVM_DEBUG)\n",
    "                    end\n",
    "                end\n",
    "            endcase\n",
    "            \n",
    "            // Check for invalid state transitions\n",
    "            check_invalid_transitions();\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual function void check_invalid_transitions();\n",
    "        // Check for signals that shouldn't be asserted in current phase\n",
    "        case (expected_phase)\n",
    "            CMD_IDLE: begin\n",
    "                if (vif.setup_complete || vif.execute_done || vif.cmd_ack) begin\n",
    "                    `uvm_error(\"SEQ\", $sformatf(\n",
    "                        \"Invalid signal asserted in IDLE phase: setup_complete=%b, execute_done=%b, cmd_ack=%b\",\n",
    "                        vif.setup_complete, vif.execute_done, vif.cmd_ack))\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            CMD_SETUP: begin\n",
    "                if (vif.execute_done || vif.cmd_ack) begin\n",
    "                    `uvm_error(\"SEQ\", \"Invalid signal asserted in SETUP phase\")\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            // Add more phase-specific checks...\n",
    "        endcase\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 8. Advanced Monitor Techniques {#advanced}\n",
    "\n",
    "### 8.1 Multi-Channel Monitor\n",
    "\n",
    "```systemverilog\n",
    "class multi_channel_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(multi_channel_monitor)\n",
    "    \n",
    "    parameter int NUM_CHANNELS = 4;\n",
    "    \n",
    "    virtual multi_channel_if vif;\n",
    "    uvm_analysis_port #(channel_transaction) ap[NUM_CHANNELS];\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        foreach (ap[i]) begin\n",
    "            ap[i] = new($sformatf(\"ap_%0d\", i), this);\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        // Fork monitoring tasks for each channel\n",
    "        for (int i = 0; i < NUM_CHANNELS; i++) begin\n",
    "            fork\n",
    "                automatic int ch = i;\n",
    "                monitor_channel(ch);\n",
    "            join_none\n",
    "        end\n",
    "        wait fork;\n",
    "    endtask\n",
    "    \n",
    "    virtual task monitor_channel(int channel);\n",
    "        channel_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            if (vif.valid[channel] && vif.ready[channel]) begin\n",
    "                trans = channel_transaction::type_id::create($sformatf(\"ch%0d_trans\", channel));\n",
    "                \n",
    "                // Collect channel-specific data\n",
    "                trans.channel_id = channel;\n",
    "                trans.data = vif.data[channel];\n",
    "                trans.addr = vif.addr[channel];\n",
    "                trans.timestamp = $time;\n",
    "                \n",
    "                `uvm_info(\"MON\", $sformatf(\"Channel %0d transaction: %s\", \n",
    "                         channel, trans.sprint()), UVM_HIGH)\n",
    "                \n",
    "                ap[channel].write(trans);\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 8.2 Hierarchical Monitor\n",
    "\n",
    "```systemverilog\n",
    "class hierarchical_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(hierarchical_monitor)\n",
    "    \n",
    "    // Sub-monitors for different protocol layers\n",
    "    physical_layer_monitor phy_mon;\n",
    "    data_link_monitor dl_mon;\n",
    "    network_layer_monitor net_mon;\n",
    "    \n",
    "    // Analysis ports for each layer\n",
    "    uvm_analysis_port #(phy_transaction) phy_ap;\n",
    "    uvm_analysis_port #(dl_transaction) dl_ap;\n",
    "    uvm_analysis_port #(net_transaction) net_ap;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        phy_ap = new(\"phy_ap\", this);\n",
    "        dl_ap = new(\"dl_ap\", this);\n",
    "        net_ap = new(\"net_ap\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        phy_mon = physical_layer_monitor::type_id::create(\"phy_mon\", this);\n",
    "        dl_mon = data_link_monitor::type_id::create(\"dl_mon\", this);\n",
    "        net_mon = network_layer_monitor::type_id::create(\"net_mon\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Connect sub-monitors\n",
    "        phy_mon.ap.connect(phy_ap);\n",
    "        dl_mon.ap.connect(dl_ap);\n",
    "        net_mon.ap.connect(net_ap);\n",
    "        \n",
    "        // Connect between layers\n",
    "        phy_mon.ap.connect(dl_mon.phy_export);\n",
    "        dl_mon.ap.connect(net_mon.dl_export);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 8.3 Performance Monitoring\n",
    "\n",
    "```systemverilog\n",
    "class performance_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(performance_monitor)\n",
    "    \n",
    "    // Performance metrics\n",
    "    int transaction_count = 0;\n",
    "    int error_count = 0;\n",
    "    real total_latency = 0;\n",
    "    real max_latency = 0;\n",
    "    real min_latency = 1000000;\n",
    "    \n",
    "    // Throughput measurement\n",
    "    int bytes_transferred = 0;\n",
    "    time measurement_start_time;\n",
    "    time measurement_window = 1000000; // 1ms window\n",
    "    \n",
    "    // Bandwidth utilization\n",
    "    real utilization_sum = 0;\n",
    "    int utilization_samples = 0;\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        measurement_start_time = $time;\n",
    "        \n",
    "        fork\n",
    "            monitor_transactions();\n",
    "            measure_utilization();\n",
    "            periodic_reporting();\n",
    "        join\n",
    "    endtask\n",
    "    \n",
    "    virtual task monitor_transactions();\n",
    "        my_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            collect_transaction(trans);\n",
    "            \n",
    "            // Update counters\n",
    "            transaction_count++;\n",
    "            if (trans.status == ERROR) error_count++;\n",
    "            \n",
    "            // Update latency statistics\n",
    "            total_latency += trans.latency;\n",
    "            if (trans.latency > max_latency) max_latency = trans.latency;\n",
    "            if (trans.latency < min_latency) min_latency = trans.latency;\n",
    "            \n",
    "            // Update throughput\n",
    "            bytes_transferred += trans.data_size;\n",
    "            \n",
    "            ap.write(trans);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task measure_utilization();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            // Calculate bus utilization\n",
    "            real current_util = 0;\n",
    "            if (vif.valid && vif.ready) begin\n",
    "                current_util = 100.0; // 100% utilized\n",
    "            end else if (vif.valid && !vif.ready) begin\n",
    "                current_util = 50.0; // 50% - waiting for ready\n",
    "            end\n",
    "            // else 0% - idle\n",
    "            \n",
    "            utilization_sum += current_util;\n",
    "            utilization_samples++;\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task periodic_reporting();\n",
    "        forever begin\n",
    "            #measurement_window;\n",
    "            \n",
    "            time elapsed = $time - measurement_start_time;\n",
    "            real throughput = (bytes_transferred * 8.0) / (elapsed / 1000000.0); // Mbps\n",
    "            real avg_latency = total_latency / transaction_count;\n",
    "            real error_rate = (real'(error_count) / real'(transaction_count)) * 100.0;\n",
    "            real avg_utilization = utilization_sum / utilization_samples;\n",
    "            \n",
    "            `uvm_info(\"PERF\", $sformatf(\n",
    "                \"Performance Report:\\n\" +\n",
    "                \"  Transactions: %0d\\n\" +\n",
    "                \"  Throughput: %0.2f Mbps\\n\" +\n",
    "                \"  Avg Latency: %0.2f ns\\n\" +\n",
    "                \"  Max Latency: %0.2f ns\\n\" +\n",
    "                \"  Min Latency: %0.2f ns\\n\" +\n",
    "                \"  Error Rate: %0.2f%%\\n\" +\n",
    "                \"  Utilization: %0.2f%%\",\n",
    "                transaction_count, throughput, avg_latency, \n",
    "                max_latency, min_latency, error_rate, avg_utilization), UVM_LOW)\n",
    "            \n",
    "            // Reset for next window\n",
    "            reset_counters();\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual function void reset_counters();\n",
    "        transaction_count = 0;\n",
    "        error_count = 0;\n",
    "        total_latency = 0;\n",
    "        max_latency = 0;\n",
    "        min_latency = 1000000;\n",
    "        bytes_transferred = 0;\n",
    "        utilization_sum = 0;\n",
    "        utilization_samples = 0;\n",
    "        measurement_start_time = $time;\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 9. Best Practices {#best-practices}\n",
    "\n",
    "### 9.1 Monitor Design Guidelines\n",
    "\n",
    "#### Clean Transaction Reconstruction\n",
    "```systemverilog\n",
    "class well_designed_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(well_designed_monitor)\n",
    "    \n",
    "    // Separate collection and analysis\n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        fork\n",
    "            collect_and_reconstruct();\n",
    "            analyze_transactions();\n",
    "        join\n",
    "    endtask\n",
    "    \n",
    "    virtual task collect_and_reconstruct();\n",
    "        my_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            // Wait for transaction start\n",
    "            wait_for_start_condition();\n",
    "            \n",
    "            // Create transaction\n",
    "            trans = my_transaction::type_id::create(\"trans\");\n",
    "            \n",
    "            // Collect all phases\n",
    "            collect_address_phase(trans);\n",
    "            collect_data_phase(trans);\n",
    "            collect_response_phase(trans);\n",
    "            \n",
    "            // Validate transaction\n",
    "            if (validate_transaction(trans)) begin\n",
    "                transaction_queue.push_back(trans);\n",
    "            end else begin\n",
    "                `uvm_error(\"MON\", \"Invalid transaction detected\")\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task analyze_transactions();\n",
    "        my_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            wait (transaction_queue.size() > 0);\n",
    "            trans = transaction_queue.pop_front();\n",
    "            \n",
    "            // Add metadata\n",
    "            trans.collection_time = $time;\n",
    "            trans.monitor_id = get_full_name();\n",
    "            \n",
    "            // Send to analysis\n",
    "            ap.write(trans);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual function bit validate_transaction(my_transaction trans);\n",
    "        // Implement transaction validation logic\n",
    "        if (trans.addr == 0 && trans.cmd == WRITE) begin\n",
    "            `uvm_warning(\"MON\", \"Write to address 0 detected\")\n",
    "        end\n",
    "        \n",
    "        // Check for protocol violations\n",
    "        return check_protocol_compliance(trans);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Configurable Monitoring\n",
    "```systemverilog\n",
    "class configurable_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(configurable_monitor)\n",
    "    \n",
    "    // Configuration parameters\n",
    "    bit enable_checking = 1;\n",
    "    bit enable_coverage = 1;\n",
    "    bit enable_performance = 0;\n",
    "    int verbosity_level = UVM_MEDIUM;\n",
    "    \n",
    "    // Protocol-specific configurations\n",
    "    int max_burst_length = 16;\n",
    "    int timeout_cycles = 1000;\n",
    "    bit strict_ordering = 0;\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Get configuration from config DB\n",
    "        uvm_config_db#(bit)::get(this, \"\", \"enable_checking\", enable_checking);\n",
    "        uvm_config_db#(bit)::get(this, \"\", \"enable_coverage\", enable_coverage);\n",
    "        uvm_config_db#(int)::get(this, \"\", \"verbosity_level\", verbosity_level);\n",
    "        uvm_config_db#(int)::get(this, \"\", \"max_burst_length\", max_burst_length);\n",
    "        uvm_config_db#(int)::get(this, \"\", \"timeout_cycles\", timeout_cycles);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        fork\n",
    "            monitor_transactions();\n",
    "            if (enable_checking) protocol_checking();\n",
    "            if (enable_performance) performance_monitoring();\n",
    "        join\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 9.2 Error Handling and Recovery\n",
    "\n",
    "```systemverilog\n",
    "class robust_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(robust_monitor)\n",
    "    \n",
    "    // Error recovery mechanisms\n",
    "    int consecutive_errors = 0;\n",
    "    int max_consecutive_errors = 5;\n",
    "    bit recovery_mode = 0;\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        forever begin\n",
    "            fork : monitor_block\n",
    "                begin\n",
    "                    monitor_transactions();\n",
    "                end\n",
    "                begin\n",
    "                    monitor_errors();\n",
    "                end\n",
    "            join_any\n",
    "            disable fork;\n",
    "            \n",
    "            // Handle recovery if needed\n",
    "            if (recovery_mode) begin\n",
    "                recover_from_error();\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task monitor_errors();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            if (vif.error_detected) begin\n",
    "                consecutive_errors++;\n",
    "                \n",
    "                `uvm_error(\"MON\", $sformatf(\n",
    "                    \"Protocol error detected (consecutive: %0d)\", \n",
    "                    consecutive_errors))\n",
    "                \n",
    "                if (consecutive_errors >= max_consecutive_errors) begin\n",
    "                    `uvm_fatal(\"MON\", \"Too many consecutive errors - entering recovery mode\")\n",
    "                    recovery_mode = 1;\n",
    "                    return;\n",
    "                end\n",
    "            end else if (vif.transaction_complete) begin\n",
    "                // Reset error counter on successful transaction\n",
    "                consecutive_errors = 0;\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task recover_from_error();\n",
    "        `uvm_info(\"MON\", \"Entering error recovery mode\", UVM_LOW)\n",
    "        \n",
    "        // Wait for interface to stabilize\n",
    "        repeat (10) @(posedge vif.clk);\n",
    "        \n",
    "        // Clear error state\n",
    "        consecutive_errors = 0;\n",
    "        recovery_mode = 0;\n",
    "        \n",
    "        `uvm_info(\"MON\", \"Recovery complete - resuming normal operation\", UVM_LOW)\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 9.3 Debug and Traceability\n",
    "\n",
    "```systemverilog\n",
    "class debug_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(debug_monitor)\n",
    "    \n",
    "    // Debug features\n",
    "    bit enable_transaction_trace = 0;\n",
    "    bit enable_signal_dump = 0;\n",
    "    string trace_file_name = \"monitor_trace.log\";\n",
    "    \n",
    "    // Transaction tracking\n",
    "    int transaction_id = 0;\n",
    "    my_transaction active_transactions[int]; // ID -> transaction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        if (enable_transaction_trace) begin\n",
    "            open_trace_file();\n",
    "        end\n",
    "        \n",
    "        fork\n",
    "            monitor_transactions();\n",
    "            if (enable_signal_dump) dump_signals();\n",
    "        join\n",
    "    endtask\n",
    "    \n",
    "    virtual task monitor_transactions();\n",
    "        my_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            collect_transaction(trans);\n",
    "            \n",
    "            // Assign unique ID\n",
    "            trans.id = transaction_id++;\n",
    "            active_transactions[trans.id] = trans;\n",
    "            \n",
    "            // Trace transaction\n",
    "            if (enable_transaction_trace) begin\n",
    "                trace_transaction(trans);\n",
    "            end\n",
    "            \n",
    "            // Debug output\n",
    "            `uvm_info(\"DEBUG\", $sformatf(\n",
    "                \"Transaction %0d: %s\", trans.id, trans.sprint()), UVM_DEBUG)\n",
    "            \n",
    "            ap.write(trans);\n",
    "            \n",
    "            // Remove from active list when complete\n",
    "            active_transactions.delete(trans.id);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual function void trace_transaction(my_transaction trans);\n",
    "        int trace_file;\n",
    "        \n",
    "        trace_file = $fopen(trace_file_name, \"a\");\n",
    "        if (trace_file) begin\n",
    "            $fwrite(trace_file, \"[%0t] ID=%0d ADDR=0x%08x DATA=0x%08x CMD=%s\\n\",\n",
    "                   $time, trans.id, trans.addr, trans.data, trans.cmd.name());\n",
    "            $fclose(trace_file);\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    virtual task dump_signals();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            `uvm_info(\"SIGNALS\", $sformatf(\n",
    "                \"CLK=%0t VALID=%b READY=%b ADDR=0x%08x DATA=0x%08x\",\n",
    "                $time, vif.valid, vif.ready, vif.addr, vif.data), UVM_DEBUG)\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 10. Common Pitfalls {#pitfalls}\n",
    "\n",
    "### 10.1 Race Conditions\n",
    "\n",
    "```systemverilog\n",
    "// WRONG: Race condition susceptible\n",
    "class bad_monitor extends uvm_monitor;\n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        forever begin\n",
    "            @(vif.valid); // Can miss events!\n",
    "            if (vif.valid) begin\n",
    "                collect_transaction();\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "// CORRECT: Clock-based sampling\n",
    "class good_monitor extends uvm_monitor;\n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            if (vif.valid && vif.ready) begin\n",
    "                collect_transaction();\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 10.2 Memory Leaks\n",
    "\n",
    "```systemverilog\n",
    "// WRONG: Unbounded queue growth\n",
    "class leaky_monitor extends uvm_monitor;\n",
    "    my_transaction pending_trans[$];\n",
    "    \n",
    "    virtual task collect_responses();\n",
    "        // Queue grows indefinitely if responses are lost\n",
    "        pending_trans.push_back(trans);\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "// CORRECT: Bounded queue with cleanup\n",
    "class clean_monitor extends uvm_monitor;\n",
    "    my_transaction pending_trans[$];\n",
    "    int max_pending = 100;\n",
    "    \n",
    "    virtual task collect_responses();\n",
    "        if (pending_trans.size() >= max_pending) begin\n",
    "            `uvm_warning(\"MON\", \"Pending queue full - removing oldest\")\n",
    "            void'(pending_trans.pop_front());\n",
    "        end\n",
    "        pending_trans.push_back(trans);\n",
    "    endtask\n",
    "    \n",
    "    virtual task cleanup_stale_transactions();\n",
    "        forever begin\n",
    "            #CLEANUP_INTERVAL;\n",
    "            \n",
    "            foreach (pending_trans[i]) begin\n",
    "                if (($time - pending_trans[i].start_time) > STALE_TIMEOUT) begin\n",
    "                    `uvm_warning(\"MON\", $sformatf(\n",
    "                        \"Removing stale transaction ID=%0d\", \n",
    "                        pending_trans[i].id))\n",
    "                    pending_trans.delete(i);\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 10.3 Incorrect Transaction Boundaries\n",
    "\n",
    "```systemverilog\n",
    "// WRONG: Incorrect transaction boundary detection\n",
    "class boundary_error_monitor extends uvm_monitor;\n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            if (vif.valid) begin  // Wrong! May be middle of transaction\n",
    "                my_transaction trans = new();\n",
    "                trans.data = vif.data;\n",
    "                ap.write(trans);\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "// CORRECT: Proper transaction boundary detection\n",
    "class proper_boundary_monitor extends uvm_monitor;\n",
    "    typedef enum {IDLE, COLLECTING, COMPLETE} state_t;\n",
    "    state_t state = IDLE;\n",
    "    my_transaction current_trans;\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            case (state)\n",
    "                IDLE: begin\n",
    "                    if (vif.start_of_packet) begin\n",
    "                        current_trans = my_transaction::type_id::create(\"trans\");\n",
    "                        current_trans.start_time = $time;\n",
    "                        state = COLLECTING;\n",
    "                    end\n",
    "                end\n",
    "                \n",
    "                COLLECTING: begin\n",
    "                    if (vif.valid) begin\n",
    "                        current_trans.data.push_back(vif.data);\n",
    "                    end\n",
    "                    \n",
    "                    if (vif.end_of_packet) begin\n",
    "                        current_trans.end_time = $time;\n",
    "                        ap.write(current_trans);\n",
    "                        state = IDLE;\n",
    "                    end\n",
    "                end\n",
    "            endcase\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 10.4 Analysis Port Misuse\n",
    "\n",
    "```systemverilog\n",
    "// WRONG: Modifying transaction after broadcast\n",
    "class ap_misuse_monitor extends uvm_monitor;\n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_transaction trans = new();\n",
    "        \n",
    "        collect_transaction(trans);\n",
    "        ap.write(trans);\n",
    "        \n",
    "        // WRONG: Modifying after broadcast\n",
    "        trans.timestamp = $time;  // Affects all subscribers!\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "// CORRECT: Clone before modification\n",
    "class ap_correct_monitor extends uvm_monitor;\n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_transaction trans = new();\n",
    "        my_transaction cloned_trans;\n",
    "        \n",
    "        collect_transaction(trans);\n",
    "        \n",
    "        // Clone before any modifications\n",
    "        $cast(cloned_trans, trans.clone());\n",
    "        cloned_trans.timestamp = $time;\n",
    "        \n",
    "        ap.write(cloned_trans);\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## Summary\n",
    "\n",
    "The UVM Monitor is a critical component for observing and analyzing DUT behavior. Key takeaways:\n",
    "\n",
    "1. **Passive Observation**: Monitors never drive signals, only observe\n",
    "2. **Transaction Reconstruction**: Convert pin-level activity to transaction objects\n",
    "3. **Analysis Broadcasting**: Use analysis ports to distribute transaction data\n",
    "4. **Coverage Integration**: Embed functional and protocol coverage\n",
    "5. **Protocol Checking**: Implement assertions and protocol compliance checks\n",
    "6. **Error Handling**: Build robust error detection and recovery mechanisms\n",
    "7. **Performance Monitoring**: Track throughput, latency, and utilization metrics\n",
    "8. **Configurability**: Make monitors configurable for different test scenarios\n",
    "9. **Debug Support**: Provide tracing and debug capabilities\n",
    "10. **Avoid Pitfalls**: Watch for race conditions, memory leaks, and boundary issues\n",
    "\n",
    "A well-designed monitor provides comprehensive visibility into the DUT's behavior, enabling effective verification through coverage analysis, protocol checking, and performance measurement. The monitor serves as the foundation for building scoreboards, coverage collectors, and other analysis components in the UVM testbench hierarchy."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fbef385e",
   "metadata": {},
   "source": [
    "# Chapter 8: UVM Sequencer\n",
    "\n",
    "## Table of Contents\n",
    "1. [Introduction to UVM Sequencer](#introduction)\n",
    "2. [Sequencer Role in Testbench](#sequencer-role)\n",
    "3. [Sequence-Sequencer Communication](#sequence-sequencer-communication)\n",
    "4. [Built-in Sequences](#built-in-sequences)\n",
    "5. [Sequencer Arbitration](#sequencer-arbitration)\n",
    "6. [Virtual Sequencer Concepts](#virtual-sequencer)\n",
    "7. [Advanced Topics](#advanced-topics)\n",
    "8. [Best Practices](#best-practices)\n",
    "9. [Common Pitfalls](#common-pitfalls)\n",
    "10. [Summary](#summary)\n",
    "\n",
    "## Introduction to UVM Sequencer {#introduction}\n",
    "\n",
    "The UVM Sequencer is a critical component in the UVM testbench architecture that acts as a traffic controller between sequences and drivers. It manages the flow of sequence items from multiple sequences to a single driver, handling arbitration when multiple sequences compete for driver access.\n",
    "\n",
    "### Key Concepts\n",
    "- **Sequencer**: Manages sequence execution and item flow\n",
    "- **Sequence**: Generates stimulus (sequence items)\n",
    "- **Driver**: Consumes sequence items and drives them to DUT\n",
    "- **Arbitration**: Mechanism to handle multiple concurrent sequences\n",
    "\n",
    "## Sequencer Role in Testbench {#sequencer-role}\n",
    "\n",
    "### Primary Functions\n",
    "\n",
    "The sequencer serves several essential roles in a UVM testbench:\n",
    "\n",
    "1. **Traffic Management**: Controls the flow of sequence items from sequences to drivers\n",
    "2. **Arbitration**: Resolves conflicts when multiple sequences request driver access\n",
    "3. **Communication Hub**: Facilitates communication between sequences and drivers\n",
    "4. **Synchronization**: Manages timing and coordination of stimulus generation\n",
    "\n",
    "### Sequencer Architecture\n",
    "\n",
    "```systemverilog\n",
    "class my_sequencer extends uvm_sequencer #(my_transaction);\n",
    "    `uvm_component_utils(my_sequencer)\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    // Additional functionality can be added here\n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        // Custom configuration\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Connection to Agent\n",
    "\n",
    "```systemverilog\n",
    "class my_agent extends uvm_agent;\n",
    "    my_driver    driver;\n",
    "    my_monitor   monitor;\n",
    "    my_sequencer sequencer;\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        if (get_is_active() == UVM_ACTIVE) begin\n",
    "            // Connect driver to sequencer\n",
    "            driver.seq_item_port.connect(sequencer.seq_item_export);\n",
    "        end\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Sequencer Hierarchy\n",
    "\n",
    "In complex testbenches, sequencers can be organized hierarchically:\n",
    "\n",
    "```systemverilog\n",
    "// Low-level sequencer for specific interface\n",
    "class uart_sequencer extends uvm_sequencer #(uart_transaction);\n",
    "    `uvm_component_utils(uart_sequencer)\n",
    "    // Implementation\n",
    "endclass\n",
    "\n",
    "// High-level sequencer coordinating multiple interfaces\n",
    "class system_sequencer extends uvm_sequencer;\n",
    "    uart_sequencer uart_seqr;\n",
    "    spi_sequencer  spi_seqr;\n",
    "    i2c_sequencer  i2c_seqr;\n",
    "    \n",
    "    `uvm_component_utils(system_sequencer)\n",
    "    // Coordination logic\n",
    "endclass\n",
    "```\n",
    "\n",
    "## Sequence-Sequencer Communication {#sequence-sequencer-communication}\n",
    "\n",
    "### Communication Mechanism\n",
    "\n",
    "The sequence-sequencer communication follows a well-defined protocol:\n",
    "\n",
    "1. **Sequence Request**: Sequence requests access to sequencer\n",
    "2. **Grant Access**: Sequencer grants access based on arbitration\n",
    "3. **Item Transfer**: Sequence sends items to sequencer\n",
    "4. **Driver Handoff**: Sequencer forwards items to driver\n",
    "5. **Response Handling**: Optional response from driver back to sequence\n",
    "\n",
    "### TLM Communication\n",
    "\n",
    "```systemverilog\n",
    "class my_sequence extends uvm_sequence #(my_transaction);\n",
    "    `uvm_object_utils(my_sequence)\n",
    "    \n",
    "    virtual task body();\n",
    "        my_transaction req;\n",
    "        \n",
    "        // Start sequence item\n",
    "        req = my_transaction::type_id::create(\"req\");\n",
    "        \n",
    "        // Request sequencer access\n",
    "        start_item(req);\n",
    "        \n",
    "        // Randomize transaction\n",
    "        if (!req.randomize()) begin\n",
    "            `uvm_error(\"SEQ\", \"Randomization failed\")\n",
    "        end\n",
    "        \n",
    "        // Send to sequencer\n",
    "        finish_item(req);\n",
    "        \n",
    "        // Optional: Get response\n",
    "        get_response(rsp);\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Sequencer's Role in Communication\n",
    "\n",
    "```systemverilog\n",
    "// Inside sequencer - this is handled automatically by UVM\n",
    "// But understanding the flow is important\n",
    "\n",
    "virtual task get_next_item(output REQ req_item);\n",
    "    // Wait for sequence to provide item\n",
    "    seq_item_port.get_next_item(req_item);\n",
    "endtask\n",
    "\n",
    "virtual task item_done(input RSP rsp_item = null);\n",
    "    // Signal completion to sequence\n",
    "    seq_item_port.item_done(rsp_item);\n",
    "endtask\n",
    "```\n",
    "\n",
    "### Blocking vs Non-blocking Communication\n",
    "\n",
    "```systemverilog\n",
    "// Blocking communication (default)\n",
    "start_item(req);\n",
    "finish_item(req);\n",
    "\n",
    "// Non-blocking alternative\n",
    "start_item(req);\n",
    "// Other operations can happen here\n",
    "finish_item(req);\n",
    "\n",
    "// Try-next for non-blocking\n",
    "if (try_next_item(req)) begin\n",
    "    // Process item\n",
    "    item_done();\n",
    "end\n",
    "```\n",
    "\n",
    "## Built-in Sequences {#built-in-sequences}\n",
    "\n",
    "UVM provides several built-in sequence types that can be used directly or extended:\n",
    "\n",
    "### uvm_sequence\n",
    "\n",
    "The base class for all sequences:\n",
    "\n",
    "```systemverilog\n",
    "class basic_sequence extends uvm_sequence #(my_transaction);\n",
    "    `uvm_object_utils(basic_sequence)\n",
    "    \n",
    "    function new(string name = \"basic_sequence\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task body();\n",
    "        // Sequence implementation\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### uvm_random_sequence\n",
    "\n",
    "Generates random sequences of transactions:\n",
    "\n",
    "```systemverilog\n",
    "class random_test_sequence extends uvm_random_sequence #(my_transaction);\n",
    "    `uvm_object_utils(random_test_sequence)\n",
    "    \n",
    "    function new(string name = \"random_test_sequence\");\n",
    "        super.new(name);\n",
    "        // Set number of items to generate\n",
    "        max_random_count = 100;\n",
    "        min_random_count = 50;\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### uvm_exhaustive_sequence\n",
    "\n",
    "Systematically covers all possible combinations:\n",
    "\n",
    "```systemverilog\n",
    "class exhaustive_sequence extends uvm_exhaustive_sequence #(my_transaction);\n",
    "    `uvm_object_utils(exhaustive_sequence)\n",
    "    \n",
    "    function new(string name = \"exhaustive_sequence\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function my_transaction generate_item();\n",
    "        my_transaction item = my_transaction::type_id::create(\"item\");\n",
    "        // Define systematic generation logic\n",
    "        return item;\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Custom Sequence Library\n",
    "\n",
    "```systemverilog\n",
    "// Reset sequence\n",
    "class reset_sequence extends uvm_sequence #(my_transaction);\n",
    "    `uvm_object_utils(reset_sequence)\n",
    "    \n",
    "    virtual task body();\n",
    "        my_transaction reset_item;\n",
    "        reset_item = my_transaction::type_id::create(\"reset_item\");\n",
    "        \n",
    "        start_item(reset_item);\n",
    "        reset_item.cmd = RESET;\n",
    "        reset_item.duration = 100;\n",
    "        finish_item(reset_item);\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "// Configuration sequence\n",
    "class config_sequence extends uvm_sequence #(my_transaction);\n",
    "    rand bit [7:0] config_data;\n",
    "    `uvm_object_utils(config_sequence)\n",
    "    \n",
    "    virtual task body();\n",
    "        my_transaction cfg_item;\n",
    "        cfg_item = my_transaction::type_id::create(\"cfg_item\");\n",
    "        \n",
    "        start_item(cfg_item);\n",
    "        cfg_item.cmd = CONFIG;\n",
    "        cfg_item.data = config_data;\n",
    "        finish_item(cfg_item);\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## Sequencer Arbitration {#sequencer-arbitration}\n",
    "\n",
    "### Arbitration Concepts\n",
    "\n",
    "When multiple sequences compete for sequencer access, arbitration determines which sequence gets priority:\n",
    "\n",
    "```systemverilog\n",
    "// Arbitration types\n",
    "typedef enum {\n",
    "    SEQ_ARB_FIFO,      // First-in-first-out\n",
    "    SEQ_ARB_WEIGHTED,  // Weighted priority\n",
    "    SEQ_ARB_RANDOM,    // Random selection\n",
    "    SEQ_ARB_STRICT_FIFO, // Strict FIFO\n",
    "    SEQ_ARB_STRICT_RANDOM, // Strict random\n",
    "    SEQ_ARB_USER       // User-defined\n",
    "} uvm_sequencer_arb_mode;\n",
    "```\n",
    "\n",
    "### Setting Arbitration Mode\n",
    "\n",
    "```systemverilog\n",
    "class my_sequencer extends uvm_sequencer #(my_transaction);\n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        // Set arbitration mode\n",
    "        set_arbitration(SEQ_ARB_WEIGHTED);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Sequence Priorities\n",
    "\n",
    "```systemverilog\n",
    "// High priority sequence\n",
    "class high_priority_sequence extends uvm_sequence #(my_transaction);\n",
    "    function new(string name = \"high_priority_sequence\");\n",
    "        super.new(name);\n",
    "        set_priority(1000); // Higher number = higher priority\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Low priority sequence  \n",
    "class low_priority_sequence extends uvm_sequence #(my_transaction);\n",
    "    function new(string name = \"low_priority_sequence\");\n",
    "        super.new(name);\n",
    "        set_priority(100);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Advanced Arbitration Control\n",
    "\n",
    "```systemverilog\n",
    "// Custom arbitration in test\n",
    "class arbitration_test extends uvm_test;\n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        high_priority_sequence high_seq;\n",
    "        low_priority_sequence  low_seq;\n",
    "        \n",
    "        phase.raise_objection(this);\n",
    "        \n",
    "        // Start multiple sequences concurrently\n",
    "        fork\n",
    "            begin\n",
    "                high_seq = high_priority_sequence::type_id::create(\"high_seq\");\n",
    "                high_seq.start(env.agent.sequencer);\n",
    "            end\n",
    "            begin\n",
    "                low_seq = low_priority_sequence::type_id::create(\"low_seq\");\n",
    "                low_seq.start(env.agent.sequencer);\n",
    "            end\n",
    "        join\n",
    "        \n",
    "        phase.drop_objection(this);\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Lock and Grab Mechanisms\n",
    "\n",
    "```systemverilog\n",
    "class exclusive_sequence extends uvm_sequence #(my_transaction);\n",
    "    virtual task body();\n",
    "        // Lock sequencer for exclusive access\n",
    "        lock(m_sequencer);\n",
    "        \n",
    "        // Generate multiple items with guaranteed order\n",
    "        repeat(10) begin\n",
    "            my_transaction item;\n",
    "            item = my_transaction::type_id::create(\"item\");\n",
    "            start_item(item);\n",
    "            assert(item.randomize());\n",
    "            finish_item(item);\n",
    "        end\n",
    "        \n",
    "        // Release lock\n",
    "        unlock(m_sequencer);\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "class grab_sequence extends uvm_sequence #(my_transaction);\n",
    "    virtual task body();\n",
    "        // Grab higher priority than current sequence\n",
    "        grab(m_sequencer);\n",
    "        \n",
    "        // Execute urgent transaction\n",
    "        my_transaction urgent_item;\n",
    "        urgent_item = my_transaction::type_id::create(\"urgent_item\");\n",
    "        start_item(urgent_item);\n",
    "        urgent_item.cmd = URGENT;\n",
    "        finish_item(urgent_item);\n",
    "        \n",
    "        // Release grab\n",
    "        ungrab(m_sequencer);\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## Virtual Sequencer Concepts {#virtual-sequencer}\n",
    "\n",
    "### What is a Virtual Sequencer?\n",
    "\n",
    "A virtual sequencer coordinates multiple sequencers without being directly connected to a driver. It's used for:\n",
    "\n",
    "- Cross-interface synchronization\n",
    "- System-level stimulus coordination\n",
    "- Complex test scenarios requiring multiple agents\n",
    "\n",
    "### Virtual Sequencer Implementation\n",
    "\n",
    "```systemverilog\n",
    "class virtual_sequencer extends uvm_sequencer;\n",
    "    // References to actual sequencers\n",
    "    uart_sequencer uart_seqr;\n",
    "    spi_sequencer  spi_seqr;\n",
    "    i2c_sequencer  i2c_seqr;\n",
    "    \n",
    "    `uvm_component_utils(virtual_sequencer)\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Virtual Sequence\n",
    "\n",
    "```systemverilog\n",
    "class virtual_sequence extends uvm_sequence;\n",
    "    // Declare sequencer type\n",
    "    `uvm_declare_p_sequencer(virtual_sequencer)\n",
    "    \n",
    "    `uvm_object_utils(virtual_sequence)\n",
    "    \n",
    "    virtual task body();\n",
    "        uart_config_sequence uart_cfg;\n",
    "        spi_data_sequence    spi_data;\n",
    "        i2c_status_sequence  i2c_status;\n",
    "        \n",
    "        // Coordinate multiple interfaces\n",
    "        fork\n",
    "            begin\n",
    "                uart_cfg = uart_config_sequence::type_id::create(\"uart_cfg\");\n",
    "                uart_cfg.start(p_sequencer.uart_seqr);\n",
    "            end\n",
    "            begin\n",
    "                #100; // Wait for UART config\n",
    "                spi_data = spi_data_sequence::type_id::create(\"spi_data\");\n",
    "                spi_data.start(p_sequencer.spi_seqr);\n",
    "            end\n",
    "            begin\n",
    "                #200; // Wait for SPI data\n",
    "                i2c_status = i2c_status_sequence::type_id::create(\"i2c_status\");\n",
    "                i2c_status.start(p_sequencer.i2c_seqr);\n",
    "            end\n",
    "        join\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Connecting Virtual Sequencer\n",
    "\n",
    "```systemverilog\n",
    "class virtual_sequencer_env extends uvm_env;\n",
    "    uart_agent      uart_agt;\n",
    "    spi_agent       spi_agt;\n",
    "    i2c_agent       i2c_agt;\n",
    "    virtual_sequencer virt_seqr;\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Connect virtual sequencer to actual sequencers\n",
    "        virt_seqr.uart_seqr = uart_agt.sequencer;\n",
    "        virt_seqr.spi_seqr  = spi_agt.sequencer;\n",
    "        virt_seqr.i2c_seqr  = i2c_agt.sequencer;\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Advanced Virtual Sequencer Patterns\n",
    "\n",
    "```systemverilog\n",
    "// Hierarchical virtual sequence\n",
    "class system_level_sequence extends uvm_sequence;\n",
    "    `uvm_declare_p_sequencer(virtual_sequencer)\n",
    "    \n",
    "    virtual task body();\n",
    "        // Phase 1: Initialization\n",
    "        fork\n",
    "            init_uart();\n",
    "            init_spi();\n",
    "            init_i2c();\n",
    "        join\n",
    "        \n",
    "        // Phase 2: Main operation\n",
    "        fork\n",
    "            main_data_flow();\n",
    "            monitor_status();\n",
    "        join\n",
    "        \n",
    "        // Phase 3: Cleanup\n",
    "        cleanup_sequence();\n",
    "    endtask\n",
    "    \n",
    "    virtual task init_uart();\n",
    "        uart_init_sequence uart_init;\n",
    "        uart_init = uart_init_sequence::type_id::create(\"uart_init\");\n",
    "        uart_init.start(p_sequencer.uart_seqr);\n",
    "    endtask\n",
    "    \n",
    "    virtual task main_data_flow();\n",
    "        // Complex multi-interface data flow\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## Advanced Topics {#advanced-topics}\n",
    "\n",
    "### Sequence Randomization Control\n",
    "\n",
    "```systemverilog\n",
    "class controlled_random_sequence extends uvm_sequence #(my_transaction);\n",
    "    // Constraints for sequence behavior\n",
    "    constraint valid_length { num_items inside {[10:50]}; }\n",
    "    \n",
    "    rand int num_items;\n",
    "    rand bit enable_errors;\n",
    "    \n",
    "    virtual task body();\n",
    "        repeat(num_items) begin\n",
    "            my_transaction item;\n",
    "            item = my_transaction::type_id::create(\"item\");\n",
    "            start_item(item);\n",
    "            \n",
    "            // Apply sequence-level constraints\n",
    "            if (!enable_errors) begin\n",
    "                item.error_inject.constraint_mode(0);\n",
    "            end\n",
    "            \n",
    "            assert(item.randomize());\n",
    "            finish_item(item);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Sequence Callbacks\n",
    "\n",
    "```systemverilog\n",
    "class sequence_callback extends uvm_sequence_callback;\n",
    "    virtual function void pre_do(uvm_sequence_item item, \n",
    "                                uvm_sequence sequence);\n",
    "        `uvm_info(\"CB\", $sformatf(\"Pre-do: %s\", item.get_name()), UVM_LOW)\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void post_do(uvm_sequence_item item, \n",
    "                                 uvm_sequence sequence);\n",
    "        `uvm_info(\"CB\", $sformatf(\"Post-do: %s\", item.get_name()), UVM_LOW)\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Using callbacks\n",
    "class monitored_sequence extends uvm_sequence #(my_transaction);\n",
    "    virtual task body();\n",
    "        sequence_callback cb = new();\n",
    "        uvm_sequence_callback::add(this, cb);\n",
    "        \n",
    "        // Normal sequence execution\n",
    "        // Callbacks will be triggered automatically\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Response Handling\n",
    "\n",
    "```systemverilog\n",
    "class response_sequence extends uvm_sequence #(my_transaction);\n",
    "    virtual task body();\n",
    "        my_transaction req, rsp;\n",
    "        \n",
    "        req = my_transaction::type_id::create(\"req\");\n",
    "        start_item(req);\n",
    "        assert(req.randomize());\n",
    "        finish_item(req);\n",
    "        \n",
    "        // Get response from driver\n",
    "        get_response(rsp);\n",
    "        \n",
    "        // Process response\n",
    "        if (rsp.status == ERROR) begin\n",
    "            `uvm_error(\"SEQ\", \"Transaction failed\")\n",
    "        end else begin\n",
    "            `uvm_info(\"SEQ\", \"Transaction successful\", UVM_LOW)\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## Best Practices {#best-practices}\n",
    "\n",
    "### Sequencer Design Guidelines\n",
    "\n",
    "1. **Keep Sequencers Simple**: Avoid complex logic in sequencers\n",
    "2. **Use Virtual Sequencers**: For multi-agent coordination\n",
    "3. **Proper Arbitration**: Choose appropriate arbitration modes\n",
    "4. **Resource Management**: Proper use of lock/grab mechanisms\n",
    "\n",
    "### Sequence Organization\n",
    "\n",
    "```systemverilog\n",
    "// Organize sequences by functionality\n",
    "package my_sequence_pkg;\n",
    "    // Basic sequences\n",
    "    class reset_sequence extends uvm_sequence #(my_transaction);\n",
    "        // Implementation\n",
    "    endclass\n",
    "    \n",
    "    class config_sequence extends uvm_sequence #(my_transaction);\n",
    "        // Implementation  \n",
    "    endclass\n",
    "    \n",
    "    // Test-specific sequences\n",
    "    class smoke_test_sequence extends uvm_sequence #(my_transaction);\n",
    "        // Implementation\n",
    "    endclass\n",
    "    \n",
    "    class stress_test_sequence extends uvm_sequence #(my_transaction);\n",
    "        // Implementation\n",
    "    endclass\n",
    "endpackage\n",
    "```\n",
    "\n",
    "### Configuration Management\n",
    "\n",
    "```systemverilog\n",
    "class my_sequencer extends uvm_sequencer #(my_transaction);\n",
    "    // Configuration object\n",
    "    my_sequencer_config cfg;\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        if (!uvm_config_db#(my_sequencer_config)::get(this, \"\", \"config\", cfg)) begin\n",
    "            cfg = my_sequencer_config::type_id::create(\"cfg\");\n",
    "        end\n",
    "        \n",
    "        // Apply configuration\n",
    "        set_arbitration(cfg.arb_mode);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Error Handling\n",
    "\n",
    "```systemverilog\n",
    "class robust_sequence extends uvm_sequence #(my_transaction);\n",
    "    virtual task body();\n",
    "        my_transaction item;\n",
    "        \n",
    "        for (int i = 0; i < 10; i++) begin\n",
    "            item = my_transaction::type_id::create($sformatf(\"item_%0d\", i));\n",
    "            \n",
    "            start_item(item);\n",
    "            \n",
    "            if (!item.randomize()) begin\n",
    "                `uvm_error(\"SEQ\", $sformatf(\"Randomization failed for item %0d\", i))\n",
    "                continue;\n",
    "            end\n",
    "            \n",
    "            finish_item(item);\n",
    "            \n",
    "            // Check for sequencer stop\n",
    "            if (get_sequencer().is_stopped()) begin\n",
    "                `uvm_info(\"SEQ\", \"Sequencer stopped, ending sequence\", UVM_LOW)\n",
    "                break;\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## Common Pitfalls {#common-pitfalls}\n",
    "\n",
    "### Pitfall 1: Forgetting start_item/finish_item\n",
    "\n",
    "```systemverilog\n",
    "// WRONG\n",
    "virtual task body();\n",
    "    my_transaction item = my_transaction::type_id::create(\"item\");\n",
    "    assert(item.randomize());\n",
    "    // Missing start_item/finish_item - item won't be sent!\n",
    "endtask\n",
    "\n",
    "// CORRECT\n",
    "virtual task body();\n",
    "    my_transaction item = my_transaction::type_id::create(\"item\");\n",
    "    start_item(item);\n",
    "    assert(item.randomize());\n",
    "    finish_item(item);\n",
    "endtask\n",
    "```\n",
    "\n",
    "### Pitfall 2: Improper Lock Usage\n",
    "\n",
    "```systemverilog\n",
    "// WRONG - Lock without unlock can deadlock\n",
    "virtual task body();\n",
    "    lock(m_sequencer);\n",
    "    // Do work\n",
    "    // Missing unlock - deadlock potential!\n",
    "endtask\n",
    "\n",
    "// CORRECT - Always unlock\n",
    "virtual task body();\n",
    "    lock(m_sequencer);\n",
    "    // Do work\n",
    "    unlock(m_sequencer);\n",
    "endtask\n",
    "```\n",
    "\n",
    "### Pitfall 3: Virtual Sequencer Connection Issues\n",
    "\n",
    "```systemverilog\n",
    "// WRONG - Not connecting virtual sequencer properly\n",
    "class bad_env extends uvm_env;\n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        // Missing virtual sequencer connections\n",
    "        // Virtual sequences will fail!\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// CORRECT - Proper connections\n",
    "class good_env extends uvm_env;\n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        virt_seqr.uart_seqr = uart_agt.sequencer;\n",
    "        virt_seqr.spi_seqr = spi_agt.sequencer;\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Pitfall 4: Arbitration Conflicts\n",
    "\n",
    "```systemverilog\n",
    "// WRONG - All sequences with same priority\n",
    "class seq1 extends uvm_sequence #(my_transaction);\n",
    "    function new(string name = \"seq1\");\n",
    "        super.new(name);\n",
    "        set_priority(100); // Same priority\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class seq2 extends uvm_sequence #(my_transaction);\n",
    "    function new(string name = \"seq2\");\n",
    "        super.new(name);\n",
    "        set_priority(100); // Same priority - unpredictable behavior\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// CORRECT - Different priorities when needed\n",
    "class urgent_seq extends uvm_sequence #(my_transaction);\n",
    "    function new(string name = \"urgent_seq\");\n",
    "        super.new(name);\n",
    "        set_priority(1000); // High priority\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class normal_seq extends uvm_sequence #(my_transaction);\n",
    "    function new(string name = \"normal_seq\");\n",
    "        super.new(name);\n",
    "        set_priority(500); // Medium priority\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## Summary {#summary}\n",
    "\n",
    "The UVM Sequencer is a fundamental component that orchestrates stimulus generation in UVM testbenches. Key takeaways include:\n",
    "\n",
    "### Essential Concepts\n",
    "- Sequencers manage the flow between sequences and drivers\n",
    "- They provide arbitration when multiple sequences compete\n",
    "- Virtual sequencers coordinate multiple interfaces\n",
    "- Built-in sequences provide common functionality\n",
    "\n",
    "### Communication Flow\n",
    "1. Sequences request sequencer access via `start_item()`\n",
    "2. Sequencer arbitrates between competing sequences\n",
    "3. Items are transferred using `finish_item()`\n",
    "4. Drivers receive items through TLM ports\n",
    "5. Optional responses flow back to sequences\n",
    "\n",
    "### Best Practices\n",
    "- Use appropriate arbitration modes for your needs\n",
    "- Implement virtual sequencers for multi-agent coordination\n",
    "- Handle errors gracefully in sequences\n",
    "- Organize sequences by functionality\n",
    "- Always pair `start_item()` with `finish_item()`\n",
    "\n",
    "### Advanced Features\n",
    "- Lock and grab mechanisms for exclusive access\n",
    "- Sequence callbacks for monitoring\n",
    "- Response handling for bidirectional communication\n",
    "- Hierarchical sequencer organization\n",
    "\n",
    "Understanding sequencers is crucial for creating effective UVM testbenches. They provide the coordination and control necessary for complex stimulus generation while maintaining the flexibility needed for comprehensive verification.\n",
    "\n",
    "The next chapter will explore UVM Drivers and how they interface with sequencers to drive stimulus to the DUT."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "59798607",
   "metadata": {},
   "source": [
    "# Chapter 9: UVM Agent\n",
    "\n",
    "## Introduction\n",
    "\n",
    "The UVM Agent is a fundamental building block that encapsulates and organizes verification components into a cohesive unit. An agent typically represents a specific interface or protocol in your design under test (DUT), containing all the necessary components to generate, drive, monitor, and analyze transactions for that interface.\n",
    "\n",
    "## 9.1 Understanding UVM Agents\n",
    "\n",
    "### What is a UVM Agent?\n",
    "\n",
    "A UVM Agent is a container class that groups together related verification components to form a complete verification unit for a specific interface. It serves as an organizational structure that promotes reusability and modularity in testbench architecture.\n",
    "\n",
    "**Key characteristics of UVM Agents:**\n",
    "- Encapsulates driver, monitor, sequencer, and other components\n",
    "- Can be configured as active or passive\n",
    "- Provides a standardized interface for component interaction\n",
    "- Enables easy reuse across different testbenches\n",
    "- Supports hierarchical verification architectures\n",
    "\n",
    "### Basic Agent Structure\n",
    "\n",
    "```systemverilog\n",
    "class my_agent extends uvm_agent;\n",
    "    `uvm_component_utils(my_agent)\n",
    "    \n",
    "    // Agent components\n",
    "    my_driver      driver;\n",
    "    my_monitor     monitor;\n",
    "    my_sequencer   sequencer;\n",
    "    my_config      config;\n",
    "    \n",
    "    function new(string name = \"my_agent\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Get configuration\n",
    "        if (!uvm_config_db#(my_config)::get(this, \"\", \"config\", config)) begin\n",
    "            `uvm_error(\"NOCONFIG\", \"Configuration not found\")\n",
    "        end\n",
    "        \n",
    "        // Create components based on configuration\n",
    "        monitor = my_monitor::type_id::create(\"monitor\", this);\n",
    "        \n",
    "        if (config.is_active == UVM_ACTIVE) begin\n",
    "            driver = my_driver::type_id::create(\"driver\", this);\n",
    "            sequencer = my_sequencer::type_id::create(\"sequencer\", this);\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Connect active components\n",
    "        if (config.is_active == UVM_ACTIVE) begin\n",
    "            driver.seq_item_port.connect(sequencer.seq_item_export);\n",
    "        end\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 9.2 Active vs Passive Agents\n",
    "\n",
    "### Active Agents\n",
    "\n",
    "Active agents contain components that can drive stimulus to the DUT. They include a driver and sequencer in addition to monitoring components.\n",
    "\n",
    "**Active Agent Characteristics:**\n",
    "- Contains driver, sequencer, and monitor\n",
    "- Can generate and drive transactions\n",
    "- Used for primary interfaces that need stimulus\n",
    "- Configured with `is_active = UVM_ACTIVE`\n",
    "\n",
    "```systemverilog\n",
    "class active_agent extends uvm_agent;\n",
    "    `uvm_component_utils(active_agent)\n",
    "    \n",
    "    my_driver      driver;\n",
    "    my_monitor     monitor;\n",
    "    my_sequencer   sequencer;\n",
    "    my_config      config;\n",
    "    \n",
    "    function new(string name = \"active_agent\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        if (!uvm_config_db#(my_config)::get(this, \"\", \"config\", config)) begin\n",
    "            `uvm_fatal(\"NOCONFIG\", \"Configuration object not found\")\n",
    "        end\n",
    "        \n",
    "        // Always create monitor\n",
    "        monitor = my_monitor::type_id::create(\"monitor\", this);\n",
    "        \n",
    "        // Create driver and sequencer for active mode\n",
    "        if (config.is_active == UVM_ACTIVE) begin\n",
    "            driver = my_driver::type_id::create(\"driver\", this);\n",
    "            sequencer = my_sequencer::type_id::create(\"sequencer\", this);\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        if (config.is_active == UVM_ACTIVE) begin\n",
    "            // Connect sequencer to driver\n",
    "            driver.seq_item_port.connect(sequencer.seq_item_export);\n",
    "            \n",
    "            // Pass virtual interface to driver\n",
    "            driver.vif = config.vif;\n",
    "        end\n",
    "        \n",
    "        // Pass virtual interface to monitor\n",
    "        monitor.vif = config.vif;\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Passive Agents\n",
    "\n",
    "Passive agents only observe and monitor interface activity without driving any stimulus. They contain only monitoring components.\n",
    "\n",
    "**Passive Agent Characteristics:**\n",
    "- Contains only monitor and analysis components\n",
    "- Cannot drive transactions\n",
    "- Used for observing secondary interfaces\n",
    "- Configured with `is_active = UVM_PASSIVE`\n",
    "\n",
    "```systemverilog\n",
    "class passive_agent extends uvm_agent;\n",
    "    `uvm_component_utils(passive_agent)\n",
    "    \n",
    "    my_monitor     monitor;\n",
    "    my_config      config;\n",
    "    \n",
    "    function new(string name = \"passive_agent\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        if (!uvm_config_db#(my_config)::get(this, \"\", \"config\", config)) begin\n",
    "            `uvm_fatal(\"NOCONFIG\", \"Configuration object not found\")\n",
    "        end\n",
    "        \n",
    "        // Only create monitor for passive agent\n",
    "        monitor = my_monitor::type_id::create(\"monitor\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Pass virtual interface to monitor\n",
    "        monitor.vif = config.vif;\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 9.3 Agent Configuration\n",
    "\n",
    "### Configuration Object Design\n",
    "\n",
    "Agent configuration objects control the behavior and composition of agents, making them flexible and reusable.\n",
    "\n",
    "```systemverilog\n",
    "class my_agent_config extends uvm_object;\n",
    "    `uvm_object_utils(my_agent_config)\n",
    "    \n",
    "    // Configuration parameters\n",
    "    uvm_active_passive_enum is_active = UVM_ACTIVE;\n",
    "    \n",
    "    // Virtual interface handle\n",
    "    virtual my_interface vif;\n",
    "    \n",
    "    // Protocol-specific configurations\n",
    "    bit [7:0] device_address = 8'h00;\n",
    "    int       response_delay = 10;\n",
    "    bit       enable_coverage = 1;\n",
    "    bit       enable_checks = 1;\n",
    "    \n",
    "    // Timing configurations\n",
    "    int clock_period = 10;\n",
    "    int setup_time = 2;\n",
    "    int hold_time = 2;\n",
    "    \n",
    "    function new(string name = \"my_agent_config\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    // Configuration validation\n",
    "    virtual function bit is_valid();\n",
    "        if (vif == null) begin\n",
    "            `uvm_error(\"CONFIG\", \"Virtual interface not set\")\n",
    "            return 0;\n",
    "        end\n",
    "        \n",
    "        if (response_delay < 0) begin\n",
    "            `uvm_error(\"CONFIG\", \"Invalid response delay\")\n",
    "            return 0;\n",
    "        end\n",
    "        \n",
    "        return 1;\n",
    "    endfunction\n",
    "    \n",
    "    // Configuration display\n",
    "    virtual function void do_print(uvm_printer printer);\n",
    "        super.do_print(printer);\n",
    "        printer.print_field(\"is_active\", is_active, $bits(is_active));\n",
    "        printer.print_field(\"device_address\", device_address, 8);\n",
    "        printer.print_field(\"response_delay\", response_delay, 32);\n",
    "        printer.print_field(\"enable_coverage\", enable_coverage, 1);\n",
    "        printer.print_field(\"enable_checks\", enable_checks, 1);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Configuration Usage\n",
    "\n",
    "```systemverilog\n",
    "class my_test extends uvm_test;\n",
    "    `uvm_component_utils(my_test)\n",
    "    \n",
    "    my_env env;\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Create and configure agent config\n",
    "        my_agent_config agent_cfg = my_agent_config::type_id::create(\"agent_cfg\");\n",
    "        agent_cfg.is_active = UVM_ACTIVE;\n",
    "        agent_cfg.device_address = 8'hA5;\n",
    "        agent_cfg.response_delay = 5;\n",
    "        agent_cfg.enable_coverage = 1;\n",
    "        \n",
    "        // Get virtual interface from test interface\n",
    "        if (!uvm_config_db#(virtual my_interface)::get(this, \"\", \"vif\", agent_cfg.vif)) begin\n",
    "            `uvm_fatal(\"NOVIF\", \"Virtual interface not found\")\n",
    "        end\n",
    "        \n",
    "        // Validate configuration\n",
    "        if (!agent_cfg.is_valid()) begin\n",
    "            `uvm_fatal(\"INVALID_CONFIG\", \"Agent configuration is invalid\")\n",
    "        end\n",
    "        \n",
    "        // Set configuration in config database\n",
    "        uvm_config_db#(my_agent_config)::set(this, \"env.agent*\", \"config\", agent_cfg);\n",
    "        \n",
    "        // Create environment\n",
    "        env = my_env::type_id::create(\"env\", this);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 9.4 Component Connections Within Agent\n",
    "\n",
    "### Internal Component Connectivity\n",
    "\n",
    "Understanding how components connect within an agent is crucial for proper data flow and communication.\n",
    "\n",
    "```systemverilog\n",
    "class complete_agent extends uvm_agent;\n",
    "    `uvm_component_utils(complete_agent)\n",
    "    \n",
    "    // Core components\n",
    "    my_driver       driver;\n",
    "    my_monitor      monitor;\n",
    "    my_sequencer    sequencer;\n",
    "    my_config       config;\n",
    "    \n",
    "    // Analysis components\n",
    "    uvm_analysis_port #(my_transaction) analysis_port;\n",
    "    my_coverage_collector coverage_collector;\n",
    "    my_scoreboard_connector sb_connector;\n",
    "    \n",
    "    function new(string name = \"complete_agent\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Get configuration\n",
    "        if (!uvm_config_db#(my_config)::get(this, \"\", \"config\", config)) begin\n",
    "            `uvm_fatal(\"NOCONFIG\", \"Configuration not found\")\n",
    "        end\n",
    "        \n",
    "        // Create monitor (always present)\n",
    "        monitor = my_monitor::type_id::create(\"monitor\", this);\n",
    "        \n",
    "        // Create analysis port\n",
    "        analysis_port = new(\"analysis_port\", this);\n",
    "        \n",
    "        // Create coverage collector if enabled\n",
    "        if (config.enable_coverage) begin\n",
    "            coverage_collector = my_coverage_collector::type_id::create(\"coverage_collector\", this);\n",
    "        end\n",
    "        \n",
    "        // Create scoreboard connector\n",
    "        sb_connector = my_scoreboard_connector::type_id::create(\"sb_connector\", this);\n",
    "        \n",
    "        // Create active components if needed\n",
    "        if (config.is_active == UVM_ACTIVE) begin\n",
    "            driver = my_driver::type_id::create(\"driver\", this);\n",
    "            sequencer = my_sequencer::type_id::create(\"sequencer\", this);\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Connect monitor to analysis components\n",
    "        monitor.analysis_port.connect(analysis_port);\n",
    "        \n",
    "        if (config.enable_coverage && coverage_collector != null) begin\n",
    "            monitor.analysis_port.connect(coverage_collector.analysis_export);\n",
    "        end\n",
    "        \n",
    "        monitor.analysis_port.connect(sb_connector.analysis_export);\n",
    "        \n",
    "        // Connect active components\n",
    "        if (config.is_active == UVM_ACTIVE) begin\n",
    "            driver.seq_item_port.connect(sequencer.seq_item_export);\n",
    "            \n",
    "            // Pass configuration to components\n",
    "            driver.config = config;\n",
    "            sequencer.config = config;\n",
    "        end\n",
    "        \n",
    "        // Pass configuration to all components\n",
    "        monitor.config = config;\n",
    "        if (coverage_collector != null) coverage_collector.config = config;\n",
    "        sb_connector.config = config;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void end_of_elaboration_phase(uvm_phase phase);\n",
    "        super.end_of_elaboration_phase(phase);\n",
    "        \n",
    "        // Print agent topology\n",
    "        `uvm_info(\"AGENT_TOPOLOGY\", $sformatf(\"Agent %s configured with:\", get_name()), UVM_LOW)\n",
    "        `uvm_info(\"AGENT_TOPOLOGY\", $sformatf(\"  Active: %s\", config.is_active.name()), UVM_LOW)\n",
    "        `uvm_info(\"AGENT_TOPOLOGY\", $sformatf(\"  Coverage: %s\", config.enable_coverage ? \"ON\" : \"OFF\"), UVM_LOW)\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Advanced Connection Patterns\n",
    "\n",
    "```systemverilog\n",
    "class advanced_agent extends uvm_agent;\n",
    "    `uvm_component_utils(advanced_agent)\n",
    "    \n",
    "    // Multiple monitors for different aspects\n",
    "    my_protocol_monitor   protocol_monitor;\n",
    "    my_timing_monitor     timing_monitor;\n",
    "    my_error_monitor      error_monitor;\n",
    "    \n",
    "    // Specialized analysis components\n",
    "    my_protocol_checker   protocol_checker;\n",
    "    my_performance_analyzer performance_analyzer;\n",
    "    \n",
    "    // TLM FIFOs for buffering\n",
    "    uvm_tlm_analysis_fifo #(my_transaction) transaction_fifo;\n",
    "    uvm_tlm_analysis_fifo #(my_timing_event) timing_fifo;\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Create monitors\n",
    "        protocol_monitor = my_protocol_monitor::type_id::create(\"protocol_monitor\", this);\n",
    "        timing_monitor = my_timing_monitor::type_id::create(\"timing_monitor\", this);\n",
    "        error_monitor = my_error_monitor::type_id::create(\"error_monitor\", this);\n",
    "        \n",
    "        // Create analysis components\n",
    "        protocol_checker = my_protocol_checker::type_id::create(\"protocol_checker\", this);\n",
    "        performance_analyzer = my_performance_analyzer::type_id::create(\"performance_analyzer\", this);\n",
    "        \n",
    "        // Create TLM FIFOs\n",
    "        transaction_fifo = new(\"transaction_fifo\", this);\n",
    "        timing_fifo = new(\"timing_fifo\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Connect monitors to FIFOs\n",
    "        protocol_monitor.analysis_port.connect(transaction_fifo.analysis_export);\n",
    "        timing_monitor.analysis_port.connect(timing_fifo.analysis_export);\n",
    "        \n",
    "        // Connect FIFOs to analysis components\n",
    "        protocol_checker.transaction_port.connect(transaction_fifo.blocking_get_export);\n",
    "        performance_analyzer.timing_port.connect(timing_fifo.blocking_get_export);\n",
    "        \n",
    "        // Error monitor connects directly to checker\n",
    "        error_monitor.analysis_port.connect(protocol_checker.error_export);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 9.5 Reusable Agent Design\n",
    "\n",
    "### Design Principles for Reusability\n",
    "\n",
    "Creating reusable agents requires careful consideration of configurability, parameterization, and interface standardization.\n",
    "\n",
    "```systemverilog\n",
    "// Parameterized agent for different data widths\n",
    "class generic_agent #(int DATA_WIDTH = 32, int ADDR_WIDTH = 16) extends uvm_agent;\n",
    "    typedef generic_agent #(DATA_WIDTH, ADDR_WIDTH) this_type;\n",
    "    typedef generic_transaction #(DATA_WIDTH, ADDR_WIDTH) transaction_type;\n",
    "    typedef generic_driver #(DATA_WIDTH, ADDR_WIDTH) driver_type;\n",
    "    typedef generic_monitor #(DATA_WIDTH, ADDR_WIDTH) monitor_type;\n",
    "    typedef generic_sequencer #(DATA_WIDTH, ADDR_WIDTH) sequencer_type;\n",
    "    \n",
    "    `uvm_component_param_utils(this_type)\n",
    "    \n",
    "    // Parameterized components\n",
    "    driver_type     driver;\n",
    "    monitor_type    monitor;\n",
    "    sequencer_type  sequencer;\n",
    "    generic_config  config;\n",
    "    \n",
    "    // Analysis port with parameterized transaction\n",
    "    uvm_analysis_port #(transaction_type) analysis_port;\n",
    "    \n",
    "    function new(string name = \"generic_agent\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Get configuration\n",
    "        if (!uvm_config_db#(generic_config)::get(this, \"\", \"config\", config)) begin\n",
    "            `uvm_fatal(\"NOCONFIG\", \"Configuration not found\")\n",
    "        end\n",
    "        \n",
    "        // Create analysis port\n",
    "        analysis_port = new(\"analysis_port\", this);\n",
    "        \n",
    "        // Create components\n",
    "        monitor = monitor_type::type_id::create(\"monitor\", this);\n",
    "        \n",
    "        if (config.is_active == UVM_ACTIVE) begin\n",
    "            driver = driver_type::type_id::create(\"driver\", this);\n",
    "            sequencer = sequencer_type::type_id::create(\"sequencer\", this);\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Connect monitor analysis port\n",
    "        monitor.analysis_port.connect(analysis_port);\n",
    "        \n",
    "        // Connect active components\n",
    "        if (config.is_active == UVM_ACTIVE) begin\n",
    "            driver.seq_item_port.connect(sequencer.seq_item_export);\n",
    "        end\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Instantiation examples\n",
    "typedef generic_agent #(32, 16) agent_32_16;\n",
    "typedef generic_agent #(64, 32) agent_64_32;\n",
    "```\n",
    "\n",
    "### Configuration-Driven Reusability\n",
    "\n",
    "```systemverilog\n",
    "class flexible_agent extends uvm_agent;\n",
    "    `uvm_component_utils(flexible_agent)\n",
    "    \n",
    "    // Component handles\n",
    "    uvm_driver   #(uvm_sequence_item) driver;\n",
    "    uvm_monitor  #(uvm_sequence_item) monitor;\n",
    "    uvm_sequencer#(uvm_sequence_item) sequencer;\n",
    "    \n",
    "    flexible_config config;\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        if (!uvm_config_db#(flexible_config)::get(this, \"\", \"config\", config)) begin\n",
    "            `uvm_fatal(\"NOCONFIG\", \"Configuration not found\")\n",
    "        end\n",
    "        \n",
    "        // Create components based on configuration\n",
    "        create_monitor();\n",
    "        \n",
    "        if (config.is_active == UVM_ACTIVE) begin\n",
    "            create_driver();\n",
    "            create_sequencer();\n",
    "        end\n",
    "        \n",
    "        // Create optional components\n",
    "        create_optional_components();\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void create_monitor();\n",
    "        case (config.protocol_type)\n",
    "            \"AXI4\": monitor = axi4_monitor::type_id::create(\"monitor\", this);\n",
    "            \"APB\":  monitor = apb_monitor::type_id::create(\"monitor\", this);\n",
    "            \"AHB\":  monitor = ahb_monitor::type_id::create(\"monitor\", this);\n",
    "            default: `uvm_fatal(\"UNKNOWN_PROTOCOL\", $sformatf(\"Unknown protocol: %s\", config.protocol_type))\n",
    "        endcase\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void create_driver();\n",
    "        case (config.protocol_type)\n",
    "            \"AXI4\": driver = axi4_driver::type_id::create(\"driver\", this);\n",
    "            \"APB\":  driver = apb_driver::type_id::create(\"driver\", this);\n",
    "            \"AHB\":  driver = ahb_driver::type_id::create(\"driver\", this);\n",
    "            default: `uvm_fatal(\"UNKNOWN_PROTOCOL\", $sformatf(\"Unknown protocol: %s\", config.protocol_type))\n",
    "        endcase\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void create_sequencer();\n",
    "        sequencer = uvm_sequencer#(uvm_sequence_item)::type_id::create(\"sequencer\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void create_optional_components();\n",
    "        // Create components based on configuration flags\n",
    "        if (config.enable_coverage) begin\n",
    "            // Create coverage collector\n",
    "        end\n",
    "        \n",
    "        if (config.enable_protocol_checking) begin\n",
    "            // Create protocol checker\n",
    "        end\n",
    "        \n",
    "        if (config.enable_performance_monitoring) begin\n",
    "            // Create performance monitor\n",
    "        end\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Agent Factory Pattern\n",
    "\n",
    "```systemverilog\n",
    "// Agent factory for creating different agent types\n",
    "class agent_factory extends uvm_object;\n",
    "    `uvm_object_utils(agent_factory)\n",
    "    \n",
    "    static function uvm_agent create_agent(string agent_type, \n",
    "                                          string name, \n",
    "                                          uvm_component parent);\n",
    "        case (agent_type)\n",
    "            \"UART\":     return uart_agent::type_id::create(name, parent);\n",
    "            \"SPI\":      return spi_agent::type_id::create(name, parent);\n",
    "            \"I2C\":      return i2c_agent::type_id::create(name, parent);\n",
    "            \"AXI4\":     return axi4_agent::type_id::create(name, parent);\n",
    "            \"APB\":      return apb_agent::type_id::create(name, parent);\n",
    "            \"GENERIC\":  return generic_agent::type_id::create(name, parent);\n",
    "            default: begin\n",
    "                `uvm_fatal(\"AGENT_FACTORY\", $sformatf(\"Unknown agent type: %s\", agent_type))\n",
    "                return null;\n",
    "            end\n",
    "        endcase\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 9.6 Multiple Agent Coordination\n",
    "\n",
    "### Agent Coordination Patterns\n",
    "\n",
    "When multiple agents work together, coordination becomes essential for proper testbench operation.\n",
    "\n",
    "```systemverilog\n",
    "class multi_agent_coordinator extends uvm_component;\n",
    "    `uvm_component_utils(multi_agent_coordinator)\n",
    "    \n",
    "    // Agent handles\n",
    "    master_agent m_agent;\n",
    "    slave_agent  s_agent;\n",
    "    monitor_agent mon_agent;\n",
    "    \n",
    "    // Coordination mechanisms\n",
    "    uvm_event_pool event_pool;\n",
    "    uvm_barrier    phase_barrier;\n",
    "    \n",
    "    // Analysis ports for coordination\n",
    "    uvm_analysis_port #(coordination_event) coord_port;\n",
    "    uvm_analysis_export #(master_transaction) master_export;\n",
    "    uvm_analysis_export #(slave_transaction) slave_export;\n",
    "    \n",
    "    function new(string name = \"multi_agent_coordinator\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "        event_pool = uvm_event_pool::get_global_pool();\n",
    "        phase_barrier = new(\"phase_barrier\", 2); // 2 agents to coordinate\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Create analysis ports/exports\n",
    "        coord_port = new(\"coord_port\", this);\n",
    "        master_export = new(\"master_export\", this);\n",
    "        slave_export = new(\"slave_export\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Connect to agent analysis ports\n",
    "        m_agent.analysis_port.connect(master_export);\n",
    "        s_agent.analysis_port.connect(slave_export);\n",
    "    endfunction\n",
    "    \n",
    "    // Coordinate agent activities\n",
    "    task coordinate_agents();\n",
    "        fork\n",
    "            coordinate_master();\n",
    "            coordinate_slave();\n",
    "        join\n",
    "    endtask\n",
    "    \n",
    "    task coordinate_master();\n",
    "        uvm_event start_event = event_pool.get(\"master_start\");\n",
    "        uvm_event done_event = event_pool.get(\"master_done\");\n",
    "        \n",
    "        // Wait for coordination signal\n",
    "        start_event.wait_on();\n",
    "        \n",
    "        // Signal master agent to start\n",
    "        m_agent.start_activity();\n",
    "        \n",
    "        // Wait for master completion\n",
    "        m_agent.wait_for_completion();\n",
    "        \n",
    "        // Signal completion\n",
    "        done_event.trigger();\n",
    "    endtask\n",
    "    \n",
    "    task coordinate_slave();\n",
    "        uvm_event start_event = event_pool.get(\"slave_start\");\n",
    "        uvm_event done_event = event_pool.get(\"slave_done\");\n",
    "        \n",
    "        // Wait for coordination signal\n",
    "        start_event.wait_on();\n",
    "        \n",
    "        // Signal slave agent to start\n",
    "        s_agent.start_activity();\n",
    "        \n",
    "        // Wait for slave completion\n",
    "        s_agent.wait_for_completion();\n",
    "        \n",
    "        // Signal completion\n",
    "        done_event.trigger();\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Master-Slave Agent Coordination\n",
    "\n",
    "```systemverilog\n",
    "class master_slave_env extends uvm_env;\n",
    "    `uvm_component_utils(master_slave_env)\n",
    "    \n",
    "    master_agent masters[];\n",
    "    slave_agent  slaves[];\n",
    "    \n",
    "    // Coordination components\n",
    "    transaction_scheduler scheduler;\n",
    "    response_coordinator  response_coord;\n",
    "    \n",
    "    // Configuration\n",
    "    int num_masters = 2;\n",
    "    int num_slaves = 4;\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Create master agents\n",
    "        masters = new[num_masters];\n",
    "        for (int i = 0; i < num_masters; i++) begin\n",
    "            masters[i] = master_agent::type_id::create($sformatf(\"master_%0d\", i), this);\n",
    "        end\n",
    "        \n",
    "        // Create slave agents\n",
    "        slaves = new[num_slaves];\n",
    "        for (int i = 0; i < num_slaves; i++) begin\n",
    "            slaves[i] = slave_agent::type_id::create($sformatf(\"slave_%0d\", i), this);\n",
    "        end\n",
    "        \n",
    "        // Create coordination components\n",
    "        scheduler = transaction_scheduler::type_id::create(\"scheduler\", this);\n",
    "        response_coord = response_coordinator::type_id::create(\"response_coord\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Connect masters to scheduler\n",
    "        for (int i = 0; i < num_masters; i++) begin\n",
    "            masters[i].request_port.connect(scheduler.request_exports[i]);\n",
    "        end\n",
    "        \n",
    "        // Connect scheduler to slaves\n",
    "        for (int i = 0; i < num_slaves; i++) begin\n",
    "            scheduler.slave_ports[i].connect(slaves[i].request_export);\n",
    "            slaves[i].response_port.connect(response_coord.response_exports[i]);\n",
    "        end\n",
    "        \n",
    "        // Connect response coordinator back to masters\n",
    "        for (int i = 0; i < num_masters; i++) begin\n",
    "            response_coord.master_ports[i].connect(masters[i].response_export);\n",
    "        end\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Agent Synchronization Mechanisms\n",
    "\n",
    "```systemverilog\n",
    "class synchronized_agents extends uvm_env;\n",
    "    `uvm_component_utils(synchronized_agents)\n",
    "    \n",
    "    producer_agent producer;\n",
    "    consumer_agent consumer;\n",
    "    \n",
    "    // Synchronization primitives\n",
    "    uvm_event      data_ready;\n",
    "    uvm_event      data_consumed;\n",
    "    semaphore      data_semaphore;\n",
    "    mailbox #(transaction_item) data_mailbox;\n",
    "    \n",
    "    function new(string name = \"synchronized_agents\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "        data_semaphore = new(1); // Single resource\n",
    "        data_mailbox = new(10);  // Buffer for 10 items\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        producer = producer_agent::type_id::create(\"producer\", this);\n",
    "        consumer = consumer_agent::type_id::create(\"consumer\", this);\n",
    "        \n",
    "        // Get events from global pool\n",
    "        data_ready = uvm_event_pool::get_global(\"data_ready\");\n",
    "        data_consumed = uvm_event_pool::get_global(\"data_consumed\");\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Pass synchronization objects to agents\n",
    "        producer.data_ready_event = data_ready;\n",
    "        producer.data_mailbox = data_mailbox;\n",
    "        producer.data_semaphore = data_semaphore;\n",
    "        \n",
    "        consumer.data_ready_event = data_ready;\n",
    "        consumer.data_consumed_event = data_consumed;\n",
    "        consumer.data_mailbox = data_mailbox;\n",
    "        consumer.data_semaphore = data_semaphore;\n",
    "    endfunction\n",
    "    \n",
    "    // Coordinated execution\n",
    "    task run_phase(uvm_phase phase);\n",
    "        fork\n",
    "            producer.run_producer();\n",
    "            consumer.run_consumer();\n",
    "            monitor_synchronization();\n",
    "        join\n",
    "    endtask\n",
    "    \n",
    "    task monitor_synchronization();\n",
    "        int transaction_count = 0;\n",
    "        \n",
    "        forever begin\n",
    "            data_consumed.wait_on();\n",
    "            transaction_count++;\n",
    "            `uvm_info(\"SYNC_MONITOR\", $sformatf(\"Transaction %0d completed\", transaction_count), UVM_LOW)\n",
    "            data_consumed.reset();\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 9.7 Advanced Agent Concepts\n",
    "\n",
    "### Hierarchical Agents\n",
    "\n",
    "```systemverilog\n",
    "class hierarchical_agent extends uvm_agent;\n",
    "    `uvm_component_utils(hierarchical_agent)\n",
    "    \n",
    "    // Sub-agents for different protocol layers\n",
    "    physical_layer_agent   phy_agent;\n",
    "    data_link_layer_agent  dll_agent;\n",
    "    network_layer_agent    net_agent;\n",
    "    \n",
    "    // Cross-layer communication\n",
    "    uvm_analysis_port #(phy_transaction) phy_to_dll_port;\n",
    "    uvm_analysis_port #(dll_transaction) dll_to_net_port;\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Build sub-agents\n",
    "        phy_agent = physical_layer_agent::type_id::create(\"phy_agent\", this);\n",
    "        dll_agent = data_link_layer_agent::type_id::create(\"dll_agent\", this);\n",
    "        net_agent = network_layer_agent::type_id::create(\"net_agent\", this);\n",
    "        \n",
    "        // Create cross-layer ports\n",
    "        phy_to_dll_port = new(\"phy_to_dll_port\", this);\n",
    "        dll_to_net_port = new(\"dll_to_net_port\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Connect layers\n",
    "        phy_agent.analysis_port.connect(phy_to_dll_port);\n",
    "        phy_to_dll_port.connect(dll_agent.phy_export);\n",
    "        \n",
    "        dll_agent.analysis_port.connect(dll_to_net_port);\n",
    "        dll_to_net_port.connect(net_agent.dll_export);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Agent with Built-in Scoreboards\n",
    "\n",
    "```systemverilog\n",
    "class self_checking_agent extends uvm_agent;\n",
    "    `uvm_component_utils(self_checking_agent)\n",
    "    \n",
    "    // Standard components\n",
    "    my_driver    driver;\n",
    "    my_monitor   monitor;\n",
    "    my_sequencer sequencer;\n",
    "    \n",
    "    // Built-in checking\n",
    "    my_scoreboard   scoreboard;\n",
    "    my_predictor    predictor;\n",
    "    \n",
    "    // Internal analysis connections\n",
    "    uvm_analysis_port #(my_transaction) pred_port;\n",
    "    uvm_analysis_port #(my_transaction) mon_port;\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Build standard components\n",
    "        monitor = my_monitor::type_id::create(\"monitor\", this);\n",
    "        \n",
    "        if (config.is_active == UVM_ACTIVE) begin\n",
    "            driver = my_driver::type_id::create(\"driver\", this);\n",
    "            sequencer = my_sequencer::type_id::create(\"sequencer\", this);\n",
    "        end\n",
    "        \n",
    "        // Build checking components\n",
    "        scoreboard = my_scoreboard::type_id::create(\"scoreboard\", this);\n",
    "        predictor = my_predictor::type_id::create(\"predictor\", this);\n",
    "        \n",
    "        // Create analysis ports\n",
    "        pred_port = new(\"pred_port\", this);\n",
    "        mon_port = new(\"mon_port\", this);"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "63c3dea3",
   "metadata": {},
   "source": [
    "## Part III: Advanced UVM Concepts"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3eb9a964",
   "metadata": {},
   "source": [
    "# Chapter 10: UVM Scoreboard and Checking\n",
    "\n",
    "## Learning Objectives\n",
    "By the end of this chapter, you will understand:\n",
    "- Scoreboard design patterns and implementation strategies\n",
    "- Transaction comparison techniques and best practices\n",
    "- Self-checking testbench architectures\n",
    "- Coverage-driven verification methodologies\n",
    "- Functional coverage implementation and analysis\n",
    "\n",
    "## 10.1 Introduction to UVM Scoreboards\n",
    "\n",
    "A scoreboard is a critical component in UVM testbenches that performs transaction-level checking by comparing expected results with actual DUT outputs. It acts as the \"brain\" of verification, ensuring the DUT behaves correctly under various test scenarios.\n",
    "\n",
    "### Key Functions of a Scoreboard:\n",
    "- **Transaction Comparison**: Compare expected vs actual transactions\n",
    "- **Result Checking**: Verify correctness of DUT outputs\n",
    "- **Coverage Collection**: Gather functional coverage data\n",
    "- **Error Reporting**: Detect and report mismatches\n",
    "- **Statistics Tracking**: Monitor verification progress\n",
    "\n",
    "## 10.2 Scoreboard Design Patterns\n",
    "\n",
    "### 10.2.1 Basic Scoreboard Architecture\n",
    "\n",
    "```systemverilog\n",
    "class basic_scoreboard extends uvm_scoreboard;\n",
    "  `uvm_component_utils(basic_scoreboard)\n",
    "  \n",
    "  // Analysis ports for receiving transactions\n",
    "  uvm_analysis_imp_expected #(transaction, basic_scoreboard) expected_port;\n",
    "  uvm_analysis_imp_actual #(transaction, basic_scoreboard) actual_port;\n",
    "  \n",
    "  // Transaction queues\n",
    "  queue_of_transaction expected_queue;\n",
    "  queue_of_transaction actual_queue;\n",
    "  \n",
    "  // Statistics\n",
    "  int matches;\n",
    "  int mismatches;\n",
    "  int total_transactions;\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "    expected_port = new(\"expected_port\", this);\n",
    "    actual_port = new(\"actual_port\", this);\n",
    "  endfunction\n",
    "  \n",
    "  // Receive expected transactions\n",
    "  virtual function void write_expected(transaction t);\n",
    "    expected_queue.push_back(t);\n",
    "    check_transactions();\n",
    "  endfunction\n",
    "  \n",
    "  // Receive actual transactions\n",
    "  virtual function void write_actual(transaction t);\n",
    "    actual_queue.push_back(t);\n",
    "    check_transactions();\n",
    "  endfunction\n",
    "  \n",
    "  // Compare transactions\n",
    "  virtual function void check_transactions();\n",
    "    transaction exp_t, act_t;\n",
    "    \n",
    "    while (expected_queue.size() > 0 && actual_queue.size() > 0) begin\n",
    "      exp_t = expected_queue.pop_front();\n",
    "      act_t = actual_queue.pop_front();\n",
    "      \n",
    "      if (exp_t.compare(act_t)) begin\n",
    "        matches++;\n",
    "        `uvm_info(get_type_name(), \n",
    "          $sformatf(\"MATCH: %s\", exp_t.convert2string()), UVM_MEDIUM)\n",
    "      end else begin\n",
    "        mismatches++;\n",
    "        `uvm_error(get_type_name(), \n",
    "          $sformatf(\"MISMATCH:\\nExpected: %s\\nActual: %s\", \n",
    "            exp_t.convert2string(), act_t.convert2string()))\n",
    "      end\n",
    "      total_transactions++;\n",
    "    end\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void report_phase(uvm_phase phase);\n",
    "    `uvm_info(get_type_name(), \n",
    "      $sformatf(\"Final Statistics:\\nMatches: %0d\\nMismatches: %0d\\nTotal: %0d\", \n",
    "        matches, mismatches, total_transactions), UVM_LOW)\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 10.2.2 Advanced Scoreboard with Prediction\n",
    "\n",
    "```systemverilog\n",
    "class predictive_scoreboard extends uvm_scoreboard;\n",
    "  `uvm_component_utils(predictive_scoreboard)\n",
    "  \n",
    "  // Analysis imports\n",
    "  uvm_analysis_imp_input #(input_transaction, predictive_scoreboard) input_port;\n",
    "  uvm_analysis_imp_output #(output_transaction, predictive_scoreboard) output_port;\n",
    "  \n",
    "  // Reference model\n",
    "  reference_model ref_model;\n",
    "  \n",
    "  // Transaction storage\n",
    "  output_transaction expected_queue[$];\n",
    "  output_transaction actual_queue[$];\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "    input_port = new(\"input_port\", this);\n",
    "    output_port = new(\"output_port\", this);\n",
    "    ref_model = reference_model::type_id::create(\"ref_model\", this);\n",
    "  endfunction\n",
    "  \n",
    "  // Process input transactions and generate expected outputs\n",
    "  virtual function void write_input(input_transaction t);\n",
    "    output_transaction predicted;\n",
    "    predicted = ref_model.predict(t);\n",
    "    expected_queue.push_back(predicted);\n",
    "    check_and_compare();\n",
    "  endfunction\n",
    "  \n",
    "  // Receive actual DUT outputs\n",
    "  virtual function void write_output(output_transaction t);\n",
    "    actual_queue.push_back(t);\n",
    "    check_and_compare();\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void check_and_compare();\n",
    "    output_transaction exp, act;\n",
    "    \n",
    "    while (expected_queue.size() > 0 && actual_queue.size() > 0) begin\n",
    "      exp = expected_queue.pop_front();\n",
    "      act = actual_queue.pop_front();\n",
    "      \n",
    "      compare_transactions(exp, act);\n",
    "    end\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void compare_transactions(output_transaction exp, output_transaction act);\n",
    "    if (exp.compare(act)) begin\n",
    "      `uvm_info(\"SCOREBOARD_MATCH\", \n",
    "        $sformatf(\"Transaction matched: %s\", exp.convert2string()), UVM_MEDIUM)\n",
    "    end else begin\n",
    "      `uvm_error(\"SCOREBOARD_MISMATCH\", \n",
    "        $sformatf(\"Transaction mismatch:\\nExpected: %s\\nActual: %s\", \n",
    "          exp.convert2string(), act.convert2string()))\n",
    "    end\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 10.3 Transaction Comparison Techniques\n",
    "\n",
    "### 10.3.1 Built-in Compare Methods\n",
    "\n",
    "```systemverilog\n",
    "class advanced_transaction extends uvm_transaction;\n",
    "  rand bit [31:0] data;\n",
    "  rand bit [7:0] address;\n",
    "  rand bit [3:0] command;\n",
    "  time timestamp;\n",
    "  \n",
    "  `uvm_object_utils_begin(advanced_transaction)\n",
    "    `uvm_field_int(data, UVM_ALL_ON)\n",
    "    `uvm_field_int(address, UVM_ALL_ON)\n",
    "    `uvm_field_int(command, UVM_ALL_ON)\n",
    "    `uvm_field_int(timestamp, UVM_ALL_ON | UVM_NOCOMPARE)\n",
    "  `uvm_object_utils_end\n",
    "  \n",
    "  function new(string name = \"advanced_transaction\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "  \n",
    "  // Custom comparison function\n",
    "  virtual function bit do_compare(uvm_object rhs, uvm_comparer comparer);\n",
    "    advanced_transaction rhs_t;\n",
    "    bit result;\n",
    "    \n",
    "    if (!$cast(rhs_t, rhs)) return 0;\n",
    "    \n",
    "    result = super.do_compare(rhs, comparer);\n",
    "    \n",
    "    // Add custom comparison logic\n",
    "    if (this.command != rhs_t.command) begin\n",
    "      comparer.print_msg($sformatf(\"Command mismatch: %0h vs %0h\", \n",
    "        this.command, rhs_t.command));\n",
    "      result = 0;\n",
    "    end\n",
    "    \n",
    "    return result;\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 10.3.2 Flexible Comparison with Masks\n",
    "\n",
    "```systemverilog\n",
    "class masked_comparator extends uvm_object;\n",
    "  bit [31:0] data_mask = 32'hFFFFFFFF;\n",
    "  bit [7:0] address_mask = 8'hFF;\n",
    "  bit ignore_timestamp = 1;\n",
    "  \n",
    "  function bit compare_with_mask(advanced_transaction exp, advanced_transaction act);\n",
    "    bit result = 1;\n",
    "    \n",
    "    // Compare data with mask\n",
    "    if ((exp.data & data_mask) != (act.data & data_mask)) begin\n",
    "      `uvm_error(\"COMPARE\", $sformatf(\"Data mismatch: exp=%0h, act=%0h, mask=%0h\",\n",
    "        exp.data, act.data, data_mask))\n",
    "      result = 0;\n",
    "    end\n",
    "    \n",
    "    // Compare address with mask\n",
    "    if ((exp.address & address_mask) != (act.address & address_mask)) begin\n",
    "      `uvm_error(\"COMPARE\", $sformatf(\"Address mismatch: exp=%0h, act=%0h, mask=%0h\",\n",
    "        exp.address, act.address, address_mask))\n",
    "      result = 0;\n",
    "    end\n",
    "    \n",
    "    // Compare command (always exact match)\n",
    "    if (exp.command != act.command) begin\n",
    "      `uvm_error(\"COMPARE\", $sformatf(\"Command mismatch: exp=%0h, act=%0h\",\n",
    "        exp.command, act.command))\n",
    "      result = 0;\n",
    "    end\n",
    "    \n",
    "    return result;\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 10.4 Self-Checking Testbench Architecture\n",
    "\n",
    "### 10.4.1 Complete Self-Checking Environment\n",
    "\n",
    "```systemverilog\n",
    "class self_checking_env extends uvm_env;\n",
    "  `uvm_component_utils(self_checking_env)\n",
    "  \n",
    "  // Verification components\n",
    "  cpu_agent cpu_agt;\n",
    "  memory_agent mem_agt;\n",
    "  bus_monitor bus_mon;\n",
    "  \n",
    "  // Checking components\n",
    "  cpu_scoreboard cpu_sb;\n",
    "  memory_checker mem_checker;\n",
    "  protocol_checker prot_checker;\n",
    "  \n",
    "  // Coverage collectors\n",
    "  functional_coverage func_cov;\n",
    "  interface_coverage intf_cov;\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    // Create agents\n",
    "    cpu_agt = cpu_agent::type_id::create(\"cpu_agt\", this);\n",
    "    mem_agt = memory_agent::type_id::create(\"mem_agt\", this);\n",
    "    bus_mon = bus_monitor::type_id::create(\"bus_mon\", this);\n",
    "    \n",
    "    // Create checkers\n",
    "    cpu_sb = cpu_scoreboard::type_id::create(\"cpu_sb\", this);\n",
    "    mem_checker = memory_checker::type_id::create(\"mem_checker\", this);\n",
    "    prot_checker = protocol_checker::type_id::create(\"prot_checker\", this);\n",
    "    \n",
    "    // Create coverage collectors\n",
    "    func_cov = functional_coverage::type_id::create(\"func_cov\", this);\n",
    "    intf_cov = interface_coverage::type_id::create(\"intf_cov\", this);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void connect_phase(uvm_phase phase);\n",
    "    super.connect_phase(phase);\n",
    "    \n",
    "    // Connect scoreboard\n",
    "    cpu_agt.monitor.analysis_port.connect(cpu_sb.cpu_input_port);\n",
    "    mem_agt.monitor.analysis_port.connect(cpu_sb.mem_output_port);\n",
    "    \n",
    "    // Connect checkers\n",
    "    bus_mon.analysis_port.connect(prot_checker.analysis_export);\n",
    "    mem_agt.monitor.analysis_port.connect(mem_checker.analysis_export);\n",
    "    \n",
    "    // Connect coverage\n",
    "    cpu_agt.monitor.analysis_port.connect(func_cov.analysis_export);\n",
    "    bus_mon.analysis_port.connect(intf_cov.analysis_export);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 10.4.2 Automated Checking with Assertions\n",
    "\n",
    "```systemverilog\n",
    "// SystemVerilog Assertions for protocol checking\n",
    "interface cpu_bus_interface(input clk, input reset);\n",
    "  logic [31:0] address;\n",
    "  logic [31:0] data;\n",
    "  logic valid;\n",
    "  logic ready;\n",
    "  logic [1:0] response;\n",
    "  \n",
    "  // Protocol assertions\n",
    "  property valid_ready_handshake;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    valid |-> ##[1:10] ready;\n",
    "  endproperty\n",
    "  \n",
    "  property response_after_ready;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (valid && ready) |-> ##1 (response != 2'b00);\n",
    "  endproperty\n",
    "  \n",
    "  property address_stability;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    valid && !ready |=> $stable(address);\n",
    "  endproperty\n",
    "  \n",
    "  // Bind assertions\n",
    "  assert_valid_ready: assert property (valid_ready_handshake)\n",
    "    else `uvm_error(\"PROTOCOL\", \"Valid-Ready handshake violation\");\n",
    "    \n",
    "  assert_response: assert property (response_after_ready)\n",
    "    else `uvm_error(\"PROTOCOL\", \"Missing response after ready\");\n",
    "    \n",
    "  assert_address_stable: assert property (address_stability)\n",
    "    else `uvm_error(\"PROTOCOL\", \"Address not stable during transaction\");\n",
    "    \n",
    "  // Coverage on assertions\n",
    "  cover_handshake: cover property (valid_ready_handshake);\n",
    "  cover_response_types: cover property (@(posedge clk) response == 2'b01);\n",
    "endinterface\n",
    "```\n",
    "\n",
    "## 10.5 Coverage-Driven Verification\n",
    "\n",
    "### 10.5.1 Functional Coverage Fundamentals\n",
    "\n",
    "Coverage-driven verification uses coverage metrics to guide test generation and measure verification completeness. Key types include:\n",
    "\n",
    "- **Code Coverage**: Line, branch, condition, toggle coverage\n",
    "- **Functional Coverage**: User-defined coverage points\n",
    "- **Assertion Coverage**: Coverage of assertion properties\n",
    "\n",
    "### 10.5.2 Comprehensive Functional Coverage Implementation\n",
    "\n",
    "```systemverilog\n",
    "class comprehensive_coverage extends uvm_subscriber #(cpu_transaction);\n",
    "  `uvm_component_utils(comprehensive_coverage)\n",
    "  \n",
    "  // Coverage groups\n",
    "  covergroup cpu_instruction_cg;\n",
    "    option.per_instance = 1;\n",
    "    option.name = \"cpu_instruction_coverage\";\n",
    "    \n",
    "    // Instruction type coverage\n",
    "    cp_instruction: coverpoint trans.instruction {\n",
    "      bins load_ops = {LOAD, LOAD_IMM};\n",
    "      bins store_ops = {STORE, STORE_IMM};\n",
    "      bins arith_ops = {ADD, SUB, MUL, DIV};\n",
    "      bins logic_ops = {AND, OR, XOR, NOT};\n",
    "      bins branch_ops = {BEQ, BNE, JMP, CALL};\n",
    "      bins illegal_ops = default;\n",
    "    }\n",
    "    \n",
    "    // Register usage coverage\n",
    "    cp_src_reg: coverpoint trans.src_register {\n",
    "      bins low_regs = {[0:7]};\n",
    "      bins mid_regs = {[8:15]};\n",
    "      bins high_regs = {[16:31]};\n",
    "    }\n",
    "    \n",
    "    cp_dst_reg: coverpoint trans.dst_register {\n",
    "      bins low_regs = {[0:7]};\n",
    "      bins mid_regs = {[8:15]};\n",
    "      bins high_regs = {[16:31]};\n",
    "    }\n",
    "    \n",
    "    // Address coverage\n",
    "    cp_address: coverpoint trans.address {\n",
    "      bins low_mem = {[0:1023]};\n",
    "      bins mid_mem = {[1024:2047]};\n",
    "      bins high_mem = {[2048:4095]};\n",
    "      bins boundary = {0, 1023, 1024, 2047, 2048, 4095};\n",
    "    }\n",
    "    \n",
    "    // Data patterns\n",
    "    cp_data: coverpoint trans.data {\n",
    "      bins zero = {0};\n",
    "      bins all_ones = {32'hFFFFFFFF};\n",
    "      bins powers_of_two = {32'h1, 32'h2, 32'h4, 32'h8, 32'h10, 32'h20, 32'h40, 32'h80};\n",
    "      bins small_values = {[1:255]};\n",
    "      bins large_values = {[32'h80000000:32'hFFFFFFFE]};\n",
    "    }\n",
    "    \n",
    "    // Cross coverage\n",
    "    cross_instr_reg: cross cp_instruction, cp_src_reg {\n",
    "      ignore_bins illegal_load = binsof(cp_instruction.load_ops) && \n",
    "                                 binsof(cp_src_reg) intersect {[28:31]};\n",
    "    }\n",
    "    \n",
    "    cross_instr_addr: cross cp_instruction, cp_address {\n",
    "      bins load_low = binsof(cp_instruction.load_ops) && binsof(cp_address.low_mem);\n",
    "      bins store_high = binsof(cp_instruction.store_ops) && binsof(cp_address.high_mem);\n",
    "    }\n",
    "  endgroup\n",
    "  \n",
    "  // State transition coverage\n",
    "  covergroup state_transition_cg;\n",
    "    option.per_instance = 1;\n",
    "    \n",
    "    cp_current_state: coverpoint current_state {\n",
    "      bins idle = {IDLE};\n",
    "      bins fetch = {FETCH};\n",
    "      bins decode = {DECODE};\n",
    "      bins execute = {EXECUTE};\n",
    "      bins writeback = {WRITEBACK};\n",
    "    }\n",
    "    \n",
    "    cp_next_state: coverpoint next_state {\n",
    "      bins idle = {IDLE};\n",
    "      bins fetch = {FETCH};\n",
    "      bins decode = {DECODE};\n",
    "      bins execute = {EXECUTE};\n",
    "      bins writeback = {WRITEBACK};\n",
    "    }\n",
    "    \n",
    "    cross_state_trans: cross cp_current_state, cp_next_state {\n",
    "      bins valid_transitions = \n",
    "        binsof(cp_current_state.idle) && binsof(cp_next_state.fetch) ||\n",
    "        binsof(cp_current_state.fetch) && binsof(cp_next_state.decode) ||\n",
    "        binsof(cp_current_state.decode) && binsof(cp_next_state.execute) ||\n",
    "        binsof(cp_current_state.execute) && binsof(cp_next_state.writeback) ||\n",
    "        binsof(cp_current_state.writeback) && binsof(cp_next_state.fetch);\n",
    "        \n",
    "      illegal_bins invalid_transitions = !binsof(cross_state_trans.valid_transitions);\n",
    "    }\n",
    "  endgroup\n",
    "  \n",
    "  // Performance coverage\n",
    "  covergroup performance_cg;\n",
    "    cp_latency: coverpoint trans.latency {\n",
    "      bins fast = {[1:5]};\n",
    "      bins normal = {[6:15]};\n",
    "      bins slow = {[16:50]};\n",
    "      bins timeout = {[51:100]};\n",
    "    }\n",
    "    \n",
    "    cp_throughput: coverpoint transactions_per_cycle {\n",
    "      bins low = {[0:2]};\n",
    "      bins medium = {[3:7]};\n",
    "      bins high = {[8:15]};\n",
    "    }\n",
    "  endgroup\n",
    "  \n",
    "  // Local variables\n",
    "  cpu_transaction trans;\n",
    "  cpu_state_e current_state, next_state;\n",
    "  int transactions_per_cycle;\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "    cpu_instruction_cg = new();\n",
    "    state_transition_cg = new();\n",
    "    performance_cg = new();\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void write(cpu_transaction t);\n",
    "    trans = t;\n",
    "    \n",
    "    // Sample all coverage groups\n",
    "    cpu_instruction_cg.sample();\n",
    "    state_transition_cg.sample();\n",
    "    performance_cg.sample();\n",
    "    \n",
    "    // Update state tracking\n",
    "    current_state = next_state;\n",
    "    next_state = get_next_state(t);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void report_phase(uvm_phase phase);\n",
    "    real instruction_cov = cpu_instruction_cg.get_inst_coverage();\n",
    "    real state_cov = state_transition_cg.get_inst_coverage();\n",
    "    real perf_cov = performance_cg.get_inst_coverage();\n",
    "    \n",
    "    `uvm_info(\"COVERAGE_REPORT\", \n",
    "      $sformatf(\"Coverage Summary:\\nInstruction Coverage: %.2f%%\\nState Coverage: %.2f%%\\nPerformance Coverage: %.2f%%\",\n",
    "        instruction_cov, state_cov, perf_cov), UVM_LOW)\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 10.5.3 Coverage-Driven Test Generation\n",
    "\n",
    "```systemverilog\n",
    "class coverage_driven_test extends base_test;\n",
    "  `uvm_component_utils(coverage_driven_test)\n",
    "  \n",
    "  comprehensive_coverage cov_collector;\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    // Enable coverage collection\n",
    "    uvm_config_db#(bit)::set(this, \"*\", \"coverage_enable\", 1);\n",
    "    \n",
    "    // Set coverage-driven constraints\n",
    "    uvm_config_db#(int)::set(this, \"*sequencer*\", \"coverage_driven\", 1);\n",
    "  endfunction\n",
    "  \n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    coverage_driven_sequence cov_seq;\n",
    "    \n",
    "    phase.raise_objection(this);\n",
    "    \n",
    "    // Run initial random phase\n",
    "    repeat(1000) begin\n",
    "      cov_seq = coverage_driven_sequence::type_id::create(\"cov_seq\");\n",
    "      cov_seq.start(env.cpu_agt.sequencer);\n",
    "    end\n",
    "    \n",
    "    // Analyze coverage and generate directed tests\n",
    "    analyze_and_generate_tests();\n",
    "    \n",
    "    phase.drop_objection(this);\n",
    "  endtask\n",
    "  \n",
    "  virtual function void analyze_and_generate_tests();\n",
    "    real current_coverage;\n",
    "    \n",
    "    // Get current coverage\n",
    "    current_coverage = get_overall_coverage();\n",
    "    \n",
    "    `uvm_info(\"COVERAGE_ANALYSIS\", \n",
    "      $sformatf(\"Current overall coverage: %.2f%%\", current_coverage), UVM_LOW)\n",
    "    \n",
    "    // Generate targeted tests for missed coverage\n",
    "    if (current_coverage < 95.0) begin\n",
    "      generate_targeted_tests();\n",
    "    end\n",
    "  endfunction\n",
    "  \n",
    "  virtual function real get_overall_coverage();\n",
    "    // Implementation to collect coverage from all coverage groups\n",
    "    // Return weighted average of all coverage metrics\n",
    "    return 0.0; // Placeholder\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void generate_targeted_tests();\n",
    "    // Implementation to generate tests targeting specific coverage holes\n",
    "    `uvm_info(\"COVERAGE_DRIVEN\", \"Generating targeted tests for coverage holes\", UVM_LOW)\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 10.6 Advanced Checking Techniques\n",
    "\n",
    "### 10.6.1 Temporal Checking with Sequences\n",
    "\n",
    "```systemverilog\n",
    "class temporal_checker extends uvm_component;\n",
    "  `uvm_component_utils(temporal_checker)\n",
    "  \n",
    "  uvm_analysis_imp #(bus_transaction, temporal_checker) analysis_export;\n",
    "  \n",
    "  // Sequence tracking\n",
    "  bus_transaction pending_requests[$];\n",
    "  bus_transaction completed_requests[$];\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "    analysis_export = new(\"analysis_export\", this);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void write(bus_transaction t);\n",
    "    case (t.trans_type)\n",
    "      REQ: begin\n",
    "        pending_requests.push_back(t);\n",
    "        check_request_ordering(t);\n",
    "      end\n",
    "      RSP: begin\n",
    "        completed_requests.push_back(t);\n",
    "        check_response_matching(t);\n",
    "      end\n",
    "    endcase\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void check_request_ordering(bus_transaction req);\n",
    "    // Check that requests follow proper ordering rules\n",
    "    foreach (pending_requests[i]) begin\n",
    "      if (pending_requests[i].address == req.address && \n",
    "          pending_requests[i].is_write && req.is_write) begin\n",
    "        `uvm_error(\"ORDERING\", \n",
    "          $sformatf(\"Write-after-write hazard detected at address %0h\", req.address))\n",
    "      end\n",
    "    end\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void check_response_matching(bus_transaction rsp);\n",
    "    bus_transaction matching_req = null;\n",
    "    int req_index = -1;\n",
    "    \n",
    "    // Find matching request\n",
    "    foreach (pending_requests[i]) begin\n",
    "      if (pending_requests[i].id == rsp.id) begin\n",
    "        matching_req = pending_requests[i];\n",
    "        req_index = i;\n",
    "        break;\n",
    "      end\n",
    "    end\n",
    "    \n",
    "    if (matching_req == null) begin\n",
    "      `uvm_error(\"ORPHAN_RESPONSE\", \n",
    "        $sformatf(\"Response with ID %0h has no matching request\", rsp.id))\n",
    "      return;\n",
    "    end\n",
    "    \n",
    "    // Validate response\n",
    "    if (!validate_response(matching_req, rsp)) begin\n",
    "      `uvm_error(\"RESPONSE_MISMATCH\", \n",
    "        $sformatf(\"Response validation failed for transaction ID %0h\", rsp.id))\n",
    "    end\n",
    "    \n",
    "    // Remove from pending queue\n",
    "    pending_requests.delete(req_index);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function bit validate_response(bus_transaction req, bus_transaction rsp);\n",
    "    // Implement response validation logic\n",
    "    return (req.address == rsp.address && req.id == rsp.id);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 10.7 Best Practices and Guidelines\n",
    "\n",
    "### 10.7.1 Scoreboard Design Best Practices\n",
    "\n",
    "1. **Modular Design**: Create separate scoreboard components for different DUT functions\n",
    "2. **Configurable Checking**: Make comparison criteria configurable through the factory\n",
    "3. **Performance Optimization**: Use efficient data structures for large-scale verification\n",
    "4. **Error Handling**: Implement robust error detection and reporting mechanisms\n",
    "5. **Reusability**: Design scoreboards to be reusable across different test environments\n",
    "\n",
    "### 10.7.2 Coverage Strategy Best Practices\n",
    "\n",
    "1. **Comprehensive Planning**: Define coverage model early in the verification process\n",
    "2. **Layered Approach**: Implement multiple coverage layers (functional, structural, assertion)\n",
    "3. **Coverage Closure**: Establish clear coverage goals and closure criteria\n",
    "4. **Regular Analysis**: Monitor coverage trends and adjust verification strategy accordingly\n",
    "5. **Tool Integration**: Leverage EDA tools for coverage analysis and visualization\n",
    "\n",
    "## 10.8 Summary\n",
    "\n",
    "This chapter covered the essential aspects of UVM scoreboard design and coverage-driven verification. Key takeaways include:\n",
    "\n",
    "- Scoreboards are critical for transaction-level checking and verification closure\n",
    "- Multiple design patterns exist for different verification scenarios\n",
    "- Self-checking testbenches improve verification efficiency and reliability\n",
    "- Coverage-driven verification provides measurable verification progress\n",
    "- Functional coverage implementation requires careful planning and analysis\n",
    "- Advanced checking techniques enable comprehensive DUT validation\n",
    "\n",
    "The combination of robust scoreboard design and comprehensive coverage collection forms the foundation of effective verification methodologies, ensuring thorough validation of complex digital designs.\n",
    "\n",
    "## 10.9 Exercises\n",
    "\n",
    "1. **Basic Scoreboard**: Implement a scoreboard for a simple FIFO design with read/write transaction checking\n",
    "2. **Coverage Analysis**: Create functional coverage for a CPU instruction set and analyze coverage holes\n",
    "3. **Temporal Checking**: Design a checker for bus protocol temporal properties using SystemVerilog assertions\n",
    "4. **Coverage-Driven Flow**: Implement a coverage-driven test that adapts based on coverage feedback\n",
    "5. **Performance Optimization**: Optimize a scoreboard design for handling high-throughput transaction streams"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b855d3ff",
   "metadata": {},
   "source": [
    "# Chapter 11: UVM Configuration and Factory\n",
    "\n",
    "## Table of Contents\n",
    "1. [Configuration Database Overview](#configuration-database-overview)\n",
    "2. [Configuration Database Usage](#configuration-database-usage)\n",
    "3. [Hierarchical Configuration](#hierarchical-configuration)\n",
    "4. [Factory Registration and Overrides](#factory-registration-and-overrides)\n",
    "5. [Type and Instance Overrides](#type-and-instance-overrides)\n",
    "6. [Configuration Best Practices](#configuration-best-practices)\n",
    "7. [Advanced Examples](#advanced-examples)\n",
    "8. [Common Pitfalls and Solutions](#common-pitfalls-and-solutions)\n",
    "\n",
    "---\n",
    "\n",
    "## Configuration Database Overview\n",
    "\n",
    "The UVM Configuration Database (`uvm_config_db`) is a centralized storage mechanism that allows components to share configuration information across the testbench hierarchy. It provides a flexible way to pass parameters, objects, and settings from higher-level components to lower-level components without tight coupling.\n",
    "\n",
    "### Key Concepts\n",
    "- **Scope-based access**: Configuration settings are associated with specific hierarchical scopes\n",
    "- **Type-safe storage**: Different data types are stored separately\n",
    "- **Flexible retrieval**: Components can query for configuration data at any time\n",
    "- **Override capability**: Higher-level components can override lower-level settings\n",
    "\n",
    "---\n",
    "\n",
    "## Configuration Database Usage\n",
    "\n",
    "### Basic Configuration Database Operations\n",
    "\n",
    "#### Setting Configuration Values\n",
    "\n",
    "```systemverilog\n",
    "// Setting configuration values in different contexts\n",
    "class my_test extends uvm_test;\n",
    "  `uvm_component_utils(my_test)\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    // Set integer configuration\n",
    "    uvm_config_db#(int)::set(this, \"env.agent*\", \"num_transactions\", 100);\n",
    "    \n",
    "    // Set string configuration\n",
    "    uvm_config_db#(string)::set(this, \"env.agent.driver\", \"interface_name\", \"dut_if\");\n",
    "    \n",
    "    // Set object configuration\n",
    "    my_config cfg = my_config::type_id::create(\"cfg\");\n",
    "    cfg.randomize();\n",
    "    uvm_config_db#(my_config)::set(this, \"env.agent\", \"config\", cfg);\n",
    "    \n",
    "    // Set virtual interface\n",
    "    uvm_config_db#(virtual my_interface)::set(this, \"*\", \"vif\", top.my_if);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Getting Configuration Values\n",
    "\n",
    "```systemverilog\n",
    "class my_agent extends uvm_agent;\n",
    "  `uvm_component_utils(my_agent)\n",
    "  \n",
    "  my_config cfg;\n",
    "  virtual my_interface vif;\n",
    "  int num_trans;\n",
    "  string if_name;\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    // Get configuration with error checking\n",
    "    if (!uvm_config_db#(my_config)::get(this, \"\", \"config\", cfg)) begin\n",
    "      `uvm_fatal(\"CONFIG_ERROR\", \"Cannot get config from config_db\")\n",
    "    end\n",
    "    \n",
    "    // Get virtual interface\n",
    "    if (!uvm_config_db#(virtual my_interface)::get(this, \"\", \"vif\", vif)) begin\n",
    "      `uvm_fatal(\"VIF_ERROR\", \"Cannot get virtual interface from config_db\")\n",
    "    end\n",
    "    \n",
    "    // Get optional parameters with default values\n",
    "    if (!uvm_config_db#(int)::get(this, \"\", \"num_transactions\", num_trans)) begin\n",
    "      num_trans = 10; // Default value\n",
    "      `uvm_info(\"CONFIG\", $sformatf(\"Using default num_transactions: %0d\", num_trans), UVM_MEDIUM)\n",
    "    end\n",
    "    \n",
    "    // Get string parameter\n",
    "    if (!uvm_config_db#(string)::get(this, \"\", \"interface_name\", if_name)) begin\n",
    "      if_name = \"default_if\";\n",
    "    end\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Configuration Object Pattern\n",
    "\n",
    "```systemverilog\n",
    "// Configuration class for agent\n",
    "class agent_config extends uvm_object;\n",
    "  // Agent configuration parameters\n",
    "  uvm_active_passive_enum is_active = UVM_ACTIVE;\n",
    "  int num_transactions = 10;\n",
    "  bit enable_coverage = 1;\n",
    "  bit enable_scoreboard = 1;\n",
    "  string interface_name = \"dut_if\";\n",
    "  \n",
    "  // Protocol-specific configurations\n",
    "  int max_packet_size = 1024;\n",
    "  int min_packet_size = 64;\n",
    "  bit enable_error_injection = 0;\n",
    "  \n",
    "  `uvm_object_utils_begin(agent_config)\n",
    "    `uvm_field_enum(uvm_active_passive_enum, is_active, UVM_DEFAULT)\n",
    "    `uvm_field_int(num_transactions, UVM_DEFAULT)\n",
    "    `uvm_field_int(enable_coverage, UVM_DEFAULT)\n",
    "    `uvm_field_int(enable_scoreboard, UVM_DEFAULT)\n",
    "    `uvm_field_string(interface_name, UVM_DEFAULT)\n",
    "    `uvm_field_int(max_packet_size, UVM_DEFAULT)\n",
    "    `uvm_field_int(min_packet_size, UVM_DEFAULT)\n",
    "    `uvm_field_int(enable_error_injection, UVM_DEFAULT)\n",
    "  `uvm_object_utils_end\n",
    "  \n",
    "  function new(string name = \"agent_config\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "  \n",
    "  // Validation function\n",
    "  function bit is_valid();\n",
    "    if (max_packet_size < min_packet_size) begin\n",
    "      `uvm_error(\"CONFIG_ERROR\", \"max_packet_size must be >= min_packet_size\")\n",
    "      return 0;\n",
    "    end\n",
    "    if (num_transactions <= 0) begin\n",
    "      `uvm_error(\"CONFIG_ERROR\", \"num_transactions must be positive\")\n",
    "      return 0;\n",
    "    end\n",
    "    return 1;\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## Hierarchical Configuration\n",
    "\n",
    "### Understanding Scope Resolution\n",
    "\n",
    "The configuration database uses hierarchical scoping to determine which components can access specific configuration data. The scope follows the UVM component hierarchy.\n",
    "\n",
    "```systemverilog\n",
    "// Example hierarchy and scope usage\n",
    "class system_test extends uvm_test;\n",
    "  `uvm_component_utils(system_test)\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    // Global configuration - accessible by all components\n",
    "    uvm_config_db#(int)::set(this, \"*\", \"debug_level\", 2);\n",
    "    \n",
    "    // Environment-specific configuration\n",
    "    uvm_config_db#(bit)::set(this, \"env\", \"enable_coverage\", 1);\n",
    "    \n",
    "    // Agent-specific configuration\n",
    "    uvm_config_db#(string)::set(this, \"env.rx_agent\", \"mode\", \"passive\");\n",
    "    uvm_config_db#(string)::set(this, \"env.tx_agent\", \"mode\", \"active\");\n",
    "    \n",
    "    // Driver-specific configuration\n",
    "    uvm_config_db#(int)::set(this, \"env.tx_agent.driver\", \"delay_range\", 10);\n",
    "    \n",
    "    // Wildcard usage for multiple similar components\n",
    "    uvm_config_db#(bit)::set(this, \"env.*_agent\", \"enable_logging\", 1);\n",
    "    uvm_config_db#(int)::set(this, \"env.agent*\", \"timeout_cycles\", 1000);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Configuration Inheritance and Override\n",
    "\n",
    "```systemverilog\n",
    "class multi_agent_env extends uvm_env;\n",
    "  `uvm_component_utils(multi_agent_env)\n",
    "  \n",
    "  my_agent rx_agent;\n",
    "  my_agent tx_agent;\n",
    "  my_scoreboard sb;\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    // Create base configuration for all agents\n",
    "    agent_config base_cfg = agent_config::type_id::create(\"base_cfg\");\n",
    "    base_cfg.num_transactions = 50;\n",
    "    base_cfg.enable_coverage = 1;\n",
    "    \n",
    "    // Set base configuration for all agents\n",
    "    uvm_config_db#(agent_config)::set(this, \"*_agent\", \"config\", base_cfg);\n",
    "    \n",
    "    // Override specific settings for rx_agent\n",
    "    agent_config rx_cfg = agent_config::type_id::create(\"rx_cfg\");\n",
    "    rx_cfg.copy(base_cfg);\n",
    "    rx_cfg.is_active = UVM_PASSIVE;\n",
    "    rx_cfg.enable_scoreboard = 0;\n",
    "    uvm_config_db#(agent_config)::set(this, \"rx_agent\", \"config\", rx_cfg);\n",
    "    \n",
    "    // Override specific settings for tx_agent\n",
    "    agent_config tx_cfg = agent_config::type_id::create(\"tx_cfg\");\n",
    "    tx_cfg.copy(base_cfg);\n",
    "    tx_cfg.is_active = UVM_ACTIVE;\n",
    "    tx_cfg.enable_error_injection = 1;\n",
    "    uvm_config_db#(agent_config)::set(this, \"tx_agent\", \"config\", tx_cfg);\n",
    "    \n",
    "    // Create agents\n",
    "    rx_agent = my_agent::type_id::create(\"rx_agent\", this);\n",
    "    tx_agent = my_agent::type_id::create(\"tx_agent\", this);\n",
    "    sb = my_scoreboard::type_id::create(\"sb\", this);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## Factory Registration and Overrides\n",
    "\n",
    "### Factory Registration\n",
    "\n",
    "The UVM factory allows for dynamic object creation and type overriding. All UVM objects and components must be registered with the factory.\n",
    "\n",
    "```systemverilog\n",
    "// Base transaction class\n",
    "class base_transaction extends uvm_sequence_item;\n",
    "  rand bit [31:0] addr;\n",
    "  rand bit [31:0] data;\n",
    "  rand bit        write;\n",
    "  \n",
    "  `uvm_object_utils_begin(base_transaction)\n",
    "    `uvm_field_int(addr, UVM_DEFAULT)\n",
    "    `uvm_field_int(data, UVM_DEFAULT)\n",
    "    `uvm_field_int(write, UVM_DEFAULT)\n",
    "  `uvm_object_utils_end\n",
    "  \n",
    "  function new(string name = \"base_transaction\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "  \n",
    "  constraint valid_addr { addr inside {[32'h0000_0000:32'h0FFF_FFFF]}; }\n",
    "endclass\n",
    "\n",
    "// Extended transaction class\n",
    "class extended_transaction extends base_transaction;\n",
    "  rand bit [7:0] priority;\n",
    "  rand bit       secure;\n",
    "  \n",
    "  `uvm_object_utils_begin(extended_transaction)\n",
    "    `uvm_field_int(priority, UVM_DEFAULT)\n",
    "    `uvm_field_int(secure, UVM_DEFAULT)\n",
    "  `uvm_object_utils_end\n",
    "  \n",
    "  function new(string name = \"extended_transaction\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "  \n",
    "  constraint priority_c { priority inside {[1:8]}; }\n",
    "endclass\n",
    "\n",
    "// Driver using factory for transaction creation\n",
    "class my_driver extends uvm_driver#(base_transaction);\n",
    "  `uvm_component_utils(my_driver)\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  task run_phase(uvm_phase phase);\n",
    "    base_transaction req;\n",
    "    forever begin\n",
    "      seq_item_port.get_next_item(req);\n",
    "      \n",
    "      // Factory-based transaction creation allows for overrides\n",
    "      if (req == null) begin\n",
    "        req = base_transaction::type_id::create(\"req\");\n",
    "        assert(req.randomize());\n",
    "      end\n",
    "      \n",
    "      drive_transaction(req);\n",
    "      seq_item_port.item_done();\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  virtual task drive_transaction(base_transaction tr);\n",
    "    // Implementation specific to base transaction\n",
    "    `uvm_info(\"DRIVER\", $sformatf(\"Driving transaction: %s\", tr.sprint()), UVM_MEDIUM)\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## Type and Instance Overrides\n",
    "\n",
    "### Type Overrides\n",
    "\n",
    "Type overrides replace all instances of a particular type with another type globally or within a specific scope.\n",
    "\n",
    "```systemverilog\n",
    "class advanced_test extends uvm_test;\n",
    "  `uvm_component_utils(advanced_test)\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    // Type override - all base_transaction objects become extended_transaction\n",
    "    base_transaction::type_id::set_type_override(extended_transaction::get_type());\n",
    "    \n",
    "    // Scoped type override - only affects specific hierarchy\n",
    "    my_driver::type_id::set_type_override(advanced_driver::get_type(), 1);\n",
    "    \n",
    "    // Type override with specific instance path\n",
    "    uvm_factory::get().set_type_override_by_type(\n",
    "      base_transaction::get_type(),\n",
    "      extended_transaction::get_type(),\n",
    "      1  // replace_all = 1\n",
    "    );\n",
    "    \n",
    "    super.build_phase(phase);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Instance Overrides\n",
    "\n",
    "Instance overrides replace specific named instances while leaving other instances of the same type unchanged.\n",
    "\n",
    "```systemverilog\n",
    "class selective_override_test extends uvm_test;\n",
    "  `uvm_component_utils(selective_override_test)\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    // Instance override - only replace specific named instances\n",
    "    uvm_factory::get().set_inst_override_by_type(\n",
    "      base_transaction::get_type(),\n",
    "      extended_transaction::get_type(),\n",
    "      \"env.tx_agent.driver.*\"  // Only affects tx_agent driver transactions\n",
    "    );\n",
    "    \n",
    "    // Multiple instance overrides\n",
    "    uvm_factory::get().set_inst_override_by_type(\n",
    "      my_driver::get_type(),\n",
    "      debug_driver::get_type(),\n",
    "      \"env.debug_agent.driver\"\n",
    "    );\n",
    "    \n",
    "    uvm_factory::get().set_inst_override_by_type(\n",
    "      my_monitor::get_type(),\n",
    "      enhanced_monitor::get_type(),\n",
    "      \"env.*.monitor\"\n",
    "    );\n",
    "    \n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    // Print factory configuration for debugging\n",
    "    uvm_factory::get().print();\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Advanced Factory Usage\n",
    "\n",
    "```systemverilog\n",
    "// Factory wrapper for complex object creation\n",
    "class transaction_factory extends uvm_object;\n",
    "  `uvm_object_utils(transaction_factory)\n",
    "  \n",
    "  static function base_transaction create_transaction(string name = \"tr\", string tr_type = \"base\");\n",
    "    base_transaction tr;\n",
    "    \n",
    "    case (tr_type)\n",
    "      \"base\": tr = base_transaction::type_id::create(name);\n",
    "      \"extended\": tr = extended_transaction::type_id::create(name);\n",
    "      \"debug\": tr = debug_transaction::type_id::create(name);\n",
    "      default: begin\n",
    "        `uvm_error(\"FACTORY\", $sformatf(\"Unknown transaction type: %s\", tr_type))\n",
    "        tr = base_transaction::type_id::create(name);\n",
    "      end\n",
    "    endcase\n",
    "    \n",
    "    return tr;\n",
    "  endfunction\n",
    "  \n",
    "  static function my_driver create_driver(string name, uvm_component parent, string driver_type = \"base\");\n",
    "    my_driver drv;\n",
    "    \n",
    "    case (driver_type)\n",
    "      \"base\": drv = my_driver::type_id::create(name, parent);\n",
    "      \"advanced\": drv = advanced_driver::type_id::create(name, parent);\n",
    "      \"debug\": drv = debug_driver::type_id::create(name, parent);\n",
    "      default: begin\n",
    "        `uvm_error(\"FACTORY\", $sformatf(\"Unknown driver type: %s\", driver_type))\n",
    "        drv = my_driver::type_id::create(name, parent);\n",
    "      end\n",
    "    endcase\n",
    "    \n",
    "    return drv;\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## Configuration Best Practices\n",
    "\n",
    "### 1. Configuration Organization\n",
    "\n",
    "```systemverilog\n",
    "// Centralized configuration management\n",
    "class system_config extends uvm_object;\n",
    "  // Agent configurations\n",
    "  agent_config tx_agent_cfg;\n",
    "  agent_config rx_agent_cfg;\n",
    "  \n",
    "  // Environment configurations\n",
    "  bit enable_scoreboard = 1;\n",
    "  bit enable_coverage = 1;\n",
    "  bit enable_protocol_checks = 1;\n",
    "  \n",
    "  // Test configurations\n",
    "  int num_packets = 100;\n",
    "  int test_timeout = 10000;\n",
    "  string test_mode = \"normal\";\n",
    "  \n",
    "  `uvm_object_utils_begin(system_config)\n",
    "    `uvm_field_object(tx_agent_cfg, UVM_DEFAULT)\n",
    "    `uvm_field_object(rx_agent_cfg, UVM_DEFAULT)\n",
    "    `uvm_field_int(enable_scoreboard, UVM_DEFAULT)\n",
    "    `uvm_field_int(enable_coverage, UVM_DEFAULT)\n",
    "    `uvm_field_int(enable_protocol_checks, UVM_DEFAULT)\n",
    "    `uvm_field_int(num_packets, UVM_DEFAULT)\n",
    "    `uvm_field_int(test_timeout, UVM_DEFAULT)\n",
    "    `uvm_field_string(test_mode, UVM_DEFAULT)\n",
    "  `uvm_object_utils_end\n",
    "  \n",
    "  function new(string name = \"system_config\");\n",
    "    super.new(name);\n",
    "    create_sub_configs();\n",
    "  endfunction\n",
    "  \n",
    "  function void create_sub_configs();\n",
    "    tx_agent_cfg = agent_config::type_id::create(\"tx_agent_cfg\");\n",
    "    rx_agent_cfg = agent_config::type_id::create(\"rx_agent_cfg\");\n",
    "    \n",
    "    // Set default configurations\n",
    "    tx_agent_cfg.is_active = UVM_ACTIVE;\n",
    "    rx_agent_cfg.is_active = UVM_PASSIVE;\n",
    "  endfunction\n",
    "  \n",
    "  function void configure_for_test(string test_name);\n",
    "    case (test_name)\n",
    "      \"smoke_test\": begin\n",
    "        num_packets = 10;\n",
    "        test_timeout = 1000;\n",
    "        enable_coverage = 0;\n",
    "      end\n",
    "      \"regression_test\": begin\n",
    "        num_packets = 1000;\n",
    "        test_timeout = 100000;\n",
    "        enable_coverage = 1;\n",
    "      end\n",
    "      \"debug_test\": begin\n",
    "        num_packets = 5;\n",
    "        test_timeout = 50000;\n",
    "        tx_agent_cfg.enable_error_injection = 1;\n",
    "      end\n",
    "    endcase\n",
    "  endfunction\n",
    "  \n",
    "  function bit validate_config();\n",
    "    bit valid = 1;\n",
    "    \n",
    "    if (!tx_agent_cfg.is_valid()) valid = 0;\n",
    "    if (!rx_agent_cfg.is_valid()) valid = 0;\n",
    "    \n",
    "    if (num_packets <= 0) begin\n",
    "      `uvm_error(\"CONFIG\", \"num_packets must be positive\")\n",
    "      valid = 0;\n",
    "    end\n",
    "    \n",
    "    if (test_timeout <= 0) begin\n",
    "      `uvm_error(\"CONFIG\", \"test_timeout must be positive\")\n",
    "      valid = 0;\n",
    "    end\n",
    "    \n",
    "    return valid;\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 2. Configuration Distribution Pattern\n",
    "\n",
    "```systemverilog\n",
    "class base_test extends uvm_test;\n",
    "  `uvm_component_utils(base_test)\n",
    "  \n",
    "  system_config sys_cfg;\n",
    "  my_env env;\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    // Create and configure system configuration\n",
    "    sys_cfg = system_config::type_id::create(\"sys_cfg\");\n",
    "    configure_test(sys_cfg);\n",
    "    \n",
    "    // Validate configuration before distribution\n",
    "    if (!sys_cfg.validate_config()) begin\n",
    "      `uvm_fatal(\"CONFIG_ERROR\", \"Invalid system configuration\")\n",
    "    end\n",
    "    \n",
    "    // Distribute configuration to environment\n",
    "    uvm_config_db#(system_config)::set(this, \"env\", \"config\", sys_cfg);\n",
    "    \n",
    "    // Distribute sub-configurations\n",
    "    uvm_config_db#(agent_config)::set(this, \"env.tx_agent\", \"config\", sys_cfg.tx_agent_cfg);\n",
    "    uvm_config_db#(agent_config)::set(this, \"env.rx_agent\", \"config\", sys_cfg.rx_agent_cfg);\n",
    "    \n",
    "    // Create environment\n",
    "    env = my_env::type_id::create(\"env\", this);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void configure_test(system_config cfg);\n",
    "    // Override in derived test classes\n",
    "  endfunction\n",
    "  \n",
    "  function void end_of_elaboration_phase(uvm_phase phase);\n",
    "    super.end_of_elaboration_phase(phase);\n",
    "    \n",
    "    // Print configuration for debugging\n",
    "    `uvm_info(\"CONFIG\", $sformatf(\"System Configuration:\\n%s\", sys_cfg.sprint()), UVM_LOW)\n",
    "    \n",
    "    // Print factory overrides\n",
    "    uvm_factory::get().print();\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 3. Configuration Validation and Error Handling\n",
    "\n",
    "```systemverilog\n",
    "class robust_agent extends uvm_agent;\n",
    "  `uvm_component_utils(robust_agent)\n",
    "  \n",
    "  agent_config cfg;\n",
    "  my_driver driver;\n",
    "  my_monitor monitor;\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    // Attempt to get configuration with comprehensive error handling\n",
    "    if (!get_config()) begin\n",
    "      `uvm_fatal(\"CONFIG_MISSING\", \"Failed to get agent configuration\")\n",
    "    end\n",
    "    \n",
    "    // Validate configuration\n",
    "    if (!cfg.is_valid()) begin\n",
    "      `uvm_fatal(\"CONFIG_INVALID\", \"Agent configuration validation failed\")\n",
    "    end\n",
    "    \n",
    "    // Create sub-components based on configuration\n",
    "    create_components();\n",
    "  endfunction\n",
    "  \n",
    "  function bit get_config();\n",
    "    string config_id = \"config\";\n",
    "    \n",
    "    // Try to get configuration with specific name first\n",
    "    if (uvm_config_db#(agent_config)::get(this, \"\", config_id, cfg)) begin\n",
    "      `uvm_info(\"CONFIG\", $sformatf(\"Got configuration '%s'\", config_id), UVM_MEDIUM)\n",
    "      return 1;\n",
    "    end\n",
    "    \n",
    "    // Try alternative configuration names\n",
    "    string alt_names[] = {\"agent_config\", \"cfg\", \"agent_cfg\"};\n",
    "    foreach (alt_names[i]) begin\n",
    "      if (uvm_config_db#(agent_config)::get(this, \"\", alt_names[i], cfg)) begin\n",
    "        `uvm_info(\"CONFIG\", $sformatf(\"Got configuration '%s'\", alt_names[i]), UVM_MEDIUM)\n",
    "        return 1;\n",
    "      end\n",
    "    end\n",
    "    \n",
    "    // Try to get from parent scope\n",
    "    if (uvm_config_db#(agent_config)::get(get_parent(), get_name(), \"config\", cfg)) begin\n",
    "      `uvm_info(\"CONFIG\", \"Got configuration from parent scope\", UVM_MEDIUM)\n",
    "      return 1;\n",
    "    end\n",
    "    \n",
    "    `uvm_error(\"CONFIG\", \"Could not find agent configuration in config_db\")\n",
    "    return 0;\n",
    "  endfunction\n",
    "  \n",
    "  function void create_components();\n",
    "    // Create components based on configuration\n",
    "    if (cfg.is_active == UVM_ACTIVE) begin\n",
    "      driver = my_driver::type_id::create(\"driver\", this);\n",
    "    end\n",
    "    \n",
    "    monitor = my_monitor::type_id::create(\"monitor\", this);\n",
    "    \n",
    "    // Pass configuration to sub-components\n",
    "    uvm_config_db#(agent_config)::set(this, \"*\", \"config\", cfg);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 4. Dynamic Configuration Updates\n",
    "\n",
    "```systemverilog\n",
    "class adaptive_test extends uvm_test;\n",
    "  `uvm_component_utils(adaptive_test)\n",
    "  \n",
    "  system_config sys_cfg;\n",
    "  \n",
    "  task run_phase(uvm_phase phase);\n",
    "    phase.raise_objection(this);\n",
    "    \n",
    "    // Initial configuration\n",
    "    run_test_phase(\"initial\", 50);\n",
    "    \n",
    "    // Adapt configuration based on initial results\n",
    "    adapt_configuration();\n",
    "    \n",
    "    // Run with adapted configuration\n",
    "    run_test_phase(\"adapted\", 100);\n",
    "    \n",
    "    phase.drop_objection(this);\n",
    "  endtask\n",
    "  \n",
    "  task run_test_phase(string phase_name, int num_trans);\n",
    "    `uvm_info(\"TEST\", $sformatf(\"Running %s phase with %0d transactions\", phase_name, num_trans), UVM_LOW)\n",
    "    \n",
    "    // Update configuration\n",
    "    sys_cfg.num_packets = num_trans;\n",
    "    \n",
    "    // Redistribute updated configuration\n",
    "    uvm_config_db#(system_config)::set(this, \"env\", \"config\", sys_cfg);\n",
    "    uvm_config_db#(int)::set(this, \"env.*\", \"num_transactions\", num_trans);\n",
    "    \n",
    "    // Wait for phase completion\n",
    "    #(num_trans * 100ns);\n",
    "  endtask\n",
    "  \n",
    "  function void adapt_configuration();\n",
    "    // Example adaptation logic\n",
    "    if (get_error_count() > 10) begin\n",
    "      `uvm_info(\"ADAPT\", \"High error count detected, enabling debug mode\", UVM_LOW)\n",
    "      sys_cfg.tx_agent_cfg.enable_error_injection = 0;\n",
    "      uvm_config_db#(int)::set(this, \"env.*\", \"debug_level\", 3);\n",
    "    end\n",
    "    \n",
    "    if (get_coverage() < 50) begin\n",
    "      `uvm_info(\"ADAPT\", \"Low coverage detected, increasing transaction count\", UVM_LOW)\n",
    "      sys_cfg.num_packets *= 2;\n",
    "    end\n",
    "  endfunction\n",
    "  \n",
    "  function int get_error_count();\n",
    "    // Implementation would check actual error counters\n",
    "    return $urandom_range(0, 20);\n",
    "  endfunction\n",
    "  \n",
    "  function real get_coverage();\n",
    "    // Implementation would check actual coverage\n",
    "    return $urandom_range(0, 100);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## Advanced Examples\n",
    "\n",
    "### Configuration-Driven Test Generation\n",
    "\n",
    "```systemverilog\n",
    "class configurable_sequence extends uvm_sequence#(base_transaction);\n",
    "  `uvm_object_utils(configurable_sequence)\n",
    "  \n",
    "  // Configuration parameters\n",
    "  int num_transactions = 10;\n",
    "  string sequence_type = \"random\";\n",
    "  bit enable_errors = 0;\n",
    "  int error_percentage = 5;\n",
    "  \n",
    "  function new(string name = \"configurable_sequence\");\n",
    "    super.new(name);\n",
    "    \n",
    "    // Get configuration from config_db\n",
    "    if (!uvm_config_db#(int)::get(null, get_full_name(), \"num_transactions\", num_transactions)) begin\n",
    "      `uvm_info(\"SEQ_CFG\", $sformatf(\"Using default num_transactions: %0d\", num_transactions), UVM_MEDIUM)\n",
    "    end\n",
    "    \n",
    "    if (!uvm_config_db#(string)::get(null, get_full_name(), \"sequence_type\", sequence_type)) begin\n",
    "      `uvm_info(\"SEQ_CFG\", $sformatf(\"Using default sequence_type: %s\", sequence_type), UVM_MEDIUM)\n",
    "    end\n",
    "    \n",
    "    uvm_config_db#(bit)::get(null, get_full_name(), \"enable_errors\", enable_errors);\n",
    "    uvm_config_db#(int)::get(null, get_full_name(), \"error_percentage\", error_percentage);\n",
    "  endfunction\n",
    "  \n",
    "  task body();\n",
    "    repeat (num_transactions) begin\n",
    "      req = base_transaction::type_id::create(\"req\");\n",
    "      start_item(req);\n",
    "      \n",
    "      case (sequence_type)\n",
    "        \"random\": randomize_transaction(req);\n",
    "        \"directed\": directed_transaction(req);\n",
    "        \"burst\": burst_transaction(req);\n",
    "        default: randomize_transaction(req);\n",
    "      endcase\n",
    "      \n",
    "      if (enable_errors && ($urandom_range(1, 100) <= error_percentage)) begin\n",
    "        inject_error(req);\n",
    "      end\n",
    "      \n",
    "      finish_item(req);\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  function void randomize_transaction(base_transaction tr);\n",
    "    assert(tr.randomize());\n",
    "  endfunction\n",
    "  \n",
    "  function void directed_transaction(base_transaction tr);\n",
    "    tr.addr = 32'h1000 + (get_sequence_id() * 4);\n",
    "    tr.data = $urandom();\n",
    "    tr.write = 1;\n",
    "  endfunction\n",
    "  \n",
    "  function void burst_transaction(base_transaction tr);\n",
    "    static int burst_addr = 32'h2000;\n",
    "    tr.addr = burst_addr;\n",
    "    tr.data = $urandom();\n",
    "    tr.write = (get_sequence_id() % 2 == 0);\n",
    "    burst_addr += 4;\n",
    "  endfunction\n",
    "  \n",
    "  function void inject_error(base_transaction tr);\n",
    "    // Inject various types of errors\n",
    "    case ($urandom_range(1, 3))\n",
    "      1: tr.addr = 32'hFFFF_FFFF; // Invalid address\n",
    "      2: tr.data = 32'hDEAD_BEEF; // Known bad data\n",
    "      3: begin\n",
    "        // Corrupt transaction timing\n",
    "        tr.randomize();\n",
    "        `uvm_info(\"ERROR_INJ\", \"Injected timing error\", UVM_MEDIUM)\n",
    "      end\n",
    "    endcase\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Factory-Based Component Selection\n",
    "\n",
    "```systemverilog\n",
    "class configurable_env extends uvm_env;\n",
    "  `uvm_component_utils(configurable_env)\n",
    "  \n",
    "  system_config cfg;\n",
    "  uvm_agent agents[];\n",
    "  uvm_scoreboard sb;\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    // Get configuration\n",
    "    if (!uvm_config_db#(system_config)::get(this, \"\", \"config\", cfg)) begin\n",
    "      `uvm_fatal(\"CONFIG\", \"Cannot get system configuration\")\n",
    "    end\n",
    "    \n",
    "    // Configure factory overrides based on configuration\n",
    "    configure_factory_overrides();\n",
    "    \n",
    "    // Create agents based on configuration\n",
    "    create_agents();\n",
    "    \n",
    "    // Create scoreboard if enabled\n",
    "    if (cfg.enable_scoreboard) begin\n",
    "      sb = uvm_scoreboard::type_id::create(\"sb\", this);\n",
    "    end\n",
    "  endfunction\n",
    "  \n",
    "  function void configure_factory_overrides();\n",
    "    // Select driver type based on test mode\n",
    "    case (cfg.test_mode)\n",
    "      \"performance\": begin\n",
    "        my_driver::type_id::set_type_override(performance_driver::get_type());\n",
    "        `uvm_info(\"FACTORY\", \"Using performance driver\", UVM_MEDIUM)\n",
    "      end\n",
    "      \"debug\": begin\n",
    "        my_driver::type_id::set_type_override(debug_driver::get_type());\n",
    "        `uvm_info(\"FACTORY\", \"Using debug driver\", UVM_MEDIUM)\n",
    "      end\n",
    "      \"compliance\": begin\n",
    "        my_driver::type_id::set_type_override(compliance_driver::get_type());\n",
    "        `uvm_info(\"FACTORY\", \"Using compliance driver\", UVM_MEDIUM)\n",
    "      end\n",
    "    endcase\n",
    "    \n",
    "    // Select monitor type based on coverage requirements\n",
    "    if (cfg.enable_coverage) begin\n",
    "      my_monitor::type_id::set_type_override(coverage_monitor::get_type());\n",
    "      `uvm_info(\"FACTORY\", \"Using coverage monitor\", UVM_MEDIUM)\n",
    "    end\n",
    "    \n",
    "    // Select transaction type based on protocol requirements\n",
    "    if (cfg.enable_protocol_checks) begin\n",
    "      base_transaction::type_id::set_type_override(protocol_transaction::get_type());\n",
    "      `uvm_info(\"FACTORY\", \"Using protocol transaction\", UVM_MEDIUM)\n",
    "    end\n",
    "  endfunction\n",
    "  \n",
    "  function void create_agents();\n",
    "    // Create transmit agent\n",
    "    agents = new[2];\n",
    "    agents[0] = my_agent::type_id::create(\"tx_agent\", this);\n",
    "    uvm_config_db#(agent_config)::set(this, \"tx_agent\", \"config\", cfg.tx_agent_cfg);\n",
    "    \n",
    "    // Create receive agent\n",
    "    agents[1] = my_agent::type_id::create(\"rx_agent\", this);\n",
    "    uvm_config_db#(agent_config)::set(this, \"rx_agent\", \"config\", cfg.rx_agent_cfg);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## Common Pitfalls and Solutions\n",
    "\n",
    "### 1. Configuration Scope Issues\n",
    "\n",
    "**Problem**: Configuration not found due to incorrect scope specification.\n",
    "\n",
    "```systemverilog\n",
    "// ❌ WRONG: Incorrect scope\n",
    "uvm_config_db#(int)::set(this, \"env/agent\", \"param\", value);\n",
    "\n",
    "// ✅ CORRECT: Proper scope specification\n",
    "uvm_config_db#(int)::set(this, \"env.agent\", \"param\", value);\n",
    "uvm_config_db#(int)::set(this, \"env.*\", \"param\", value);      // Wildcard\n",
    "uvm_config_db#(int)::set(this, \"*\", \"param\", value);          // Global\n",
    "```\n",
    "\n",
    "**Solution**: Always use dot notation for hierarchy separation and understand wildcard usage.\n",
    "\n",
    "### 2. Factory Override Timing\n",
    "\n",
    "**Problem**: Factory overrides applied too late in the build process.\n",
    "\n",
    "```systemverilog\n",
    "// ❌ WRONG: Override after component creation\n",
    "class bad_test extends uvm_test;\n",
    "  function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    env = my_env::type_id::create(\"env\", this);\n",
    "    \n",
    "    // Too late - component already created\n",
    "    my_driver::type_id::set_type_override(advanced_driver::get_type());\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "// ✅ CORRECT: Override before component creation\n",
    "class good_test extends uvm_test;\n",
    "  function void build_phase(uvm_phase phase);\n",
    "    // Set overrides first\n",
    "    my_driver::type_id::set_type_override(advanced_driver::get_type());\n",
    "    \n",
    "    super.build_phase(phase);\n",
    "    env = my_env::type_id::create(\"env\", this);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 3. Configuration Object Sharing Issues\n",
    "\n",
    "**Problem**: Sharing configuration objects without proper copying.\n",
    "\n",
    "```systemverilog\n",
    "// ❌ WRONG: Sharing reference - modifications affect all users\n",
    "class problematic_test extends uvm_test;\n",
    "  function void build_phase(uvm_phase phase);\n",
    "    agent_config shared_cfg = agent_config::type_id::create(\"cfg\");\n",
    "    shared_cfg.num_transactions = 100;\n",
    "    \n",
    "    // Both agents share the same object reference\n",
    "    uvm_config_db#(agent_config)::set(this, \"env.tx_agent\", \"config\", shared_cfg);\n",
    "    uvm_config_db#(agent_config)::set(this, \"env.rx_agent\", \"config\", shared_cfg);\n",
    "    \n",
    "    // Modification affects both agents\n",
    "    shared_cfg.is_active = UVM_PASSIVE; // Both become passive!\n",
    "    \n",
    "    super.build_phase(phase);\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "// ✅ CORRECT: Create separate configuration objects\n",
    "class proper_test extends uvm_test;\n",
    "  function void build_phase(uvm_phase phase);\n",
    "    agent_config base_cfg = agent_config::type_id::create(\"base_cfg\");\n",
    "    base_cfg.num_transactions = 100;\n",
    "    \n",
    "    // Create separate configurations\n",
    "    agent_config tx_cfg = agent_config::type_id::create(\"tx_cfg\");\n",
    "    tx_cfg.copy(base_cfg);\n",
    "    tx_cfg.is_active = UVM_ACTIVE;\n",
    "    \n",
    "    agent_config rx_cfg = agent_config::type_id::create(\"rx_cfg\");\n",
    "    rx_cfg.copy(base_cfg);\n",
    "    rx_cfg.is_active = UVM_PASSIVE;\n",
    "    \n",
    "    uvm_config_db#(agent_config)::set(this, \"env.tx_agent\", \"config\", tx_cfg);\n",
    "    uvm_config_db#(agent_config)::set(this, \"env.rx_agent\", \"config\", rx_cfg);\n",
    "    \n",
    "    super.build_phase(phase);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 4. Missing Configuration Validation\n",
    "\n",
    "**Problem**: No validation of configuration parameters leading to runtime errors.\n",
    "\n",
    "```systemverilog\n",
    "// ❌ WRONG: No validation\n",
    "class unsafe_agent extends uvm_agent;\n",
    "  agent_config cfg;\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    uvm_config_db#(agent_config)::get(this, \"\", \"config\", cfg);\n",
    "    \n",
    "    // Use configuration without validation\n",
    "    repeat (cfg.num_transactions) begin // Could be negative or zero!\n",
    "      // ...\n",
    "    end\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "// ✅ CORRECT: Proper validation\n",
    "class safe_agent extends uvm_agent;\n",
    "  agent_config cfg;\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    if (!uvm_config_db#(agent_config)::get(this, \"\", \"config\", cfg)) begin\n",
    "      `uvm_fatal(\"CONFIG\", \"Required configuration not found\")\n",
    "    end\n",
    "    \n",
    "    if (!validate_configuration()) begin\n",
    "      `uvm_fatal(\"CONFIG\", \"Configuration validation failed\")\n",
    "    end\n",
    "  endfunction\n",
    "  \n",
    "  function bit validate_configuration();\n",
    "    if (cfg == null) begin\n",
    "      `uvm_error(\"CONFIG\", \"Configuration object is null\")\n",
    "      return 0;\n",
    "    end\n",
    "    \n",
    "    if (cfg.num_transactions <= 0) begin\n",
    "      `uvm_error(\"CONFIG\", $sformatf(\"Invalid num_transactions: %0d\", cfg.num_transactions))\n",
    "      return 0;\n",
    "    end\n",
    "    \n",
    "    if (cfg.max_packet_size < cfg.min_packet_size) begin\n",
    "      `uvm_error(\"CONFIG\", \"max_packet_size must be >= min_packet_size\")\n",
    "      return 0;\n",
    "    end\n",
    "    \n",
    "    return 1;\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 5. Factory Override Debugging\n",
    "\n",
    "**Problem**: Difficulty debugging factory overrides and understanding which types are being used.\n",
    "\n",
    "```systemverilog\n",
    "// Debugging utilities for factory overrides\n",
    "class factory_debug_utils;\n",
    "  static function void print_factory_state(string context = \"\");\n",
    "    `uvm_info(\"FACTORY_DEBUG\", $sformatf(\"=== Factory State %s ===\", context), UVM_LOW)\n",
    "    uvm_factory::get().print();\n",
    "    `uvm_info(\"FACTORY_DEBUG\", \"=== End Factory State ===\", UVM_LOW)\n",
    "  endfunction\n",
    "  \n",
    "  static function void print_creation_info(uvm_object obj, string expected_type = \"\");\n",
    "    string actual_type = obj.get_type_name();\n",
    "    `uvm_info(\"FACTORY_DEBUG\", \n",
    "      $sformatf(\"Created object: %s, Type: %s%s\", \n",
    "        obj.get_name(), \n",
    "        actual_type,\n",
    "        (expected_type != \"\" && expected_type != actual_type) ? \n",
    "          $sformatf(\" (Expected: %s)\", expected_type) : \"\"), \n",
    "      UVM_MEDIUM)\n",
    "  endfunction\n",
    "  \n",
    "  static function bit verify_override(string original_type, string override_type, string inst_path = \"*\");\n",
    "    uvm_factory factory = uvm_factory::get();\n",
    "    uvm_object_wrapper original_wrapper, override_wrapper;\n",
    "    \n",
    "    // This is a simplified check - actual implementation would be more complex\n",
    "    `uvm_info(\"FACTORY_DEBUG\", \n",
    "      $sformatf(\"Verifying override: %s -> %s for path: %s\", \n",
    "        original_type, override_type, inst_path), UVM_MEDIUM)\n",
    "    \n",
    "    return 1; // Placeholder\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "// Enhanced test with factory debugging\n",
    "class debug_aware_test extends uvm_test;\n",
    "  `uvm_component_utils(debug_aware_test)\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    // Print initial factory state\n",
    "    factory_debug_utils::print_factory_state(\"BEFORE_OVERRIDES\");\n",
    "    \n",
    "    // Apply overrides\n",
    "    my_driver::type_id::set_type_override(advanced_driver::get_type());\n",
    "    base_transaction::type_id::set_type_override(extended_transaction::get_type());\n",
    "    \n",
    "    // Print factory state after overrides\n",
    "    factory_debug_utils::print_factory_state(\"AFTER_OVERRIDES\");\n",
    "    \n",
    "    super.build_phase(phase);\n",
    "  endfunction\n",
    "  \n",
    "  function void end_of_elaboration_phase(uvm_phase phase);\n",
    "    super.end_of_elaboration_phase(phase);\n",
    "    \n",
    "    // Verify that overrides are working as intended\n",
    "    test_factory_overrides();\n",
    "  endfunction\n",
    "  \n",
    "  function void test_factory_overrides();\n",
    "    my_driver test_driver;\n",
    "    base_transaction test_tr;\n",
    "    \n",
    "    `uvm_info(\"FACTORY_TEST\", \"Testing factory overrides...\", UVM_LOW)\n",
    "    \n",
    "    // Test driver override\n",
    "    test_driver = my_driver::type_id::create(\"test_driver\", this);\n",
    "    factory_debug_utils::print_creation_info(test_driver, \"advanced_driver\");\n",
    "    \n",
    "    // Test transaction override\n",
    "    test_tr = base_transaction::type_id::create(\"test_tr\");\n",
    "    factory_debug_utils::print_creation_info(test_tr, \"extended_transaction\");\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## Summary and Key Takeaways\n",
    "\n",
    "### Configuration Database Best Practices\n",
    "\n",
    "1. **Hierarchical Organization**: Use clear, hierarchical scope names that match your component structure\n",
    "2. **Validation**: Always validate configuration data before use\n",
    "3. **Error Handling**: Implement robust error handling for missing or invalid configurations\n",
    "4. **Documentation**: Document configuration parameters and their valid ranges\n",
    "5. **Centralization**: Use configuration objects to group related parameters\n",
    "\n",
    "### Factory Best Practices\n",
    "\n",
    "1. **Early Override**: Apply factory overrides before component creation in build_phase\n",
    "2. **Selective Override**: Use instance overrides when you need fine-grained control\n",
    "3. **Testing**: Verify that factory overrides are working as intended\n",
    "4. **Documentation**: Document which overrides are available and when to use them\n",
    "5. **Debugging**: Use factory printing capabilities to debug override issues\n",
    "\n",
    "### Common Anti-Patterns to Avoid\n",
    "\n",
    "1. **Late Configuration**: Setting configuration after components are created\n",
    "2. **Scope Errors**: Using incorrect scope syntax (slashes instead of dots)\n",
    "3. **Missing Validation**: Not validating configuration parameters\n",
    "4. **Object Sharing**: Sharing configuration object references without proper copying\n",
    "5. **Silent Failures**: Not checking return values from config_db::get() calls\n",
    "\n",
    "### Advanced Techniques\n",
    "\n",
    "1. **Dynamic Configuration**: Updating configuration during test execution\n",
    "2. **Configuration Inheritance**: Using hierarchical configuration with overrides\n",
    "3. **Factory Debugging**: Using built-in factory debugging capabilities\n",
    "4. **Conditional Overrides**: Applying overrides based on test conditions\n",
    "5. **Configuration-Driven Testing**: Using configuration to control test behavior\n",
    "\n",
    "The UVM Configuration Database and Factory provide powerful mechanisms for creating flexible, reusable verification environments. Proper use of these features enables you to build testbenches that can be easily configured for different scenarios without code modification, and components that can be easily extended or replaced through factory overrides.\n",
    "\n",
    "Remember that configuration and factory usage should be planned early in your verification environment design, as retrofitting these features can be challenging. Start with a clear understanding of what needs to be configurable and which components might need to be overridden, then implement the infrastructure to support these requirements from the beginning."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ea22357b",
   "metadata": {},
   "source": [
    "# Chapter 12: UVM Phases and Synchronization\n",
    "\n",
    "## Introduction\n",
    "\n",
    "The UVM phase mechanism is the backbone of testbench execution, providing a structured approach to building, configuring, running, and cleaning up verification environments. Understanding phases is crucial for creating robust and predictable testbenches that execute in a well-defined sequence.\n",
    "\n",
    "## 12.1 UVM Phase Mechanism Overview\n",
    "\n",
    "### What are UVM Phases?\n",
    "\n",
    "UVM phases are predefined execution points that ensure all testbench components are built, connected, and executed in the correct order. The phase mechanism provides:\n",
    "\n",
    "- **Ordered execution**: Guarantees that components are built before they're connected\n",
    "- **Synchronization**: Ensures all components reach the same phase before proceeding\n",
    "- **Predictability**: Provides a standard framework for testbench flow\n",
    "- **Flexibility**: Allows custom phases for specific needs\n",
    "\n",
    "### Phase Categories\n",
    "\n",
    "UVM phases are divided into several categories:\n",
    "\n",
    "1. **Build Phases**: Component creation and configuration\n",
    "2. **Connect Phases**: Port binding and interface connections\n",
    "3. **Run Phases**: Test execution and stimulus generation\n",
    "4. **Cleanup Phases**: Resource cleanup and reporting\n",
    "\n",
    "## 12.2 Standard UVM Phases\n",
    "\n",
    "### Build Phase Group\n",
    "\n",
    "#### build_phase\n",
    "The build phase is where components are constructed and configured.\n",
    "\n",
    "```systemverilog\n",
    "class my_test extends uvm_test;\n",
    "  my_env env;\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    // Create environment\n",
    "    env = my_env::type_id::create(\"env\", this);\n",
    "    \n",
    "    // Configure factory overrides\n",
    "    uvm_config_db#(uvm_object_wrapper)::set(this, \"env.agent.*\", \n",
    "                                           \"driver\", my_special_driver::get_type());\n",
    "    \n",
    "    // Set configuration objects\n",
    "    uvm_config_db#(my_config)::set(this, \"*\", \"config\", cfg);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Connect Phase Group\n",
    "\n",
    "#### connect_phase\n",
    "Components connect their ports and exports during this phase.\n",
    "\n",
    "```systemverilog\n",
    "class my_agent extends uvm_agent;\n",
    "  my_driver driver;\n",
    "  my_monitor monitor;\n",
    "  my_sequencer sequencer;\n",
    "  \n",
    "  function void connect_phase(uvm_phase phase);\n",
    "    super.connect_phase(phase);\n",
    "    \n",
    "    if (is_active == UVM_ACTIVE) begin\n",
    "      // Connect driver to sequencer\n",
    "      driver.seq_item_port.connect(sequencer.seq_item_export);\n",
    "    end\n",
    "    \n",
    "    // Connect monitor analysis port to scoreboard\n",
    "    monitor.analysis_port.connect(scoreboard.analysis_export);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### end_of_elaboration_phase\n",
    "Final connectivity checks and hierarchy printing.\n",
    "\n",
    "```systemverilog\n",
    "function void end_of_elaboration_phase(uvm_phase phase);\n",
    "  super.end_of_elaboration_phase(phase);\n",
    "  \n",
    "  // Print testbench hierarchy\n",
    "  uvm_top.print_topology();\n",
    "  \n",
    "  // Validate connections\n",
    "  if (driver.seq_item_port.size() == 0) begin\n",
    "    `uvm_fatal(\"CONNECT\", \"Driver not connected to sequencer\")\n",
    "  end\n",
    "endfunction\n",
    "```\n",
    "\n",
    "### Run Phase Group\n",
    "\n",
    "#### start_of_simulation_phase\n",
    "Pre-simulation setup and initialization.\n",
    "\n",
    "```systemverilog\n",
    "function void start_of_simulation_phase(uvm_phase phase);\n",
    "  super.start_of_simulation_phase(phase);\n",
    "  \n",
    "  // Initialize DUT\n",
    "  reset_dut();\n",
    "  \n",
    "  // Set initial values\n",
    "  set_default_sequence(my_default_seq::get_type());\n",
    "endfunction\n",
    "```\n",
    "\n",
    "#### run_phase\n",
    "The main execution phase where tests run.\n",
    "\n",
    "```systemverilog\n",
    "task run_phase(uvm_phase phase);\n",
    "  my_sequence seq;\n",
    "  \n",
    "  // Raise objection to prevent phase from ending\n",
    "  phase.raise_objection(this, \"Starting main sequence\");\n",
    "  \n",
    "  // Create and start sequence\n",
    "  seq = my_sequence::type_id::create(\"seq\");\n",
    "  seq.start(sequencer);\n",
    "  \n",
    "  // Drop objection when done\n",
    "  phase.drop_objection(this, \"Main sequence completed\");\n",
    "endtask\n",
    "```\n",
    "\n",
    "### Cleanup Phase Group\n",
    "\n",
    "#### extract_phase\n",
    "Extract data for analysis and reporting.\n",
    "\n",
    "```systemverilog\n",
    "function void extract_phase(uvm_phase phase);\n",
    "  super.extract_phase(phase);\n",
    "  \n",
    "  // Extract coverage data\n",
    "  coverage_percentage = cov_group.get_coverage();\n",
    "  \n",
    "  // Collect statistics\n",
    "  total_transactions = scoreboard.get_transaction_count();\n",
    "endfunction\n",
    "```\n",
    "\n",
    "#### check_phase\n",
    "Perform final checks and validations.\n",
    "\n",
    "```systemverilog\n",
    "function void check_phase(uvm_phase phase);\n",
    "  super.check_phase(phase);\n",
    "  \n",
    "  // Check for hanging transactions\n",
    "  if (scoreboard.has_pending_transactions()) begin\n",
    "    `uvm_error(\"CHECK\", \"Pending transactions detected\")\n",
    "  end\n",
    "  \n",
    "  // Validate test completion\n",
    "  if (!test_completed) begin\n",
    "    `uvm_error(\"CHECK\", \"Test did not complete successfully\")\n",
    "  end\n",
    "endfunction\n",
    "```\n",
    "\n",
    "#### report_phase\n",
    "Generate final reports and summaries.\n",
    "\n",
    "```systemverilog\n",
    "function void report_phase(uvm_phase phase);\n",
    "  super.report_phase(phase);\n",
    "  \n",
    "  `uvm_info(\"REPORT\", $sformatf(\"Coverage: %0.2f%%\", coverage_percentage), UVM_LOW)\n",
    "  `uvm_info(\"REPORT\", $sformatf(\"Total Transactions: %0d\", total_transactions), UVM_LOW)\n",
    "  \n",
    "  // Generate detailed report\n",
    "  generate_final_report();\n",
    "endfunction\n",
    "```\n",
    "\n",
    "## 12.3 Phase Synchronization\n",
    "\n",
    "### Global Synchronization\n",
    "\n",
    "UVM ensures all components complete each phase before moving to the next:\n",
    "\n",
    "```systemverilog\n",
    "// Phase execution order is guaranteed:\n",
    "// 1. All components complete build_phase\n",
    "// 2. All components complete connect_phase  \n",
    "// 3. All components complete run_phase\n",
    "// 4. All components complete cleanup phases\n",
    "```\n",
    "\n",
    "### Phase State Transitions\n",
    "\n",
    "Each phase goes through specific states:\n",
    "\n",
    "```systemverilog\n",
    "// Phase states:\n",
    "// UVM_PHASE_DORMANT    - Not yet started\n",
    "// UVM_PHASE_SCHEDULED  - Scheduled to run\n",
    "// UVM_PHASE_SYNCING    - Synchronizing with other components  \n",
    "// UVM_PHASE_STARTED    - Phase execution started\n",
    "// UVM_PHASE_EXECUTING  - Currently executing\n",
    "// UVM_PHASE_READY_TO_END - Ready to end (all objections dropped)\n",
    "// UVM_PHASE_ENDED      - Phase completed\n",
    "// UVM_PHASE_CLEANUP    - Cleanup in progress\n",
    "// UVM_PHASE_DONE       - Completely finished\n",
    "```\n",
    "\n",
    "### Monitoring Phase Status\n",
    "\n",
    "```systemverilog\n",
    "class phase_monitor extends uvm_component;\n",
    "  \n",
    "  function void phase_started(uvm_phase phase);\n",
    "    `uvm_info(\"PHASE\", $sformatf(\"Phase %s started\", phase.get_name()), UVM_MEDIUM)\n",
    "  endfunction\n",
    "  \n",
    "  function void phase_ended(uvm_phase phase);\n",
    "    `uvm_info(\"PHASE\", $sformatf(\"Phase %s ended\", phase.get_name()), UVM_MEDIUM)\n",
    "  endfunction\n",
    "  \n",
    "endclass\n",
    "```\n",
    "\n",
    "## 12.4 Objections and Drain Time\n",
    "\n",
    "### Understanding Objections\n",
    "\n",
    "Objections prevent phases from ending prematurely. The run_phase requires objections to control when simulation ends.\n",
    "\n",
    "#### Basic Objection Usage\n",
    "\n",
    "```systemverilog\n",
    "task run_phase(uvm_phase phase);\n",
    "  // Raise objection at start\n",
    "  phase.raise_objection(this, \"Driver starting transactions\");\n",
    "  \n",
    "  fork\n",
    "    // Main driver loop\n",
    "    forever begin\n",
    "      seq_item_port.get_next_item(req);\n",
    "      drive_transaction(req);\n",
    "      seq_item_port.item_done();\n",
    "    end\n",
    "  join_none\n",
    "  \n",
    "  // Wait for completion condition\n",
    "  wait(completion_event.triggered);\n",
    "  \n",
    "  // Drop objection when done\n",
    "  phase.drop_objection(this, \"Driver completed all transactions\");\n",
    "endtask\n",
    "```\n",
    "\n",
    "#### Hierarchical Objections\n",
    "\n",
    "```systemverilog\n",
    "class my_test extends uvm_test;\n",
    "  \n",
    "  task run_phase(uvm_phase phase);\n",
    "    // Test-level objection\n",
    "    phase.raise_objection(this, \"Test execution\");\n",
    "    \n",
    "    // Start multiple sequences in parallel\n",
    "    fork\n",
    "      begin\n",
    "        phase.raise_objection(this, \"Sequence 1\");\n",
    "        seq1.start(sequencer1);\n",
    "        phase.drop_objection(this, \"Sequence 1 done\");\n",
    "      end\n",
    "      begin\n",
    "        phase.raise_objection(this, \"Sequence 2\");\n",
    "        seq2.start(sequencer2);\n",
    "        phase.drop_objection(this, \"Sequence 2 done\");\n",
    "      end\n",
    "    join\n",
    "    \n",
    "    phase.drop_objection(this, \"Test execution complete\");\n",
    "  endtask\n",
    "  \n",
    "endclass\n",
    "```\n",
    "\n",
    "### Drain Time\n",
    "\n",
    "Drain time allows components to complete pending operations after objections are dropped.\n",
    "\n",
    "#### Setting Drain Time\n",
    "\n",
    "```systemverilog\n",
    "function void start_of_simulation_phase(uvm_phase phase);\n",
    "  super.start_of_simulation_phase(phase);\n",
    "  \n",
    "  // Set drain time for run phase\n",
    "  uvm_phase run_ph = uvm_run_phase::get();\n",
    "  run_ph.phase_done.set_drain_time(this, 100ns);\n",
    "endfunction\n",
    "```\n",
    "\n",
    "#### Dynamic Drain Time\n",
    "\n",
    "```systemverilog\n",
    "task run_phase(uvm_phase phase);\n",
    "  phase.raise_objection(this);\n",
    "  \n",
    "  // Do main work\n",
    "  run_main_test();\n",
    "  \n",
    "  // Set drain time based on pending transactions\n",
    "  if (has_pending_transactions()) begin\n",
    "    phase.phase_done.set_drain_time(this, 1us);\n",
    "  end else begin\n",
    "    phase.phase_done.set_drain_time(this, 100ns);\n",
    "  end\n",
    "  \n",
    "  phase.drop_objection(this);\n",
    "endtask\n",
    "```\n",
    "\n",
    "### Objection Callbacks\n",
    "\n",
    "```systemverilog\n",
    "class my_component extends uvm_component;\n",
    "  \n",
    "  // Called when all objections are dropped\n",
    "  virtual function void phase_ready_to_end(uvm_phase phase);\n",
    "    if (phase.get_name() == \"run\") begin\n",
    "      if (pending_transactions > 0) begin\n",
    "        `uvm_info(\"OBJECTION\", $sformatf(\"%0d transactions still pending\", \n",
    "                                       pending_transactions), UVM_MEDIUM)\n",
    "        \n",
    "        // Could raise objection again if needed\n",
    "        // phase.raise_objection(this, \"Still have pending transactions\");\n",
    "      end\n",
    "    end\n",
    "  endfunction\n",
    "  \n",
    "  // Called when phase actually ends\n",
    "  virtual function void phase_ended(uvm_phase phase);\n",
    "    `uvm_info(\"PHASE\", $sformatf(\"Phase %s ended with %0d objections\", \n",
    "                               phase.get_name(), phase.get_objection().get_objection_count(this)), \n",
    "                               UVM_MEDIUM)\n",
    "  endfunction\n",
    "  \n",
    "endclass\n",
    "```\n",
    "\n",
    "## 12.5 Phase Jumping and Scheduling\n",
    "\n",
    "### Phase Jumping\n",
    "\n",
    "Phase jumping allows tests to skip certain phases or jump to specific phases.\n",
    "\n",
    "#### Jump to Specific Phase\n",
    "\n",
    "```systemverilog\n",
    "class emergency_test extends uvm_test;\n",
    "  \n",
    "  function void start_of_simulation_phase(uvm_phase phase);\n",
    "    super.start_of_simulation_phase(phase);\n",
    "    \n",
    "    // Skip normal run phase and jump to cleanup\n",
    "    if (emergency_condition) begin\n",
    "      uvm_phase cleanup_ph = uvm_cleanup_phase::get();\n",
    "      phase.jump(cleanup_ph);\n",
    "    end\n",
    "  endfunction\n",
    "  \n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Conditional Phase Execution\n",
    "\n",
    "```systemverilog\n",
    "task run_phase(uvm_phase phase);\n",
    "  phase.raise_objection(this);\n",
    "  \n",
    "  // Check if we should skip this phase\n",
    "  if (should_skip_run_phase()) begin\n",
    "    `uvm_info(\"PHASE\", \"Skipping run phase due to configuration\", UVM_LOW)\n",
    "    phase.drop_objection(this);\n",
    "    return;\n",
    "  end\n",
    "  \n",
    "  // Normal execution\n",
    "  execute_normal_test();\n",
    "  phase.drop_objection(this);\n",
    "endtask\n",
    "```\n",
    "\n",
    "### Custom Phase Scheduling\n",
    "\n",
    "#### Creating Custom Phases\n",
    "\n",
    "```systemverilog\n",
    "class my_custom_phase extends uvm_task_phase;\n",
    "  \n",
    "  function new(string name = \"my_custom_phase\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "  \n",
    "  static function my_custom_phase get();\n",
    "    if (m_inst == null) begin\n",
    "      m_inst = new();\n",
    "    end\n",
    "    return m_inst;\n",
    "  endfunction\n",
    "  \n",
    "  virtual task exec_task(uvm_component comp, uvm_phase phase);\n",
    "    my_component my_comp;\n",
    "    if ($cast(my_comp, comp)) begin\n",
    "      my_comp.my_custom_phase(phase);\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  static local my_custom_phase m_inst;\n",
    "  \n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Inserting Custom Phases\n",
    "\n",
    "```systemverilog\n",
    "class my_test extends uvm_test;\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    // Insert custom phase after connect phase\n",
    "    uvm_phase connect_ph = uvm_connect_phase::get();\n",
    "    uvm_phase custom_ph = my_custom_phase::get();\n",
    "    \n",
    "    custom_ph.add_to_schedule(connect_ph, UVM_PHASE_SCHEDULE_AFTER);\n",
    "  endfunction\n",
    "  \n",
    "endclass\n",
    "```\n",
    "\n",
    "## 12.6 Advanced Phase Techniques\n",
    "\n",
    "### Phase Callbacks and Monitoring\n",
    "\n",
    "```systemverilog\n",
    "class phase_controller extends uvm_component;\n",
    "  uvm_phase_cb phase_cb;\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    // Register phase callbacks\n",
    "    phase_cb = new(\"phase_cb\");\n",
    "    uvm_phase::add_callback(phase_cb);\n",
    "  endfunction\n",
    "  \n",
    "endclass\n",
    "\n",
    "class my_phase_callback extends uvm_phase_cb;\n",
    "  \n",
    "  virtual function void phase_state_change(uvm_phase phase, uvm_phase_state change);\n",
    "    case (change)\n",
    "      UVM_PHASE_STARTED: \n",
    "        `uvm_info(\"PHASE_CB\", $sformatf(\"Phase %s started\", phase.get_name()), UVM_HIGH)\n",
    "      UVM_PHASE_READY_TO_END:\n",
    "        `uvm_info(\"PHASE_CB\", $sformatf(\"Phase %s ready to end\", phase.get_name()), UVM_HIGH)\n",
    "      UVM_PHASE_ENDED:\n",
    "        `uvm_info(\"PHASE_CB\", $sformatf(\"Phase %s ended\", phase.get_name()), UVM_HIGH)\n",
    "    endcase\n",
    "  endfunction\n",
    "  \n",
    "endclass\n",
    "```\n",
    "\n",
    "### Timeout Management\n",
    "\n",
    "```systemverilog\n",
    "class timeout_test extends uvm_test;\n",
    "  \n",
    "  task run_phase(uvm_phase phase);\n",
    "    phase.raise_objection(this, \"Main test execution\");\n",
    "    \n",
    "    fork\n",
    "      begin\n",
    "        // Main test sequence\n",
    "        main_sequence.start(sequencer);\n",
    "      end\n",
    "      begin\n",
    "        // Timeout watchdog\n",
    "        #(test_timeout_ns * 1ns);\n",
    "        `uvm_error(\"TIMEOUT\", \"Test timed out!\")\n",
    "        phase.drop_objection(this, \"Test timeout\");\n",
    "      end\n",
    "    join_any\n",
    "    disable fork;\n",
    "    \n",
    "    phase.drop_objection(this, \"Main test completed\");\n",
    "  endtask\n",
    "  \n",
    "endclass\n",
    "```\n",
    "\n",
    "### Phase Synchronization Debugging\n",
    "\n",
    "```systemverilog\n",
    "class debug_component extends uvm_component;\n",
    "  \n",
    "  // Override phase methods for debugging\n",
    "  virtual function void phase_started(uvm_phase phase);\n",
    "    `uvm_info(\"DEBUG\", $sformatf(\"[%s] Phase %s started at time %0t\", \n",
    "                                get_full_name(), phase.get_name(), $time), UVM_HIGH)\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void phase_ready_to_end(uvm_phase phase);\n",
    "    int objection_count = phase.get_objection().get_objection_count(this);\n",
    "    `uvm_info(\"DEBUG\", $sformatf(\"[%s] Phase %s ready to end, objections: %0d\", \n",
    "                                get_full_name(), phase.get_name(), objection_count), UVM_HIGH)\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void phase_ended(uvm_phase phase);\n",
    "    `uvm_info(\"DEBUG\", $sformatf(\"[%s] Phase %s ended at time %0t\", \n",
    "                                get_full_name(), phase.get_name(), $time), UVM_HIGH)\n",
    "  endfunction\n",
    "  \n",
    "endclass\n",
    "```\n",
    "\n",
    "## 12.7 Common Phase-Related Issues and Solutions\n",
    "\n",
    "### Issue 1: Simulation Hangs in run_phase\n",
    "\n",
    "**Problem**: Test never completes because objections aren't properly managed.\n",
    "\n",
    "**Solution**:\n",
    "```systemverilog\n",
    "// Always pair raise/drop objections\n",
    "task run_phase(uvm_phase phase);\n",
    "  phase.raise_objection(this, \"Starting test\");\n",
    "  \n",
    "  fork\n",
    "    begin\n",
    "      run_test_sequences();\n",
    "      phase.drop_objection(this, \"Test sequences done\");\n",
    "    end\n",
    "    begin\n",
    "      // Timeout protection\n",
    "      #10ms;\n",
    "      `uvm_error(\"TIMEOUT\", \"Test timed out\")\n",
    "      phase.drop_objection(this, \"Timeout reached\");\n",
    "    end\n",
    "  join_any\n",
    "  disable fork;\n",
    "endtask\n",
    "```\n",
    "\n",
    "### Issue 2: Components Not Properly Connected\n",
    "\n",
    "**Problem**: Connections fail because build_phase dependencies aren't met.\n",
    "\n",
    "**Solution**:\n",
    "```systemverilog\n",
    "// Ensure proper build order\n",
    "function void build_phase(uvm_phase phase);\n",
    "  super.build_phase(phase); // Always call super first\n",
    "  \n",
    "  // Build children in correct order\n",
    "  agent = my_agent::type_id::create(\"agent\", this);\n",
    "  scoreboard = my_scoreboard::type_id::create(\"scoreboard\", this);\n",
    "endfunction\n",
    "\n",
    "function void connect_phase(uvm_phase phase);\n",
    "  super.connect_phase(phase); // Call super first\n",
    "  \n",
    "  // Verify components exist before connecting\n",
    "  if (agent == null) begin\n",
    "    `uvm_fatal(\"CONNECT\", \"Agent not created in build phase\")\n",
    "  end\n",
    "  \n",
    "  // Make connections\n",
    "  agent.monitor.analysis_port.connect(scoreboard.analysis_export);\n",
    "endfunction\n",
    "```\n",
    "\n",
    "### Issue 3: Race Conditions Between Components\n",
    "\n",
    "**Problem**: Components access shared resources without proper synchronization.\n",
    "\n",
    "**Solution**:\n",
    "```systemverilog\n",
    "// Use phase synchronization\n",
    "class synchronized_component extends uvm_component;\n",
    "  uvm_event sync_event;\n",
    "  \n",
    "  function void start_of_simulation_phase(uvm_phase phase);\n",
    "    super.start_of_simulation_phase(phase);\n",
    "    sync_event = uvm_event_pool::get_global(\"sync_event\");\n",
    "  endfunction\n",
    "  \n",
    "  task run_phase(uvm_phase phase);\n",
    "    phase.raise_objection(this);\n",
    "    \n",
    "    // Wait for synchronization\n",
    "    sync_event.wait_trigger();\n",
    "    \n",
    "    // Proceed with synchronized operation\n",
    "    execute_synchronized_task();\n",
    "    \n",
    "    phase.drop_objection(this);\n",
    "  endtask\n",
    "  \n",
    "endclass\n",
    "```\n",
    "\n",
    "## 12.8 Best Practices\n",
    "\n",
    "### Phase Implementation Guidelines\n",
    "\n",
    "1. **Always call super**: Call `super.phase_name(phase)` at the beginning of phase methods\n",
    "2. **Proper objection management**: Always pair `raise_objection` with `drop_objection`\n",
    "3. **Timeout protection**: Implement timeouts to prevent hanging simulations\n",
    "4. **Error handling**: Check for null pointers and invalid states\n",
    "5. **Documentation**: Comment complex phase interactions\n",
    "\n",
    "### Performance Considerations\n",
    "\n",
    "```systemverilog\n",
    "// Efficient phase implementation\n",
    "function void build_phase(uvm_phase phase);\n",
    "  super.build_phase(phase);\n",
    "  \n",
    "  // Use factory efficiently\n",
    "  if (use_custom_driver) begin\n",
    "    set_inst_override_by_type(\"driver\", custom_driver::get_type());\n",
    "  end\n",
    "  \n",
    "  // Batch configuration settings\n",
    "  uvm_config_db#(my_config)::set(this, \"*\", \"config\", global_config);\n",
    "endfunction\n",
    "```\n",
    "\n",
    "### Debugging and Visibility\n",
    "\n",
    "```systemverilog\n",
    "// Add phase visibility for debugging\n",
    "class visible_component extends uvm_component;\n",
    "  `uvm_component_utils(visible_component)\n",
    "  \n",
    "  bit enable_phase_debug = 0;\n",
    "  \n",
    "  virtual function void phase_started(uvm_phase phase);\n",
    "    if (enable_phase_debug) begin\n",
    "      `uvm_info(\"PHASE_DEBUG\", $sformatf(\"Phase %s started\", phase.get_name()), UVM_LOW)\n",
    "    end\n",
    "  endfunction\n",
    "  \n",
    "endclass\n",
    "```\n",
    "\n",
    "## Summary\n",
    "\n",
    "The UVM phase mechanism provides a robust framework for testbench execution with built-in synchronization and predictable ordering. Key takeaways include:\n",
    "\n",
    "- Phases ensure proper component initialization and cleanup order\n",
    "- Objections control when phases end, particularly important for run_phase\n",
    "- Phase synchronization prevents race conditions between components\n",
    "- Custom phases can be added for specialized verification flows\n",
    "- Proper objection management and timeout handling prevent hanging simulations\n",
    "\n",
    "Understanding and properly implementing UVM phases is essential for creating reliable, maintainable verification environments that execute predictably across different simulators and configurations."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bef626bf",
   "metadata": {},
   "source": [
    "# Chapter 13: UVM Analysis and TLM\n",
    "\n",
    "## Table of Contents\n",
    "1. [Introduction to Transaction Level Modeling (TLM)](#introduction-to-tlm)\n",
    "2. [Analysis Ports, Exports, and FIFOs](#analysis-ports-exports-fifos)\n",
    "3. [uvm_analysis_port Usage](#uvm_analysis_port-usage)\n",
    "4. [Subscriber Patterns](#subscriber-patterns)\n",
    "5. [Cross-Component Communication](#cross-component-communication)\n",
    "6. [Practical Examples](#practical-examples)\n",
    "7. [Best Practices](#best-practices)\n",
    "8. [Common Pitfalls and Solutions](#common-pitfalls)\n",
    "\n",
    "---\n",
    "\n",
    "## Introduction to Transaction Level Modeling (TLM)\n",
    "\n",
    "### What is TLM?\n",
    "\n",
    "Transaction Level Modeling (TLM) is a high-level approach to modeling digital systems where communication between components is abstracted as function calls or method invocations rather than signal-level interactions. In UVM, TLM provides a standardized way for verification components to communicate and exchange data.\n",
    "\n",
    "### Key Benefits of TLM in UVM\n",
    "\n",
    "- **Abstraction**: Separates communication from implementation details\n",
    "- **Reusability**: Components can be easily connected and reused\n",
    "- **Performance**: Higher simulation speed compared to pin-level modeling\n",
    "- **Modularity**: Clean interfaces between verification components\n",
    "- **Scalability**: Easier to build complex testbenches\n",
    "\n",
    "### TLM Communication Types\n",
    "\n",
    "UVM implements several TLM communication methods:\n",
    "\n",
    "1. **Analysis Communication**: One-way, non-blocking broadcast\n",
    "2. **Blocking Transport**: Synchronous request-response\n",
    "3. **Non-blocking Transport**: Asynchronous request-response\n",
    "4. **FIFO Communication**: Buffered data transfer\n",
    "\n",
    "---\n",
    "\n",
    "## Analysis Ports, Exports, and FIFOs\n",
    "\n",
    "### Analysis Ports (`uvm_analysis_port`)\n",
    "\n",
    "Analysis ports provide a broadcast mechanism where one component can send transactions to multiple subscribers without blocking.\n",
    "\n",
    "**Key Characteristics:**\n",
    "- One-to-many communication\n",
    "- Non-blocking writes\n",
    "- No flow control\n",
    "- Broadcast semantics\n",
    "\n",
    "```systemverilog\n",
    "class my_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(my_monitor)\n",
    "    \n",
    "    // Analysis port declaration\n",
    "    uvm_analysis_port #(my_transaction) ap;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        ap = new(\"ap\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_transaction trans;\n",
    "        forever begin\n",
    "            // Collect transaction from interface\n",
    "            collect_transaction(trans);\n",
    "            \n",
    "            // Broadcast to all connected subscribers\n",
    "            ap.write(trans);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Analysis Exports (`uvm_analysis_export`)\n",
    "\n",
    "Analysis exports act as pass-through connections, allowing hierarchical connections between analysis ports.\n",
    "\n",
    "```systemverilog\n",
    "class my_agent extends uvm_agent;\n",
    "    `uvm_component_utils(my_agent)\n",
    "    \n",
    "    my_monitor monitor;\n",
    "    uvm_analysis_export #(my_transaction) ap;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        ap = new(\"ap\", this);\n",
    "    endfunction\n",
    "    \n",
    "    function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        monitor = my_monitor::type_id::create(\"monitor\", this);\n",
    "    endfunction\n",
    "    \n",
    "    function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        // Connect export to monitor's analysis port\n",
    "        ap.connect(monitor.ap);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Analysis FIFOs (`uvm_analysis_export` + `uvm_tlm_analysis_fifo`)\n",
    "\n",
    "Analysis FIFOs provide buffered storage for analysis transactions, useful when processing speed differs between producers and consumers.\n",
    "\n",
    "```systemverilog\n",
    "class my_scoreboard extends uvm_scoreboard;\n",
    "    `uvm_component_utils(my_scoreboard)\n",
    "    \n",
    "    uvm_analysis_export #(my_transaction) analysis_export;\n",
    "    uvm_tlm_analysis_fifo #(my_transaction) analysis_fifo;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        analysis_export = new(\"analysis_export\", this);\n",
    "        analysis_fifo = new(\"analysis_fifo\", this);\n",
    "    endfunction\n",
    "    \n",
    "    function void connect_phase(uvm_phase phase);\n",
    "        analysis_export.connect(analysis_fifo.analysis_export);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_transaction trans;\n",
    "        forever begin\n",
    "            analysis_fifo.get(trans);\n",
    "            process_transaction(trans);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## uvm_analysis_port Usage\n",
    "\n",
    "### Basic Usage Pattern\n",
    "\n",
    "The analysis port follows a simple write-based interface:\n",
    "\n",
    "```systemverilog\n",
    "class producer extends uvm_component;\n",
    "    uvm_analysis_port #(packet) ap;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        ap = new(\"ap\", this);\n",
    "    endfunction\n",
    "    \n",
    "    task send_packet(packet pkt);\n",
    "        // Process packet\n",
    "        `uvm_info(get_type_name(), $sformatf(\"Sending packet: %s\", pkt.convert2string()), UVM_MEDIUM)\n",
    "        \n",
    "        // Broadcast to all subscribers\n",
    "        ap.write(pkt);\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Multiple Analysis Ports\n",
    "\n",
    "A single component can have multiple analysis ports for different types of data:\n",
    "\n",
    "```systemverilog\n",
    "class multi_port_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(multi_port_monitor)\n",
    "    \n",
    "    uvm_analysis_port #(request_trans) req_ap;\n",
    "    uvm_analysis_port #(response_trans) rsp_ap;\n",
    "    uvm_analysis_port #(error_trans) err_ap;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        req_ap = new(\"req_ap\", this);\n",
    "        rsp_ap = new(\"rsp_ap\", this);\n",
    "        err_ap = new(\"err_ap\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            if (vif.req_valid) begin\n",
    "                request_trans req = collect_request();\n",
    "                req_ap.write(req);\n",
    "            end\n",
    "            \n",
    "            if (vif.rsp_valid) begin\n",
    "                response_trans rsp = collect_response();\n",
    "                rsp_ap.write(rsp);\n",
    "            end\n",
    "            \n",
    "            if (vif.error) begin\n",
    "                error_trans err = collect_error();\n",
    "                err_ap.write(err);\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Parameterized Analysis Ports\n",
    "\n",
    "Analysis ports can be parameterized for type flexibility:\n",
    "\n",
    "```systemverilog\n",
    "class generic_monitor #(type T = uvm_sequence_item) extends uvm_monitor;\n",
    "    `uvm_component_param_utils(generic_monitor #(T))\n",
    "    \n",
    "    uvm_analysis_port #(T) ap;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        ap = new(\"ap\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        T trans;\n",
    "        forever begin\n",
    "            collect_transaction(trans);\n",
    "            ap.write(trans);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "// Usage\n",
    "typedef generic_monitor #(my_transaction) my_monitor_t;\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## Subscriber Patterns\n",
    "\n",
    "### Basic Subscriber Implementation\n",
    "\n",
    "Subscribers implement the `uvm_analysis_imp` interface to receive transactions:\n",
    "\n",
    "```systemverilog\n",
    "class basic_subscriber extends uvm_subscriber #(my_transaction);\n",
    "    `uvm_component_utils(basic_subscriber)\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void write(my_transaction t);\n",
    "        `uvm_info(get_type_name(), $sformatf(\"Received transaction: %s\", t.convert2string()), UVM_MEDIUM)\n",
    "        // Process the transaction\n",
    "        process_transaction(t);\n",
    "    endfunction\n",
    "    \n",
    "    function void process_transaction(my_transaction t);\n",
    "        // Custom processing logic\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Multiple Subscriber Pattern\n",
    "\n",
    "One component can subscribe to multiple analysis ports:\n",
    "\n",
    "```systemverilog\n",
    "`uvm_analysis_imp_decl(_req)\n",
    "`uvm_analysis_imp_decl(_rsp)\n",
    "\n",
    "class dual_subscriber extends uvm_component;\n",
    "    `uvm_component_utils(dual_subscriber)\n",
    "    \n",
    "    uvm_analysis_imp_req #(request_trans, dual_subscriber) req_aimp;\n",
    "    uvm_analysis_imp_rsp #(response_trans, dual_subscriber) rsp_aimp;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        req_aimp = new(\"req_aimp\", this);\n",
    "        rsp_aimp = new(\"rsp_aimp\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void write_req(request_trans t);\n",
    "        `uvm_info(get_type_name(), \"Received request\", UVM_MEDIUM)\n",
    "        process_request(t);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void write_rsp(response_trans t);\n",
    "        `uvm_info(get_type_name(), \"Received response\", UVM_MEDIUM)\n",
    "        process_response(t);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Filtering Subscriber\n",
    "\n",
    "Subscribers can implement filtering logic:\n",
    "\n",
    "```systemverilog\n",
    "class filtering_subscriber extends uvm_subscriber #(packet);\n",
    "    `uvm_component_utils(filtering_subscriber)\n",
    "    \n",
    "    bit [7:0] filter_id;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        if (!uvm_config_db#(bit[7:0])::get(this, \"\", \"filter_id\", filter_id))\n",
    "            filter_id = 8'hFF; // Default: accept all\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void write(packet t);\n",
    "        if (should_process(t)) begin\n",
    "            `uvm_info(get_type_name(), $sformatf(\"Processing packet ID: %0h\", t.id), UVM_MEDIUM)\n",
    "            process_packet(t);\n",
    "        end else begin\n",
    "            `uvm_info(get_type_name(), $sformatf(\"Filtering out packet ID: %0h\", t.id), UVM_HIGH)\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    function bit should_process(packet t);\n",
    "        return (filter_id == 8'hFF) || (t.id == filter_id);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Scoreboard Subscriber Pattern\n",
    "\n",
    "A common pattern for scoreboards:\n",
    "\n",
    "```systemverilog\n",
    "class protocol_scoreboard extends uvm_scoreboard;\n",
    "    `uvm_component_utils(protocol_scoreboard)\n",
    "    \n",
    "    uvm_analysis_imp #(transaction, protocol_scoreboard) analysis_imp;\n",
    "    \n",
    "    // Expected transaction queue\n",
    "    transaction expected_q[$];\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        analysis_imp = new(\"analysis_imp\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void write(transaction t);\n",
    "        transaction expected;\n",
    "        \n",
    "        if (expected_q.size() == 0) begin\n",
    "            `uvm_error(get_type_name(), \"Received unexpected transaction\")\n",
    "            return;\n",
    "        end\n",
    "        \n",
    "        expected = expected_q.pop_front();\n",
    "        if (!expected.compare(t)) begin\n",
    "            `uvm_error(get_type_name(), $sformatf(\"Transaction mismatch:\\nExpected: %s\\nActual: %s\", \n",
    "                      expected.convert2string(), t.convert2string()))\n",
    "        end else begin\n",
    "            `uvm_info(get_type_name(), \"Transaction matched successfully\", UVM_MEDIUM)\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    function void add_expected(transaction t);\n",
    "        expected_q.push_back(t);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## Cross-Component Communication\n",
    "\n",
    "### Hierarchical Connections\n",
    "\n",
    "Analysis exports enable hierarchical connections across component boundaries:\n",
    "\n",
    "```systemverilog\n",
    "class my_env extends uvm_env;\n",
    "    `uvm_component_utils(my_env)\n",
    "    \n",
    "    my_agent agent;\n",
    "    my_scoreboard sb;\n",
    "    coverage_collector cov;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        agent = my_agent::type_id::create(\"agent\", this);\n",
    "        sb = my_scoreboard::type_id::create(\"sb\", this);\n",
    "        cov = coverage_collector::type_id::create(\"cov\", this);\n",
    "    endfunction\n",
    "    \n",
    "    function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Connect agent's analysis port to multiple subscribers\n",
    "        agent.ap.connect(sb.analysis_export);\n",
    "        agent.ap.connect(cov.analysis_export);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Cross-Environment Communication\n",
    "\n",
    "For system-level testbenches with multiple environments:\n",
    "\n",
    "```systemverilog\n",
    "class system_env extends uvm_env;\n",
    "    `uvm_component_utils(system_env)\n",
    "    \n",
    "    cpu_env cpu_env_i;\n",
    "    mem_env mem_env_i;\n",
    "    bus_env bus_env_i;\n",
    "    system_scoreboard sys_sb;\n",
    "    \n",
    "    function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Cross-environment connections\n",
    "        cpu_env_i.agent.ap.connect(sys_sb.cpu_analysis_export);\n",
    "        mem_env_i.agent.ap.connect(sys_sb.mem_analysis_export);\n",
    "        bus_env_i.agent.ap.connect(sys_sb.bus_analysis_export);\n",
    "        \n",
    "        // System-level analysis\n",
    "        bus_env_i.agent.ap.connect(cpu_env_i.predictor.analysis_export);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Predictor Pattern\n",
    "\n",
    "Predictors use analysis communication to maintain reference models:\n",
    "\n",
    "```systemverilog\n",
    "class protocol_predictor extends uvm_component;\n",
    "    `uvm_component_utils(protocol_predictor)\n",
    "    \n",
    "    // Input analysis implementation\n",
    "    uvm_analysis_imp #(input_trans, protocol_predictor) analysis_imp;\n",
    "    \n",
    "    // Output analysis port\n",
    "    uvm_analysis_port #(output_trans) ap;\n",
    "    \n",
    "    // Reference model\n",
    "    protocol_model model;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        analysis_imp = new(\"analysis_imp\", this);\n",
    "        ap = new(\"ap\", this);\n",
    "        model = new();\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void write(input_trans t);\n",
    "        output_trans predicted;\n",
    "        \n",
    "        // Use reference model to predict output\n",
    "        predicted = model.predict(t);\n",
    "        \n",
    "        if (predicted != null) begin\n",
    "            `uvm_info(get_type_name(), $sformatf(\"Predicting: %s\", predicted.convert2string()), UVM_MEDIUM)\n",
    "            ap.write(predicted);\n",
    "        end\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## Practical Examples\n",
    "\n",
    "### Complete Monitor with Analysis Port\n",
    "\n",
    "```systemverilog\n",
    "class uart_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(uart_monitor)\n",
    "    \n",
    "    virtual uart_if vif;\n",
    "    uvm_analysis_port #(uart_transaction) ap;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        ap = new(\"ap\", this);\n",
    "    endfunction\n",
    "    \n",
    "    function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        if (!uvm_config_db#(virtual uart_if)::get(this, \"\", \"vif\", vif))\n",
    "            `uvm_fatal(get_type_name(), \"Virtual interface not found\")\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        uart_transaction trans;\n",
    "        \n",
    "        forever begin\n",
    "            @(negedge vif.start_bit);\n",
    "            \n",
    "            trans = uart_transaction::type_id::create(\"trans\");\n",
    "            collect_transaction(trans);\n",
    "            \n",
    "            `uvm_info(get_type_name(), $sformatf(\"Collected: %s\", trans.convert2string()), UVM_MEDIUM)\n",
    "            ap.write(trans);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    task collect_transaction(uart_transaction trans);\n",
    "        // Collect start bit\n",
    "        @(posedge vif.clk);\n",
    "        trans.start_bit = vif.tx_data;\n",
    "        \n",
    "        // Collect data bits\n",
    "        for (int i = 0; i < 8; i++) begin\n",
    "            @(posedge vif.clk);\n",
    "            trans.data[i] = vif.tx_data;\n",
    "        end\n",
    "        \n",
    "        // Collect stop bit\n",
    "        @(posedge vif.clk);\n",
    "        trans.stop_bit = vif.tx_data;\n",
    "        \n",
    "        trans.timestamp = $time;\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Multi-Port Scoreboard\n",
    "\n",
    "```systemverilog\n",
    "`uvm_analysis_imp_decl(_expected)\n",
    "`uvm_analysis_imp_decl(_actual)\n",
    "\n",
    "class uart_scoreboard extends uvm_scoreboard;\n",
    "    `uvm_component_utils(uart_scoreboard)\n",
    "    \n",
    "    uvm_analysis_imp_expected #(uart_transaction, uart_scoreboard) expected_aimp;\n",
    "    uvm_analysis_imp_actual #(uart_transaction, uart_scoreboard) actual_aimp;\n",
    "    \n",
    "    uart_transaction expected_q[$];\n",
    "    int matches, mismatches;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        expected_aimp = new(\"expected_aimp\", this);\n",
    "        actual_aimp = new(\"actual_aimp\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void write_expected(uart_transaction t);\n",
    "        `uvm_info(get_type_name(), $sformatf(\"Adding expected: %s\", t.convert2string()), UVM_HIGH)\n",
    "        expected_q.push_back(t);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void write_actual(uart_transaction t);\n",
    "        uart_transaction expected;\n",
    "        \n",
    "        `uvm_info(get_type_name(), $sformatf(\"Received actual: %s\", t.convert2string()), UVM_HIGH)\n",
    "        \n",
    "        if (expected_q.size() == 0) begin\n",
    "            `uvm_error(get_type_name(), \"No expected transaction available\")\n",
    "            mismatches++;\n",
    "            return;\n",
    "        end\n",
    "        \n",
    "        expected = expected_q.pop_front();\n",
    "        \n",
    "        if (expected.compare(t)) begin\n",
    "            `uvm_info(get_type_name(), \"Transaction MATCH\", UVM_MEDIUM)\n",
    "            matches++;\n",
    "        end else begin\n",
    "            `uvm_error(get_type_name(), $sformatf(\"Transaction MISMATCH:\\nExpected: %s\\nActual: %s\",\n",
    "                      expected.convert2string(), t.convert2string()))\n",
    "            mismatches++;\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    function void report_phase(uvm_phase phase);\n",
    "        `uvm_info(get_type_name(), $sformatf(\"Scoreboard Results: %0d matches, %0d mismatches\", \n",
    "                  matches, mismatches), UVM_LOW)\n",
    "        \n",
    "        if (mismatches > 0)\n",
    "            `uvm_error(get_type_name(), $sformatf(\"%0d transaction mismatches detected\", mismatches))\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### Coverage Collector\n",
    "\n",
    "```systemverilog\n",
    "class uart_coverage extends uvm_subscriber #(uart_transaction);\n",
    "    `uvm_component_utils(uart_coverage)\n",
    "    \n",
    "    covergroup uart_cg;\n",
    "        data_cp: coverpoint trans.data {\n",
    "            bins low_vals = {[0:63]};\n",
    "            bins mid_vals = {[64:191]};\n",
    "            bins high_vals = {[192:255]};\n",
    "        }\n",
    "        \n",
    "        parity_cp: coverpoint trans.parity_bit;\n",
    "        \n",
    "        data_parity_cross: cross data_cp, parity_cp;\n",
    "    endgroup\n",
    "    \n",
    "    uart_transaction trans;\n",
    "    \n",
    "    function new(string name, uvm_component parent);\n",
    "        super.new(name, parent);\n",
    "        uart_cg = new();\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void write(uart_transaction t);\n",
    "        trans = t;\n",
    "        uart_cg.sample();\n",
    "        `uvm_info(get_type_name(), $sformatf(\"Coverage: %.2f%%\", uart_cg.get_coverage()), UVM_HIGH)\n",
    "    endfunction\n",
    "    \n",
    "    function void report_phase(uvm_phase phase);\n",
    "        `uvm_info(get_type_name(), $sformatf(\"Final Coverage: %.2f%%\", uart_cg.get_coverage()), UVM_LOW)\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## Best Practices\n",
    "\n",
    "### 1. Naming Conventions\n",
    "\n",
    "```systemverilog\n",
    "// Analysis ports: use \"_ap\" suffix\n",
    "uvm_analysis_port #(transaction) mon_ap;\n",
    "uvm_analysis_port #(transaction) drv_ap;\n",
    "\n",
    "// Analysis exports: use \"_export\" suffix\n",
    "uvm_analysis_export #(transaction) analysis_export;\n",
    "\n",
    "// Analysis implementations: use \"_aimp\" suffix\n",
    "uvm_analysis_imp #(transaction, component) analysis_aimp;\n",
    "```\n",
    "\n",
    "### 2. Connection Verification\n",
    "\n",
    "```systemverilog\n",
    "function void connect_phase(uvm_phase phase);\n",
    "    super.connect_phase(phase);\n",
    "    \n",
    "    // Verify connections are made\n",
    "    if (mon_ap.size() == 0)\n",
    "        `uvm_warning(get_type_name(), \"Monitor analysis port has no connections\")\n",
    "    \n",
    "    // Make connections\n",
    "    mon_ap.connect(sb.analysis_export);\n",
    "endfunction\n",
    "```\n",
    "\n",
    "### 3. Transaction Copying\n",
    "\n",
    "```systemverilog\n",
    "virtual function void write(uart_transaction t);\n",
    "    uart_transaction t_copy;\n",
    "    \n",
    "    // Always copy transactions before storing\n",
    "    $cast(t_copy, t.clone());\n",
    "    process_transaction(t_copy);\n",
    "endfunction\n",
    "```\n",
    "\n",
    "### 4. Error Handling\n",
    "\n",
    "```systemverilog\n",
    "virtual function void write(transaction t);\n",
    "    if (t == null) begin\n",
    "        `uvm_error(get_type_name(), \"Received null transaction\")\n",
    "        return;\n",
    "    end\n",
    "    \n",
    "    if (!t.is_valid()) begin\n",
    "        `uvm_warning(get_type_name(), \"Received invalid transaction\")\n",
    "        return;\n",
    "    end\n",
    "    \n",
    "    process_transaction(t);\n",
    "endfunction\n",
    "```\n",
    "\n",
    "### 5. Performance Considerations\n",
    "\n",
    "```systemverilog\n",
    "// Use appropriate verbosity levels\n",
    "virtual function void write(transaction t);\n",
    "    // High verbosity for debugging\n",
    "    `uvm_info(get_type_name(), $sformatf(\"Processing: %s\", t.convert2string()), UVM_HIGH)\n",
    "    \n",
    "    // Medium verbosity for important events\n",
    "    if (error_detected)\n",
    "        `uvm_info(get_type_name(), \"Error condition detected\", UVM_MEDIUM)\n",
    "endfunction\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## Common Pitfalls and Solutions\n",
    "\n",
    "### 1. Forgetting to Connect Analysis Ports\n",
    "\n",
    "**Problem:**\n",
    "```systemverilog\n",
    "// Monitor has analysis port but no connections made\n",
    "class my_env extends uvm_env;\n",
    "    my_monitor mon;\n",
    "    my_scoreboard sb;\n",
    "    \n",
    "    function void connect_phase(uvm_phase phase);\n",
    "        // Missing connection!\n",
    "        // mon.ap.connect(sb.analysis_export);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "**Solution:**\n",
    "```systemverilog\n",
    "function void connect_phase(uvm_phase phase);\n",
    "    super.connect_phase(phase);\n",
    "    \n",
    "    // Always verify and make connections\n",
    "    mon.ap.connect(sb.analysis_export);\n",
    "    \n",
    "    // Optional: Verify connections\n",
    "    if (mon.ap.size() == 0)\n",
    "        `uvm_fatal(get_type_name(), \"Monitor analysis port not connected\")\n",
    "endfunction\n",
    "```\n",
    "\n",
    "### 2. Transaction Lifetime Issues\n",
    "\n",
    "**Problem:**\n",
    "```systemverilog\n",
    "virtual function void write(transaction t);\n",
    "    // Storing reference to transaction that may be reused\n",
    "    stored_transactions.push_back(t);\n",
    "endfunction\n",
    "```\n",
    "\n",
    "**Solution:**\n",
    "```systemverilog\n",
    "virtual function void write(transaction t);\n",
    "    transaction t_copy;\n",
    "    \n",
    "    // Always copy transactions before storing\n",
    "    $cast(t_copy, t.clone());\n",
    "    stored_transactions.push_back(t_copy);\n",
    "endfunction\n",
    "```\n",
    "\n",
    "### 3. Blocking in Analysis Write Functions\n",
    "\n",
    "**Problem:**\n",
    "```systemverilog\n",
    "virtual function void write(transaction t);\n",
    "    // Never use delays or blocking statements in write functions\n",
    "    #10ns;  // This will cause simulation errors!\n",
    "    process_transaction(t);\n",
    "endfunction\n",
    "```\n",
    "\n",
    "**Solution:**\n",
    "```systemverilog\n",
    "virtual function void write(transaction t);\n",
    "    // Use non-blocking assignments and function calls only\n",
    "    process_transaction(t);\n",
    "    \n",
    "    // For time-consuming operations, use tasks in run_phase\n",
    "    transaction_queue.push_back(t);\n",
    "endfunction\n",
    "\n",
    "virtual task run_phase(uvm_phase phase);\n",
    "    transaction t;\n",
    "    forever begin\n",
    "        wait(transaction_queue.size() > 0);\n",
    "        t = transaction_queue.pop_front();\n",
    "        \n",
    "        // Time-consuming processing can be done here\n",
    "        #10ns;\n",
    "        detailed_processing(t);\n",
    "    end\n",
    "endtask\n",
    "```\n",
    "\n",
    "### 4. Incorrect Parameterization\n",
    "\n",
    "**Problem:**\n",
    "```systemverilog\n",
    "// Mismatched transaction types\n",
    "uvm_analysis_port #(wrong_transaction) ap;\n",
    "uvm_analysis_imp #(correct_transaction, subscriber) aimp;\n",
    "\n",
    "// This connection will fail\n",
    "ap.connect(aimp);\n",
    "```\n",
    "\n",
    "**Solution:**\n",
    "```systemverilog\n",
    "// Ensure transaction types match exactly\n",
    "uvm_analysis_port #(my_transaction) ap;\n",
    "uvm_analysis_imp #(my_transaction, subscriber) aimp;\n",
    "\n",
    "// Now connection will work\n",
    "ap.connect(aimp);\n",
    "```\n",
    "\n",
    "### 5. Missing Analysis Implementation Methods\n",
    "\n",
    "**Problem:**\n",
    "```systemverilog\n",
    "class my_subscriber extends uvm_component;\n",
    "    uvm_analysis_imp #(transaction, my_subscriber) aimp;\n",
    "    \n",
    "    // Missing write function implementation!\n",
    "endclass\n",
    "```\n",
    "\n",
    "**Solution:**\n",
    "```systemverilog\n",
    "class my_subscriber extends uvm_component;\n",
    "    uvm_analysis_imp #(transaction, my_subscriber) aimp;\n",
    "    \n",
    "    // Must implement write function\n",
    "    virtual function void write(transaction t);\n",
    "        process_transaction(t);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "This comprehensive guide covers the essential concepts of UVM Analysis and TLM communication. The key takeaways are:\n",
    "\n",
    "1. **Analysis ports** provide efficient broadcast communication\n",
    "2. **Subscribers** implement the analysis interface to receive data\n",
    "3. **Proper connection** and **transaction handling** are critical\n",
    "4. **TLM patterns** enable scalable testbench architectures\n",
    "5. **Best practices** ensure robust and maintainable code\n",
    "\n",
    "Understanding these concepts enables you to build sophisticated verification environments with clean, modular communication between components."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cb85cdcb",
   "metadata": {},
   "source": [
    "## Part IV: Practical Implementation"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3347993d",
   "metadata": {},
   "source": [
    "# Chapter 14: Building Your First UVM Testbench\n",
    "\n",
    "## Introduction\n",
    "\n",
    "This chapter provides a hands-on approach to building your first complete UVM testbench. We'll walk through creating a verification environment for a simple ALU (Arithmetic Logic Unit), demonstrating the entire process from planning to execution. By the end of this chapter, you'll have a working testbench and understand how all UVM components work together.\n",
    "\n",
    "## 14.1 Planning Your Testbench\n",
    "\n",
    "Before writing any code, it's crucial to understand what you're verifying and plan your testbench architecture.\n",
    "\n",
    "### 14.1.1 Understanding the DUT (Design Under Test)\n",
    "\n",
    "For this tutorial, we'll verify a simple 8-bit ALU with the following interface:\n",
    "\n",
    "```systemverilog\n",
    "module simple_alu (\n",
    "    input  logic        clk,\n",
    "    input  logic        reset_n,\n",
    "    input  logic [7:0]  a,\n",
    "    input  logic [7:0]  b,\n",
    "    input  logic [2:0]  op,\n",
    "    input  logic        valid,\n",
    "    output logic [7:0]  result,\n",
    "    output logic        ready\n",
    ");\n",
    "```\n",
    "\n",
    "**Operations:**\n",
    "- 000: ADD (a + b)\n",
    "- 001: SUB (a - b)\n",
    "- 010: AND (a & b)\n",
    "- 011: OR (a | b)\n",
    "- 100: XOR (a ^ b)\n",
    "- 101: NOT (~a)\n",
    "- 110: SHL (a << 1)\n",
    "- 111: SHR (a >> 1)\n",
    "\n",
    "### 14.1.2 Testbench Architecture Planning\n",
    "\n",
    "Our UVM testbench will consist of:\n",
    "- **Agent**: Contains driver, monitor, and sequencer\n",
    "- **Scoreboard**: Checks correctness of operations\n",
    "- **Environment**: Integrates all components\n",
    "- **Test**: Defines test scenarios\n",
    "- **Sequences**: Generate stimulus patterns\n",
    "\n",
    "## 14.2 Step-by-Step Testbench Creation\n",
    "\n",
    "### 14.2.1 Step 1: Create the Transaction Class\n",
    "\n",
    "The transaction class defines the data structure for communication between components.\n",
    "\n",
    "```systemverilog\n",
    "// alu_transaction.sv\n",
    "class alu_transaction extends uvm_sequence_item;\n",
    "    \n",
    "    // Input fields\n",
    "    rand bit [7:0] a;\n",
    "    rand bit [7:0] b;\n",
    "    rand bit [2:0] op;\n",
    "    rand bit       valid;\n",
    "    \n",
    "    // Output fields (set by monitor)\n",
    "    bit [7:0] result;\n",
    "    bit       ready;\n",
    "    \n",
    "    // Constructor\n",
    "    function new(string name = \"alu_transaction\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    // UVM automation macros\n",
    "    `uvm_object_utils_begin(alu_transaction)\n",
    "        `uvm_field_int(a, UVM_ALL_ON)\n",
    "        `uvm_field_int(b, UVM_ALL_ON)\n",
    "        `uvm_field_int(op, UVM_ALL_ON)\n",
    "        `uvm_field_int(valid, UVM_ALL_ON)\n",
    "        `uvm_field_int(result, UVM_ALL_ON)\n",
    "        `uvm_field_int(ready, UVM_ALL_ON)\n",
    "    `uvm_object_utils_end\n",
    "    \n",
    "    // Constraints for reasonable stimulus\n",
    "    constraint valid_op { op inside {[0:7]}; }\n",
    "    constraint valid_chance { valid dist {1 := 80, 0 := 20}; }\n",
    "    \n",
    "    // Convert transaction to string for debugging\n",
    "    virtual function string convert2string();\n",
    "        return $sformatf(\"a=0x%02h, b=0x%02h, op=%0d, valid=%0b, result=0x%02h, ready=%0b\",\n",
    "                        a, b, op, valid, result, ready);\n",
    "    endfunction\n",
    "    \n",
    "endclass\n",
    "```\n",
    "\n",
    "### 14.2.2 Step 2: Create the Sequencer\n",
    "\n",
    "```systemverilog\n",
    "// alu_sequencer.sv\n",
    "class alu_sequencer extends uvm_sequencer#(alu_transaction);\n",
    "    \n",
    "    `uvm_component_utils(alu_sequencer)\n",
    "    \n",
    "    function new(string name = \"alu_sequencer\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "endclass\n",
    "```\n",
    "\n",
    "### 14.2.3 Step 3: Create the Driver\n",
    "\n",
    "The driver converts transactions into pin-level activity.\n",
    "\n",
    "```systemverilog\n",
    "// alu_driver.sv\n",
    "class alu_driver extends uvm_driver#(alu_transaction);\n",
    "    \n",
    "    virtual alu_interface vif;\n",
    "    \n",
    "    `uvm_component_utils(alu_driver)\n",
    "    \n",
    "    function new(string name = \"alu_driver\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        if (!uvm_config_db#(virtual alu_interface)::get(this, \"\", \"vif\", vif))\n",
    "            `uvm_fatal(\"DRIVER\", \"Could not get virtual interface\")\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        alu_transaction tx;\n",
    "        \n",
    "        // Initialize interface\n",
    "        vif.a <= 0;\n",
    "        vif.b <= 0;\n",
    "        vif.op <= 0;\n",
    "        vif.valid <= 0;\n",
    "        \n",
    "        // Wait for reset deassertion\n",
    "        wait(vif.reset_n);\n",
    "        @(posedge vif.clk);\n",
    "        \n",
    "        forever begin\n",
    "            // Get next transaction from sequencer\n",
    "            seq_item_port.get_next_item(tx);\n",
    "            \n",
    "            // Drive transaction to interface\n",
    "            drive_transaction(tx);\n",
    "            \n",
    "            // Signal completion to sequencer\n",
    "            seq_item_port.item_done();\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task drive_transaction(alu_transaction tx);\n",
    "        @(posedge vif.clk);\n",
    "        vif.a <= tx.a;\n",
    "        vif.b <= tx.b;\n",
    "        vif.op <= tx.op;\n",
    "        vif.valid <= tx.valid;\n",
    "        \n",
    "        `uvm_info(\"DRIVER\", $sformatf(\"Driving: %s\", tx.convert2string()), UVM_MEDIUM)\n",
    "        \n",
    "        // Wait for ready signal or timeout\n",
    "        if (tx.valid) begin\n",
    "            fork\n",
    "                begin\n",
    "                    wait(vif.ready);\n",
    "                    @(posedge vif.clk);\n",
    "                end\n",
    "                begin\n",
    "                    repeat(10) @(posedge vif.clk);\n",
    "                end\n",
    "            join_any\n",
    "            disable fork;\n",
    "        end else begin\n",
    "            @(posedge vif.clk);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "endclass\n",
    "```\n",
    "\n",
    "### 14.2.4 Step 4: Create the Monitor\n",
    "\n",
    "The monitor observes interface activity and creates transactions.\n",
    "\n",
    "```systemverilog\n",
    "// alu_monitor.sv\n",
    "class alu_monitor extends uvm_monitor;\n",
    "    \n",
    "    virtual alu_interface vif;\n",
    "    uvm_analysis_port#(alu_transaction) ap;\n",
    "    \n",
    "    `uvm_component_utils(alu_monitor)\n",
    "    \n",
    "    function new(string name = \"alu_monitor\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "        ap = new(\"ap\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        if (!uvm_config_db#(virtual alu_interface)::get(this, \"\", \"vif\", vif))\n",
    "            `uvm_fatal(\"MONITOR\", \"Could not get virtual interface\")\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        alu_transaction tx;\n",
    "        \n",
    "        wait(vif.reset_n);\n",
    "        \n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            if (vif.valid) begin\n",
    "                tx = alu_transaction::type_id::create(\"tx\");\n",
    "                \n",
    "                // Capture inputs\n",
    "                tx.a = vif.a;\n",
    "                tx.b = vif.b;\n",
    "                tx.op = vif.op;\n",
    "                tx.valid = vif.valid;\n",
    "                \n",
    "                // Wait for result\n",
    "                wait(vif.ready);\n",
    "                @(posedge vif.clk);\n",
    "                \n",
    "                // Capture outputs\n",
    "                tx.result = vif.result;\n",
    "                tx.ready = vif.ready;\n",
    "                \n",
    "                `uvm_info(\"MONITOR\", $sformatf(\"Captured: %s\", tx.convert2string()), UVM_MEDIUM)\n",
    "                \n",
    "                // Send to scoreboard\n",
    "                ap.write(tx);\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "endclass\n",
    "```\n",
    "\n",
    "### 14.2.5 Step 5: Create the Agent\n",
    "\n",
    "The agent encapsulates the driver, monitor, and sequencer.\n",
    "\n",
    "```systemverilog\n",
    "// alu_agent.sv\n",
    "class alu_agent extends uvm_agent;\n",
    "    \n",
    "    alu_driver    driver;\n",
    "    alu_monitor   monitor;\n",
    "    alu_sequencer sequencer;\n",
    "    \n",
    "    `uvm_component_utils(alu_agent)\n",
    "    \n",
    "    function new(string name = \"alu_agent\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        monitor = alu_monitor::type_id::create(\"monitor\", this);\n",
    "        \n",
    "        if (get_is_active() == UVM_ACTIVE) begin\n",
    "            driver = alu_driver::type_id::create(\"driver\", this);\n",
    "            sequencer = alu_sequencer::type_id::create(\"sequencer\", this);\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        if (get_is_active() == UVM_ACTIVE) begin\n",
    "            driver.seq_item_port.connect(sequencer.seq_item_export);\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "endclass\n",
    "```\n",
    "\n",
    "### 14.2.6 Step 6: Create the Scoreboard\n",
    "\n",
    "The scoreboard checks the correctness of the DUT's behavior.\n",
    "\n",
    "```systemverilog\n",
    "// alu_scoreboard.sv\n",
    "class alu_scoreboard extends uvm_scoreboard;\n",
    "    \n",
    "    uvm_analysis_imp#(alu_transaction, alu_scoreboard) ap;\n",
    "    \n",
    "    int pass_count = 0;\n",
    "    int fail_count = 0;\n",
    "    \n",
    "    `uvm_component_utils(alu_scoreboard)\n",
    "    \n",
    "    function new(string name = \"alu_scoreboard\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "        ap = new(\"ap\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void write(alu_transaction tx);\n",
    "        bit [7:0] expected_result;\n",
    "        bit check_passed;\n",
    "        \n",
    "        // Calculate expected result\n",
    "        case (tx.op)\n",
    "            3'b000: expected_result = tx.a + tx.b;           // ADD\n",
    "            3'b001: expected_result = tx.a - tx.b;           // SUB\n",
    "            3'b010: expected_result = tx.a & tx.b;           // AND\n",
    "            3'b011: expected_result = tx.a | tx.b;           // OR\n",
    "            3'b100: expected_result = tx.a ^ tx.b;           // XOR\n",
    "            3'b101: expected_result = ~tx.a;                 // NOT\n",
    "            3'b110: expected_result = tx.a << 1;             // SHL\n",
    "            3'b111: expected_result = tx.a >> 1;             // SHR\n",
    "            default: expected_result = 8'hxx;\n",
    "        endcase\n",
    "        \n",
    "        // Check result\n",
    "        check_passed = (tx.result == expected_result) && tx.ready;\n",
    "        \n",
    "        if (check_passed) begin\n",
    "            pass_count++;\n",
    "            `uvm_info(\"SCOREBOARD\", \n",
    "                     $sformatf(\"PASS: %s, Expected: 0x%02h\", tx.convert2string(), expected_result), \n",
    "                     UVM_MEDIUM)\n",
    "        end else begin\n",
    "            fail_count++;\n",
    "            `uvm_error(\"SCOREBOARD\", \n",
    "                      $sformatf(\"FAIL: %s, Expected: 0x%02h\", tx.convert2string(), expected_result))\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void report_phase(uvm_phase phase);\n",
    "        super.report_phase(phase);\n",
    "        `uvm_info(\"SCOREBOARD\", $sformatf(\"Final Results: %0d PASS, %0d FAIL\", pass_count, fail_count), UVM_LOW)\n",
    "        \n",
    "        if (fail_count == 0)\n",
    "            `uvm_info(\"SCOREBOARD\", \"TEST PASSED!\", UVM_LOW)\n",
    "        else\n",
    "            `uvm_error(\"SCOREBOARD\", \"TEST FAILED!\")\n",
    "    endfunction\n",
    "    \n",
    "endclass\n",
    "```\n",
    "\n",
    "### 14.2.7 Step 7: Create the Environment\n",
    "\n",
    "The environment integrates all verification components.\n",
    "\n",
    "```systemverilog\n",
    "// alu_env.sv\n",
    "class alu_env extends uvm_env;\n",
    "    \n",
    "    alu_agent      agent;\n",
    "    alu_scoreboard scoreboard;\n",
    "    \n",
    "    `uvm_component_utils(alu_env)\n",
    "    \n",
    "    function new(string name = \"alu_env\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        agent = alu_agent::type_id::create(\"agent\", this);\n",
    "        scoreboard = alu_scoreboard::type_id::create(\"scoreboard\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Connect monitor to scoreboard\n",
    "        agent.monitor.ap.connect(scoreboard.ap);\n",
    "    endfunction\n",
    "    \n",
    "endclass\n",
    "```\n",
    "\n",
    "## 14.3 Creating Test Sequences\n",
    "\n",
    "### 14.3.1 Basic Random Sequence\n",
    "\n",
    "```systemverilog\n",
    "// alu_basic_seq.sv\n",
    "class alu_basic_seq extends uvm_sequence#(alu_transaction);\n",
    "    \n",
    "    `uvm_object_utils(alu_basic_seq)\n",
    "    \n",
    "    function new(string name = \"alu_basic_seq\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task body();\n",
    "        alu_transaction tx;\n",
    "        \n",
    "        repeat(20) begin\n",
    "            tx = alu_transaction::type_id::create(\"tx\");\n",
    "            start_item(tx);\n",
    "            \n",
    "            if (!tx.randomize()) begin\n",
    "                `uvm_error(\"SEQ\", \"Randomization failed\")\n",
    "            end\n",
    "            \n",
    "            finish_item(tx);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "endclass\n",
    "```\n",
    "\n",
    "### 14.3.2 Directed Test Sequence\n",
    "\n",
    "```systemverilog\n",
    "// alu_directed_seq.sv\n",
    "class alu_directed_seq extends uvm_sequence#(alu_transaction);\n",
    "    \n",
    "    `uvm_object_utils(alu_directed_seq)\n",
    "    \n",
    "    function new(string name = \"alu_directed_seq\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task body();\n",
    "        alu_transaction tx;\n",
    "        \n",
    "        // Test each operation with known values\n",
    "        for (int op = 0; op < 8; op++) begin\n",
    "            tx = alu_transaction::type_id::create(\"tx\");\n",
    "            start_item(tx);\n",
    "            \n",
    "            tx.a = 8'h0F;\n",
    "            tx.b = 8'h05;\n",
    "            tx.op = op;\n",
    "            tx.valid = 1;\n",
    "            \n",
    "            finish_item(tx);\n",
    "        end\n",
    "        \n",
    "        // Test edge cases\n",
    "        test_edge_cases();\n",
    "    endtask\n",
    "    \n",
    "    virtual task test_edge_cases();\n",
    "        alu_transaction tx;\n",
    "        \n",
    "        // Test with zero\n",
    "        tx = alu_transaction::type_id::create(\"tx\");\n",
    "        start_item(tx);\n",
    "        tx.a = 8'h00; tx.b = 8'hFF; tx.op = 0; tx.valid = 1;\n",
    "        finish_item(tx);\n",
    "        \n",
    "        // Test overflow\n",
    "        tx = alu_transaction::type_id::create(\"tx\");\n",
    "        start_item(tx);\n",
    "        tx.a = 8'hFF; tx.b = 8'h01; tx.op = 0; tx.valid = 1;\n",
    "        finish_item(tx);\n",
    "    endtask\n",
    "    \n",
    "endclass\n",
    "```\n",
    "\n",
    "## 14.4 Creating the Test Class\n",
    "\n",
    "```systemverilog\n",
    "// alu_test.sv\n",
    "class alu_test extends uvm_test;\n",
    "    \n",
    "    alu_env env;\n",
    "    \n",
    "    `uvm_component_utils(alu_test)\n",
    "    \n",
    "    function new(string name = \"alu_test\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        env = alu_env::type_id::create(\"env\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        alu_basic_seq seq;\n",
    "        \n",
    "        phase.raise_objection(this);\n",
    "        \n",
    "        seq = alu_basic_seq::type_id::create(\"seq\");\n",
    "        seq.start(env.agent.sequencer);\n",
    "        \n",
    "        phase.drop_objection(this);\n",
    "    endtask\n",
    "    \n",
    "endclass\n",
    "```\n",
    "\n",
    "## 14.5 Interface and Top Module\n",
    "\n",
    "### 14.5.1 Interface Definition\n",
    "\n",
    "```systemverilog\n",
    "// alu_interface.sv\n",
    "interface alu_interface(input logic clk);\n",
    "    \n",
    "    logic        reset_n;\n",
    "    logic [7:0]  a;\n",
    "    logic [7:0]  b;\n",
    "    logic [2:0]  op;\n",
    "    logic        valid;\n",
    "    logic [7:0]  result;\n",
    "    logic        ready;\n",
    "    \n",
    "    // Clocking blocks for testbench synchronization\n",
    "    clocking driver_cb @(posedge clk);\n",
    "        output a, b, op, valid;\n",
    "        input result, ready;\n",
    "    endclocking\n",
    "    \n",
    "    clocking monitor_cb @(posedge clk);\n",
    "        input a, b, op, valid, result, ready;\n",
    "    endclocking\n",
    "    \n",
    "    modport driver (clocking driver_cb, input clk, reset_n);\n",
    "    modport monitor (clocking monitor_cb, input clk, reset_n);\n",
    "    \n",
    "endinterface\n",
    "```\n",
    "\n",
    "### 14.5.2 Test Top Module\n",
    "\n",
    "```systemverilog\n",
    "// tb_top.sv\n",
    "module tb_top;\n",
    "    \n",
    "    logic clk;\n",
    "    \n",
    "    // Clock generation\n",
    "    initial begin\n",
    "        clk = 0;\n",
    "        forever #5 clk = ~clk;\n",
    "    end\n",
    "    \n",
    "    // Interface instantiation\n",
    "    alu_interface alu_if(clk);\n",
    "    \n",
    "    // DUT instantiation\n",
    "    simple_alu dut (\n",
    "        .clk(clk),\n",
    "        .reset_n(alu_if.reset_n),\n",
    "        .a(alu_if.a),\n",
    "        .b(alu_if.b),\n",
    "        .op(alu_if.op),\n",
    "        .valid(alu_if.valid),\n",
    "        .result(alu_if.result),\n",
    "        .ready(alu_if.ready)\n",
    "    );\n",
    "    \n",
    "    // Reset generation\n",
    "    initial begin\n",
    "        alu_if.reset_n = 0;\n",
    "        #20;\n",
    "        alu_if.reset_n = 1;\n",
    "    end\n",
    "    \n",
    "    // UVM test execution\n",
    "    initial begin\n",
    "        uvm_config_db#(virtual alu_interface)::set(null, \"*\", \"vif\", alu_if);\n",
    "        run_test(\"alu_test\");\n",
    "    end\n",
    "    \n",
    "    // Waveform dumping\n",
    "    initial begin\n",
    "        $dumpfile(\"alu_test.vcd\");\n",
    "        $dumpvars(0, tb_top);\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "## 14.6 Running and Debugging Tests\n",
    "\n",
    "### 14.6.1 Compilation and Simulation Commands\n",
    "\n",
    "```bash\n",
    "# Compile the testbench\n",
    "vlog +incdir+$UVM_HOME/src $UVM_HOME/src/uvm_pkg.sv\n",
    "vlog +incdir+. *.sv\n",
    "\n",
    "# Run simulation\n",
    "vsim -c tb_top +UVM_TESTNAME=alu_test +UVM_VERBOSITY=UVM_MEDIUM\n",
    "```\n",
    "\n",
    "### 14.6.2 Debugging Techniques\n",
    "\n",
    "**1. Verbosity Control:**\n",
    "```bash\n",
    "# Different verbosity levels\n",
    "+UVM_VERBOSITY=UVM_LOW     # Minimal output\n",
    "+UVM_VERBOSITY=UVM_MEDIUM  # Moderate detail\n",
    "+UVM_VERBOSITY=UVM_HIGH    # Detailed output\n",
    "+UVM_VERBOSITY=UVM_DEBUG   # Maximum detail\n",
    "```\n",
    "\n",
    "**2. Component-Specific Debug:**\n",
    "```systemverilog\n",
    "// In your components, use conditional printing\n",
    "`uvm_info(\"DEBUG\", $sformatf(\"Debug info: %s\", debug_string), UVM_DEBUG)\n",
    "```\n",
    "\n",
    "**3. Transaction Tracing:**\n",
    "```systemverilog\n",
    "// Enable transaction recording\n",
    "initial begin\n",
    "    uvm_config_db#(int)::set(null, \"*\", \"recording_detail\", UVM_FULL);\n",
    "end\n",
    "```\n",
    "\n",
    "### 14.6.3 Common Debug Scenarios\n",
    "\n",
    "**Scenario 1: No transactions flowing**\n",
    "- Check interface connections\n",
    "- Verify reset sequence\n",
    "- Confirm sequencer is running\n",
    "\n",
    "**Scenario 2: Scoreboard mismatches**\n",
    "- Add debug prints in scoreboard\n",
    "- Check transaction timing\n",
    "- Verify expected result calculation\n",
    "\n",
    "## 14.7 Common Pitfalls and Solutions\n",
    "\n",
    "### 14.7.1 Interface Connection Issues\n",
    "\n",
    "**Problem:** Virtual interface not found\n",
    "```\n",
    "FATAL: Could not get virtual interface\n",
    "```\n",
    "\n",
    "**Solution:**\n",
    "```systemverilog\n",
    "// Ensure proper configuration database usage\n",
    "uvm_config_db#(virtual alu_interface)::set(null, \"*\", \"vif\", alu_if);\n",
    "\n",
    "// Check get() calls have matching paths\n",
    "if (!uvm_config_db#(virtual alu_interface)::get(this, \"\", \"vif\", vif))\n",
    "    `uvm_fatal(\"DRIVER\", \"Could not get virtual interface\")\n",
    "```\n",
    "\n",
    "### 14.7.2 Phase Objection Problems\n",
    "\n",
    "**Problem:** Simulation ends immediately\n",
    "```\n",
    "# ** Note: $finish    : time 0\n",
    "```\n",
    "\n",
    "**Solution:**\n",
    "```systemverilog\n",
    "// Always raise and drop objections properly\n",
    "virtual task run_phase(uvm_phase phase);\n",
    "    phase.raise_objection(this, \"Starting test\");\n",
    "    \n",
    "    // Your test code here\n",
    "    \n",
    "    phase.drop_objection(this, \"Test completed\");\n",
    "endtask\n",
    "```\n",
    "\n",
    "### 14.7.3 Randomization Failures\n",
    "\n",
    "**Problem:** Randomization constraint conflicts\n",
    "```\n",
    "ERROR: Randomization failed\n",
    "```\n",
    "\n",
    "**Solution:**\n",
    "```systemverilog\n",
    "// Check constraint conflicts\n",
    "constraint valid_op { op inside {[0:7]}; }\n",
    "constraint special_op { op != 3'b111; } // Potential conflict\n",
    "\n",
    "// Use randomization debugging\n",
    "if (!tx.randomize()) begin\n",
    "    `uvm_error(\"SEQ\", \"Randomization failed\")\n",
    "    tx.print(); // Print current values\n",
    "end\n",
    "```\n",
    "\n",
    "### 14.7.4 Timing Issues\n",
    "\n",
    "**Problem:** Race conditions between driver and monitor\n",
    "```\n",
    "// Incorrect: Both accessing interface at same edge\n",
    "@(posedge clk); // Driver\n",
    "@(posedge clk); // Monitor - potential race\n",
    "```\n",
    "\n",
    "**Solution:**\n",
    "```systemverilog\n",
    "// Use clocking blocks for proper synchronization\n",
    "clocking driver_cb @(posedge clk);\n",
    "    output a, b, op, valid;\n",
    "endclocking\n",
    "\n",
    "clocking monitor_cb @(posedge clk);\n",
    "    input a, b, op, valid, result, ready;\n",
    "endclocking\n",
    "```\n",
    "\n",
    "### 14.7.5 Memory Leaks\n",
    "\n",
    "**Problem:** Creating objects without proper cleanup\n",
    "\n",
    "**Solution:**\n",
    "```systemverilog\n",
    "// Use factory pattern consistently\n",
    "tx = alu_transaction::type_id::create(\"tx\");\n",
    "\n",
    "// Let UVM handle memory management\n",
    "// Don't manually delete UVM objects\n",
    "```\n",
    "\n",
    "## 14.8 Best Practices Summary\n",
    "\n",
    "### 14.8.1 Code Organization\n",
    "- Keep each class in separate file\n",
    "- Use consistent naming conventions\n",
    "- Group related functionality together\n",
    "- Comment complex logic thoroughly\n",
    "\n",
    "### 14.8.2 Error Handling\n",
    "- Always check return values of critical operations\n",
    "- Use appropriate UVM severity levels\n",
    "- Provide meaningful error messages\n",
    "- Include context information in errors\n",
    "\n",
    "### 14.8.3 Debugging Preparation\n",
    "- Add debug prints at key points\n",
    "- Use meaningful transaction names\n",
    "- Include timing information in messages\n",
    "- Plan for debug visibility from the start\n",
    "\n",
    "### 14.8.4 Scalability Considerations\n",
    "- Design for reusability from the beginning\n",
    "- Use parameterizable components\n",
    "- Separate interface-specific code\n",
    "- Plan for multiple test scenarios\n",
    "\n",
    "## 14.9 Next Steps\n",
    "\n",
    "Now that you have a working UVM testbench:\n",
    "\n",
    "1. **Extend the test scenarios** by creating more sequence types\n",
    "2. **Add coverage collection** to measure verification completeness\n",
    "3. **Implement configuration objects** for testbench flexibility\n",
    "4. **Add functional coverage** to guide test generation\n",
    "5. **Create a test library** with different test types\n",
    "\n",
    "## 14.10 Chapter Summary\n",
    "\n",
    "In this chapter, you've learned to:\n",
    "- Plan and structure a UVM testbench\n",
    "- Create all essential UVM components\n",
    "- Integrate components into a working environment\n",
    "- Debug common testbench issues\n",
    "- Follow best practices for maintainable code\n",
    "\n",
    "The testbench you've built serves as a foundation for more complex verification environments. The principles and patterns demonstrated here scale to larger, more sophisticated designs while maintaining the same fundamental structure and methodology."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bd8b11a8",
   "metadata": {},
   "source": [
    "# Chapter 15: Advanced Verification Scenarios\n",
    "\n",
    "## Overview\n",
    "\n",
    "Advanced verification scenarios combine multiple UVM techniques to create comprehensive test environments that can uncover complex design bugs. This chapter explores sophisticated testing methodologies including constrained random testing, directed testing integration, error injection, protocol violations, and corner case verification.\n",
    "\n",
    "## 15.1 Constrained Random Testing\n",
    "\n",
    "Constrained random testing uses randomization within defined boundaries to generate meaningful test scenarios while maintaining control over critical parameters.\n",
    "\n",
    "### 15.1.1 Advanced Constraint Techniques\n",
    "\n",
    "```systemverilog\n",
    "class advanced_transaction extends uvm_sequence_item;\n",
    "  rand bit [31:0] addr;\n",
    "  rand bit [31:0] data;\n",
    "  rand bit [3:0]  byte_enable;\n",
    "  rand operation_t op_type;\n",
    "  rand int delay;\n",
    "  \n",
    "  // Complex constraint relationships\n",
    "  constraint addr_alignment_c {\n",
    "    if (op_type == BURST_READ || op_type == BURST_WRITE) {\n",
    "      addr[1:0] == 2'b00; // 4-byte aligned for bursts\n",
    "      addr inside {[32'h1000:32'h2000], [32'h4000:32'h5000]};\n",
    "    }\n",
    "  }\n",
    "  \n",
    "  // Weighted distribution constraints\n",
    "  constraint op_distribution_c {\n",
    "    op_type dist {\n",
    "      SINGLE_READ  := 30,\n",
    "      SINGLE_WRITE := 30,\n",
    "      BURST_READ   := 20,\n",
    "      BURST_WRITE  := 15,\n",
    "      IDLE         := 5\n",
    "    };\n",
    "  }\n",
    "  \n",
    "  // Conditional constraints\n",
    "  constraint byte_enable_c {\n",
    "    if (op_type == SINGLE_READ || op_type == SINGLE_WRITE) {\n",
    "      $countones(byte_enable) >= 1;\n",
    "    } else {\n",
    "      byte_enable == 4'hF; // Full word for bursts\n",
    "    }\n",
    "  }\n",
    "  \n",
    "  // Timing constraints\n",
    "  constraint delay_c {\n",
    "    delay inside {[0:10]};\n",
    "    if (op_type == IDLE) {\n",
    "      delay inside {[5:20]};\n",
    "    }\n",
    "  }\n",
    "  \n",
    "  `uvm_object_utils_begin(advanced_transaction)\n",
    "    `uvm_field_int(addr, UVM_ALL_ON)\n",
    "    `uvm_field_int(data, UVM_ALL_ON)\n",
    "    `uvm_field_int(byte_enable, UVM_ALL_ON)\n",
    "    `uvm_field_enum(operation_t, op_type, UVM_ALL_ON)\n",
    "    `uvm_field_int(delay, UVM_ALL_ON)\n",
    "  `uvm_object_utils_end\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 15.1.2 Dynamic Constraint Modification\n",
    "\n",
    "```systemverilog\n",
    "class adaptive_sequence extends uvm_sequence #(advanced_transaction);\n",
    "  `uvm_object_utils(adaptive_sequence)\n",
    "  \n",
    "  int stress_level = 0;\n",
    "  bit enable_error_injection = 0;\n",
    "  \n",
    "  function new(string name = \"adaptive_sequence\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "  \n",
    "  virtual task body();\n",
    "    advanced_transaction req;\n",
    "    \n",
    "    for (int i = 0; i < 100; i++) begin\n",
    "      req = advanced_transaction::type_id::create(\"req\");\n",
    "      \n",
    "      // Dynamically modify constraints based on test progress\n",
    "      if (i > 50) begin\n",
    "        req.delay_c.constraint_mode(0); // Disable delay constraint\n",
    "        req.addr_alignment_c.constraint_mode(0); // Test misaligned accesses\n",
    "      end\n",
    "      \n",
    "      // Adaptive stress testing\n",
    "      if (stress_level > 5) begin\n",
    "        req.op_distribution_c.constraint_mode(0);\n",
    "        // Force more burst operations under stress\n",
    "        assert(req.randomize() with {\n",
    "          op_type dist {BURST_READ := 50, BURST_WRITE := 50};\n",
    "        });\n",
    "      end else begin\n",
    "        assert(req.randomize());\n",
    "      end\n",
    "      \n",
    "      start_item(req);\n",
    "      finish_item(req);\n",
    "      \n",
    "      // Adapt based on DUT response\n",
    "      if (get_response() != null) begin\n",
    "        update_stress_level();\n",
    "      end\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  function void update_stress_level();\n",
    "    // Increase stress if DUT handles current load well\n",
    "    stress_level++;\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 15.1.3 Cross-Coverage Driven Randomization\n",
    "\n",
    "```systemverilog\n",
    "class coverage_driven_generator extends uvm_component;\n",
    "  `uvm_component_utils(coverage_driven_generator)\n",
    "  \n",
    "  covergroup transaction_cg with function sample(advanced_transaction tr);\n",
    "    addr_cp: coverpoint tr.addr {\n",
    "      bins low_addr  = {[32'h0000:32'h0FFF]};\n",
    "      bins mid_addr  = {[32'h1000:32'h7FFF]};\n",
    "      bins high_addr = {[32'h8000:32'hFFFF]};\n",
    "    }\n",
    "    \n",
    "    op_cp: coverpoint tr.op_type;\n",
    "    \n",
    "    be_cp: coverpoint tr.byte_enable {\n",
    "      bins single_byte = {4'b0001, 4'b0010, 4'b0100, 4'b1000};\n",
    "      bins multi_byte  = {4'b0011, 4'b1100, 4'b1111};\n",
    "      bins sparse     = {4'b0101, 4'b1010};\n",
    "    }\n",
    "    \n",
    "    // Cross coverage for comprehensive scenarios\n",
    "    addr_op_cross: cross addr_cp, op_cp {\n",
    "      ignore_bins invalid = binsof(addr_cp.low_addr) && \n",
    "                           binsof(op_cp) intersect {BURST_READ, BURST_WRITE};\n",
    "    }\n",
    "    \n",
    "    op_be_cross: cross op_cp, be_cp {\n",
    "      ignore_bins burst_partial = binsof(op_cp) intersect {BURST_READ, BURST_WRITE} &&\n",
    "                                  binsof(be_cp) intersect {single_byte, sparse};\n",
    "    }\n",
    "  endgroup\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "    transaction_cg = new();\n",
    "  endfunction\n",
    "  \n",
    "  function bit is_coverage_complete();\n",
    "    return (transaction_cg.get_coverage() > 95.0);\n",
    "  endfunction\n",
    "  \n",
    "  function void get_uncovered_scenarios(ref string scenarios[]);\n",
    "    // Analysis to identify uncovered cross products\n",
    "    // Implementation depends on simulator capabilities\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 15.2 Directed Testing Integration\n",
    "\n",
    "Combining directed tests with constrained random testing provides comprehensive coverage while targeting specific scenarios.\n",
    "\n",
    "### 15.2.1 Hybrid Test Architecture\n",
    "\n",
    "```systemverilog\n",
    "class hybrid_test extends base_test;\n",
    "  `uvm_component_utils(hybrid_test)\n",
    "  \n",
    "  directed_sequence_library dir_lib;\n",
    "  random_sequence_library   rand_lib;\n",
    "  coverage_driven_generator cov_gen;\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    dir_lib  = directed_sequence_library::type_id::create(\"dir_lib\", this);\n",
    "    rand_lib = random_sequence_library::type_id::create(\"rand_lib\", this);\n",
    "    cov_gen  = coverage_driven_generator::type_id::create(\"cov_gen\", this);\n",
    "  endfunction\n",
    "  \n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    phase.raise_objection(this);\n",
    "    \n",
    "    // Phase 1: Directed functional tests\n",
    "    run_directed_phase();\n",
    "    \n",
    "    // Phase 2: Constrained random testing\n",
    "    run_random_phase();\n",
    "    \n",
    "    // Phase 3: Coverage closure\n",
    "    run_coverage_closure_phase();\n",
    "    \n",
    "    // Phase 4: Stress testing\n",
    "    run_stress_phase();\n",
    "    \n",
    "    phase.drop_objection(this);\n",
    "  endtask\n",
    "  \n",
    "  virtual task run_directed_phase();\n",
    "    `uvm_info(get_type_name(), \"Starting directed test phase\", UVM_MEDIUM)\n",
    "    \n",
    "    fork\n",
    "      dir_lib.reset_sequence.start(env.agent.sequencer);\n",
    "      dir_lib.basic_read_write.start(env.agent.sequencer);\n",
    "      dir_lib.burst_sequence.start(env.agent.sequencer);\n",
    "      dir_lib.boundary_test.start(env.agent.sequencer);\n",
    "    join\n",
    "  endtask\n",
    "  \n",
    "  virtual task run_random_phase();\n",
    "    `uvm_info(get_type_name(), \"Starting random test phase\", UVM_MEDIUM)\n",
    "    \n",
    "    adaptive_sequence rand_seq = adaptive_sequence::type_id::create(\"rand_seq\");\n",
    "    repeat(10) begin\n",
    "      rand_seq.start(env.agent.sequencer);\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  virtual task run_coverage_closure_phase();\n",
    "    `uvm_info(get_type_name(), \"Starting coverage closure phase\", UVM_MEDIUM)\n",
    "    \n",
    "    while (!cov_gen.is_coverage_complete()) begin\n",
    "      string uncovered_scenarios[];\n",
    "      cov_gen.get_uncovered_scenarios(uncovered_scenarios);\n",
    "      \n",
    "      foreach(uncovered_scenarios[i]) begin\n",
    "        targeted_sequence tgt_seq = create_targeted_sequence(uncovered_scenarios[i]);\n",
    "        tgt_seq.start(env.agent.sequencer);\n",
    "      end\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  virtual task run_stress_phase();\n",
    "    `uvm_info(get_type_name(), \"Starting stress test phase\", UVM_MEDIUM)\n",
    "    \n",
    "    stress_sequence stress_seq = stress_sequence::type_id::create(\"stress_seq\");\n",
    "    stress_seq.duration = 10000; // Long running stress test\n",
    "    stress_seq.start(env.agent.sequencer);\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 15.2.2 Directed Sequence Library\n",
    "\n",
    "```systemverilog\n",
    "class directed_sequence_library extends uvm_sequence_library #(advanced_transaction);\n",
    "  `uvm_object_utils(directed_sequence_library)\n",
    "  `uvm_sequence_library_utils(directed_sequence_library)\n",
    "  \n",
    "  reset_sequence      reset_seq;\n",
    "  basic_read_write    basic_seq;\n",
    "  burst_sequence      burst_seq;\n",
    "  boundary_test       boundary_seq;\n",
    "  \n",
    "  function new(string name = \"directed_sequence_library\");\n",
    "    super.new(name);\n",
    "    init_sequence_library();\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void init_sequence_library();\n",
    "    reset_seq    = reset_sequence::type_id::create(\"reset_seq\");\n",
    "    basic_seq    = basic_read_write::type_id::create(\"basic_seq\");\n",
    "    burst_seq    = burst_sequence::type_id::create(\"burst_seq\");\n",
    "    boundary_seq = boundary_test::type_id::create(\"boundary_seq\");\n",
    "    \n",
    "    add_sequence(reset_seq);\n",
    "    add_sequence(basic_seq);\n",
    "    add_sequence(burst_seq);\n",
    "    add_sequence(boundary_seq);\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "class boundary_test extends uvm_sequence #(advanced_transaction);\n",
    "  `uvm_object_utils(boundary_test)\n",
    "  \n",
    "  virtual task body();\n",
    "    advanced_transaction req;\n",
    "    bit [31:0] boundary_addresses[] = {\n",
    "      32'h0000_0000, 32'h0000_0001, 32'h0000_0003,\n",
    "      32'h0000_0FFF, 32'h0000_1000, 32'h0000_1001,\n",
    "      32'hFFFF_FFFC, 32'hFFFF_FFFD, 32'hFFFF_FFFF\n",
    "    };\n",
    "    \n",
    "    foreach(boundary_addresses[i]) begin\n",
    "      req = advanced_transaction::type_id::create(\"req\");\n",
    "      assert(req.randomize() with {\n",
    "        addr == boundary_addresses[i];\n",
    "        op_type inside {SINGLE_READ, SINGLE_WRITE};\n",
    "      });\n",
    "      \n",
    "      start_item(req);\n",
    "      finish_item(req);\n",
    "    end\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 15.3 Error Injection Techniques\n",
    "\n",
    "Error injection systematically introduces faults to verify error handling and recovery mechanisms.\n",
    "\n",
    "### 15.3.1 Protocol Error Injection\n",
    "\n",
    "```systemverilog\n",
    "class error_injection_agent extends uvm_agent;\n",
    "  `uvm_component_utils(error_injection_agent)\n",
    "  \n",
    "  error_injection_driver    driver;\n",
    "  error_injection_monitor   monitor;\n",
    "  error_injection_sequencer sequencer;\n",
    "  \n",
    "  typedef enum {\n",
    "    NO_ERROR,\n",
    "    PROTOCOL_VIOLATION,\n",
    "    TIMING_ERROR,\n",
    "    DATA_CORRUPTION,\n",
    "    SIGNAL_GLITCH\n",
    "  } error_type_e;\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    if (is_active == UVM_ACTIVE) begin\n",
    "      sequencer = error_injection_sequencer::type_id::create(\"sequencer\", this);\n",
    "      driver    = error_injection_driver::type_id::create(\"driver\", this);\n",
    "    end\n",
    "    \n",
    "    monitor = error_injection_monitor::type_id::create(\"monitor\", this);\n",
    "  endfunction\n",
    "  \n",
    "  function void connect_phase(uvm_phase phase);\n",
    "    if (is_active == UVM_ACTIVE) begin\n",
    "      driver.seq_item_port.connect(sequencer.seq_item_export);\n",
    "    end\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "class error_injection_driver extends uvm_driver #(error_transaction);\n",
    "  `uvm_component_utils(error_injection_driver)\n",
    "  \n",
    "  virtual dut_interface vif;\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    if (!uvm_config_db#(virtual dut_interface)::get(this, \"\", \"vif\", vif)) begin\n",
    "      `uvm_fatal(\"NOVIF\", \"Virtual interface not found\")\n",
    "    end\n",
    "  endfunction\n",
    "  \n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    error_transaction req;\n",
    "    \n",
    "    forever begin\n",
    "      seq_item_port.get_next_item(req);\n",
    "      \n",
    "      case (req.error_type)\n",
    "        PROTOCOL_VIOLATION: inject_protocol_error(req);\n",
    "        TIMING_ERROR:       inject_timing_error(req);\n",
    "        DATA_CORRUPTION:    inject_data_corruption(req);\n",
    "        SIGNAL_GLITCH:      inject_signal_glitch(req);\n",
    "        default:            drive_normal_transaction(req);\n",
    "      endcase\n",
    "      \n",
    "      seq_item_port.item_done();\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  virtual task inject_protocol_error(error_transaction req);\n",
    "    case (req.protocol_error_subtype)\n",
    "      INVALID_COMMAND: begin\n",
    "        @(posedge vif.clk);\n",
    "        vif.cmd <= 4'hF; // Invalid command\n",
    "        vif.valid <= 1'b1;\n",
    "        @(posedge vif.clk);\n",
    "        vif.valid <= 1'b0;\n",
    "      end\n",
    "      \n",
    "      PREMATURE_READY: begin\n",
    "        vif.ready <= 1'b1; // Assert ready before valid\n",
    "        @(posedge vif.clk);\n",
    "        vif.cmd <= req.cmd;\n",
    "        vif.valid <= 1'b1;\n",
    "        @(posedge vif.clk);\n",
    "        vif.valid <= 1'b0;\n",
    "        vif.ready <= 1'b0;\n",
    "      end\n",
    "      \n",
    "      MISSING_HANDSHAKE: begin\n",
    "        @(posedge vif.clk);\n",
    "        vif.cmd <= req.cmd;\n",
    "        vif.valid <= 1'b1;\n",
    "        // Don't wait for ready - violate handshake protocol\n",
    "        #(req.violation_cycles * 10ns);\n",
    "        vif.valid <= 1'b0;\n",
    "      end\n",
    "    endcase\n",
    "  endtask\n",
    "  \n",
    "  virtual task inject_timing_error(error_transaction req);\n",
    "    case (req.timing_error_subtype)\n",
    "      SETUP_VIOLATION: begin\n",
    "        @(posedge vif.clk);\n",
    "        #1ns; // Very late setup\n",
    "        vif.data <= req.data;\n",
    "        vif.valid <= 1'b1;\n",
    "      end\n",
    "      \n",
    "      HOLD_VIOLATION: begin\n",
    "        @(posedge vif.clk);\n",
    "        vif.data <= req.data;\n",
    "        vif.valid <= 1'b1;\n",
    "        #1ns; // Early change - hold violation\n",
    "        vif.data <= ~req.data;\n",
    "      end\n",
    "      \n",
    "      CLOCK_GLITCH: begin\n",
    "        // Inject clock glitch (implementation specific)\n",
    "        force vif.clk = 1'b0;\n",
    "        #(req.glitch_duration);\n",
    "        release vif.clk;\n",
    "      end\n",
    "    endcase\n",
    "  endtask\n",
    "  \n",
    "  virtual task inject_data_corruption(error_transaction req);\n",
    "    bit [31:0] corrupted_data;\n",
    "    \n",
    "    case (req.corruption_type)\n",
    "      SINGLE_BIT_FLIP: begin\n",
    "        corrupted_data = req.data;\n",
    "        corrupted_data[req.bit_position] = ~corrupted_data[req.bit_position];\n",
    "      end\n",
    "      \n",
    "      BURST_ERROR: begin\n",
    "        corrupted_data = req.data;\n",
    "        for (int i = req.burst_start; i <= req.burst_end; i++) begin\n",
    "          corrupted_data[i] = ~corrupted_data[i];\n",
    "        end\n",
    "      end\n",
    "      \n",
    "      RANDOM_CORRUPTION: begin\n",
    "        corrupted_data = $random();\n",
    "      end\n",
    "    endcase\n",
    "    \n",
    "    drive_transaction_with_data(req, corrupted_data);\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 15.3.2 Environmental Error Injection\n",
    "\n",
    "```systemverilog\n",
    "class environmental_error_injector extends uvm_component;\n",
    "  `uvm_component_utils(environmental_error_injector)\n",
    "  \n",
    "  virtual dut_interface vif;\n",
    "  bit power_noise_enable = 0;\n",
    "  bit temperature_stress_enable = 0;\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    fork\n",
    "      if (power_noise_enable) power_noise_injection();\n",
    "      if (temperature_stress_enable) temperature_stress_simulation();\n",
    "    join_none\n",
    "  endtask\n",
    "  \n",
    "  virtual task power_noise_injection();\n",
    "    forever begin\n",
    "      #($urandom_range(1000, 10000) * 1ns);\n",
    "      \n",
    "      // Simulate power supply noise\n",
    "      fork\n",
    "        begin\n",
    "          // Voltage droop simulation\n",
    "          `uvm_info(get_type_name(), \"Injecting voltage droop\", UVM_DEBUG)\n",
    "          // Implementation would affect timing or cause glitches\n",
    "          inject_voltage_droop();\n",
    "        end\n",
    "      join_none\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  virtual task inject_voltage_droop();\n",
    "    // Simulate slower operation due to voltage droop\n",
    "    real original_period = 10ns;\n",
    "    real drooped_period = 12ns;\n",
    "    \n",
    "    // Force slower clock for short duration\n",
    "    repeat(10) begin\n",
    "      force vif.clk = 1'b0;\n",
    "      #(drooped_period/2);\n",
    "      force vif.clk = 1'b1;\n",
    "      #(drooped_period/2);\n",
    "    end\n",
    "    release vif.clk;\n",
    "  endtask\n",
    "  \n",
    "  virtual task temperature_stress_simulation();\n",
    "    forever begin\n",
    "      #($urandom_range(50000, 100000) * 1ns);\n",
    "      \n",
    "      `uvm_info(get_type_name(), \"Simulating temperature stress\", UVM_DEBUG)\n",
    "      \n",
    "      // Simulate temperature-induced timing variations\n",
    "      for (int i = 0; i < 100; i++) begin\n",
    "        inject_timing_variation();\n",
    "        #(100ns);\n",
    "      end\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  virtual task inject_timing_variation();\n",
    "    // Randomly slow down or speed up critical paths\n",
    "    if ($urandom_range(0, 1)) begin\n",
    "      // Slower timing due to heat\n",
    "      #($urandom_range(1, 3) * 1ns);\n",
    "    end\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 15.4 Protocol Violation Testing\n",
    "\n",
    "Systematic testing of protocol violations ensures robust error handling.\n",
    "\n",
    "### 15.4.1 State Machine Violation Testing\n",
    "\n",
    "```systemverilog\n",
    "class protocol_violation_sequence extends uvm_sequence #(advanced_transaction);\n",
    "  `uvm_object_utils(protocol_violation_sequence)\n",
    "  \n",
    "  typedef enum {\n",
    "    VALID_PROTOCOL,\n",
    "    ILLEGAL_STATE_TRANSITION,\n",
    "    MISSING_REQUIRED_SIGNAL,\n",
    "    UNEXPECTED_SIGNAL_ASSERTION,\n",
    "    TIMING_PROTOCOL_VIOLATION\n",
    "  } violation_type_e;\n",
    "  \n",
    "  rand violation_type_e violation_type;\n",
    "  rand int violation_delay;\n",
    "  rand int recovery_delay;\n",
    "  \n",
    "  constraint violation_c {\n",
    "    violation_type dist {\n",
    "      VALID_PROTOCOL := 20,\n",
    "      ILLEGAL_STATE_TRANSITION := 25,\n",
    "      MISSING_REQUIRED_SIGNAL := 20,\n",
    "      UNEXPECTED_SIGNAL_ASSERTION := 20,\n",
    "      TIMING_PROTOCOL_VIOLATION := 15\n",
    "    };\n",
    "    \n",
    "    violation_delay inside {[1:10]};\n",
    "    recovery_delay inside {[5:20]};\n",
    "  }\n",
    "  \n",
    "  virtual task body();\n",
    "    advanced_transaction req;\n",
    "    \n",
    "    for (int i = 0; i < 50; i++) begin\n",
    "      req = advanced_transaction::type_id::create(\"req\");\n",
    "      assert(req.randomize());\n",
    "      \n",
    "      case (violation_type)\n",
    "        ILLEGAL_STATE_TRANSITION:\n",
    "          execute_illegal_transition(req);\n",
    "        MISSING_REQUIRED_SIGNAL:\n",
    "          execute_missing_signal_violation(req);\n",
    "        UNEXPECTED_SIGNAL_ASSERTION:\n",
    "          execute_unexpected_signal(req);\n",
    "        TIMING_PROTOCOL_VIOLATION:\n",
    "          execute_timing_violation(req);\n",
    "        default:\n",
    "          execute_normal_transaction(req);\n",
    "      endcase\n",
    "      \n",
    "      // Allow time for DUT to recover\n",
    "      #(recovery_delay * 10ns);\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  virtual task execute_illegal_transition(advanced_transaction req);\n",
    "    // Force DUT into illegal state transition\n",
    "    `uvm_info(get_type_name(), \"Executing illegal state transition\", UVM_DEBUG)\n",
    "    \n",
    "    start_item(req);\n",
    "    req.op_type = BURST_READ;\n",
    "    finish_item(req);\n",
    "    \n",
    "    // Immediately send conflicting command\n",
    "    req = advanced_transaction::type_id::create(\"conflict_req\");\n",
    "    assert(req.randomize() with { op_type == BURST_WRITE; });\n",
    "    \n",
    "    start_item(req);\n",
    "    finish_item(req);\n",
    "  endtask\n",
    "  \n",
    "  virtual task execute_missing_signal_violation(advanced_transaction req);\n",
    "    `uvm_info(get_type_name(), \"Executing missing signal violation\", UVM_DEBUG)\n",
    "    \n",
    "    // Start transaction but don't complete handshake\n",
    "    start_item(req);\n",
    "    // Driver should handle this violation type\n",
    "    req.violation_flag = MISSING_HANDSHAKE;\n",
    "    finish_item(req);\n",
    "  endtask\n",
    "  \n",
    "  virtual task execute_timing_violation(advanced_transaction req);\n",
    "    `uvm_info(get_type_name(), \"Executing timing violation\", UVM_DEBUG)\n",
    "    \n",
    "    start_item(req);\n",
    "    req.violation_flag = SETUP_TIMING_ERROR;\n",
    "    finish_item(req);\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 15.4.2 Protocol Checker Integration\n",
    "\n",
    "```systemverilog\n",
    "class protocol_checker extends uvm_component;\n",
    "  `uvm_component_utils(protocol_checker)\n",
    "  \n",
    "  `uvm_analysis_imp_decl(_monitor)\n",
    "  uvm_analysis_imp_monitor #(advanced_transaction, protocol_checker) monitor_export;\n",
    "  \n",
    "  typedef enum {\n",
    "    IDLE,\n",
    "    COMMAND_PHASE,\n",
    "    DATA_PHASE,\n",
    "    RESPONSE_PHASE\n",
    "  } protocol_state_e;\n",
    "  \n",
    "  protocol_state_e current_state = IDLE;\n",
    "  protocol_state_e expected_next_state = IDLE;\n",
    "  \n",
    "  int violation_count = 0;\n",
    "  int total_transactions = 0;\n",
    "  \n",
    "  // Protocol violation tracking\n",
    "  typedef struct {\n",
    "    string violation_type;\n",
    "    time   timestamp;\n",
    "    string description;\n",
    "  } violation_record_t;\n",
    "  \n",
    "  violation_record_t violation_history[$];\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "    monitor_export = new(\"monitor_export\", this);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void write_monitor(advanced_transaction tr);\n",
    "    total_transactions++;\n",
    "    check_protocol_compliance(tr);\n",
    "    update_state_machine(tr);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void check_protocol_compliance(advanced_transaction tr);\n",
    "    case (current_state)\n",
    "      IDLE: begin\n",
    "        if (tr.op_type == IDLE) begin\n",
    "          // Valid: staying in idle\n",
    "        end\n",
    "        else begin\n",
    "          expected_next_state = COMMAND_PHASE;\n",
    "          if (!is_valid_command(tr)) begin\n",
    "            report_violation(\"INVALID_COMMAND\", \n",
    "                           $sformatf(\"Invalid command %s in IDLE state\", tr.op_type.name()));\n",
    "          end\n",
    "        end\n",
    "      end\n",
    "      \n",
    "      COMMAND_PHASE: begin\n",
    "        if (tr.op_type inside {SINGLE_READ, SINGLE_WRITE}) begin\n",
    "          expected_next_state = DATA_PHASE;\n",
    "        end\n",
    "        else if (tr.op_type inside {BURST_READ, BURST_WRITE}) begin\n",
    "          expected_next_state = DATA_PHASE;\n",
    "        end\n",
    "        else begin\n",
    "          report_violation(\"UNEXPECTED_COMMAND\",\n",
    "                         $sformatf(\"Unexpected command %s in COMMAND_PHASE\", tr.op_type.name()));\n",
    "        end\n",
    "      end\n",
    "      \n",
    "      DATA_PHASE: begin\n",
    "        if (!is_data_phase_valid(tr)) begin\n",
    "          report_violation(\"DATA_PHASE_ERROR\",\n",
    "                         \"Invalid data phase behavior\");\n",
    "        end\n",
    "        expected_next_state = RESPONSE_PHASE;\n",
    "      end\n",
    "      \n",
    "      RESPONSE_PHASE: begin\n",
    "        if (!is_response_valid(tr)) begin\n",
    "          report_violation(\"RESPONSE_ERROR\",\n",
    "                         \"Invalid response phase\");\n",
    "        end\n",
    "        expected_next_state = IDLE;\n",
    "      end\n",
    "    endcase\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void report_violation(string vtype, string description);\n",
    "    violation_record_t record;\n",
    "    record.violation_type = vtype;\n",
    "    record.timestamp = $time;\n",
    "    record.description = description;\n",
    "    \n",
    "    violation_history.push_back(record);\n",
    "    violation_count++;\n",
    "    \n",
    "    `uvm_error(\"PROTOCOL_VIOLATION\", \n",
    "               $sformatf(\"[%s] %s at time %0t\", vtype, description, $time))\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void update_state_machine(advanced_transaction tr);\n",
    "    current_state = expected_next_state;\n",
    "  endfunction\n",
    "  \n",
    "  virtual function bit is_valid_command(advanced_transaction tr);\n",
    "    return (tr.op_type inside {SINGLE_READ, SINGLE_WRITE, BURST_READ, BURST_WRITE});\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void report_phase(uvm_phase phase);\n",
    "    `uvm_info(get_type_name(), \n",
    "              $sformatf(\"Protocol Checker Summary:\\n\" +\n",
    "                       \"  Total Transactions: %0d\\n\" +\n",
    "                       \"  Violations Found: %0d\\n\" +\n",
    "                       \"  Compliance Rate: %0.2f%%\",\n",
    "                       total_transactions, violation_count,\n",
    "                       100.0 * (total_transactions - violation_count) / total_transactions),\n",
    "              UVM_LOW)\n",
    "    \n",
    "    if (violation_count > 0) begin\n",
    "      `uvm_info(get_type_name(), \"Violation History:\", UVM_LOW)\n",
    "      foreach(violation_history[i]) begin\n",
    "        `uvm_info(get_type_name(),\n",
    "                  $sformatf(\"  [%0d] %s: %s (Time: %0t)\",\n",
    "                           i, violation_history[i].violation_type,\n",
    "                           violation_history[i].description,\n",
    "                           violation_history[i].timestamp),\n",
    "                  UVM_LOW)\n",
    "      end\n",
    "    end\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 15.5 Corner Case Verification\n",
    "\n",
    "Corner case verification targets boundary conditions and edge cases that are often sources of bugs.\n",
    "\n",
    "### 15.5.1 Boundary Condition Testing\n",
    "\n",
    "```systemverilog\n",
    "class corner_case_generator extends uvm_component;\n",
    "  `uvm_component_utils(corner_case_generator)\n",
    "  \n",
    "  typedef struct {\n",
    "    string corner_case_name;\n",
    "    bit [31:0] min_value;\n",
    "    bit [31:0] max_value;\n",
    "    bit [31:0] boundary_values[];\n",
    "  } corner_case_spec_t;\n",
    "  \n",
    "  corner_case_spec_t address_corners;\n",
    "  corner_case_spec_t data_corners;\n",
    "  corner_case_spec_t size_corners;\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "    initialize_corner_cases();\n",
    "  endfunction\n",
    "  \n",
    "  function void initialize_corner_cases();\n",
    "    // Address boundary conditions\n",
    "    address_corners.corner_case_name = \"ADDRESS_BOUNDARIES\";\n",
    "    address_corners.min_value = 32'h0000_0000;\n",
    "    address_corners.max_value = 32'hFFFF_FFFF;\n",
    "    address_corners.boundary_values = {\n",
    "      32'h0000_0000, 32'h0000_0001, 32'h0000_0003,  // Start boundaries\n",
    "      32'h0000_0FFF, 32'h0000_1000, 32'h0000_1001,  // Page boundaries\n",
    "      32'h7FFF_FFFD, 32'h7FFF_FFFE, 32'h7FFF_FFFF,  // Mid-range boundaries\n",
    "      32'h8000_0000, 32'h8000_0001, 32'h8000_0002,  // Sign bit boundaries\n",
    "      32'hFFFF_FFFD, 32'hFFFF_FFFE, 32'hFFFF_FFFF   // End boundaries\n",
    "    };\n",
    "    \n",
    "    // Data pattern corner cases\n",
    "    data_corners.corner_case_name = \"DATA_PATTERNS\";\n",
    "    data_corners.boundary_values = {\n",
    "      32'h0000_0000,  // All zeros\n",
    "      32'hFFFF_FFFF,  // All ones\n",
    "      32'hAAAA_AAAA,  // Alternating pattern 1\n",
    "      32'h5555_5555,  // Alternating pattern 2\n",
    "      32'hF0F0_F0F0,  // Nibble alternating\n",
    "      32'h0F0F_0F0F,  // Nibble alternating inverse\n",
    "      32'hFF00_FF00,  // Byte alternating\n",
    "      32'h00FF_00FF,  // Byte alternating inverse\n",
    "      32'h8000_0000,  // Sign bit only\n",
    "      32'h0000_0001   // LSB only\n",
    "    };\n",
    "  endfunction\n",
    "  \n",
    "  function void generate_corner_case_sequence(ref corner_case_sequence seq);\n",
    "    seq = corner_case_sequence::type_id::create(\"corner_seq\");\n",
    "    seq.address_corners = this.address_corners;\n",
    "    seq.data_corners = this.data_corners;\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "class corner_case_sequence extends uvm_sequence #(advanced_transaction);\n",
    "  `uvm_object_utils(corner_case_sequence)\n",
    "  \n",
    "  corner_case_generator::corner_case_spec_t address_corners;\n",
    "  corner_case_generator::corner_case_spec_t data_corners;\n",
    "  \n",
    "  function new(string name = \"corner_case_sequence\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "  \n",
    "  virtual task body();\n",
    "    test_address_boundaries();\n",
    "    test_data_patterns();\n",
    "    test_size_boundaries();\n",
    "    test_timing_boundaries();\n",
    "    test_concurrent_boundaries();\n",
    "  endtask\n",
    "  \n",
    "  virtual task test_address_boundaries();\n",
    "    advanced_transaction req;\n",
    "    \n",
    "    `uvm_info(get_type_name(), \"Testing address boundary conditions\", UVM_MEDIUM)\n",
    "    \n",
    "    foreach(address_corners.boundary_values[i]) begin\n",
    "      req = advanced_transaction::type_id::create(\"addr_boundary_req\");\n",
    "      \n",
    "      // Test each boundary address with different operations\n",
    "      foreach(operation_t op; op) begin\n",
    "        if (op != IDLE) begin\n",
    "          assert(req.randomize() with {\n",
    "            addr == address_corners.boundary_values[i];\n",
    "            op_type == op;\n",
    "          });\n",
    "          \n",
    "          start_item(req);\n",
    "          finish_item(req);\n",
    "          \n",
    "          `uvm_info(get_type_name(), \n",
    "                    $sformatf(\"Tested %s at boundary address 0x%08h\", \n",
    "                             op.name(), address_corners.boundary_values[i]), \n",
    "                    UVM_DEBUG)\n",
    "        end\n",
    "      end\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  virtual task test_data_patterns();\n",
    "    advanced_transaction req;\n",
    "    \n",
    "    `uvm_info(get_type_name(), \"Testing data pattern boundaries\", UVM_MEDIUM)\n",
    "    \n",
    "    foreach(data_corners.boundary_values[i]) begin\n",
    "      req = advanced_transaction::type_id::create(\"data_pattern_req\");\n",
    "      \n",
    "      assert(req.randomize() with {\n",
    "        data == data_corners.boundary_values[i];\n",
    "        op_type inside {SINGLE_WRITE, BURST_WRITE};\n",
    "      });\n",
    "      \n",
    "      start_item(req);\n",
    "      finish_item(req);\n",
    "      \n",
    "      // Follow up with read to verify data integrity\n",
    "      req = advanced_transaction::type_id::create(\"data_verify_req\");\n",
    "      assert(req.randomize() with {\n",
    "        addr == req.addr; // Same address\n",
    "        op_type inside {SINGLE_READ, BURST_READ};\n",
    "      });\n",
    "      \n",
    "      start_item(req);\n",
    "      finish_item(req);\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  virtual task test_size_boundaries();\n",
    "    advanced_transaction req;\n",
    "    bit [3:0] boundary_sizes[] = {4'b0001, 4'b0011, 4'b1111}; // 1, 2, 4 bytes\n",
    "    \n",
    "    `uvm_info(get_type_name(), \"Testing size boundary conditions\", UVM_MEDIUM)\n",
    "    \n",
    "    foreach(boundary_sizes[i]) begin\n",
    "      req = advanced_transaction::type_id::create(\"size_boundary_req\");\n",
    "      \n",
    "      assert(req.randomize() with {\n",
    "        byte_enable == boundary_sizes[i];\n",
    "        op_type inside {SINGLE_READ, SINGLE_WRITE};\n",
    "      });\n",
    "      \n",
    "      start_item(req);\n",
    "      finish_item(req);\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  virtual task test_timing_boundaries();\n",
    "    advanced_transaction req;\n",
    "    int timing_boundaries[] = {0, 1, 15, 16, 255, 256}; // Various delay values\n",
    "    \n",
    "    `uvm_info(get_type_name(), \"Testing timing boundary conditions\", UVM_MEDIUM)\n",
    "    \n",
    "    foreach(timing_boundaries[i]) begin\n",
    "      req = advanced_transaction::type_id::create(\"timing_boundary_req\");\n",
    "      \n",
    "      assert(req.randomize() with {\n",
    "        delay == timing_boundaries[i];\n",
    "      });\n",
    "      \n",
    "      start_item(req);\n",
    "      finish_item(req);\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  virtual task test_concurrent_boundaries();\n",
    "    `uvm_info(get_type_name(), \"Testing concurrent operation boundaries\", UVM_MEDIUM)\n",
    "    \n",
    "    // Test maximum concurrent operations\n",
    "    fork\n",
    "      begin\n",
    "        repeat(10) begin\n",
    "          advanced_transaction req = advanced_transaction::type_id::create(\"concurrent_req1\");\n",
    "          assert(req.randomize());\n",
    "          start_item(req);\n",
    "          finish_item(req);\n",
    "        end\n",
    "      end\n",
    "      begin\n",
    "        repeat(10) begin\n",
    "          advanced_transaction req = advanced_transaction::type_id::create(\"concurrent_req2\");\n",
    "          assert(req.randomize());\n",
    "          start_item(req);\n",
    "          finish_item(req);\n",
    "        end\n",
    "      end\n",
    "    join\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 15.5.2 Resource Exhaustion Testing\n",
    "\n",
    "```systemverilog\n",
    "class resource_exhaustion_test extends uvm_sequence #(advanced_transaction);\n",
    "  `uvm_object_utils(resource_exhaustion_test)\n",
    "  \n",
    "  typedef struct {\n",
    "    string resource_name;\n",
    "    int max_capacity;\n",
    "    int current_usage;\n",
    "    bit exhaustion_reached;\n",
    "  } resource_tracker_t;\n",
    "  \n",
    "  resource_tracker_t buffer_tracker;\n",
    "  resource_tracker_t queue_tracker;\n",
    "  resource_tracker_t credit_tracker;\n",
    "  \n",
    "  function new(string name = \"resource_exhaustion_test\");\n",
    "    super.new(name);\n",
    "    initialize_resource_trackers();\n",
    "  endfunction\n",
    "  \n",
    "  function void initialize_resource_trackers();\n",
    "    buffer_tracker = '{\n",
    "      resource_name: \"BUFFER\",\n",
    "      max_capacity: 16,\n",
    "      current_usage: 0,\n",
    "      exhaustion_reached: 0\n",
    "    };\n",
    "    \n",
    "    queue_tracker = '{\n",
    "      resource_name: \"COMMAND_QUEUE\",\n",
    "      max_capacity: 8,\n",
    "      current_usage: 0,\n",
    "      exhaustion_reached: 0\n",
    "    };\n",
    "    \n",
    "    credit_tracker = '{\n",
    "      resource_name: \"FLOW_CONTROL_CREDITS\",\n",
    "      max_capacity: 32,\n",
    "      current_usage: 0,\n",
    "      exhaustion_reached: 0\n",
    "    };\n",
    "  endfunction\n",
    "  \n",
    "  virtual task body();\n",
    "    test_buffer_exhaustion();\n",
    "    test_queue_exhaustion();\n",
    "    test_credit_exhaustion();\n",
    "    test_combined_resource_pressure();\n",
    "  endtask\n",
    "  \n",
    "  virtual task test_buffer_exhaustion();\n",
    "    advanced_transaction req;\n",
    "    \n",
    "    `uvm_info(get_type_name(), \"Testing buffer exhaustion scenarios\", UVM_MEDIUM)\n",
    "    \n",
    "    // Fill buffers to capacity\n",
    "    while (!buffer_tracker.exhaustion_reached) begin\n",
    "      req = advanced_transaction::type_id::create(\"buffer_fill_req\");\n",
    "      \n",
    "      assert(req.randomize() with {\n",
    "        op_type == BURST_WRITE;\n",
    "        delay == 0; // No delay to stress buffers\n",
    "      });\n",
    "      \n",
    "      start_item(req);\n",
    "      finish_item(req);\n",
    "      \n",
    "      buffer_tracker.current_usage++;\n",
    "      if (buffer_tracker.current_usage >= buffer_tracker.max_capacity) begin\n",
    "        buffer_tracker.exhaustion_reached = 1;\n",
    "        `uvm_info(get_type_name(), \"Buffer exhaustion reached\", UVM_MEDIUM)\n",
    "      end\n",
    "    end\n",
    "    \n",
    "    // Test behavior at exhaustion\n",
    "    test_exhaustion_behavior(\"BUFFER\");\n",
    "    \n",
    "    // Drain buffers\n",
    "    drain_buffers();\n",
    "  endtask\n",
    "  \n",
    "  virtual task test_queue_exhaustion();\n",
    "    advanced_transaction req;\n",
    "    \n",
    "    `uvm_info(get_type_name(), \"Testing command queue exhaustion\", UVM_MEDIUM)\n",
    "    \n",
    "    // Send commands faster than they can be processed\n",
    "    fork\n",
    "      begin\n",
    "        // Producer: send commands rapidly\n",
    "        repeat(queue_tracker.max_capacity + 5) begin\n",
    "          req = advanced_transaction::type_id::create(\"queue_stress_req\");\n",
    "          assert(req.randomize());\n",
    "          start_item(req);\n",
    "          finish_item(req);\n",
    "          queue_tracker.current_usage++;\n",
    "        end\n",
    "      end\n",
    "      begin\n",
    "        // Monitor for queue full condition\n",
    "        wait(queue_tracker.current_usage >= queue_tracker.max_capacity);\n",
    "        queue_tracker.exhaustion_reached = 1;\n",
    "        `uvm_info(get_type_name(), \"Queue exhaustion reached\", UVM_MEDIUM)\n",
    "      end\n",
    "    join_any\n",
    "    \n",
    "    test_exhaustion_behavior(\"QUEUE\");\n",
    "  endtask\n",
    "  \n",
    "  virtual task test_credit_exhaustion();\n",
    "    `uvm_info(get_type_name(), \"Testing flow control credit exhaustion\", UVM_MEDIUM)\n",
    "    \n",
    "    // Consume all available credits without returning any\n",
    "    repeat(credit_tracker.max_capacity) begin\n",
    "      advanced_transaction req = advanced_transaction::type_id::create(\"credit_consume_req\");\n",
    "      assert(req.randomize() with {\n",
    "        op_type == BURST_READ; // Consumes credits\n",
    "      });\n",
    "      \n",
    "      start_item(req);\n",
    "      finish_item(req);\n",
    "      credit_tracker.current_usage++;\n",
    "    end\n",
    "    \n",
    "    credit_tracker.exhaustion_reached = 1;\n",
    "    test_exhaustion_behavior(\"CREDITS\");\n",
    "  endtask\n",
    "  \n",
    "  virtual task test_combined_resource_pressure();\n",
    "    `uvm_info(get_type_name(), \"Testing combined resource pressure\", UVM_MEDIUM)\n",
    "    \n",
    "    // Apply pressure to all resources simultaneously\n",
    "    fork\n",
    "      stress_buffers();\n",
    "      stress_queues();\n",
    "      stress_credits();\n",
    "    join\n",
    "    \n",
    "    // Verify system stability under combined pressure\n",
    "    verify_system_stability();\n",
    "  endtask\n",
    "  \n",
    "  virtual task test_exhaustion_behavior(string resource_type);\n",
    "    advanced_transaction req;\n",
    "    \n",
    "    `uvm_info(get_type_name(), \n",
    "              $sformatf(\"Testing behavior during %s exhaustion\", resource_type), \n",
    "              UVM_MEDIUM)\n",
    "    \n",
    "    // Attempt additional operations during exhaustion\n",
    "    repeat(5) begin\n",
    "      req = advanced_transaction::type_id::create(\"exhaustion_test_req\");\n",
    "      assert(req.randomize());\n",
    "      \n",
    "      start_item(req);\n",
    "      finish_item(req);\n",
    "      \n",
    "      // Verify proper error handling or backpressure\n",
    "      verify_exhaustion_response(resource_type);\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  virtual task drain_buffers();\n",
    "    advanced_transaction req;\n",
    "    \n",
    "    // Send read operations to drain write buffers\n",
    "    repeat(buffer_tracker.current_usage) begin\n",
    "      req = advanced_transaction::type_id::create(\"drain_req\");\n",
    "      assert(req.randomize() with {\n",
    "        op_type == SINGLE_READ;\n",
    "      });\n",
    "      \n",
    "      start_item(req);\n",
    "      finish_item(req);\n",
    "    end\n",
    "    \n",
    "    buffer_tracker.current_usage = 0;\n",
    "    buffer_tracker.exhaustion_reached = 0;\n",
    "  endtask\n",
    "  \n",
    "  virtual task verify_exhaustion_response(string resource_type);\n",
    "    // Implementation depends on DUT's expected behavior\n",
    "    // Could check for proper error responses, backpressure, etc.\n",
    "    `uvm_info(get_type_name(), \n",
    "              $sformatf(\"Verifying %s exhaustion response\", resource_type), \n",
    "              UVM_DEBUG)\n",
    "  endtask\n",
    "  \n",
    "  virtual task verify_system_stability();\n",
    "    // Verify that system doesn't hang or crash under resource pressure\n",
    "    advanced_transaction req;\n",
    "    \n",
    "    `uvm_info(get_type_name(), \"Verifying system stability\", UVM_MEDIUM)\n",
    "    \n",
    "    repeat(20) begin\n",
    "      req = advanced_transaction::type_id::create(\"stability_test_req\");\n",
    "      assert(req.randomize());\n",
    "      \n",
    "      start_item(req);\n",
    "      finish_item(req);\n",
    "    end\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 15.5.3 Race Condition Testing\n",
    "\n",
    "```systemverilog\n",
    "class race_condition_tester extends uvm_component;\n",
    "  `uvm_component_utils(race_condition_tester)\n",
    "  \n",
    "  virtual dut_interface vif;\n",
    "  \n",
    "  typedef struct {\n",
    "    string race_name;\n",
    "    time setup_time;\n",
    "    time hold_time;\n",
    "    bit race_detected;\n",
    "  } race_scenario_t;\n",
    "  \n",
    "  race_scenario_t race_scenarios[];\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "    initialize_race_scenarios();\n",
    "  endfunction\n",
    "  \n",
    "  function void initialize_race_scenarios();\n",
    "    race_scenarios = new[5];\n",
    "    \n",
    "    race_scenarios[0] = '{\n",
    "      race_name: \"SETUP_RACE\",\n",
    "      setup_time: 0.5ns,\n",
    "      hold_time: 1.0ns,\n",
    "      race_detected: 0\n",
    "    };\n",
    "    \n",
    "    race_scenarios[1] = '{\n",
    "      race_name: \"HOLD_RACE\", \n",
    "      setup_time: 2.0ns,\n",
    "      hold_time: 0.1ns,\n",
    "      race_detected: 0\n",
    "    };\n",
    "    \n",
    "    race_scenarios[2] = '{\n",
    "      race_name: \"CLOCK_DATA_RACE\",\n",
    "      setup_time: 0.0ns,\n",
    "      hold_time: 0.0ns,\n",
    "      race_detected: 0\n",
    "    };\n",
    "    \n",
    "    race_scenarios[3] = '{\n",
    "      race_name: \"RESET_CLOCK_RACE\",\n",
    "      setup_time: 0.5ns,\n",
    "      hold_time: 0.5ns,\n",
    "      race_detected: 0\n",
    "    };\n",
    "    \n",
    "    race_scenarios[4] = '{\n",
    "      race_name: \"HANDSHAKE_RACE\",\n",
    "      setup_time: 1.0ns,\n",
    "      hold_time: 1.0ns,\n",
    "      race_detected: 0\n",
    "    };\n",
    "  endfunction\n",
    "  \n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    phase.raise_objection(this);\n",
    "    \n",
    "    foreach(race_scenarios[i]) begin\n",
    "      test_race_scenario(race_scenarios[i]);\n",
    "    end\n",
    "    \n",
    "    report_race_results();\n",
    "    phase.drop_objection(this);\n",
    "  endtask\n",
    "  \n",
    "  virtual task test_race_scenario(ref race_scenario_t scenario);\n",
    "    `uvm_info(get_type_name(), \n",
    "              $sformatf(\"Testing race scenario: %s\", scenario.race_name), \n",
    "              UVM_MEDIUM)\n",
    "    \n",
    "    case (scenario.race_name)\n",
    "      \"SETUP_RACE\":     test_setup_race(scenario);\n",
    "      \"HOLD_RACE\":      test_hold_race(scenario);\n",
    "      \"CLOCK_DATA_RACE\": test_clock_data_race(scenario);\n",
    "      \"RESET_CLOCK_RACE\": test_reset_clock_race(scenario);\n",
    "      \"HANDSHAKE_RACE\": test_handshake_race(scenario);\n",
    "    endcase\n",
    "  endtask\n",
    "  \n",
    "  virtual task test_setup_race(ref race_scenario_t scenario);\n",
    "    repeat(100) begin\n",
    "      @(posedge vif.clk);\n",
    "      \n",
    "      fork\n",
    "        begin\n",
    "          // Data changes very close to clock edge\n",
    "          #(scenario.setup_time);\n",
    "          vif.data <= $random();\n",
    "          vif.valid <= 1'b1;\n",
    "        end\n",
    "        begin\n",
    "          // Monitor for setup violations\n",
    "          @(posedge vif.clk);\n",
    "          if ($time - scenario.setup_time < 1ns) begin\n",
    "            scenario.race_detected = 1;\n",
    "            `uvm_warning(\"RACE_DETECTED\", \n",
    "                        $sformatf(\"Setup race detected in %s\", scenario.race_name))\n",
    "          end\n",
    "        end\n",
    "      join\n",
    "      \n",
    "      @(posedge vif.clk);\n",
    "      vif.valid <= 1'b0;\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  virtual task test_hold_race(ref race_scenario_t scenario);\n",
    "    repeat(100) begin\n",
    "      @(posedge vif.clk);\n",
    "      vif.data <= $random();\n",
    "      vif.valid <= 1'b1;\n",
    "      \n",
    "      @(posedge vif.clk);\n",
    "      // Change data too soon after clock edge\n",
    "      #(scenario.hold_time);\n",
    "      vif.data <= $random();\n",
    "      \n",
    "      if (scenario.hold_time < 1ns) begin\n",
    "        scenario.race_detected = 1;\n",
    "        `uvm_warning(\"RACE_DETECTED\", \n",
    "                    $sformatf(\"Hold race detected in %s\", scenario.race_name))\n",
    "      end\n",
    "      \n",
    "      vif.valid <= 1'b0;\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  virtual task test_clock_data_race(ref race_scenario_t scenario);\n",
    "    // Test simultaneous clock and data transitions\n",
    "    repeat(50) begin\n",
    "      fork\n",
    "        begin\n",
    "          // Clock transition\n",
    "          force vif.clk = 1'b0;\n",
    "          #5ns;\n",
    "          force vif.clk = 1'b1;\n",
    "          #5ns;\n",
    "          release vif.clk;\n",
    "        end\n",
    "        begin\n",
    "          // Simultaneous data transition\n",
    "          #5ns;\n",
    "          vif.data <= $random();\n",
    "          scenario.race_detected = 1;\n",
    "        end\n",
    "      join\n",
    "      \n",
    "      #20ns; // Allow settling\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  virtual task test_reset_clock_race(ref race_scenario_t scenario);\n",
    "    repeat(20) begin\n",
    "      fork\n",
    "        begin\n",
    "          // Reset assertion\n",
    "          vif.reset_n <= 1'b0;\n",
    "          #(10ns + scenario.setup_time);\n",
    "          vif.reset_n <= 1'b1;\n",
    "        end\n",
    "        begin\n",
    "          // Clock during reset transition\n",
    "          #10ns;\n",
    "          @(posedge vif.clk);\n",
    "          if (!vif.reset_n) begin\n",
    "            scenario.race_detected = 1;\n",
    "            `uvm_warning(\"RACE_DETECTED\", \n",
    "                        \"Reset/Clock race condition detected\")\n",
    "          end\n",
    "        end\n",
    "      join\n",
    "      \n",
    "      #50ns; // Recovery time\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  virtual task test_handshake_race(ref race_scenario_t scenario);\n",
    "    repeat(100) begin\n",
    "      fork\n",
    "        begin\n",
    "          // Valid assertion\n",
    "          @(posedge vif.clk);\n",
    "          vif.valid <= 1'b1;\n",
    "          vif.data <= $random();\n",
    "        end\n",
    "        begin\n",
    "          // Ready assertion at nearly same time\n",
    "          #(scenario.setup_time);\n",
    "          @(posedge vif.clk);\n",
    "          vif.ready <= 1'b1;\n",
    "          \n",
    "          if (scenario.setup_time < 2ns) begin\n",
    "            scenario.race_detected = 1;\n",
    "            `uvm_warning(\"RACE_DETECTED\", \n",
    "                        \"Handshake race condition detected\")\n",
    "          end\n",
    "        end\n",
    "      join\n",
    "      \n",
    "      @(posedge vif.clk);\n",
    "      vif.valid <= 1'b0;\n",
    "      vif.ready <= 1'b0;\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  virtual function void report_race_results();\n",
    "    int total_races = 0;\n",
    "    int detected_races = 0;\n",
    "    \n",
    "    `uvm_info(get_type_name(), \"Race Condition Test Results:\", UVM_LOW)\n",
    "    \n",
    "    foreach(race_scenarios[i]) begin\n",
    "      total_races++;\n",
    "      if (race_scenarios[i].race_detected) begin\n",
    "        detected_races++;\n",
    "      end\n",
    "      \n",
    "      `uvm_info(get_type_name(), \n",
    "                $sformatf(\"  %s: %s\", \n",
    "                         race_scenarios[i].race_name,\n",
    "                         race_scenarios[i].race_detected ? \"DETECTED\" : \"NOT DETECTED\"),\n",
    "                UVM_LOW)\n",
    "    end\n",
    "    \n",
    "    `uvm_info(get_type_name(), \n",
    "              $sformatf(\"Summary: %0d/%0d race conditions detected\", \n",
    "                       detected_races, total_races),\n",
    "              UVM_LOW)\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## 15.6 Advanced Scenario Integration\n",
    "\n",
    "Combining all advanced verification techniques into comprehensive test scenarios.\n",
    "\n",
    "### 15.6.1 Comprehensive Verification Suite\n",
    "\n",
    "```systemverilog\n",
    "class comprehensive_verification_test extends base_test;\n",
    "  `uvm_component_utils(comprehensive_verification_test)\n",
    "  \n",
    "  // Verification components\n",
    "  error_injection_agent        error_agent;\n",
    "  environmental_error_injector env_injector;\n",
    "  protocol_checker            prot_checker;\n",
    "  race_condition_tester       race_tester;\n",
    "  coverage_driven_generator   cov_generator;\n",
    "  \n",
    "  // Test phases\n",
    "  typedef enum {\n",
    "    BASIC_FUNCTIONAL_PHASE,\n",
    "    CONSTRAINED_RANDOM_PHASE,\n",
    "    ERROR_INJECTION_PHASE,\n",
    "    PROTOCOL_VIOLATION_PHASE,\n",
    "    CORNER_CASE_PHASE,\n",
    "    STRESS_TEST_PHASE,\n",
    "    RACE_CONDITION_PHASE,\n",
    "    COVERAGE_CLOSURE_PHASE\n",
    "  } test_phase_e;\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    // Build additional verification components\n",
    "    error_agent   = error_injection_agent::type_id::create(\"error_agent\", this);\n",
    "    env_injector  = environmental_error_injector::type_id::create(\"env_injector\", this);\n",
    "    prot_checker  = protocol_checker::type_id::create(\"prot_checker\", this);\n",
    "    race_tester   = race_condition_tester::type_id::create(\"race_tester\", this);\n",
    "    cov_generator = coverage_driven_generator::type_id::create(\"cov_generator\", this);\n",
    "  endfunction\n",
    "  \n",
    "  function void connect_phase(uvm_phase phase);\n",
    "    super.connect_phase(phase);\n",
    "    \n",
    "    // Connect protocol checker to monitor\n",
    "    env.agent.monitor.analysis_port.connect(prot_checker.monitor_export);\n",
    "    \n",
    "    // Connect coverage generator\n",
    "    env.agent.monitor.analysis_port.connect(cov_generator.analysis_export);\n",
    "  endfunction\n",
    "  \n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    phase.raise_objection(this);\n",
    "    \n",
    "    // Execute comprehensive verification flow\n",
    "    execute_verification_phase(BASIC_FUNCTIONAL_PHASE);\n",
    "    execute_verification_phase(CONSTRAINED_RANDOM_PHASE);\n",
    "    execute_verification_phase(ERROR_INJECTION_PHASE);\n",
    "    execute_verification_phase(PROTOCOL_VIOLATION_PHASE);\n",
    "    execute_verification_phase(CORNER_CASE_PHASE);\n",
    "    execute_verification_phase(STRESS_TEST_PHASE);\n",
    "    execute_verification_phase(RACE_CONDITION_PHASE);\n",
    "    execute_verification_phase(COVERAGE_CLOSURE_PHASE);\n",
    "    \n",
    "    phase.drop_objection(this);\n",
    "  endtask\n",
    "  \n",
    "  virtual task execute_verification_phase(test_phase_e phase_type);\n",
    "    case (phase_type)\n",
    "      BASIC_FUNCTIONAL_PHASE: begin\n",
    "        `uvm_info(get_type_name(), \"=== BASIC FUNCTIONAL PHASE ===\", UVM_LOW)\n",
    "        run_basic_functional_tests();\n",
    "      end\n",
    "      \n",
    "      CONSTRAINED_RANDOM_PHASE: begin\n",
    "        `uvm_info(get_type_name(), \"=== CONSTRAINED RANDOM PHASE ===\", UVM_LOW)\n",
    "        run_constrained_random_tests();\n",
    "      end\n",
    "      \n",
    "      ERROR_INJECTION_PHASE: begin\n",
    "        `uvm_info(get_type_name(), \"=== ERROR INJECTION PHASE ===\", UVM_LOW)\n",
    "        run_error_injection_tests();\n",
    "      end\n",
    "      \n",
    "      PROTOCOL_VIOLATION_PHASE: begin\n",
    "        `uvm_info(get_type_name(), \"=== PROTOCOL VIOLATION PHASE ===\", UVM_LOW)\n",
    "        run_protocol_violation_tests();\n",
    "      end\n",
    "      \n",
    "      CORNER_CASE_PHASE: begin\n",
    "        `uvm_info(get_type_name(), \"=== CORNER CASE PHASE ===\", UVM_LOW)\n",
    "        run_corner_case_tests();\n",
    "      end\n",
    "      \n",
    "      STRESS_TEST_PHASE: begin\n",
    "        `uvm_info(get_type_name(), \"=== STRESS TEST PHASE ===\", UVM_LOW)\n",
    "        run_stress_tests();\n",
    "      end\n",
    "      \n",
    "      RACE_CONDITION_PHASE: begin\n",
    "        `uvm_info(get_type_name(), \"=== RACE CONDITION PHASE ===\", UVM_LOW)\n",
    "        // Race testing runs automatically in background\n",
    "        #100us; // Allow race testing to complete\n",
    "      end\n",
    "      \n",
    "      COVERAGE_CLOSURE_PHASE: begin\n",
    "        `uvm_info(get_type_name(), \"=== COVERAGE CLOSURE PHASE ===\", UVM_LOW)\n",
    "        run_coverage_closure_tests();\n",
    "      end\n",
    "    endcase\n",
    "  endtask\n",
    "  \n",
    "  virtual task run_basic_functional_tests();\n",
    "    directed_sequence_library dir_lib = directed_sequence_library::type_id::create(\"dir_lib\");\n",
    "    dir_lib.selection_mode = UVM_SEQ_LIB_RANDC;\n",
    "    dir_lib.start(env.agent.sequencer);\n",
    "  endtask\n",
    "  \n",
    "  virtual task run_constrained_random_tests();\n",
    "    adaptive_sequence adapt_seq = adaptive_sequence::type_id::create(\"adapt_seq\");\n",
    "    repeat(5) begin\n",
    "      adapt_seq.start(env.agent.sequencer);\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  virtual task run_error_injection_tests();\n",
    "    // Enable environmental error injection\n",
    "    env_injector.power_noise_enable = 1;\n",
    "    env_injector.temperature_stress_enable = 1;\n",
    "    \n",
    "    // Run error injection sequences\n",
    "    error_injection_sequence err_seq = error_injection_sequence::type_id::create(\"err_seq\");\n",
    "    err_seq.start(env.agent.sequencer);\n",
    "  endtask\n",
    "  \n",
    "  virtual task run_protocol_violation_tests();\n",
    "    protocol_violation_sequence prot_viol_seq = protocol_violation_sequence::type_id::create(\"prot_viol_seq\");\n",
    "    prot_viol_seq.start(env.agent.sequencer);\n",
    "  endtask\n",
    "  \n",
    "  virtual task run_corner_case_tests();\n",
    "    corner_case_sequence corner_seq;\n",
    "    corner_case_generator corner_gen = corner_case_generator::type_id::create(\"corner_gen\", this);\n",
    "    \n",
    "    corner_gen.generate_corner_case_sequence(corner_seq);\n",
    "    corner_seq.start(env.agent.sequencer);\n",
    "    \n",
    "    // Resource exhaustion testing\n",
    "    resource_exhaustion_test resource_test = resource_exhaustion_test::type_id::create(\"resource_test\");\n",
    "    resource_test.start(env.agent.sequencer);\n",
    "  endtask\n",
    "  \n",
    "  virtual task run_stress_tests();\n",
    "    stress_sequence stress_seq = stress_sequence::type_id::create(\"stress_seq\");\n",
    "    stress_seq.duration = 50000; // Extended stress duration\n",
    "    stress_seq.intensity = 10;   // Maximum intensity\n",
    "    stress_seq.start(env.agent.sequencer);\n",
    "  endtask\n",
    "  \n",
    "  virtual task run_coverage_closure_tests();\n",
    "    while (!cov_generator.is_coverage_complete()) begin\n",
    "      string uncovered_scenarios[];\n",
    "      cov_generator.get_uncovered_scenarios(uncovered_scenarios);\n",
    "      \n",
    "      if (uncovered_scenarios.size() == 0) break;\n",
    "      \n",
    "      foreach(uncovered_scenarios[i]) begin\n",
    "        targeted_sequence tgt_seq = create_targeted_sequence(uncovered_scenarios[i]);\n",
    "        if (tgt_seq != null) begin\n",
    "          tgt_seq.start(env.agent.sequencer);\n",
    "        end\n",
    "      end\n",
    "      \n",
    "      #1us; // Small delay before checking again\n",
    "    end\n",
    "    \n",
    "    `uvm_info(get_type_name(), \n",
    "              $sformatf(\"Final coverage: %0.2f%%\", cov_generator.transaction_cg.get_coverage()),\n",
    "              UVM_LOW)\n",
    "  endtask\n",
    "  \n",
    "  virtual function targeted_sequence create_targeted_sequence(string scenario);\n",
    "    // Factory method to create sequences targeting specific coverage holes\n",
    "    targeted_sequence seq = targeted_sequence::type_id::create(\"targeted_seq\");\n",
    "    seq.target_scenario = scenario;\n",
    "    return seq;\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void report_phase(uvm_phase phase);\n",
    "    super.report_phase(phase);\n",
    "    \n",
    "    `uvm_info(get_type_name(), \"=== COMPREHENSIVE VERIFICATION SUMMARY ===\", UVM_LOW)\n",
    "    \n",
    "    // Report from all verification components\n",
    "    prot_checker.report_phase(phase);\n",
    "    race_tester.report_race_results();\n",
    "    \n",
    "    // Final coverage report\n",
    "    `uvm_info(get_type_name(), \n",
    "              $sformatf(\"Final functional coverage: %0.2f%%\", \n",
    "                       cov_generator.transaction_cg.get_coverage()),\n",
    "              UVM_LOW)\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "## Summary\n",
    "\n",
    "This chapter covered advanced verification scenarios that combine multiple UVM techniques to create comprehensive test environments:\n",
    "\n",
    "**Key Concepts Covered:**\n",
    "\n",
    "1. **Constrained Random Testing**: Advanced constraint techniques, dynamic constraint modification, and coverage-driven randomization\n",
    "2. **Directed Testing Integration**: Hybrid test architectures combining directed and random testing approaches\n",
    "3. **Error Injection Techniques**: Protocol error injection, environmental error simulation, and systematic fault insertion\n",
    "4. **Protocol Violation Testing**: State machine violation testing, protocol checker integration, and systematic protocol compliance verification\n",
    "5. **Corner Case Verification**: Boundary condition testing, resource exhaustion scenarios, and race condition detection\n",
    "6. **Integration**: Comprehensive verification suites that combine all techniques for thorough DUT verification\n",
    "\n",
    "**Best Practices:**\n",
    "\n",
    "- Use constrained randomization to generate meaningful test scenarios while maintaining control\n",
    "- Combine directed and random testing for comprehensive coverage\n",
    "- Systematically inject errors to verify error handling and recovery\n",
    "- Test protocol violations to ensure robust error detection\n",
    "- Focus on boundary conditions and resource limits\n",
    "- Integrate multiple verification techniques for comprehensive coverage\n",
    "\n",
    "These advanced scenarios help uncover complex bugs that might be missed by basic functional testing, ensuring thorough verification of your design under all possible conditions."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a3465846",
   "metadata": {},
   "source": [
    "# Complete UVM Learning Tutorial Guide\n",
    "\n",
    "## Chapter 16: UVM Register Model (RAL)\n",
    "\n",
    "### Table of Contents\n",
    "1. [Introduction to Register Abstraction Layer](#introduction)\n",
    "2. [Register Abstraction Layer Concepts](#concepts)\n",
    "3. [Register Model Generation](#generation)\n",
    "4. [Front-door vs Back-door Access](#access-methods)\n",
    "5. [Built-in Register Sequences](#sequences)\n",
    "6. [Memory Modeling](#memory-modeling)\n",
    "7. [Practical Examples](#examples)\n",
    "8. [Best Practices](#best-practices)\n",
    "9. [Common Pitfalls](#pitfalls)\n",
    "\n",
    "---\n",
    "\n",
    "## 1. Introduction to Register Abstraction Layer {#introduction}\n",
    "\n",
    "The UVM Register Abstraction Layer (RAL) provides a high-level, object-oriented approach to modeling and accessing registers in a design under test (DUT). Instead of dealing with low-level register addresses and bit manipulations, RAL allows verification engineers to work with register objects that encapsulate register behavior, access policies, and constraints.\n",
    "\n",
    "### Why Use RAL?\n",
    "\n",
    "- **Abstraction**: Hide low-level register implementation details\n",
    "- **Reusability**: Register models can be reused across different testbenches\n",
    "- **Automation**: Built-in sequences for common register operations\n",
    "- **Coverage**: Automatic register coverage collection\n",
    "- **Prediction**: Built-in prediction and checking capabilities\n",
    "- **Maintenance**: Easier updates when register specifications change\n",
    "\n",
    "---\n",
    "\n",
    "## 2. Register Abstraction Layer Concepts {#concepts}\n",
    "\n",
    "### 2.1 Core RAL Components\n",
    "\n",
    "#### Register Block (`uvm_reg_block`)\n",
    "The top-level container that represents a collection of registers and sub-blocks.\n",
    "\n",
    "```systemverilog\n",
    "class chip_reg_block extends uvm_reg_block;\n",
    "  `uvm_object_utils(chip_reg_block)\n",
    "  \n",
    "  // Register declarations\n",
    "  control_reg    ctrl_reg;\n",
    "  status_reg     stat_reg;\n",
    "  data_reg       data_reg;\n",
    "  \n",
    "  function new(string name = \"chip_reg_block\");\n",
    "    super.new(name, UVM_NO_COVERAGE);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void build();\n",
    "    // Create register instances\n",
    "    ctrl_reg = control_reg::type_id::create(\"ctrl_reg\");\n",
    "    ctrl_reg.configure(this);\n",
    "    ctrl_reg.build();\n",
    "    \n",
    "    stat_reg = status_reg::type_id::create(\"stat_reg\");\n",
    "    stat_reg.configure(this);\n",
    "    stat_reg.build();\n",
    "    \n",
    "    data_reg = data_reg::type_id::create(\"data_reg\");\n",
    "    data_reg.configure(this);\n",
    "    data_reg.build();\n",
    "    \n",
    "    // Create address map\n",
    "    default_map = create_map(\"default_map\", 'h0, 4, UVM_LITTLE_ENDIAN);\n",
    "    default_map.add_reg(ctrl_reg, 'h00);\n",
    "    default_map.add_reg(stat_reg, 'h04);\n",
    "    default_map.add_reg(data_reg, 'h08);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Register (`uvm_reg`)\n",
    "Represents an individual register with its fields and access policies.\n",
    "\n",
    "```systemverilog\n",
    "class control_reg extends uvm_reg;\n",
    "  `uvm_object_utils(control_reg)\n",
    "  \n",
    "  // Register fields\n",
    "  rand uvm_reg_field enable;\n",
    "  rand uvm_reg_field mode;\n",
    "  rand uvm_reg_field interrupt_en;\n",
    "  rand uvm_reg_field reserved;\n",
    "  \n",
    "  function new(string name = \"control_reg\");\n",
    "    super.new(name, 32, UVM_NO_COVERAGE);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void build();\n",
    "    // Enable field [0]\n",
    "    enable = uvm_reg_field::type_id::create(\"enable\");\n",
    "    enable.configure(this, 1, 0, \"RW\", 0, 1'b0, 1, 1, 0);\n",
    "    \n",
    "    // Mode field [2:1]\n",
    "    mode = uvm_reg_field::type_id::create(\"mode\");\n",
    "    mode.configure(this, 2, 1, \"RW\", 0, 2'b00, 1, 1, 0);\n",
    "    \n",
    "    // Interrupt enable [3]\n",
    "    interrupt_en = uvm_reg_field::type_id::create(\"interrupt_en\");\n",
    "    interrupt_en.configure(this, 1, 3, \"RW\", 0, 1'b0, 1, 1, 0);\n",
    "    \n",
    "    // Reserved field [31:4]\n",
    "    reserved = uvm_reg_field::type_id::create(\"reserved\");\n",
    "    reserved.configure(this, 28, 4, \"RO\", 0, 28'h0, 1, 0, 0);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Register Field (`uvm_reg_field`)\n",
    "Represents individual fields within a register with specific access policies.\n",
    "\n",
    "### 2.2 Access Policies\n",
    "\n",
    "RAL supports various access policies for register fields:\n",
    "\n",
    "- **RW**: Read/Write\n",
    "- **RO**: Read Only\n",
    "- **WO**: Write Only\n",
    "- **RC**: Read to Clear\n",
    "- **RS**: Read to Set\n",
    "- **WRC**: Write 1 to Clear\n",
    "- **WRS**: Write 1 to Set\n",
    "- **W1C**: Write 1 to Clear\n",
    "- **W1S**: Write 1 to Set\n",
    "- **WSRC**: Write to Set, Read to Clear\n",
    "- **WCRS**: Write to Clear, Read to Set\n",
    "\n",
    "### 2.3 Register Map\n",
    "The address map defines the layout of registers in the address space.\n",
    "\n",
    "```systemverilog\n",
    "virtual function void build();\n",
    "  // ... register creation ...\n",
    "  \n",
    "  // Create and configure address map\n",
    "  default_map = create_map(\"default_map\", \n",
    "                          'h0,              // base address\n",
    "                          4,                // byte width\n",
    "                          UVM_LITTLE_ENDIAN); // endianness\n",
    "  \n",
    "  // Add registers to map\n",
    "  default_map.add_reg(ctrl_reg, 'h1000);\n",
    "  default_map.add_reg(stat_reg, 'h1004);\n",
    "  default_map.add_reg(data_reg, 'h1008);\n",
    "  \n",
    "  // Add sub-blocks\n",
    "  default_map.add_submap(dma_block.default_map, 'h2000);\n",
    "endfunction\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## 3. Register Model Generation {#generation}\n",
    "\n",
    "### 3.1 Manual Register Model Creation\n",
    "\n",
    "Manual creation involves writing SystemVerilog classes for each register component:\n",
    "\n",
    "```systemverilog\n",
    "// Step 1: Define register fields and registers\n",
    "class my_reg extends uvm_reg;\n",
    "  uvm_reg_field field1;\n",
    "  uvm_reg_field field2;\n",
    "  \n",
    "  function new(string name = \"my_reg\");\n",
    "    super.new(name, 32, UVM_NO_COVERAGE);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void build();\n",
    "    field1 = uvm_reg_field::type_id::create(\"field1\");\n",
    "    field1.configure(this, 8, 0, \"RW\", 0, 8'h00, 1, 1, 0);\n",
    "    \n",
    "    field2 = uvm_reg_field::type_id::create(\"field2\");\n",
    "    field2.configure(this, 8, 8, \"RO\", 0, 8'h00, 1, 0, 0);\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "// Step 2: Create register block\n",
    "class my_reg_block extends uvm_reg_block;\n",
    "  my_reg reg1;\n",
    "  \n",
    "  function new(string name = \"my_reg_block\");\n",
    "    super.new(name, UVM_NO_COVERAGE);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void build();\n",
    "    reg1 = my_reg::type_id::create(\"reg1\");\n",
    "    reg1.configure(this);\n",
    "    reg1.build();\n",
    "    \n",
    "    default_map = create_map(\"default_map\", 'h0, 4, UVM_LITTLE_ENDIAN);\n",
    "    default_map.add_reg(reg1, 'h100);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 3.2 Automated Generation with ralgen\n",
    "\n",
    "The `ralgen` tool can generate register models from specification files:\n",
    "\n",
    "#### Input Specification (JSON/RALF format)\n",
    "```json\n",
    "{\n",
    "  \"register_block\": \"uart_regs\",\n",
    "  \"base_address\": \"0x0000\",\n",
    "  \"registers\": [\n",
    "    {\n",
    "      \"name\": \"control\",\n",
    "      \"address\": \"0x00\",\n",
    "      \"size\": 32,\n",
    "      \"fields\": [\n",
    "        {\n",
    "          \"name\": \"enable\",\n",
    "          \"bits\": \"0\",\n",
    "          \"access\": \"RW\",\n",
    "          \"reset\": \"0\"\n",
    "        },\n",
    "        {\n",
    "          \"name\": \"baud_rate\",\n",
    "          \"bits\": \"7:1\",\n",
    "          \"access\": \"RW\",\n",
    "          \"reset\": \"0x40\"\n",
    "        }\n",
    "      ]\n",
    "    }\n",
    "  ]\n",
    "}\n",
    "```\n",
    "\n",
    "#### Generated Output\n",
    "```systemverilog\n",
    "// Auto-generated register model\n",
    "class uart_control_reg extends uvm_reg;\n",
    "  `uvm_object_utils(uart_control_reg)\n",
    "  \n",
    "  rand uvm_reg_field enable;\n",
    "  rand uvm_reg_field baud_rate;\n",
    "  \n",
    "  function new(string name = \"uart_control_reg\");\n",
    "    super.new(name, 32, UVM_NO_COVERAGE);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void build();\n",
    "    enable = uvm_reg_field::type_id::create(\"enable\");\n",
    "    enable.configure(this, 1, 0, \"RW\", 0, 1'h0, 1, 1, 0);\n",
    "    \n",
    "    baud_rate = uvm_reg_field::type_id::create(\"baud_rate\");\n",
    "    baud_rate.configure(this, 7, 1, \"RW\", 0, 7'h40, 1, 1, 0);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 3.3 Integration with Testbench\n",
    "\n",
    "```systemverilog\n",
    "class my_env extends uvm_env;\n",
    "  my_reg_block    reg_model;\n",
    "  my_reg_adapter  reg_adapter;\n",
    "  my_reg_predictor reg_predictor;\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    // Create register model\n",
    "    reg_model = my_reg_block::type_id::create(\"reg_model\");\n",
    "    reg_model.build();\n",
    "    reg_model.lock_model();\n",
    "    \n",
    "    // Create adapter\n",
    "    reg_adapter = my_reg_adapter::type_id::create(\"reg_adapter\");\n",
    "    \n",
    "    // Create predictor\n",
    "    reg_predictor = my_reg_predictor::type_id::create(\"reg_predictor\");\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void connect_phase(uvm_phase phase);\n",
    "    super.connect_phase(phase);\n",
    "    \n",
    "    // Connect register model to bus\n",
    "    reg_model.default_map.set_sequencer(agent.sequencer, reg_adapter);\n",
    "    reg_predictor.map = reg_model.default_map;\n",
    "    reg_predictor.adapter = reg_adapter;\n",
    "    agent.monitor.ap.connect(reg_predictor.bus_in);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## 4. Front-door vs Back-door Access {#access-methods}\n",
    "\n",
    "### 4.1 Front-door Access\n",
    "\n",
    "Front-door access uses the actual bus interface to read/write registers, simulating real hardware behavior.\n",
    "\n",
    "```systemverilog\n",
    "class front_door_test extends base_test;\n",
    "  `uvm_component_utils(front_door_test)\n",
    "  \n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    uvm_status_e status;\n",
    "    uvm_reg_data_t data;\n",
    "    \n",
    "    phase.raise_objection(this);\n",
    "    \n",
    "    // Write using front-door access\n",
    "    env.reg_model.ctrl_reg.write(status, 32'hA5A5_A5A5);\n",
    "    if (status != UVM_IS_OK) begin\n",
    "      `uvm_error(\"TEST\", \"Front-door write failed\")\n",
    "    end\n",
    "    \n",
    "    // Read using front-door access\n",
    "    env.reg_model.ctrl_reg.read(status, data);\n",
    "    if (status != UVM_IS_OK) begin\n",
    "      `uvm_error(\"TEST\", \"Front-door read failed\")\n",
    "    end\n",
    "    \n",
    "    `uvm_info(\"TEST\", $sformatf(\"Read data: 0x%0h\", data), UVM_LOW)\n",
    "    \n",
    "    phase.drop_objection(this);\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 4.2 Back-door Access\n",
    "\n",
    "Back-door access directly accesses register values in the DUT without using the bus interface.\n",
    "\n",
    "```systemverilog\n",
    "class back_door_test extends base_test;\n",
    "  `uvm_component_utils(back_door_test)\n",
    "  \n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    uvm_status_e status;\n",
    "    uvm_reg_data_t data;\n",
    "    \n",
    "    phase.raise_objection(this);\n",
    "    \n",
    "    // Configure back-door access\n",
    "    env.reg_model.ctrl_reg.set_backdoor(new(\"ctrl_reg_backdoor\"));\n",
    "    \n",
    "    // Write using back-door access\n",
    "    env.reg_model.ctrl_reg.poke(status, 32'h5A5A_5A5A);\n",
    "    if (status != UVM_IS_OK) begin\n",
    "      `uvm_error(\"TEST\", \"Back-door poke failed\")\n",
    "    end\n",
    "    \n",
    "    // Read using back-door access\n",
    "    env.reg_model.ctrl_reg.peek(status, data);\n",
    "    if (status != UVM_IS_OK) begin\n",
    "      `uvm_error(\"TEST\", \"Back-door peek failed\")\n",
    "    end\n",
    "    \n",
    "    `uvm_info(\"TEST\", $sformatf(\"Peeked data: 0x%0h\", data), UVM_LOW)\n",
    "    \n",
    "    phase.drop_objection(this);\n",
    "  endtask\n",
    "endclass\n",
    "\n",
    "// Back-door implementation\n",
    "class ctrl_reg_backdoor extends uvm_reg_backdoor;\n",
    "  function new(string name = \"ctrl_reg_backdoor\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "  \n",
    "  virtual task read(uvm_reg_item rw);\n",
    "    // Direct access to DUT signals\n",
    "    rw.value[0] = tb_top.dut.ctrl_reg;\n",
    "    rw.status = UVM_IS_OK;\n",
    "  endtask\n",
    "  \n",
    "  virtual task write(uvm_reg_item rw);\n",
    "    // Direct write to DUT signals\n",
    "    tb_top.dut.ctrl_reg = rw.value[0];\n",
    "    rw.status = UVM_IS_OK;\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 4.3 Comparison and Use Cases\n",
    "\n",
    "| Aspect | Front-door | Back-door |\n",
    "|--------|------------|-----------|\n",
    "| **Speed** | Slower (bus cycles) | Faster (direct access) |\n",
    "| **Realism** | Real hardware behavior | Bypass normal access |\n",
    "| **Side Effects** | Triggers all side effects | May bypass side effects |\n",
    "| **Use Cases** | Functional testing | Initialization, debug |\n",
    "| **Coverage** | Bus coverage included | No bus activity |\n",
    "\n",
    "---\n",
    "\n",
    "## 5. Built-in Register Sequences {#sequences}\n",
    "\n",
    "UVM provides several built-in register sequences for common operations:\n",
    "\n",
    "### 5.1 Basic Register Sequences\n",
    "\n",
    "#### uvm_reg_hw_reset_seq\n",
    "Tests hardware reset functionality:\n",
    "\n",
    "```systemverilog\n",
    "class reset_test extends base_test;\n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    uvm_reg_hw_reset_seq reset_seq;\n",
    "    \n",
    "    phase.raise_objection(this);\n",
    "    \n",
    "    reset_seq = uvm_reg_hw_reset_seq::type_id::create(\"reset_seq\");\n",
    "    reset_seq.model = env.reg_model;\n",
    "    reset_seq.start(env.agent.sequencer);\n",
    "    \n",
    "    phase.drop_objection(this);\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### uvm_reg_bit_bash_seq\n",
    "Tests individual bit accessibility:\n",
    "\n",
    "```systemverilog\n",
    "class bit_bash_test extends base_test;\n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    uvm_reg_bit_bash_seq bit_bash_seq;\n",
    "    \n",
    "    phase.raise_objection(this);\n",
    "    \n",
    "    bit_bash_seq = uvm_reg_bit_bash_seq::type_id::create(\"bit_bash_seq\");\n",
    "    bit_bash_seq.model = env.reg_model;\n",
    "    bit_bash_seq.start(env.agent.sequencer);\n",
    "    \n",
    "    phase.drop_objection(this);\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### uvm_reg_access_seq\n",
    "Tests register access policies:\n",
    "\n",
    "```systemverilog\n",
    "class access_test extends base_test;\n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    uvm_reg_access_seq access_seq;\n",
    "    \n",
    "    phase.raise_objection(this);\n",
    "    \n",
    "    access_seq = uvm_reg_access_seq::type_id::create(\"access_seq\");\n",
    "    access_seq.model = env.reg_model;\n",
    "    access_seq.start(env.agent.sequencer);\n",
    "    \n",
    "    phase.drop_objection(this);\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 5.2 Memory Sequences\n",
    "\n",
    "#### uvm_mem_walk_seq\n",
    "Walking 1s and 0s memory test:\n",
    "\n",
    "```systemverilog\n",
    "class mem_walk_test extends base_test;\n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    uvm_mem_walk_seq walk_seq;\n",
    "    \n",
    "    phase.raise_objection(this);\n",
    "    \n",
    "    walk_seq = uvm_mem_walk_seq::type_id::create(\"walk_seq\");\n",
    "    walk_seq.mem = env.reg_model.data_mem;\n",
    "    walk_seq.start(env.agent.sequencer);\n",
    "    \n",
    "    phase.drop_objection(this);\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 5.3 Custom Register Sequences\n",
    "\n",
    "```systemverilog\n",
    "class custom_reg_seq extends uvm_reg_sequence #(uvm_sequence #(my_item));\n",
    "  `uvm_object_utils(custom_reg_seq)\n",
    "  \n",
    "  my_reg_block reg_model;\n",
    "  \n",
    "  virtual task body();\n",
    "    uvm_status_e status;\n",
    "    uvm_reg_data_t data;\n",
    "    \n",
    "    // Custom register test pattern\n",
    "    for (int i = 0; i < 10; i++) begin\n",
    "      // Write incrementing pattern\n",
    "      reg_model.data_reg.write(status, i);\n",
    "      \n",
    "      // Read back and verify\n",
    "      reg_model.data_reg.read(status, data);\n",
    "      if (data != i) begin\n",
    "        `uvm_error(\"SEQ\", $sformatf(\"Mismatch: expected=%0d, actual=%0d\", i, data))\n",
    "      end\n",
    "    end\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## 6. Memory Modeling {#memory-modeling}\n",
    "\n",
    "### 6.1 UVM Memory Model\n",
    "\n",
    "```systemverilog\n",
    "class data_memory extends uvm_mem;\n",
    "  `uvm_object_utils(data_memory)\n",
    "  \n",
    "  function new(string name = \"data_memory\");\n",
    "    super.new(name, \n",
    "             1024,      // size (number of locations)\n",
    "             32,        // n_bits (width)\n",
    "             \"RW\",      // access policy\n",
    "             UVM_NO_COVERAGE);\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "class memory_block extends uvm_reg_block;\n",
    "  `uvm_object_utils(memory_block)\n",
    "  \n",
    "  data_memory data_mem;\n",
    "  \n",
    "  function new(string name = \"memory_block\");\n",
    "    super.new(name, UVM_NO_COVERAGE);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void build();\n",
    "    data_mem = data_memory::type_id::create(\"data_mem\");\n",
    "    data_mem.configure(this);\n",
    "    \n",
    "    default_map = create_map(\"default_map\", 'h0, 4, UVM_LITTLE_ENDIAN);\n",
    "    default_map.add_mem(data_mem, 'h1000);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 6.2 Memory Access Methods\n",
    "\n",
    "```systemverilog\n",
    "class memory_test extends base_test;\n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    uvm_status_e status;\n",
    "    uvm_reg_data_t write_data[$];\n",
    "    uvm_reg_data_t read_data[$];\n",
    "    \n",
    "    phase.raise_objection(this);\n",
    "    \n",
    "    // Single location access\n",
    "    env.reg_model.data_mem.write(status, 'h100, 32'hDEAD_BEEF);\n",
    "    env.reg_model.data_mem.read(status, 'h100, read_data[0]);\n",
    "    \n",
    "    // Burst access\n",
    "    for (int i = 0; i < 16; i++) begin\n",
    "      write_data.push_back($random);\n",
    "    end\n",
    "    \n",
    "    env.reg_model.data_mem.burst_write(status, 'h200, write_data);\n",
    "    env.reg_model.data_mem.burst_read(status, 'h200, read_data);\n",
    "    \n",
    "    // Verify data\n",
    "    foreach(write_data[i]) begin\n",
    "      if (write_data[i] != read_data[i]) begin\n",
    "        `uvm_error(\"TEST\", $sformatf(\"Data mismatch at index %0d\", i))\n",
    "      end\n",
    "    end\n",
    "    \n",
    "    phase.drop_objection(this);\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 6.3 Memory Back-door Access\n",
    "\n",
    "```systemverilog\n",
    "class memory_backdoor extends uvm_mem_backdoor;\n",
    "  function new(string name = \"memory_backdoor\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "  \n",
    "  virtual task read(uvm_reg_item rw);\n",
    "    // Access memory array directly\n",
    "    rw.value[0] = tb_top.dut.memory[rw.offset];\n",
    "    rw.status = UVM_IS_OK;\n",
    "  endtask\n",
    "  \n",
    "  virtual task write(uvm_reg_item rw);\n",
    "    // Write to memory array directly\n",
    "    tb_top.dut.memory[rw.offset] = rw.value[0];\n",
    "    rw.status = UVM_IS_OK;\n",
    "  endtask\n",
    "endclass\n",
    "\n",
    "// Usage in test\n",
    "env.reg_model.data_mem.set_backdoor(new(\"mem_backdoor\"));\n",
    "env.reg_model.data_mem.poke(status, 'h300, 32'h1234_5678);\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## 7. Practical Examples {#examples}\n",
    "\n",
    "### 7.1 Complete SPI Register Model\n",
    "\n",
    "```systemverilog\n",
    "// SPI Control Register\n",
    "class spi_ctrl_reg extends uvm_reg;\n",
    "  `uvm_object_utils(spi_ctrl_reg)\n",
    "  \n",
    "  rand uvm_reg_field enable;\n",
    "  rand uvm_reg_field master_mode;\n",
    "  rand uvm_reg_field clock_polarity;\n",
    "  rand uvm_reg_field clock_phase;\n",
    "  rand uvm_reg_field data_order;\n",
    "  rand uvm_reg_field interrupt_enable;\n",
    "  \n",
    "  function new(string name = \"spi_ctrl_reg\");\n",
    "    super.new(name, 8, UVM_NO_COVERAGE);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void build();\n",
    "    enable = uvm_reg_field::type_id::create(\"enable\");\n",
    "    enable.configure(this, 1, 0, \"RW\", 0, 1'b0, 1, 1, 0);\n",
    "    \n",
    "    master_mode = uvm_reg_field::type_id::create(\"master_mode\");\n",
    "    master_mode.configure(this, 1, 1, \"RW\", 0, 1'b0, 1, 1, 0);\n",
    "    \n",
    "    clock_polarity = uvm_reg_field::type_id::create(\"clock_polarity\");\n",
    "    clock_polarity.configure(this, 1, 2, \"RW\", 0, 1'b0, 1, 1, 0);\n",
    "    \n",
    "    clock_phase = uvm_reg_field::type_id::create(\"clock_phase\");\n",
    "    clock_phase.configure(this, 1, 3, \"RW\", 0, 1'b0, 1, 1, 0);\n",
    "    \n",
    "    data_order = uvm_reg_field::type_id::create(\"data_order\");\n",
    "    data_order.configure(this, 1, 4, \"RW\", 0, 1'b0, 1, 1, 0);\n",
    "    \n",
    "    interrupt_enable = uvm_reg_field::type_id::create(\"interrupt_enable\");\n",
    "    interrupt_enable.configure(this, 1, 5, \"RW\", 0, 1'b0, 1, 1, 0);\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "// SPI Status Register\n",
    "class spi_status_reg extends uvm_reg;\n",
    "  `uvm_object_utils(spi_status_reg)\n",
    "  \n",
    "  uvm_reg_field tx_empty;\n",
    "  uvm_reg_field rx_full;\n",
    "  uvm_reg_field transfer_complete;\n",
    "  uvm_reg_field collision;\n",
    "  \n",
    "  function new(string name = \"spi_status_reg\");\n",
    "    super.new(name, 8, UVM_NO_COVERAGE);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void build();\n",
    "    tx_empty = uvm_reg_field::type_id::create(\"tx_empty\");\n",
    "    tx_empty.configure(this, 1, 0, \"RO\", 0, 1'b1, 1, 0, 0);\n",
    "    \n",
    "    rx_full = uvm_reg_field::type_id::create(\"rx_full\");\n",
    "    rx_full.configure(this, 1, 1, \"RO\", 0, 1'b0, 1, 0, 0);\n",
    "    \n",
    "    transfer_complete = uvm_reg_field::type_id::create(\"transfer_complete\");\n",
    "    transfer_complete.configure(this, 1, 2, \"RC\", 0, 1'b0, 1, 0, 0);\n",
    "    \n",
    "    collision = uvm_reg_field::type_id::create(\"collision\");\n",
    "    collision.configure(this, 1, 3, \"RC\", 0, 1'b0, 1, 0, 0);\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "// Complete SPI Register Block\n",
    "class spi_reg_block extends uvm_reg_block;\n",
    "  `uvm_object_utils(spi_reg_block)\n",
    "  \n",
    "  spi_ctrl_reg   ctrl;\n",
    "  spi_status_reg status;\n",
    "  uvm_reg        data;\n",
    "  uvm_reg        clock_div;\n",
    "  \n",
    "  function new(string name = \"spi_reg_block\");\n",
    "    super.new(name, UVM_NO_COVERAGE);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void build();\n",
    "    // Create registers\n",
    "    ctrl = spi_ctrl_reg::type_id::create(\"ctrl\");\n",
    "    ctrl.configure(this);\n",
    "    ctrl.build();\n",
    "    \n",
    "    status = spi_status_reg::type_id::create(\"status\");\n",
    "    status.configure(this);\n",
    "    status.build();\n",
    "    \n",
    "    // Create address map\n",
    "    default_map = create_map(\"default_map\", 'h0, 1, UVM_LITTLE_ENDIAN);\n",
    "    default_map.add_reg(ctrl,     'h00, \"RW\");\n",
    "    default_map.add_reg(status,   'h01, \"RO\");\n",
    "    default_map.add_reg(data,     'h02, \"RW\");\n",
    "    default_map.add_reg(clock_div,'h03, \"RW\");\n",
    "    \n",
    "    lock_model();\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 7.2 Register Test Sequence\n",
    "\n",
    "```systemverilog\n",
    "class spi_register_test_seq extends uvm_reg_sequence;\n",
    "  `uvm_object_utils(spi_register_test_seq)\n",
    "  \n",
    "  spi_reg_block reg_model;\n",
    "  \n",
    "  virtual task body();\n",
    "    uvm_status_e status;\n",
    "    uvm_reg_data_t data;\n",
    "    \n",
    "    `uvm_info(\"SEQ\", \"Starting SPI register test\", UVM_LOW)\n",
    "    \n",
    "    // Test 1: Reset values\n",
    "    reg_model.ctrl.read(status, data);\n",
    "    if (data != 0) begin\n",
    "      `uvm_error(\"SEQ\", $sformatf(\"Reset value error: expected=0, actual=0x%0h\", data))\n",
    "    end\n",
    "    \n",
    "    // Test 2: Write/Read test\n",
    "    reg_model.ctrl.write(status, 8'b00111111);\n",
    "    reg_model.ctrl.read(status, data);\n",
    "    if (data != 8'b00111111) begin\n",
    "      `uvm_error(\"SEQ\", \"Write/Read test failed\")\n",
    "    end\n",
    "    \n",
    "    // Test 3: Field-level access\n",
    "    reg_model.ctrl.enable.write(status, 1'b1);\n",
    "    reg_model.ctrl.master_mode.write(status, 1'b1);\n",
    "    \n",
    "    // Test 4: Status register (read-only)\n",
    "    reg_model.status.write(status, 8'hFF);\n",
    "    reg_model.status.read(status, data);\n",
    "    // Should maintain reset values since it's read-only\n",
    "    \n",
    "    `uvm_info(\"SEQ\", \"SPI register test completed\", UVM_LOW)\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## 8. Best Practices {#best-practices}\n",
    "\n",
    "### 8.1 Design Practices\n",
    "\n",
    "1. **Use Consistent Naming**: Follow consistent naming conventions for registers, fields, and blocks\n",
    "2. **Leverage Automation**: Use register generation tools when possible\n",
    "3. **Implement Back-doors**: Provide back-door access for debugging and initialization\n",
    "4. **Add Coverage**: Enable register coverage to track access patterns\n",
    "5. **Document Thoroughly**: Include clear documentation for register functionality\n",
    "\n",
    "### 8.2 Verification Practices\n",
    "\n",
    "```systemverilog\n",
    "class reg_test_base extends uvm_test;\n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    // Enable register coverage\n",
    "    uvm_reg::include_coverage(\"*\", UVM_CVR_ALL);\n",
    "    \n",
    "    // Set default sequence for register tests\n",
    "    uvm_config_db#(uvm_object_wrapper)::set(this,\n",
    "      \"env.agent.sequencer.run_phase\",\n",
    "      \"default_sequence\",\n",
    "      uvm_reg_hw_reset_seq::type_id::get());\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 8.3 Performance Optimization\n",
    "\n",
    "1. **Use Burst Operations**: For memory-mapped regions, use burst operations\n",
    "2. **Back-door for Initialization**: Use back-door access for test setup\n",
    "3. **Selective Testing**: Don't test every register with every sequence\n",
    "4. **Parallel Execution**: Run independent register tests in parallel\n",
    "\n",
    "---\n",
    "\n",
    "## 9. Common Pitfalls {#pitfalls}\n",
    "\n",
    "### 9.1 Configuration Issues\n",
    "\n",
    "**Problem**: Register model not properly connected to sequencer\n",
    "```systemverilog\n",
    "// Wrong - missing adapter\n",
    "reg_model.default_map.set_sequencer(sequencer);\n",
    "\n",
    "// Correct - with adapter\n",
    "reg_model.default_map.set_sequencer(sequencer, adapter);\n",
    "```\n",
    "\n",
    "### 9.2 Address Map Issues\n",
    "\n",
    "**Problem**: Overlapping register addresses\n",
    "```systemverilog\n",
    "// Wrong - overlapping addresses\n",
    "default_map.add_reg(reg1, 'h100);\n",
    "default_map.add_reg(reg2, 'h102); // Only 2-byte gap for 4-byte register\n",
    "\n",
    "// Correct - proper spacing\n",
    "default_map.add_reg(reg1, 'h100);\n",
    "default_map.add_reg(reg2, 'h104); // 4-byte aligned\n",
    "```\n",
    "\n",
    "### 9.3 Access Policy Mistakes\n",
    "\n",
    "**Problem**: Incorrect field access policies\n",
    "```systemverilog\n",
    "// Wrong - status bits as RW\n",
    "status_field.configure(this, 1, 0, \"RW\", 0, 1'b0, 1, 1, 0);\n",
    "\n",
    "// Correct - status bits as RO\n",
    "status_field.configure(this, 1, 0, \"RO\", 0, 1'b0, 1, 0, 0);\n",
    "```\n",
    "\n",
    "### 9.4 Memory Modeling Issues\n",
    "\n",
    "**Problem**: Incorrect memory size specification\n",
    "```systemverilog\n",
    "// Wrong - bit width and byte addressing confusion\n",
    "memory.new(\"mem\", 1024, 8); // 1024 locations of 8 bits each\n",
    "\n",
    "// Correct - specify properly for 32-bit memory\n",
    "memory.new(\"mem\", 1024, 32); // 1024 locations of 32 bits each\n",
    "```\n",
    "\n",
    "### 9.5 Sequence Execution Problems\n",
    "\n",
    "**Problem**: Not checking status after register operations\n",
    "```systemverilog\n",
    "// Wrong - ignoring status\n",
    "reg_model.ctrl_reg.write(status, data);\n",
    "// Continue without checking status\n",
    "\n",
    "// Correct - check status\n",
    "reg_model.ctrl_reg.write(status, data);\n",
    "if (status != UVM_IS_OK) begin\n",
    "  `uvm_error(\"TEST\", \"Register write failed\")\n",
    "  return;\n",
    "end\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## 10. Advanced Topics\n",
    "\n",
    "### 10.1 Register Callbacks\n",
    "\n",
    "Register callbacks allow you to add custom behavior during register operations:\n",
    "\n",
    "```systemverilog\n",
    "class my_reg_callback extends uvm_reg_cbs;\n",
    "  `uvm_object_utils(my_reg_callback)\n",
    "  \n",
    "  virtual function void post_write(uvm_reg_item rw);\n",
    "    `uvm_info(\"CALLBACK\", $sformatf(\"Register %s written with value 0x%0h\", \n",
    "                                   rw.element.get_name(), rw.value[0]), UVM_LOW)\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void post_read(uvm_reg_item rw);\n",
    "    `uvm_info(\"CALLBACK\", $sformatf(\"Register %s read with value 0x%0h\", \n",
    "                                   rw.element.get_name(), rw.value[0]), UVM_LOW)\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "// Usage\n",
    "my_reg_callback cb = new(\"cb\");\n",
    "uvm_reg_cb::add(reg_model.ctrl_reg, cb);\n",
    "```\n",
    "\n",
    "### 10.2 Register Predictor\n",
    "\n",
    "The register predictor maintains a mirror of register values based on bus activity:\n",
    "\n",
    "```systemverilog\n",
    "class my_reg_predictor extends uvm_reg_predictor#(my_bus_item);\n",
    "  `uvm_component_utils(my_reg_predictor)\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    // Configure predictor\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "// In environment\n",
    "virtual function void connect_phase(uvm_phase phase);\n",
    "  super.connect_phase(phase);\n",
    "  \n",
    "  predictor.map = reg_model.default_map;\n",
    "  predictor.adapter = reg_adapter;\n",
    "  monitor.ap.connect(predictor.bus_in);\n",
    "endfunction\n",
    "```\n",
    "\n",
    "### 10.3 Register Coverage\n",
    "\n",
    "Enable and customize register coverage collection:\n",
    "\n",
    "```systemverilog\n",
    "class enhanced_reg_block extends uvm_reg_block;\n",
    "  function new(string name = \"enhanced_reg_block\");\n",
    "    super.new(name, UVM_CVR_ALL); // Enable all coverage\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void build();\n",
    "    super.build();\n",
    "    \n",
    "    // Customize coverage for specific registers\n",
    "    ctrl_reg.set_coverage(UVM_CVR_REG_BITS | UVM_CVR_FIELD_VALS);\n",
    "    status_reg.set_coverage(UVM_CVR_ADDR_MAP);\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "// In test\n",
    "virtual function void end_of_elaboration_phase(uvm_phase phase);\n",
    "  super.end_of_elaboration_phase(phase);\n",
    "  \n",
    "  // Print coverage information\n",
    "  void'(reg_model.set_coverage(UVM_CVR_ALL));\n",
    "endfunction\n",
    "```\n",
    "\n",
    "### 10.4 Multi-Map Support\n",
    "\n",
    "For complex designs with multiple access paths:\n",
    "\n",
    "```systemverilog\n",
    "class multi_map_block extends uvm_reg_block;\n",
    "  uvm_reg_map cpu_map;\n",
    "  uvm_reg_map dma_map;\n",
    "  \n",
    "  virtual function void build();\n",
    "    // Create multiple maps\n",
    "    cpu_map = create_map(\"cpu_map\", 'h0, 4, UVM_LITTLE_ENDIAN);\n",
    "    dma_map = create_map(\"dma_map\", 'h0, 8, UVM_LITTLE_ENDIAN);\n",
    "    \n",
    "    // Add registers to both maps with different addresses\n",
    "    cpu_map.add_reg(ctrl_reg, 'h1000);\n",
    "    dma_map.add_reg(ctrl_reg, 'h2000);\n",
    "    \n",
    "    // Set default map\n",
    "    default_map = cpu_map;\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## 11. Debugging and Troubleshooting\n",
    "\n",
    "### 11.1 Common Debug Techniques\n",
    "\n",
    "#### Enable Debug Messages\n",
    "```systemverilog\n",
    "// In test\n",
    "virtual function void build_phase(uvm_phase phase);\n",
    "  super.build_phase(phase);\n",
    "  \n",
    "  // Enable register debug messages\n",
    "  uvm_reg::include_coverage(\"*\", UVM_CVR_ALL, UVM_CHECK_ON);\n",
    "  set_config_int(\"*\", \"recording_detail\", UVM_FULL);\n",
    "endfunction\n",
    "```\n",
    "\n",
    "#### Register Introspection\n",
    "```systemverilog\n",
    "task debug_register_model();\n",
    "  uvm_reg registers[$];\n",
    "  \n",
    "  // Get all registers in the model\n",
    "  reg_model.get_registers(registers);\n",
    "  \n",
    "  foreach(registers[i]) begin\n",
    "    `uvm_info(\"DEBUG\", $sformatf(\"Register: %s, Address: 0x%0h\", \n",
    "                                registers[i].get_name(),\n",
    "                                registers[i].get_address()), UVM_LOW)\n",
    "  end\n",
    "endtask\n",
    "```\n",
    "\n",
    "### 11.2 Register Model Validation\n",
    "\n",
    "```systemverilog\n",
    "class reg_model_validator extends uvm_component;\n",
    "  `uvm_component_utils(reg_model_validator)\n",
    "  \n",
    "  my_reg_block reg_model;\n",
    "  \n",
    "  virtual function void check_phase(uvm_phase phase);\n",
    "    super.check_phase(phase);\n",
    "    validate_register_model();\n",
    "  endfunction\n",
    "  \n",
    "  function void validate_register_model();\n",
    "    uvm_reg registers[$];\n",
    "    \n",
    "    reg_model.get_registers(registers);\n",
    "    \n",
    "    foreach(registers[i]) begin\n",
    "      // Check for address conflicts\n",
    "      check_address_conflicts(registers[i]);\n",
    "      \n",
    "      // Validate field configurations\n",
    "      validate_fields(registers[i]);\n",
    "      \n",
    "      // Check reset values\n",
    "      check_reset_values(registers[i]);\n",
    "    end\n",
    "  endfunction\n",
    "  \n",
    "  function void check_address_conflicts(uvm_reg reg_to_check);\n",
    "    // Implementation for address conflict detection\n",
    "  endfunction\n",
    "  \n",
    "  function void validate_fields(uvm_reg reg_to_check);\n",
    "    uvm_reg_field fields[$];\n",
    "    reg_to_check.get_fields(fields);\n",
    "    \n",
    "    foreach(fields[i]) begin\n",
    "      // Check field overlaps\n",
    "      // Validate access policies\n",
    "      // Check field sizes\n",
    "    end\n",
    "  endfunction\n",
    "  \n",
    "  function void check_reset_values(uvm_reg reg_to_check);\n",
    "    // Validate reset values make sense\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## 12. Integration Examples\n",
    "\n",
    "### 12.1 Complete Testbench Integration\n",
    "\n",
    "```systemverilog\n",
    "class complete_env extends uvm_env;\n",
    "  `uvm_component_utils(complete_env)\n",
    "  \n",
    "  // Components\n",
    "  my_agent        agent;\n",
    "  my_reg_block    reg_model;\n",
    "  my_reg_adapter  reg_adapter;\n",
    "  my_reg_predictor reg_predictor;\n",
    "  my_scoreboard   scoreboard;\n",
    "  \n",
    "  function new(string name, uvm_component parent);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    // Create components\n",
    "    agent = my_agent::type_id::create(\"agent\", this);\n",
    "    reg_model = my_reg_block::type_id::create(\"reg_model\");\n",
    "    reg_adapter = my_reg_adapter::type_id::create(\"reg_adapter\");\n",
    "    reg_predictor = my_reg_predictor::type_id::create(\"reg_predictor\", this);\n",
    "    scoreboard = my_scoreboard::type_id::create(\"scoreboard\", this);\n",
    "    \n",
    "    // Build and lock register model\n",
    "    reg_model.build();\n",
    "    reg_model.lock_model();\n",
    "    \n",
    "    // Configure predictor\n",
    "    reg_predictor.map = reg_model.default_map;\n",
    "    reg_predictor.adapter = reg_adapter;\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void connect_phase(uvm_phase phase);\n",
    "    super.connect_phase(phase);\n",
    "    \n",
    "    // Connect register model to sequencer\n",
    "    reg_model.default_map.set_sequencer(agent.sequencer, reg_adapter);\n",
    "    \n",
    "    // Connect predictor\n",
    "    agent.monitor.ap.connect(reg_predictor.bus_in);\n",
    "    \n",
    "    // Connect to scoreboard\n",
    "    agent.monitor.ap.connect(scoreboard.bus_export);\n",
    "    reg_predictor.reg_ap.connect(scoreboard.reg_export);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void end_of_elaboration_phase(uvm_phase phase);\n",
    "    super.end_of_elaboration_phase(phase);\n",
    "    \n",
    "    // Print register model structure\n",
    "    reg_model.print();\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "### 12.2 Register-Based Test Suite\n",
    "\n",
    "```systemverilog\n",
    "class register_test_suite extends uvm_test;\n",
    "  `uvm_component_utils(register_test_suite)\n",
    "  \n",
    "  complete_env env;\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    env = complete_env::type_id::create(\"env\", this);\n",
    "  endfunction\n",
    "  \n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    phase.raise_objection(this);\n",
    "    \n",
    "    // Run comprehensive register tests\n",
    "    run_reset_test();\n",
    "    run_access_test(); \n",
    "    run_bit_bash_test();\n",
    "    run_memory_test();\n",
    "    run_custom_scenarios();\n",
    "    \n",
    "    phase.drop_objection(this);\n",
    "  endtask\n",
    "  \n",
    "  virtual task run_reset_test();\n",
    "    uvm_reg_hw_reset_seq reset_seq;\n",
    "    reset_seq = uvm_reg_hw_reset_seq::type_id::create(\"reset_seq\");\n",
    "    reset_seq.model = env.reg_model;\n",
    "    reset_seq.start(env.agent.sequencer);\n",
    "  endtask\n",
    "  \n",
    "  virtual task run_access_test();\n",
    "    uvm_reg_access_seq access_seq;\n",
    "    access_seq = uvm_reg_access_seq::type_id::create(\"access_seq\");\n",
    "    access_seq.model = env.reg_model;\n",
    "    access_seq.start(env.agent.sequencer);\n",
    "  endtask\n",
    "  \n",
    "  virtual task run_bit_bash_test();\n",
    "    uvm_reg_bit_bash_seq bit_bash_seq;\n",
    "    bit_bash_seq = uvm_reg_bit_bash_seq::type_id::create(\"bit_bash_seq\");\n",
    "    bit_bash_seq.model = env.reg_model;\n",
    "    bit_bash_seq.start(env.agent.sequencer);\n",
    "  endtask\n",
    "  \n",
    "  virtual task run_memory_test();\n",
    "    if (env.reg_model.data_mem != null) begin\n",
    "      uvm_mem_walk_seq mem_seq;\n",
    "      mem_seq = uvm_mem_walk_seq::type_id::create(\"mem_seq\");\n",
    "      mem_seq.mem = env.reg_model.data_mem;\n",
    "      mem_seq.start(env.agent.sequencer);\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  virtual task run_custom_scenarios();\n",
    "    // Add domain-specific register tests\n",
    "    custom_register_scenarios();\n",
    "  endtask\n",
    "  \n",
    "  virtual task custom_register_scenarios();\n",
    "    // Implement application-specific tests\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "## 13. Summary and Key Takeaways\n",
    "\n",
    "### 13.1 RAL Benefits Summary\n",
    "\n",
    "The UVM Register Abstraction Layer provides:\n",
    "\n",
    "1. **Abstraction**: High-level register modeling independent of implementation\n",
    "2. **Automation**: Built-in sequences and coverage collection\n",
    "3. **Flexibility**: Multiple access methods (front-door/back-door)\n",
    "4. **Reusability**: Register models can be shared across projects\n",
    "5. **Verification Coverage**: Comprehensive register and field-level coverage\n",
    "6. **Debugging Support**: Rich introspection and debug capabilities\n",
    "\n",
    "### 13.2 When to Use RAL\n",
    "\n",
    "**Use RAL when:**\n",
    "- Design has significant register interfaces\n",
    "- Need systematic register verification\n",
    "- Want automated register coverage\n",
    "- Require register model reuse across projects\n",
    "- Need both functional and structural register testing\n",
    "\n",
    "**Consider alternatives when:**\n",
    "- Simple designs with few registers\n",
    "- Performance is critical (RAL adds overhead)\n",
    "- Register specifications change frequently\n",
    "- Team lacks RAL expertise\n",
    "\n",
    "### 13.3 Implementation Checklist\n",
    "\n",
    "- [ ] Define register specifications clearly\n",
    "- [ ] Choose between manual and automated generation\n",
    "- [ ] Implement proper register adapters\n",
    "- [ ] Connect register predictor for mirror updates\n",
    "- [ ] Enable appropriate coverage collection\n",
    "- [ ] Implement back-door access for debugging\n",
    "- [ ] Create comprehensive test sequences\n",
    "- [ ] Add register model validation\n",
    "- [ ] Document register model usage\n",
    "- [ ] Plan for register specification changes\n",
    "\n",
    "---\n",
    "\n",
    "## 14. Additional Resources and References\n",
    "\n",
    "### 14.1 UVM Documentation\n",
    "- IEEE 1800.2 UVM Standard\n",
    "- UVM User Guide Chapter on Register Layer\n",
    "- UVM Reference Manual\n",
    "\n",
    "### 14.2 Tools and Utilities\n",
    "- Register generation tools (ralgen, IPGen, etc.)\n",
    "- Coverage analysis tools\n",
    "- Register model validators\n",
    "\n",
    "### 14.3 Best Practice Guidelines\n",
    "- Industry coding standards for register models\n",
    "- Register verification methodologies\n",
    "- Coverage closure strategies\n",
    "\n",
    "This comprehensive tutorial covers all aspects of UVM Register Abstraction Layer, from basic concepts to advanced implementation techniques. The examples provided can be adapted to specific design requirements and verification needs."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b828e835",
   "metadata": {},
   "source": [
    "**Chapter 17: UVM Debugging and Methodology**\n",
    "- UVM reporting and messaging\n",
    "- Debugging techniques and tools\n",
    "- Waveform analysis\n",
    "- Transaction recording\n",
    "- Performance optimization"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3e967259",
   "metadata": {},
   "source": [
    "## Part V: Real-World Applications"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8b6f6cf8",
   "metadata": {},
   "source": [
    "**Chapter 18: Multi-Interface Verification**\n",
    "- Handling multiple protocols\n",
    "- Interface synchronization\n",
    "- Cross-interface checking\n",
    "- Resource sharing strategies\n",
    "- Scalability considerations"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bf5e4b79",
   "metadata": {},
   "source": [
    "**Chapter 19: Verification IP (VIP) Integration**\n",
    "- Using commercial VIP\n",
    "- VIP configuration and customization\n",
    "- Protocol compliance checking\n",
    "- Performance verification\n",
    "- Interoperability testing"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6676c3db",
   "metadata": {},
   "source": [
    "**Chapter 20: Advanced UVM Patterns**\n",
    "- Layered testbench architecture\n",
    "- Reactive sequences\n",
    "- Virtual sequence coordination\n",
    "- Dynamic component creation\n",
    "- Parameterized components"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cf29efaf",
   "metadata": {},
   "source": [
    "## Part VI: Best Practices and Optimization"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bf6f0f76",
   "metadata": {},
   "source": [
    "**Chapter 21: UVM Coding Guidelines and Style**\n",
    "- Naming conventions\n",
    "- Code organization\n",
    "- Documentation standards\n",
    "- Reusability guidelines\n",
    "- Maintenance considerations"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a85cb744",
   "metadata": {},
   "source": [
    "**Chapter 22: Performance and Scalability**\n",
    "- Simulation performance optimization\n",
    "- Memory management\n",
    "- Parallel execution strategies\n",
    "- Resource allocation\n",
    "- Bottleneck identification"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f16efab6",
   "metadata": {},
   "source": [
    "**Chapter 23: Integration with Other Tools**\n",
    "- Formal verification integration\n",
    "- Coverage analysis tools\n",
    "- Regression management\n",
    "- Continuous integration\n",
    "- Metric collection and analysis"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b91a58ba",
   "metadata": {},
   "source": [
    "## Part VII: Case Studies and Examples"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a47c385e",
   "metadata": {},
   "source": [
    "**Chapter 24: Complete SPI Verification Example**\n",
    "- SPI protocol overview\n",
    "- Full testbench implementation\n",
    "- Test scenarios and coverage\n",
    "- Debugging real issues\n",
    "- Results analysis"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "abb363d2",
   "metadata": {},
   "source": [
    "**Chapter 25: PCIe Verification Case Study**\n",
    "- PCIe protocol complexity\n",
    "- Layered verification approach\n",
    "- Transaction-level modeling\n",
    "- Error handling verification\n",
    "- Performance testing"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ce49f919",
   "metadata": {},
   "source": [
    "**Chapter 26: Memory Controller Verification**\n",
    "- DDR protocol verification\n",
    "- Multi-channel coordination\n",
    "- Bandwidth and latency testing\n",
    "- Error correction verification\n",
    "- Power management testing"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "92aa6758",
   "metadata": {},
   "source": [
    "## Appendices"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e77d66ad",
   "metadata": {},
   "source": [
    "**Appendix A: UVM Quick Reference**\n",
    "- Class hierarchy diagram\n",
    "- Phase execution order\n",
    "- Common macros and utilities\n",
    "- Configuration database methods\n",
    "- Factory override syntax"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "232c1880",
   "metadata": {},
   "source": [
    "**Appendix B: Common Error Messages and Solutions**\n",
    "- Compilation errors\n",
    "- Runtime errors\n",
    "- Phase-related issues\n",
    "- Factory problems\n",
    "- Configuration issues"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "35cbe971",
   "metadata": {},
   "source": [
    "**Appendix C: Tool-Specific Information**\n",
    "- Simulator differences\n",
    "- Compilation flags\n",
    "- Debug options\n",
    "- Performance tuning\n",
    "- Version compatibility"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "18bc7d25",
   "metadata": {},
   "source": [
    "**Appendix D: Additional Resources**\n",
    "- UVM specification documents\n",
    "- Online tutorials and courses\n",
    "- Community forums\n",
    "- Books and publications\n",
    "- Training opportunities"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6dd00369",
   "metadata": {},
   "source": [
    "## Learning Path Recommendations"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eac99657",
   "metadata": {},
   "source": [
    "### Beginner Path (Chapters 1-9)\n",
    "Start with foundational concepts and work through each core component systematically. Practice with simple examples after each chapter."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8aaf3ef5",
   "metadata": {},
   "source": [
    "### Intermediate Path (Chapters 10-17)\n",
    "Focus on advanced concepts and practical implementation. Build complete testbenches and experiment with different verification scenarios."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f016ce8e",
   "metadata": {},
   "source": [
    "### Advanced Path (Chapters 18-26)\n",
    "Explore complex verification challenges and real-world applications. Study case studies and implement large-scale verification projects."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5cd69194",
   "metadata": {},
   "source": [
    "### Prerequisites\n",
    "- Basic SystemVerilog knowledge\n",
    "- Understanding of digital design\n",
    "- Familiarity with verification concepts\n",
    "- Access to SystemVerilog simulator with UVM library"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "01babddf",
   "metadata": {},
   "source": [
    "### Estimated Learning Timeline\n",
    "- **Beginner Level**: 6-8 weeks (part-time study)\n",
    "- **Intermediate Level**: 8-10 weeks (part-time study)  \n",
    "- **Advanced Level**: 10-12 weeks (part-time study)\n",
    "- **Total Mastery**: 6-8 months with hands-on practice\n",
    "\n",
    "This tutorial guide provides a structured approach to learning UVM from basics to advanced concepts, with practical examples and real-world applications throughout the journey."
   ]
  }
 ],
 "metadata": {
  "language_info": {
   "name": "python"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
