/dts-v1/;

/ {
	interrupt-parent = <0x1>;
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	cpuinfo_hardware = "Unisoc SC9863a";
	model = "Spreadtrum SC9863A Board";
	compatible = "sprd,sp9863a", "sprd,sc9863a";
	sprd,sc-id = <0x2687 0x1 0x20000>;

	aliases {
		serial0 = "/soc/ap-apb/serial@70000000";
		serial1 = "/soc/ap-apb/serial@70100000";
		serial2 = "/soc/ap-apb/serial@70200000";
		serial3 = "/soc/ap-apb/serial@70300000";
		i2c0 = "/soc/ap-apb/i2c@70500000";
		i2c1 = "/soc/ap-apb/i2c@70600000";
		i2c2 = "/soc/ap-apb/i2c@70700000";
		i2c3 = "/soc/ap-apb/i2c@70800000";
		i2c4 = "/soc/ap-apb/i2c@70900000";
		i2c5 = "/soc/ap-apb/i2c@71500000";
		i2c6 = "/soc/ap-apb/i2c@71600000";
		i2c7 = "/soc/aon/i2c@40080000";
		spi0 = "/soc/ap-apb/spi@70a00000";
		spi1 = "/soc/ap-apb/spi@70b00000";
		spi2 = "/soc/ap-apb/spi@70c00000";
		spi3 = "/soc/ap-apb/spi@71400000";
		hwspinlock1 = "/soc/aon/hwspinlock@40060000";
		thm-sensor0 = "/soc/aon/gpu-thm@402f0000";
		thm-sensor1 = "/soc/aon/cpu-thm@40390000";
		thm-sensor8 = "/chg-tsensor@8";
		thm-sensor10 = "/bd-tsensor@10";
		cooling-device0 = "/cooling-devices/cluster0-cooling";
		cooling-device1 = "/cooling-devices/cluster1-cooling";
		gpu-cooling0 = "/gpu-cooling-devices/gpu-cooling0";
		thm-sensor11 = "/thermal-zones/cpu-thmzone";
	};

	soc {
		compatible = "simple-bus";
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;
		phandle = <0x12d>;

		syscon@20e00000 {
			compatible = "sprd,sys-ap-ahb", "syscon";
			reg = <0x0 0x20e00000 0x0 0x10000>;
			hwlocks = <0x2 0x1>;
			hwlock-names = "syscon";
			phandle = <0x26>;
		};

		syscon@30000000 {
			compatible = "sprd,sys-dmc-phy", "syscon";
			reg = <0x0 0x30000000 0x0 0x400>;
			sprd,sizel_off = <0x1c4>;
			sprd,sizeh_off = <0x1c8>;
			phandle = <0x12e>;
		};

		syscon@300e0000 {
			compatible = "sprd,sys-pub-apb", "syscon";
			reg = <0x0 0x300e0000 0x0 0x10000>;
			hwlocks = <0x2 0x1>;
			hwlock-names = "syscon";
			phandle = <0x11b>;
		};

		syscon@300f0000 {
			compatible = "sprd,sys-pub-ahb", "syscon";
			reg = <0x0 0x300f0000 0x0 0x10000>;
			hwlocks = <0x2 0x1>;
			hwlock-names = "syscon";
			phandle = <0x8b>;
		};

		syscon@40200000 {
			compatible = "sprd,sys-aon-intc", "syscon";
			reg = <0x0 0x40200000 0x0 0x10000>;
			hwlocks = <0x2 0x1>;
			hwlock-names = "syscon";
			phandle = <0x12f>;
		};

		syscon@402b0000 {
			compatible = "sprd,sys-pmu-apb", "syscon";
			reg = <0x0 0x402b0000 0x0 0x10000>;
			hwlocks = <0x2 0x1>;
			hwlock-names = "syscon";
			phandle = <0x37>;
		};

		syscon@402e0000 {
			compatible = "sprd,sys-aon-apb", "syscon";
			reg = <0x0 0x402e0000 0x0 0x10000>;
			hwlocks = <0x2 0x1>;
			hwlock-names = "syscon";
			phandle = <0x32>;
		};

		syscon@40350000 {
			compatible = "sprd,anlg_phy_g1", "syscon";
			reg = <0x0 0x40350000 0x0 0x3000>;
			hwlocks = <0x2 0x1>;
			hwlock-names = "syscon";
			phandle = <0x53>;
		};

		syscon@40353000 {
			compatible = "sprd,anlg_phy_g2", "syscon";
			reg = <0x0 0x40353000 0x0 0x6000>;
			hwlocks = <0x2 0x1>;
			hwlock-names = "syscon";
			phandle = <0x54>;
		};

		syscon@40359000 {
			compatible = "sprd,anlg_phy_g4", "syscon";
			reg = <0x0 0x40359000 0x0 0x3000>;
			hwlocks = <0x2 0x1>;
			hwlock-names = "syscon";
			phandle = <0x33>;
		};

		syscon@4035c000 {
			compatible = "sprd,anlg_phy_g5", "syscon";
			reg = <0x0 0x4035c000 0x0 0x3000>;
			hwlocks = <0x2 0x1>;
			hwlock-names = "syscon";
			phandle = <0x11e>;
		};

		syscon@40363000 {
			compatible = "sprd,anlg_phy_g7", "syscon";
			reg = <0x0 0x40363000 0x0 0x3000>;
			hwlocks = <0x2 0x1>;
			hwlock-names = "syscon";
			phandle = <0x36>;
		};

		syscon@40366000 {
			compatible = "sprd,anlg_wrap_wcn", "syscon";
			reg = <0x0 0x40366000 0x0 0x3000>;
			hwlocks = <0x2 0x1>;
			hwlock-names = "syscon";
			phandle = <0x11c>;
		};

		syscon@403a0000 {
			compatible = "sprd,wcn_reg", "syscon";
			reg = <0x0 0x403a0000 0x0 0x10000>;
			hwlocks = <0x2 0x1>;
			hwlock-names = "syscon";
			phandle = <0x11d>;
		};

		syscon@60800000 {
			compatible = "sprd,sys-mm-ahb", "syscon";
			reg = <0x0 0x60800000 0x0 0x10000>;
			hwlocks = <0x2 0x1>;
			hwlock-names = "syscon";
			phandle = <0x76>;
		};

		syscon@62000000 {
			compatible = "sprd,sys-mm-vsp-ahb", "syscon";
			reg = <0x0 0x62000000 0x0 0x10000>;
			hwlocks = <0x2 0x1>;
			hwlock-names = "syscon";
			phandle = <0x63>;
		};

		syscon@71300000 {
			compatible = "sprd,sys-ap-apb", "syscon";
			reg = <0x0 0x71300000 0x0 0x40000>;
			hwlocks = <0x2 0x1>;
			hwlock-names = "syscon";
			phandle = <0x25>;
		};

		syscon@40500000 {
			compatible = "sprd,sys-ap-intc", "syscon";
			reg = <0x0 0x40500000 0x0 0x10000>;
			phandle = <0xe9>;
		};

		syscon@40510000 {
			compatible = "sprd,sys-ap-intc", "syscon";
			reg = <0x0 0x40510000 0x0 0x10000>;
			phandle = <0xea>;
		};

		syscon@40520000 {
			compatible = "sprd,sys-ap-intc", "syscon";
			reg = <0x0 0x40520000 0x0 0x10000>;
			phandle = <0xeb>;
		};

		syscon@40530000 {
			compatible = "sprd,sys-ap-intc", "syscon";
			reg = <0x0 0x40530000 0x0 0x10000>;
			phandle = <0xec>;
		};

		syscon@40540000 {
			compatible = "sprd,sys-ap-intc", "syscon";
			reg = <0x0 0x40540000 0x0 0x10000>;
			phandle = <0xed>;
		};

		syscon@40550000 {
			compatible = "sprd,sys-ap-intc", "syscon";
			reg = <0x0 0x40550000 0x0 0x10000>;
			phandle = <0xee>;
		};

		ap-apb {
			compatible = "simple-bus";
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			ranges;

			serial@70000000 {
				compatible = "sprd,sc9836-uart", "sprd,sc9838-uart";
				reg = <0x0 0x70000000 0x0 0x100>;
				interrupts = <0x0 0x2 0x4>;
				clock-names = "uart", "source", "enable";
				status = "okay";
				clocks = <0x3 0x4 0x5 0xd>;
				phandle = <0x130>;
			};

			serial@70100000 {
				compatible = "sprd,sc9836-uart", "sprd,sc9838-uart";
				reg = <0x0 0x70100000 0x0 0x100>;
				interrupts = <0x0 0x3 0x4>;
				clock-names = "uart", "source", "enable";
				status = "okay";
				clocks = <0x6 0x4 0x5 0xe>;
				phandle = <0x131>;
			};

			serial@70200000 {
				compatible = "sprd,sc9836-uart", "sprd,sc9838-uart";
				reg = <0x0 0x70200000 0x0 0x100>;
				interrupts = <0x0 0x4 0x4>;
				clock-names = "uart", "source", "enable";
				status = "disabled";
				clocks = <0x7 0x4 0x5 0xf>;
				phandle = <0x132>;
			};

			serial@70300000 {
				compatible = "sprd,sc9836-uart", "sprd,sc9838-uart";
				reg = <0x0 0x70300000 0x0 0x100>;
				interrupts = <0x0 0x5 0x4>;
				clock-names = "uart", "source", "enable";
				status = "disabled";
				clocks = <0x8 0x4 0x5 0x10>;
				phandle = <0x133>;
			};

			serial@70400000 {
				compatible = "sprd,sc9836-uart", "sprd,sc9838-uart";
				reg = <0x0 0x70400000 0x0 0x100>;
				interrupts = <0x0 0x6 0x4>;
				clock-names = "uart", "source", "enable";
				status = "disabled";
				clocks = <0x9 0x4 0x5 0x11>;
				phandle = <0x134>;
			};

			i2c@70500000 {
				compatible = "sprd,r8p0-i2c";
				reg = <0x0 0x70500000 0x0 0x1000>;
				interrupts = <0x0 0xb 0x4>;
				clock-names = "enable", "i2c", "source";
				clock-frequency = <0x61a80>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				status = "okay";
				clocks = <0x5 0x8 0xa 0x4>;
				phandle = <0x135>;

				sensor-main@20 {
					compatible = "sprd,sensor-main";
					reg = <0x20>;
					clock-names = "clk_src", "sensor_eb", "clk_96m", "clk_76m8", "clk_48m", "clk_26m";
					clocks = <0xb 0xc 0x5 0xd 0xe 0xf 0x4>;
					vddio-supply = <0x10>;
					vddcama-supply = <0x11>;
					vddcamd-supply = <0x12>;
					vddcammot-supply = <0x13>;
					reset-gpios = <0x14 0x2c 0x0>;
					power-down-gpios = <0x14 0x2e 0x0>;
					host = "dcam0";
					phandle = <0x136>;

					port {

						endpoint {
							remote-endpoint = <0x15>;
							phandle = <0x71>;
						};
					};
				};
			};

			i2c@70600000 {
				compatible = "sprd,r8p0-i2c";
				reg = <0x0 0x70600000 0x0 0x1000>;
				interrupts = <0x0 0xc 0x4>;
				clock-names = "enable", "i2c", "source";
				clock-frequency = <0x61a80>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				status = "okay";
				clocks = <0x5 0x9 0x16 0x4>;
				phandle = <0x137>;

				sensor-sub@20 {
					compatible = "sprd,sensor-sub";
					reg = <0x20>;
					clock-names = "clk_src", "sensor_eb", "clk_96m", "clk_76m8", "clk_48m", "clk_26m";
					clocks = <0x17 0xc 0x6 0xd 0xe 0xf 0x4>;
					vddio-supply = <0x10>;
					vddcama-supply = <0x11>;
					vddcamd-supply = <0x12>;
					vddcammot-supply = <0x13>;
					reset-gpios = <0x14 0x29 0x0>;
					power-down-gpios = <0x14 0x28 0x0>;
					host = "dcam0";
					phandle = <0x138>;

					port {

						endpoint {
							remote-endpoint = <0x18>;
							phandle = <0x74>;
						};
					};
				};

				sensor-main2@6C {
					compatible = "sprd,sensor-main2";
					reg = <0x6c>;
					clock-names = "clk_src", "sensor_eb", "clk_96m", "clk_76m8", "clk_48m", "clk_26m";
					clocks = <0x17 0xc 0x6 0xd 0xe 0xf 0x4>;
					vddio-supply = <0x10>;
					vddcama-supply = <0x11>;
					vddcamd-supply = <0x12>;
					vddcammot-supply = <0x13>;
					reset-gpios = <0x14 0x2d 0x0>;
					power-down-gpios = <0x14 0x2f 0x0>;
					host = "dcam1";
					phandle = <0x139>;

					port {

						endpoint {
							remote-endpoint = <0x19>;
							phandle = <0x73>;
						};
					};
				};
			};

			i2c@70700000 {
				compatible = "sprd,r8p0-i2c";
				reg = <0x0 0x70700000 0x0 0x1000>;
				interrupts = <0x0 0xd 0x4>;
				clock-names = "enable", "i2c", "source";
				clock-frequency = <0x186a0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				status = "disabled";
				clocks = <0x5 0xa 0x1a 0x4>;
				phandle = <0x13a>;
			};

			i2c@70800000 {
				compatible = "sprd,r8p0-i2c";
				reg = <0x0 0x70800000 0x0 0x1000>;
				interrupts = <0x0 0xe 0x4>;
				clock-names = "enable", "i2c", "source";
				clock-frequency = <0x61a80>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				status = "okay";
				clocks = <0x5 0xb 0x1b 0x4>;
				phandle = <0x13b>;

				synaptics_dsx@22 {
					compatible = "synaptics,dsx-i2c";
					reg = <0x22>;
					synaptics,irq-gpio = <0x14 0x90 0x2008>;
					synaptics,reset-gpio = <0x14 0x91 0x0>;
					synaptics,power-gpio = <0x14 0x3e 0x0>;
					synaptics,power-on-state = <0x1>;
					synaptics,irq-on-state = <0x0>;
					synaptics,reset-on-state = <0x0>;
					synaptics,power-delay-ms = <0x64>;
					synaptics,reset-delay-ms = <0x64>;
					synaptics,reset-active-ms = <0x14>;
				};
			};

			i2c@70900000 {
				compatible = "sprd,r8p0-i2c";
				reg = <0x0 0x70900000 0x0 0x1000>;
				interrupts = <0x0 0xf 0x4>;
				clock-names = "enable", "i2c", "source";
				clock-frequency = <0x61a80>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				status = "okay";
				clocks = <0x5 0xc 0x1c 0x4>;
				phandle = <0x13c>;

				tcs3430@39 {
					compatible = "ams,tcs3430";
					reg = <0x39>;
					als_name = "ams_als";
					persist = <0x0>;
					als_time_ms = <0x64>;
					als_gain = <0x40>;
					int_config = <0x0>;
					als_can_wake = <0x1>;
					interrupt-parent = <0x14>;
					interrupts = <0x85 0x8>;
					phandle = <0x13d>;
				};

				flash-ic@63 {
					compatible = "sprd,flash-aw3648";
					reg = <0x63>;
					sprd,flash-ic = <0xe40>;
					sprd,torch = <0x1>;
					sprd,preflash = <0x1>;
					sprd,highlight = <0x1>;
					sprd,torch-level = <0xa>;
					sprd,preflash-level = <0xf>;
					sprd,highlight-level = <0x28>;
					sprd,lvfm-enable = <0x1>;
					flash-chip-en-gpios = <0x14 0x59 0x0>;
					flash-en-gpios = <0x14 0x4c 0x0>;
					flash-sync-gpios = <0x14 0x8d 0x0>;
					phandle = <0x13e>;
				};

				charger@6b {
					compatible = "ti,bq2560x_chg";
					reg = <0x6b>;
					vbus-det-gpios = <0x1d 0x0 0x0>;
					phandle = <0x13f>;
				};
			};

			i2c@71500000 {
				compatible = "sprd,r8p0-i2c";
				reg = <0x0 0x71500000 0x0 0x1000>;
				interrupts = <0x0 0x74 0x4>;
				clock-names = "enable", "i2c", "source";
				clock-frequency = <0x186a0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				status = "disabled";
				clocks = <0x5 0x14 0x1e 0x4>;
				phandle = <0x140>;
			};

			i2c@71600000 {
				compatible = "sprd,r8p0-i2c";
				reg = <0x0 0x71600000 0x0 0x1000>;
				interrupts = <0x0 0x75 0x4>;
				clock-names = "enable", "i2c", "source";
				clock-frequency = <0x186a0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				status = "disabled";
				clocks = <0x5 0x15 0x1f 0x4>;
				phandle = <0x141>;
			};

			spi@70a00000 {
				compatible = "sprd,spi-r4p0";
				reg = <0x0 0x70a00000 0x0 0x1000>;
				interrupts = <0x0 0x7 0x4>;
				clock-names = "enable", "spi", "source";
				sprd,dma-mode = <0x0>;
				sprd,rxtx-dma = <0xb 0xc>;
				dma-names = "rx_chn", "tx_chn";
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				status = "okay";
				clocks = <0x5 0x5 0x20 0x21>;
				phandle = <0x142>;
			};

			spi@70b00000 {
				compatible = "sprd,spi-r4p0";
				reg = <0x0 0x70b00000 0x0 0x1000>;
				interrupts = <0x0 0x8 0x4>;
				clock-names = "enable", "spi", "source";
				sprd,dma-mode = <0x0>;
				sprd,rxtx-dma = <0xd 0xe>;
				dma-names = "rx_chn", "tx_chn";
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				status = "disabled";
				clocks = <0x5 0x6 0x22 0x21>;
				phandle = <0x143>;
			};

			spi@70c00000 {
				compatible = "sprd,spi-r4p0";
				reg = <0x0 0x70c00000 0x0 0x1000>;
				interrupts = <0x0 0x9 0x4>;
				clock-names = "enable", "spi", "source";
				sprd,dma-mode = <0x0>;
				sprd,rxtx-dma = <0xf 0x10>;
				dma-names = "rx_chn", "tx_chn";
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				status = "disabled";
				clocks = <0x5 0x7 0x23 0x21>;
				phandle = <0x144>;
			};

			spi@71400000 {
				compatible = "sprd,spi-r4p0";
				reg = <0x0 0x71400000 0x0 0x1000>;
				interrupts = <0x0 0x13 0x4>;
				clock-names = "enable", "spi", "source";
				sprd,dma-mode = <0x0>;
				sprd,rxtx-dma = <0x1b 0x1c>;
				dma-names = "rx_chn", "tx_chn";
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				status = "disabled";
				clocks = <0x5 0x13 0x24 0x21>;
				phandle = <0x145>;
			};

			i2s@70d00000 {
				compatible = "sprd,i2s";
				reg = <0x0 0x70d00000 0x0 0x100000>;
				sprd,dai_name = "i2s_bt_sco0";
				sprd,hw_port = <0x0>;
				sprd,syscon-ap-apb = <0x25>;
				#sound-dai-cells = <0x0>;
				status = "okay";
				sprd,config_type = "pcm";
				sprd,slave_timeout = <0xf11>;
				sprd,_hw_port = <0x0>;
				sprd,fs = <0x1f40>;
				sprd,bus_type = <0x1>;
				sprd,rtx_mode = <0x3>;
				sprd,byte_per_chan = <0x1>;
				sprd,slave_mode = <0x0>;
				sprd,lsb = <0x0>;
				sprd,lrck = <0x0>;
				sprd,low_for_left = <0x1>;
				sprd,clk_inv = <0x0>;
				sprd,pcm_short_frame = <0x1>;
				sprd,pcm_slot = <0x1>;
				sprd,pcm_cycle = <0x1>;
				sprd,tx_watermark = <0xc>;
				sprd,rx_watermark = <0x14>;
				phandle = <0x10c>;
			};
		};

		ap-ahb {
			compatible = "simple-bus";
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			ranges;

			dma-controller@20100000 {
				compatible = "sprd,ap-dma-v4.0";
				reg = <0x0 0x20100000 0x0 0x4000>;
				interrupts = <0x0 0x32 0x4>;
				#dma-cells = <0x1>;
				#dma-channels = <0x1c>;
				sprd,full-type-offset = <0x0>;
				sprd,syscon-dma-glb = <0x26>;
				clock-names = "enable";
				clocks = <0x27 0x5>;
				phandle = <0xdf>;
			};

			sdio@20600000 {
				compatible = "sprd,sdhc-r11";
				reg = <0x0 0x20600000 0x0 0x1000>;
				interrupts = <0x0 0x3c 0x4>;
				status = "okay";
				clock-names = "sdio_clk", "sdio_clk_source", "sdio_ahb_enable";
				clocks = <0x28 0x29 0x27 0xb>;
				sprd,hs400es-dly = <0x55 0x7f 0x38 0x38>;
				sprd,hs400-dly = <0x55 0xd3 0x35 0x35>;
				sprd,hs200-dly = <0x7f 0xcd 0xcd 0xcd>;
				sprd,ddr52-dly = <0x32 0x23 0x18 0x18>;
				vmmc-supply = <0x2a>;
				voltage-ranges = <0xbb8 0xbb8>;
				bus-width = <0x8>;
				non-removable;
				cap-mmc-hw-reset;
				mmc-hs400-enhanced-strobe;
				mmc-hs400-1_8v;
				mmc-hs200-1_8v;
				mmc-ddr-1_8v;
				sprd,name = "sdio_emmc";
				sprd,sdio-adma;
				no-sdio;
				no-sd;
				phandle = <0x146>;
			};

			sdio@20300000 {
				compatible = "sprd,sdhc-r11";
				reg = <0x0 0x20300000 0x0 0x1000>;
				interrupts = <0x0 0x39 0x4>;
				status = "okay";
				clock-names = "sdio_clk", "sdio_clk_source", "sdio_ahb_enable";
				clocks = <0x2b 0x29 0x27 0x8>;
				sprd,sdr104-dly = <0x7f 0xd1 0xd1 0xd1>;
				sprd,sdr50-dly = <0x7f 0xff 0xff 0xff>;
				vmmc-supply = <0x2c>;
				vqmmc-supply = <0x2d>;
				voltage-ranges = <0xbb8 0xbb8>;
				bus-width = <0x4>;
				sd-uhs-sdr104;
				sd-uhs-sdr50;
				sprd,name = "sdio_sd";
				sprd,sdio-adma;
				no-sdio;
				no-mmc;
				cd-gpios = <0x2e 0x9 0x0>;
				phandle = <0x147>;
			};

			sdio@20400000 {
				compatible = "sprd,sdhc-r11";
				reg = <0x0 0x20400000 0x0 0x1000>;
				interrupts = <0x0 0x3a 0x4>;
				status = "okay";
				clock-names = "sdio_clk", "sdio_clk_source", "sdio_ahb_enable";
				clocks = <0x2f 0x30 0x27 0x9>;
				voltage-ranges = <0xb54 0xc80>;
				bus-width = <0x4>;
				sprd,name = "sdio_wifi";
				no-sd;
				no-mmc;
				phandle = <0x148>;
			};

			sdio@20500000 {
				compatible = "sprd,sdhc-r11";
				reg = <0x0 0x20500000 0x0 0x1000>;
				interrupts = <0x0 0x3b 0x4>;
				status = "disabled";
				phandle = <0x149>;
			};

			usb@20200000 {
				compatible = "sprd,usb";
				reg = <0x0 0x20200000 0x0 0x2000>;
				interrupts = <0x0 0x37 0x4>;
				interrupt-names = "mc";
				clocks = <0x27 0x4>;
				clock-names = "core_clk";
				phy-type = "usb20_sprd_phy";
				usb-phy = <0x31>;
				phy-names = "usb";
				dr-mode = "peripheral";
				sprd,cable-detection-method = "typec";
				sprd,vbus-gpios = <0x1d 0x0 0x0>;
				phandle = <0x14a>;
			};

			hsphy@20e00000 {
				compatible = "sprd,usb-phy";
				reg = <0x0 0x20e00000 0x0 0x3030>;
				reg-names = "phy_glb_regs";
				sprd,syscon-enable = <0x32>;
				sprd,syscon-apahb = <0x26>;
				sprd,syscon-anag4 = <0x33>;
				sprd,vdd-voltage = <0x325aa0>;
				#phy-cells = <0x0>;
				vdd-supply = <0x34>;
				phandle = <0x31>;
			};
		};

		aon {
			compatible = "simple-bus";
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			ranges;

			timer@40050000 {
				compatible = "sprd,bcevt-r4p0";
				reg = <0x0 0x40050000 0x0 0x14>;
				interrupts = <0x0 0x1b 0x4>;
				clock-frequency = <0x8000>;
				phandle = <0x14b>;
			};

			timer@40050020 {
				compatible = "sprd,persistent-clock";
				reg = <0x0 0x40050020 0x0 0x14>;
				interrupts = <0x0 0x1c 0x4>;
				clock-frequency = <0x8000>;
				phandle = <0x14c>;
			};

			hwspinlock@40060000 {
				compatible = "sprd,hwspinlock-r3p0";
				reg = <0x0 0x40060000 0x0 0x1000>;
				#hwlock-cells = <0x1>;
				hwlocks-base = <0x0>;
				hwlocks-num = <0x20>;
				clock-names = "enable";
				clocks = <0x35 0x16>;
				sprd,axi-id;
				phandle = <0x2>;
			};

			audio-codec@40000000 {
				compatible = "sprd,sharkl2-audio-codec";
				reg = <0x0 0x40000000 0x0 0x2000>;
				interrupts = <0x0 0x14 0x0>;
				sprd,syscon-aon-apb = <0x32>;
				sprd,anlg-phy-g-syscon = <0x36>;
				phandle = <0x52>;
			};

			vbc@40020000 {
				compatible = "sprd,vbc-r1p0v3";
				#sound-dai-cells = <0x1>;
				reg = <0x0 0x40020000 0x0 0x10000>;
				sprd,clk-stable = <0x402d0060 0x4>;
				sprd,syscon-aon-apb = <0x32>;
				sprd,syscon-pmu-apb = <0x37>;
				sprd,dynamic-eq-support = <0x0>;
				sprd,vbc-iis-lr-invert = <0x0 0x1 0x1>;
				sprd,vbc-use-dma-type = <0x0 0x0 0x0 0x0>;
				sprd,vbc-use-ad01-only = <0x1>;
				sprd,iis_bt_fm_loop = <0x3 0x4>;
				pinctrl-names = "vbc_iis1_0", "ap_iis0_0", "ap_iis1_0", "tgdsp_iis0_0", "tgdsp_iis1_0", "pubcp_iis0_0", "vbc_iis1_3", "ap_iis0_3", "tgdsp_iis0_3", "tgdsp_iis1_3", "pubcp_iis0_3", "wcn_iis0_3", "vbc_iis1_4", "ap_iis0_4", "tgdsp_iis0_4", "tgdsp_iis1_4", "pubcp_iis0_4", "wcn_iis0_4", "iis_bt_fm_loop_3_4_enable", "iis_bt_fm_loop_3_4_disable";
				pinctrl-0 = <0x38>;
				pinctrl-1 = <0x39>;
				pinctrl-2 = <0x3a>;
				pinctrl-3 = <0x3b>;
				pinctrl-4 = <0x3c>;
				pinctrl-5 = <0x3d>;
				pinctrl-6 = <0x3e>;
				pinctrl-7 = <0x3f>;
				pinctrl-8 = <0x40>;
				pinctrl-9 = <0x41>;
				pinctrl-10 = <0x42>;
				pinctrl-11 = <0x43>;
				pinctrl-12 = <0x44>;
				pinctrl-13 = <0x45>;
				pinctrl-14 = <0x46>;
				pinctrl-15 = <0x47>;
				pinctrl-16 = <0x48>;
				pinctrl-17 = <0x49>;
				pinctrl-18 = <0x4a>;
				pinctrl-19 = <0x4b>;
				phandle = <0x108>;
			};

			i2c@40080000 {
				compatible = "sprd,r9p0-i2c";
				reg = <0x0 0x40080000 0x0 0x1000>;
				interrupts = <0x0 0x22 0x4>;
				clock-names = "enable", "i2c", "source", "clk_hw_i2c";
				clock-frequency = <0x61a80>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				status = "okay";
				phandle = <0x14d>;

				regulator@60 {
					compatible = "fcs,fan53555";
					reg = <0x60>;
					regulator-name = "fan53555";
					regulator-min-microvolt = <0x93378>;
					regulator-max-microvolt = <0x1587b8>;
					regulator-ramp-delay = <0xfa00>;
					regulator-always-on;
					fcs,suspend-voltage-selector = <0x1>;
					phandle = <0xe0>;
				};

				cpufreqhw@61 {
					compatible = "sprd,cpufreqhw-regulator-sharkl3";
					reg = <0x61>;
				};
			};

			dma-controller@40100000 {
				compatible = "sprd,aon-dma-v2.0";
				reg = <0x0 0x40100000 0x0 0x4000>;
				#dma-cells = <0x1>;
				#dma-channels = <0x9>;
				sprd,full-type-offset = <0x0>;
				sprd,syscon-dma-glb = <0x32>;
				clock-names = "enable";
				clocks = <0x4c 0x16>;
				phandle = <0xdd>;
			};

			gpio-controller@40210000 {
				compatible = "sprd,ap-eic";
				reg = <0x0 0x40210000 0x0 0x80 0x0 0x40370000 0x0 0x80>;
				gpio-controller;
				#gpio-cells = <0x2>;
				sprd,gpiobase = <0x120>;
				sprd,ngpios = <0x20>;
				interrupt-controller;
				#interrupt-cells = <0x2>;
				interrupts = <0x0 0x25 0x4>;
				phandle = <0x14e>;
			};

			gpio-controller@402100a0 {
				compatible = "sprd,ap-eic-async";
				reg = <0x0 0x402100a0 0x0 0x40 0x0 0x403700a0 0x0 0x40>;
				gpio-controller;
				#gpio-cells = <0x2>;
				sprd,gpiobase = <0x150>;
				sprd,ngpios = <0x20>;
				interrupt-controller;
				#interrupt-cells = <0x2>;
				interrupts = <0x0 0x25 0x4>;
				phandle = <0x2e>;
			};

			efuse@40240000 {
				compatible = "sprd,ap_r6p0_efuse";
				sprd,syscon-enable = <0x32>;
				reg = <0x0 0x40240000 0x0 0x10000>;
				clock-names = "enable";
				clocks = <0x35 0xd>;
				sprd,uid-start = <0x5f 0x0>;
				sprd,uid-end = <0x5e 0x0>;
				sprd,block-start = <0x24>;
				sprd,block-num = <0xa>;
				sprd,block-width = <0x20>;
				hwlocks = <0x2 0x8>;
				hwlock-names = "ap_efuse";
				phandle = <0x14f>;
			};

			pwm@40260020 {
				#pwm-cells = <0x2>;
				compatible = "sprd,pwm-r3p0";
				reg = <0x0 0x40260020 0x0 0x1000>;
				status = "okay";
				clock-names = "sprd_pwm_clk_parent", "clk_pwm";
				clocks = <0x4 0x4d>;
				phandle = <0x150>;
			};

			pinctrl@402a0000 {
				compatible = "sprd,sharkl3-pinctrl";
				reg = <0x0 0x402a0000 0x0 0x10000>;
				pinctrl-names = "pins-shutdown";
				pinctrl-0 = <0x4e>;
				phandle = <0x151>;

				poc {
					pins = <0xbb00000 0x30 0xba00000 0x30 0xb900000 0x30 0xb800000 0x30 0xb700000 0x30 0xb600000 0x30>;
					phandle = <0x4e>;
				};

				iismtx-inf0-8 {
					pins = <0x1710043 0x8>;
					phandle = <0x38>;
				};

				iismtx-inf0-0 {
					pins = <0x1710043 0x0>;
					phandle = <0x39>;
				};

				iismtx-inf0-1 {
					pins = <0x1710043 0x1>;
					phandle = <0x3a>;
				};

				iismtx-inf0-4 {
					pins = <0x1710043 0x4>;
					phandle = <0x3b>;
				};

				iismtx-inf0-5 {
					pins = <0x1710043 0x5>;
					phandle = <0x3c>;
				};

				iismtx-inf0-3 {
					pins = <0x1710043 0x3>;
					phandle = <0x3d>;
				};

				iismtx-inf3-8 {
					pins = <0x1110f43 0x8>;
					phandle = <0x3e>;
				};

				iismtx-inf3-0 {
					pins = <0x1110f43 0x0>;
					phandle = <0x3f>;
				};

				iismtx-inf3-4 {
					pins = <0x1110f43 0x4>;
					phandle = <0x40>;
				};

				iismtx-inf3-5 {
					pins = <0x1110f43 0x5>;
					phandle = <0x41>;
				};

				iismtx-inf3-3 {
					pins = <0x1110f43 0x3>;
					phandle = <0x42>;
				};

				iismtx-inf3-11 {
					pins = <0x1110f43 0xb>;
					phandle = <0x43>;
				};

				iismtx-inf4-8 {
					pins = <0x1011343 0x8>;
					phandle = <0x44>;
				};

				iismtx-inf4-0 {
					pins = <0x1011343 0x0>;
					phandle = <0x45>;
				};

				iismtx-inf4-4 {
					pins = <0x1011343 0x4>;
					phandle = <0x46>;
				};

				iismtx-inf4-5 {
					pins = <0x1011343 0x5>;
					phandle = <0x47>;
				};

				iismtx-inf4-3 {
					pins = <0x1011343 0x3>;
					phandle = <0x48>;
				};

				iismtx-inf4-11 {
					pins = <0x1011343 0xb>;
					phandle = <0x49>;
				};

				iismtx-inf3-inf4-loop-1 {
					pins = <0xf11713 0x1>;
					phandle = <0x4a>;
				};

				iismtx-inf3-inf4-loop-0 {
					pins = <0xf11713 0x0>;
					phandle = <0x4b>;
				};
			};

			disp-power-domain@402b0058 {
				compatible = "sprd,sharkl3-disp-domain";
				reg = <0x0 0x402b0058 0x0 0x20>;
				#power-domain-cells = <0x0>;
				phandle = <0x5a>;
			};

			gpio-controller@402c0000 {
				compatible = "sprd,gpio-plus";
				reg = <0x0 0x402c0000 0x0 0x1000>;
				gpio-controller;
				#gpio-cells = <0x2>;
				sprd,gpiobase = <0x0>;
				sprd,ngpios = <0x100>;
				interrupt-controller;
				#interrupt-cells = <0x2>;
				interrupts = <0x0 0x82 0x4>;
				phandle = <0x14>;
			};

			gpu-thm@402f0000 {
				compatible = "sprd,r2p0-thm";
				sprd,syscon-enable = <0x32>;
				reg = <0x0 0x402f0000 0x0 0x10000>;
				clock-names = "enable";
				clocks = <0x4c 0x1>;
				#thermal-sensor-cells = <0x1>;
				power-down = <0x0>;
				otp-temp = <0x1d4c0>;
				algor_ver = <0x2>;
				cal_k = <0x387>;
				cal_b = <0x1167a>;
				cal_efuse_blk = <0x2c>;
				cal_efuse_bit = <0x9>;
				ratio_off_bit = <0x2>;
				ratio_sign_bit = <0x1>;
				phandle = <0x111>;
			};

			cpufreqhw@40300000 {
				compatible = "sprd,sharkl3-cpufreqhw";
				sprd,syscon-enable = <0x32>;
				sprd,anlg-phy-g4-ctrl = <0x33>;
				reg = <0x0 0x40300000 0x0 0x1000>;
				interrupts = <0x0 0x79 0x4>;
				sprd,vtune-step-fast-core00 = <0x0>;
				sprd,vtune-step-val-core00 = <0x8>;
				sprd,vtune-step-fast-core01 = <0x0>;
				sprd,vtune-step-val-core01 = <0x3ff>;
				sprd,vtune-vld-bit-core01 = <0x3f>;
				sprd,vtune-vld-bit-core00 = <0x3ff>;
				sprd,chnl-in-i2c = <0x0>;
				sprd,chnl-core-map = <0x1>;
				sprd,chnl0-dcdc-index = <0x2>;
				sprd,chnl1-dcdc-index = <0x0>;
				sprd,chnl2-dcdc-index = <0x0>;
				sprd,hold-val-core00 = <0x32>;
				sprd,pause-val-core00 = <0x5>;
				sprd,to-val-core00 = <0x320>;
				sprd,stable-val-core00 = <0x5>;
				sprd,hold-val-core01 = <0x19>;
				sprd,pause-val-core01 = <0x14>;
				sprd,to-val-core01 = <0x320>;
				sprd,stable-val-core01 = <0x19>;
				phandle = <0x152>;
			};

			watchdog@40310000 {
				compatible = "sprd,sharkl2-wdt";
				reg = <0x0 0x40310000 0x0 0x1000>;
				interrupts = <0x0 0x7c 0x4>;
				clock-names = "enable", "rtc_enable";
				sprd,wdt-enable = <0x32>;
				sprd,wdt-phandle = <0x4f>;
				clocks = <0x4c 0x8 0x50 0x9>;
				phandle = <0x153>;
			};

			djtag@40340000 {
				compatible = "sprd,djtag";
				reg = <0x0 0x40340000 0x0 0x1000 0x0 0x402e0000 0x0 0x10000>;
				reg-names = "djtag", "glb";
				clock-names = "enable", "tck";
				clocks = <0x4c 0x14 0x4c 0xb>;
				hwlocks = <0x2 0xa>;
				hwlock-names = "djtag";
				sprd,djtag-notck;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				phandle = <0x154>;

				aon-busmonitor@3 {
					compatible = "sprd,busmonitor";
					interrupts = <0x0 0x5c 0x4>;
					reg = <0x3>;
					sprd,bm-num = <0x7>;
					sprd,bm-name = "AP", "WTLCP", "PUBCP", "SP", "DMA", "EAXI", "WCN";
					sprd,bm-type = <0x1 0x1 0x1 0x1 0x1 0x1 0x1>;
					sprd,bm-dap = <0x0 0x2 0x1 0x3 0x4 0x5 0x9>;
					sprd,bm-config = <0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1>;
					sprd,bm-id = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
					sprd,bm-ranges = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
				};

				apcpu-busmonitor@7 {
					compatible = "sprd,busmonitor";
					interrupts = <0x0 0x57 0x4>;
					reg = <0x7>;
					sprd,bm-num = <0x2>;
					sprd,bm-name = "ACE", "AP";
					sprd,bm-type = <0x1 0x1>;
					sprd,bm-dap = <0x1 0x2>;
					sprd,bm-config = <0x0 0x1 0x1 0x0 0x1 0x1>;
					sprd,bm-id = <0x0 0x0 0x0 0x0 0x0 0x0>;
					sprd,bm-ranges = <0x0 0x0 0x0 0x0>;
				};
			};

			cpu-thm@40390000 {
				compatible = "sprd,r2p0-thm";
				sprd,syscon-enable = <0x32>;
				reg = <0x0 0x40390000 0x0 0x10000>;
				clock-names = "enable";
				clocks = <0x4c 0x1>;
				#thermal-sensor-cells = <0x1>;
				power-down = <0x0>;
				otp-temp = <0x1d4c0>;
				algor_ver = <0x1>;
				cal_k = <0x387>;
				cal_b = <0x1167a>;
				cal_efuse_blk = <0x2c>;
				cal_efuse_bit = <0x18>;
				ratio_off_bit = <0x11>;
				ratio_sign_bit = <0x10>;
				phandle = <0x10d>;
			};

			spi@41800000 {
				compatible = "sprd,r4p0-adi";
				reg = <0x0 0x41800000 0x0 0x200000>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				sprd,hw-channels = <0x21 0x8c20 0x23 0x8cc4 0x24 0x8cd0 0x13 0x8c44 0x14 0x8c44 0x15 0x8c44 0x16 0x8c44>;
				phandle = <0x155>;

				pmic@0 {
					compatible = "sprd,sc2721";
					reg = <0x0>;
					spi-max-frequency = <0x18cba80>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					interrupt-controller;
					#interrupt-cells = <0x2>;
					interrupts = <0x0 0x26 0x4>;
					sprd,pmic_intc_base = <0xc0>;
					sprd,pmic_intc_irqmax = <0x10>;
					phandle = <0x51>;

					timer@00 {
						compatible = "sprd,sc2721-chg-timer";
						reg = <0x0>;
						interrupt-parent = <0x51>;
						interrupts = <0x7 0x4>;
						phandle = <0x156>;
					};

					watchdog@40 {
						compatible = "sprd,sc2721-wdt";
						reg = <0x40>;
						phandle = <0x4f>;
					};

					watchdog@80 {
						compatible = "sprd,sc2721-chg-wdt";
						reg = <0x80>;
						status = "disabled";
						phandle = <0x157>;
					};

					bltc-rgb@180 {
						compatible = "sprd,sc2721-bltc-rgb";
						reg = <0x180>;
						status = "okay";
						phandle = <0x158>;
					};

					rtc@200 {
						compatible = "sprd,sc2721-rtc";
						interrupt-parent = <0x51>;
						interrupts = <0x1 0x4>;
						reg = <0x200>;
						phandle = <0x159>;
					};

					gpio-controller@280 {
						compatible = "sprd,sc2721-eic";
						reg = <0x280>;
						interrupts = <0x4 0x4>;
						interrupt-parent = <0x51>;
						gpio-controller;
						#gpio-cells = <0x2>;
						sprd,gpiobase = <0x140>;
						sprd,ngpios = <0x10>;
						interrupt-controller;
						#interrupt-cells = <0x2>;
						phandle = <0x1d>;
					};

					kpled@2ac {
						compatible = "sprd,sc2721-kpled";
						brightness_max = <0xff>;
						brightness_min = <0x0>;
						run_mode = <0x1>;
						reg = <0x2ac 0x2b0>;
						status = "disabled";
						phandle = <0x15a>;
					};

					efuse@300 {
						compatible = "sprd,sc2721-efuse";
						reg = <0x300>;
						sprd,block-num = <0x20>;
						sprd,block-width = <0x10>;
						hwlocks = <0x2 0xc>;
						hwlock-names = "pmic_efuse";
						phandle = <0x15b>;
					};

					typec@380 {
						compatible = "sprd,typec";
						interrupt-parent = <0x51>;
						interrupts = <0xa 0x4>;
						reg = <0x380>;
						mode = <0x2>;
						tsleep = <0x0>;
						ext-ldo-sw = <0x0>;
						status = "okay";
						phandle = <0x15c>;
					};

					adc@400 {
						compatible = "sprd,sc2721-adc";
						reg = <0x400>;
						#io-channel-cells = <0x1>;
						hwlocks = <0x2 0x4>;
						hwlock-names = "pmic_adc";
						phandle = <0x105>;
					};

					audio-codec@700 {
						compatible = "sprd,sc2721-audio-codec";
						#sound-dai-cells = <0x1>;
						reg = <0x700>;
						interrupts = <0x6 0x0>;
						sprd,syscon-pmu-apb = <0x37>;
						status = "okay";
						digital-codec = <0x52>;
						phandle = <0x109>;
					};

					power-controller@810 {
						compatible = "sprd,sc2721-regulator";
						reg = <0xc28 0xcd4 0xd00 0xd1c 0xd20 0xd3c>;

						regulators {
							#address-cells = <0x1>;
							#size-cells = <0x0>;

							dcdc@0 {
								reg = <0x0>;
								regulator-name = "vddcpu";
								sprd,default-microvolt = <0xdbba0>;
								sprd,step-microvolt = <0xc35>;
								regulator-min-microvolt = <0x61a80>;
								regulator-max-microvolt = <0x1e74e0>;
								regulator-microvolt-offset = <0x0>;
								sprd,hide-offset = <0x3e8>;
								sprd,default-on;
								phandle = <0xe5>;
							};

							dcdc@1 {
								reg = <0x1>;
								regulator-name = "vddcore";
								sprd,default-microvolt = <0xdbba0>;
								sprd,step-microvolt = <0xc35>;
								regulator-min-microvolt = <0x61a80>;
								regulator-max-microvolt = <0x1e74e0>;
								regulator-microvolt-offset = <0x0>;
								sprd,hide-offset = <0x3e8>;
								sprd,default-on;
								phandle = <0x15d>;
							};

							dcdc@2 {
								reg = <0x2>;
								regulator-name = "vddmem";
								sprd,default-microvolt = <0x155cc0>;
								sprd,step-microvolt = <0xc35>;
								regulator-min-microvolt = <0x61a80>;
								regulator-max-microvolt = <0x1e74e0>;
								regulator-microvolt-offset = <0x0>;
								sprd,hide-offset = <0x3e8>;
								sprd,default-on;
								phandle = <0x15e>;
							};

							dcdc@3 {
								reg = <0x3>;
								regulator-name = "vddgen";
								sprd,default-microvolt = <0x1c3a90>;
								sprd,step-microvolt = <0xc35>;
								regulator-min-microvolt = <0x927c0>;
								regulator-max-microvolt = <0x387520>;
								regulator-microvolt-offset = <0x0>;
								sprd,hide-offset = <0x3e8>;
								sprd,default-on;
								phandle = <0x15f>;
							};

							dcdc@4 {
								reg = <0x4>;
								regulator-name = "vddwpa";
								sprd,default-microvolt = <0xf4240>;
								sprd,step-microvolt = <0xc35>;
								regulator-min-microvolt = <0x927c0>;
								regulator-max-microvolt = <0x36dee0>;
								regulator-microvolt-offset = <0x0>;
								sprd,hide-offset = <0x3e8>;
								phandle = <0x160>;
							};

							ldo@5 {
								reg = <0x5>;
								regulator-name = "vddcama";
								sprd,default-microvolt = <0x2ab980>;
								sprd,step-microvolt = <0x2710>;
								regulator-min-microvolt = <0x124f80>;
								regulator-max-microvolt = <0x393870>;
								regulator-microvolt-offset = <0x0>;
								sprd,hide-offset = <0x3e8>;
								phandle = <0x11>;
							};

							ldo@6 {
								reg = <0x6>;
								regulator-name = "vddcammot";
								sprd,default-microvolt = <0x2ab980>;
								sprd,step-microvolt = <0x2710>;
								regulator-min-microvolt = <0x124f80>;
								regulator-max-microvolt = <0x393870>;
								regulator-microvolt-offset = <0x0>;
								sprd,hide-offset = <0x3e8>;
								phandle = <0x13>;
							};

							ldo@7 {
								reg = <0x7>;
								regulator-name = "vddsim0";
								sprd,default-microvolt = <0x1b7740>;
								sprd,step-microvolt = <0x2710>;
								regulator-min-microvolt = <0x124f80>;
								regulator-max-microvolt = <0x23c3460>;
								regulator-microvolt-offset = <0x0>;
								sprd,hide-offset = <0x3e8>;
								status = "disabled";
								phandle = <0x161>;
							};

							ldo@8 {
								reg = <0x8>;
								regulator-name = "vddsim1";
								sprd,default-microvolt = <0x1b7740>;
								sprd,step-microvolt = <0x2710>;
								regulator-min-microvolt = <0x124f80>;
								regulator-max-microvolt = <0x393870>;
								regulator-microvolt-offset = <0x0>;
								sprd,hide-offset = <0x3e8>;
								status = "disabled";
								phandle = <0x162>;
							};

							ldo@9 {
								reg = <0x9>;
								regulator-name = "vddsim2";
								sprd,default-microvolt = <0x1b7740>;
								sprd,step-microvolt = <0x2710>;
								regulator-min-microvolt = <0x124f80>;
								regulator-max-microvolt = <0x393870>;
								regulator-microvolt-offset = <0x0>;
								sprd,hide-offset = <0x3e8>;
								phandle = <0x163>;
							};

							ldo@10 {
								reg = <0xa>;
								regulator-name = "vddemmccore";
								sprd,default-microvolt = <0x2dc6c0>;
								sprd,step-microvolt = <0x2710>;
								regulator-min-microvolt = <0x124f80>;
								regulator-max-microvolt = <0x393870>;
								regulator-microvolt-offset = <0x0>;
								sprd,default-on;
								sprd,hide-offset = <0x3e8>;
								phandle = <0x2a>;
							};

							ldo@11 {
								reg = <0xb>;
								regulator-name = "vddsdcore";
								sprd,default-microvolt = <0x2dc6c0>;
								sprd,step-microvolt = <0x2710>;
								regulator-min-microvolt = <0x124f80>;
								regulator-max-microvolt = <0x393870>;
								regulator-microvolt-offset = <0x0>;
								sprd,default-on;
								sprd,hide-offset = <0x3e8>;
								phandle = <0x2c>;
							};

							ldo@12 {
								reg = <0xc>;
								regulator-name = "vddsdio";
								sprd,default-microvolt = <0x2dc6c0>;
								sprd,step-microvolt = <0x2710>;
								regulator-min-microvolt = <0x124f80>;
								regulator-max-microvolt = <0x393870>;
								regulator-microvolt-offset = <0x0>;
								sprd,default-on;
								sprd,hide-offset = <0x3e8>;
								phandle = <0x2d>;
							};

							ldo@13 {
								reg = <0xd>;
								regulator-name = "vdd28";
								sprd,default-microvolt = <0x2ab980>;
								sprd,step-microvolt = <0x2710>;
								regulator-min-microvolt = <0x124f80>;
								regulator-max-microvolt = <0x393870>;
								regulator-microvolt-offset = <0x0>;
								sprd,default-on;
								sprd,hide-offset = <0x3e8>;
								phandle = <0x164>;
							};

							ldo@14 {
								reg = <0xe>;
								regulator-name = "vddwifipa";
								sprd,default-microvolt = <0x325aa0>;
								sprd,step-microvolt = <0x2710>;
								regulator-min-microvolt = <0x124f80>;
								regulator-max-microvolt = <0x393870>;
								regulator-microvolt-offset = <0x0>;
								sprd,hide-offset = <0x3e8>;
								phandle = <0x121>;
							};

							ldo@15 {
								reg = <0xf>;
								regulator-name = "vdddcxo";
								sprd,default-microvolt = <0x1b7740>;
								sprd,step-microvolt = <0x2710>;
								regulator-min-microvolt = <0x124f80>;
								regulator-max-microvolt = <0x393870>;
								regulator-microvolt-offset = <0x0>;
								sprd,default-on;
								sprd,hide-offset = <0x3e8>;
								phandle = <0x165>;
							};

							ldo@16 {
								reg = <0x10>;
								regulator-name = "vddusb33";
								sprd,default-microvolt = <0x325aa0>;
								sprd,step-microvolt = <0x2710>;
								regulator-min-microvolt = <0x124f80>;
								regulator-max-microvolt = <0x393870>;
								regulator-microvolt-offset = <0x0>;
								sprd,default-on;
								sprd,hide-offset = <0x3e8>;
								phandle = <0x34>;
							};

							ldo@17 {
								reg = <0x11>;
								regulator-name = "vddcamd";
								sprd,default-microvolt = <0x10c8e0>;
								sprd,step-microvolt = <0x186a>;
								regulator-min-microvolt = <0xf4240>;
								regulator-max-microvolt = <0x16e360>;
								regulator-microvolt-offset = <0x0>;
								sprd,hide-offset = <0x3e8>;
								phandle = <0x12>;
							};

							ldo@18 {
								reg = <0x12>;
								regulator-name = "vddcon";
								sprd,default-microvolt = <0x186a00>;
								sprd,step-microvolt = <0x186a>;
								regulator-min-microvolt = <0x10c8e0>;
								regulator-max-microvolt = <0x186a00>;
								regulator-microvolt-offset = <0x0>;
								sprd,hide-offset = <0x3e8>;
								phandle = <0x120>;
							};

							ldo@19 {
								reg = <0x13>;
								regulator-name = "vddcamio";
								sprd,default-microvolt = <0x1b7740>;
								sprd,step-microvolt = <0x186a>;
								regulator-min-microvolt = <0x10c8e0>;
								regulator-max-microvolt = <0x1cfde0>;
								regulator-microvolt-offset = <0x0>;
								sprd,hide-offset = <0x3e8>;
								sprd,default-on;
								phandle = <0x10>;
							};

							ldo@20 {
								reg = <0x14>;
								regulator-name = "vdd18";
								sprd,default-microvolt = <0x1b7740>;
								sprd,step-microvolt = <0x186a>;
								regulator-min-microvolt = <0x10c8e0>;
								regulator-max-microvolt = <0x1cfde0>;
								regulator-microvolt-offset = <0x0>;
								sprd,hide-offset = <0x3e8>;
								sprd,default-on;
								phandle = <0x166>;
							};

							ldo@21 {
								reg = <0x15>;
								regulator-name = "vddrf18";
								sprd,default-microvolt = <0x1b7740>;
								sprd,step-microvolt = <0x186a>;
								regulator-min-microvolt = <0x10c8e0>;
								regulator-max-microvolt = <0x1cfde0>;
								regulator-microvolt-offset = <0x0>;
								sprd,default-on;
								sprd,hide-offset = <0x3e8>;
								phandle = <0x167>;
							};

							ldo@22 {
								reg = <0x16>;
								regulator-name = "vddrf15";
								sprd,default-microvolt = <0x1312d0>;
								sprd,step-microvolt = <0x186a>;
								regulator-min-microvolt = <0x10c8e0>;
								regulator-max-microvolt = <0x155cc0>;
								regulator-microvolt-offset = <0x0>;
								sprd,hide-offset = <0x3e8>;
								phandle = <0x168>;
							};

							ldo@23 {
								reg = <0x17>;
								regulator-name = "vddldomem";
								sprd,default-microvolt = <0x1312d0>;
								sprd,step-microvolt = <0x186a>;
								regulator-min-microvolt = <0x10c8e0>;
								regulator-max-microvolt = <0x155cc0>;
								regulator-microvolt-offset = <0x0>;
								sprd,hide-offset = <0x3e8>;
								sprd,default-on;
								phandle = <0x169>;
							};

							ldo@24 {
								reg = <0x18>;
								regulator-name = "vddkpled";
								sprd,default-microvolt = <0x325aa0>;
								sprd,step-microvolt = <0x2710>;
								regulator-min-microvolt = <0x124f80>;
								regulator-max-microvolt = <0x325aa0>;
								regulator-microvolt-offset = <0x0>;
								sprd,hide-offset = <0x3e8>;
								status = "disabled";
								phandle = <0x16a>;
							};
						};
					};

					fast-charger@900 {
						compatible = "sprd,sc2721-fchg";
						reg = <0x900>;
						interrupt-parent = <0x51>;
						interrupts = <0x5 0x4>;
						status = "disabled";
						phandle = <0x16b>;
					};

					fgu@a00 {
						compatible = "sprd,sc2721-fgu";
						reg = <0xa00>;
						interrupt-parent = <0x51>;
						interrupts = <0x3 0x4>;
						ocv-type = <0x1>;
						phandle = <0x16c>;
					};

					global@c00 {
						compatible = "sprd,pmic-glb";
						reg = <0xc00>;
						phandle = <0x16d>;
					};

					vibrator@eb4 {
						compatible = "sprd,sc2721-vibrator";
						reg = <0xeb4>;
						phandle = <0x16e>;
					};

					charger@ec0 {
						compatible = "sprd,sc2721-charger";
						reg = <0xec0>;
						chg-cv-gpios = <0x1d 0x4 0x0>;
						chg-ovi-gpios = <0x1d 0x6 0x0>;
						status = "disabled";
						phandle = <0x16f>;
					};

					power@efc {
						compatible = "sprd,sc2721-poweroff";
						reg = <0xefc>;
						phandle = <0x170>;
					};

					reset@f1c {
						compatible = "sprd,sc2721-7sreset";
						reg = <0xf1c 0xeec>;
						phandle = <0x171>;
					};
				};
			};

			modem-dbg-log@1000C000 {
				compatible = "sprd,dbg-log-r4p2";
				reg = <0x0 0x1000c000 0x0 0x4000>;
				sprd,syscon-aon-apb = <0x32>;
				sprd,syscon-dsi-apb = <0x53>;
				sprd,syscon-pll-apb = <0x54>;
				sprd,ch_num = <0x6>;
				sprd,ch_str = "TRAINING", "WTL", "MDAR", "TPIU", "DBUS", "WCN";
				sprd,ch_sel = <0xf 0x1 0x0 0x2 0x3 0x4>;
				sprd,dcfix = <0x1>;
				sprd,mm = <0x1>;
				status = "okay";
				clock-names = "serdes_eb", "src0", "src1", "src2";
				clocks = <0x55 0x1b 0x56 0x57 0x58>;
				sprd,div1_map = <0x12 0x1 0xa>;
				phandle = <0x172>;
			};
		};

		mm {
			compatible = "simple-bus";
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			ranges;

			dispc@63000000 {
				compatible = "sprd,display-controller";
				reg = <0x0 0x63000000 0x0 0x1000>;
				interrupts = <0x0 0x2e 0x4>;
				iommus = <0x59>;
				power-domains = <0x5a>;
				status = "okay";
				sprd,ip = "dpu-r2p0";
				sprd,soc = "sharkl3";
				sprd,syscon-aon-apb = <0x32>;
				clock-names = "clk_src_128m", "clk_src_153m6", "clk_src_192m", "clk_src_256m", "clk_src_384m", "clk_dpu_core", "clk_dpu_dpi", "clk_aon_apb_disp_eb";
				clocks = <0x5b 0x5c 0x21 0x5d 0x5e 0x5f 0x60 0x61 0x2>;
				phandle = <0x119>;

				port {

					endpoint@0 {
						remote-endpoint = <0x62>;
						phandle = <0x6d>;
					};
				};
			};

			gsp@63000000 {
				compatible = "sprd,gsp-core";
				reg = <0x0 0x63000000 0x0 0x2000>;
				core-id = <0x0>;
				kcfg-num = <0x10>;
				interrupts = <0x0 0x33 0x4>;
				iommus = <0x59>;
				clock-names = "clk_dpu_core_src", "clk_dpu_core", "clk_aon_apb_disp_eb";
				clocks = <0x5e 0x5f 0x61 0x2>;
				phandle = <0x104>;
			};

			iommu@63000000 {
				compatible = "sprd,iommuexl3-dispc";
				reg = <0x0 0x63000000 0x0 0x800 0x0 0x63000800 0x0 0x80 0x0 0x30000000 0x0 0x10000000>;
				reg_name = "mmu_interrupt_reg", "mmu_reg", "iova pool";
				status = "okay";
				#iommu-cells = <0x0>;
				phandle = <0x59>;
			};

			video-codec@62200000 {
				compatible = "sprd,sharkl3-vsp";
				reg = <0x0 0x62200000 0x0 0xc000>;
				interrupts = <0x0 0x2b 0x4>;
				sprd,syscon-pmu-apb = <0x37>;
				sprd,syscon-aon-apb = <0x32>;
				sprd,syscon-mm-ahb = <0x63>;
				iommus = <0x64>;
				status = "okay";
				clock-names = "clk_mm_eb", "clk_ahb_gate_vsp_eb", "clk_vsp_ckg", "clk_axi_gate_vsp", "clk_vsp_ahb_mmu_eb", "clk_ahb_vsp", "clk_ahb_vsp_parent", "clk_emc_vsp", "clk_emc_vsp_parent", "clk_vsp";
				clocks = <0x4c 0xe 0x61 0xe 0x61 0x10 0x65 0x0 0x65 0x1 0x66 0x5c 0x67 0x68 0x69>;
				phandle = <0x173>;
			};

			iommu@62201000 {
				compatible = "sprd,iommuexl3-vsp";
				reg = <0x0 0x62201000 0x0 0xb000 0x0 0x62200000 0x0 0x80 0x0 0x20000000 0x0 0x10000000>;
				reg_name = "mmu_interrupt_reg", "mmu_reg", "iova pool";
				status = "okay";
				#iommu-cells = <0x0>;
				phandle = <0x64>;
			};

			jpeg-codec@62300000 {
				compatible = "sprd,sharkl3-jpg";
				reg = <0x0 0x62300000 0x0 0x8000>;
				interrupts = <0x0 0x2a 0x4>;
				sprd,syscon-pmu-apb = <0x37>;
				sprd,syscon-aon-apb = <0x32>;
				sprd,syscon-mm-ahb = <0x63>;
				iommus = <0x6a>;
				status = "okay";
				clock-names = "clk_mm_eb", "clk_aon_jpg_emc_eb", "clk_aon_jpg_eb", "clk_axi_gate_jpg", "clk_ahb_gate_jpg_eb", "clk_ahb_vsp", "clk_ahb_vsp_parent", "clk_emc_vsp", "clk_emc_vsp_parent", "clk_jpg";
				clocks = <0x4c 0xe 0x61 0xe 0x61 0x8 0x65 0x0 0x65 0x2 0x66 0x5c 0x67 0x68 0x6b>;
				phandle = <0x174>;
			};

			iommu@62300000 {
				compatible = "sprd,iommuexl3-jpg";
				reg = <0x0 0x62300000 0x0 0x300 0x0 0x62300300 0x0 0x400 0x0 0x70000000 0x0 0x10000000>;
				reg_name = "mmu_interrupt_reg", "mmu_reg", "iova pool";
				status = "okay";
				#iommu-cells = <0x0>;
				phandle = <0x6a>;
			};

			dsi@63100000 {
				compatible = "sprd,dsi-controller";
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				reg = <0x0 0x63100000 0x0 0x1000>;
				interrupts = <0x0 0x30 0x4 0x0 0x31 0x4>;
				power-domains = <0x5a>;
				status = "okay";
				sprd,ip = "sprd,dsi-ctrl-r1p0";
				sprd,soc = "sharkl3";
				sprd,syscon-aon-apb = <0x32>;
				clock-names = "clk_aon_apb_disp_eb";
				clocks = <0x61 0x2>;
				phandle = <0x175>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x6c>;
						phandle = <0x6f>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x6d>;
						phandle = <0x62>;
					};
				};
			};

			dphy@0 {
				compatible = "sprd,mipi-dsi-phy";
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				reg = <0x0 0x63100000 0x0 0x1000>;
				status = "okay";
				sprd,ip = "sprd,megacores-sharkle";
				sprd,soc = "sharkl3";
				sprd,syscon-aon-apb = <0x32>;
				phandle = <0x176>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x6e>;
						phandle = <0x118>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x6f>;
						phandle = <0x6c>;
					};
				};
			};

			mipi-csi-phy0 {
				compatible = "sprd,mipi-csi-phy";
				sprd,phyid = <0x0>;
				sprd,phyname = "2p2";
				status = "disabled";
				phandle = <0x177>;
			};

			mipi-csi-phy1 {
				compatible = "sprd,mipi-csi-phy";
				sprd,phyid = <0x1>;
				sprd,phyname = "4lane";
				status = "okay";
				sprd,csi = <0x70>;
				phandle = <0x178>;

				port {

					endpoint {
						remote-enpoint = <0x71>;
						phandle = <0x15>;
					};
				};
			};

			mipi-csi-phy2 {
				compatible = "sprd,mipi-csi-phy";
				sprd,phyid = <0x2>;
				sprd,phyname = "2lane";
				status = "okay";
				sprd,csi = <0x72>;
				phandle = <0x179>;

				port {

					endpoint {
						remote-enpoint = <0x73>;
						phandle = <0x17a>;
					};
				};
			};

			mipi-csi-phy0-s {
				compatible = "sprd,mipi-csi-phy";
				sprd,phyid = <0x3>;
				sprd,phyname = "2p2_m";
				status = "okay";
				sprd,csi = <0x72>;
				phandle = <0x17b>;

				port {

					endpoint {
						remote-enpoint = <0x73>;
						phandle = <0x19>;
					};
				};
			};

			mipi-csi-phy0-m {
				compatible = "sprd,mipi-csi-phy";
				sprd,phyid = <0x4>;
				sprd,phyname = "2p2_s";
				status = "okay";
				sprd,csi = <0x70>;
				phandle = <0x17c>;

				port {

					endpoint {
						remote-enpoint = <0x74>;
						phandle = <0x18>;
					};
				};
			};

			mipi-csi-phy0-m1 {
				compatible = "sprd,mipi-csi-phy";
				sprd,phyid = <0x4>;
				sprd,phyname = "2p2_s";
				status = "okay";
				sprd,csi = <0x75>;
				phandle = <0x17d>;
			};

			dcam@60a00000 {
				compatible = "sprd,dcam";
				reg = <0x0 0x60a00000 0x0 0x1000 0x0 0x60a01000 0x0 0x1000 0x0 0x60a02000 0x0 0x1000 0x0 0x60a03000 0x0 0x1000>;
				reg_name = "dcam0_reg", "dcam1_reg", "dcam2_reg", "axi_ctrl_reg";
				interrupts = <0x0 0x2d 0x4 0x0 0x9e 0x4 0x0 0x9f 0x4>;
				interrupts_name = "dcam0", "dcam1", "dcam2";
				sprd,syscon-pmu-apb = <0x37>;
				sprd,aon-apb-syscon = <0x32>;
				sprd,cam-ahb-syscon = <0x76>;
				sprd,isp = <0x77>;
				sprd,dcam-count = <0x3>;
				iommus = <0x78>;
				status = "okay";
				clock-names = "dcam_eb", "dcam_axi_eb", "clk_cphy_cfg_gate_eb", "clk_mm_eb", "clk_mm_ahb", "clk_mm_ahb_parent", "clk_mm_emc", "clk_mm_emc_parent", "dcam_clk", "dcam_clk_256m", "dcam_clk_307m2", "dcam_clk_384m", "dcam_clk_parent", "dcam_bpc_clk", "dcam_bpc_clk_parent";
				clocks = <0x79 0x1 0xc 0x0 0x55 0x19 0x35 0x19 0x7a 0x5c 0x7b 0x7c 0x7d 0x5d 0x7e 0x5e 0x5e 0x7f 0x80>;
				phandle = <0x17e>;
			};

			iommu@60a00040 {
				compatible = "sprd,iommuexl3-dcam";
				reg = <0x0 0x60a00000 0x0 0xc000 0x0 0x60a0c000 0x0 0x60 0x0 0x40000000 0x0 0x10000000>;
				reg_name = "mmu_interrupt_reg", "mmu_reg", "iova pool";
				status = "okay";
				#iommu-cells = <0x0>;
				phandle = <0x78>;
			};

			isp@60b00000 {
				compatible = "sprd,isp";
				reg = <0x0 0x60b00000 0x0 0x100000>;
				interrupts = <0x0 0x2c 0x4 0x0 0x7d 0x4>;
				interrupts_name = "ch0", "ch1";
				sprd,aon-apb-syscon = <0x32>;
				sprd,cam-ahb-syscon = <0x76>;
				sprd,isp-count = <0x1>;
				iommus = <0x81>;
				status = "okay";
				clock-names = "isp_eb", "isp_axi_eb", "isp_clk", "isp_clk_128m", "isp_clk_256m", "isp_clk_307m2", "isp_clk_384m", "isp_clk_468m", "isp_clk_parent";
				clocks = <0x79 0x2 0xc 0x1 0x82 0x5b 0x5d 0x7e 0x5e 0x68 0x68>;
				phandle = <0x77>;
			};

			iommu@60b00000 {
				compatible = "sprd,iommuexl3-isp";
				reg = <0x0 0x60b00000 0x0 0xffc00 0x0 0x60bffc00 0x0 0x400 0x0 0x50000000 0x0 0x10000000>;
				reg_name = "mmu_interrupt_reg", "mmu_reg", "iova pool";
				status = "okay";
				#iommu-cells = <0x0>;
				phandle = <0x81>;
			};

			csi@60c00000 {
				compatible = "sprd,csi-controller";
				reg = <0x0 0x60c00000 0x0 0x1000>;
				interrupts = <0x0 0x28 0x4 0x0 0x29 0x4>;
				sprd,aon-apb-syscon = <0x32>;
				sprd,cam-ahb-syscon = <0x76>;
				sprd,anlg_phy_g1_controller = <0x53>;
				sprd,csi-id = <0x0>;
				sprd,ip-version = <0x200>;
				status = "okay";
				clock-names = "clk_mipi_csi_gate_eb", "clk_csi_eb", "mipi_csi_src_eb", "clk_gate_eb";
				clocks = <0xc 0x2 0x79 0x3 0x83 0x10 0x79 0x0>;
				phandle = <0x70>;
			};

			csi@60d00000 {
				compatible = "sprd,csi-controller";
				reg = <0x0 0x60d00000 0x0 0x1000>;
				interrupts = <0x0 0x47 0x4 0x0 0x48 0x4>;
				sprd,aon-apb-syscon = <0x32>;
				sprd,cam-ahb-syscon = <0x76>;
				sprd,anlg_phy_g1_controller = <0x53>;
				sprd,csi-id = <0x1>;
				sprd,ip-version = <0x200>;
				status = "okay";
				clock-names = "clk_mipi_csi_gate_eb", "clk_csi_eb", "mipi_csi_src_eb", "clk_gate_eb";
				clocks = <0xc 0x3 0x79 0x4 0x84 0x10 0x79 0x0>;
				phandle = <0x72>;
			};

			csi@60e00000 {
				compatible = "sprd,csi-controller";
				reg = <0x0 0x60e00000 0x0 0x1000>;
				interrupts = <0x0 0x32 0x4 0x0 0x9d 0x4>;
				sprd,aon-apb-syscon = <0x32>;
				sprd,cam-ahb-syscon = <0x76>;
				sprd,anlg_phy_g1_controller = <0x53>;
				sprd,csi-id = <0x2>;
				sprd,ip-version = <0x200>;
				status = "okay";
				clock-names = "clk_mipi_csi_gate_eb", "clk_csi_eb", "mipi_csi_src_eb", "clk_gate_eb";
				clocks = <0xc 0x4 0x79 0x5 0x85 0x10 0x79 0x0>;
				phandle = <0x75>;
			};

			cpp@62400000 {
				compatible = "sprd,cpp";
				reg = <0x0 0x62400000 0x0 0x1000>;
				interrupts = <0x0 0x7e 0x4>;
				sprd,aon-apb-syscon = <0x32>;
				sprd,cam-ahb-syscon = <0x76>;
				sprd,vsp-ahb-syscon = <0x63>;
				sprd,pmu-apb-syscon = <0x37>;
				iommus = <0x86>;
				status = "okay";
				clock-names = "cpp_eb", "cpp_clk", "cpp_clk_parent", "clk_mm_vsp_eb", "clk_mm_vsp_emc", "clk_mm_vsp_emc_parent";
				clocks = <0x65 0x3 0x87 0x7e 0x4c 0xe 0x67 0x68>;
				phandle = <0x17f>;
			};

			iommu@62400000 {
				compatible = "sprd,iommuexl3-cpp";
				reg = <0x0 0x62400000 0x0 0x200 0x0 0x62400200 0x0 0x60 0x0 0x60000000 0x0 0x8000000>;
				reg_name = "mmu_interrupt_reg", "mmu_reg", "iova pool";
				status = "okay";
				#iommu-cells = <0x0>;
				phandle = <0x86>;
			};

			gpu@60000000 {
				compatible = "sprd,rogue";
				reg = <0x0 0x60000000 0x0 0x100000>;
				sprd,syscon-aon-apb = <0x32>;
				sprd,syscon-pmu-apb = <0x37>;
				interrupts = <0x0 0x27 0x4>;
				operating-points = <0x3e800 0x0 0x5dc00 0x0 0x86470 0x0>;
				sprd,dvfs-lists = <0x3e800 0x0 0x5 0x1 0x5dc00 0x0 0x7 0x1 0x86470 0x0 0x9 0x1>;
				sprd,dvfs-default = <0x0>;
				sprd,dvfs-scene-extreme = <0x2>;
				sprd,dvfs-scene-high = <0x1>;
				sprd,dvfs-scene-medium = <0x1>;
				sprd,dvfs-scene-low = <0x0>;
				sprd,dvfs-range-max = <0x2>;
				sprd,dvfs-range-min = <0x0>;
				clocks = <0x61 0x0 0x88 0x89 0x5c 0x21 0x5d 0x7e 0x5e 0x7c 0x8a>;
				phandle = <0x180>;
			};
		};

		pub {
			compatible = "simple-bus";
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			ranges;

			ptm@30010000 {
				compatible = "sprd,ptm-sharkl3";
				reg = <0x0 0x30010000 0x0 0x10000 0x0 0x10001000 0x0 0x1000 0x0 0x10003000 0x0 0x1000 0x0 0x10004000 0x0 0x1000>;
				interrupts = <0x0 0x56 0x4>;
				sprd,syscon-pub-ahb = <0x8b>;
				sprd,funnel-port = <0x2>;
				sprd,ddr-chn = <0x8>;
				sprd,chn-name = "MM", "GPU", "DPU", "CPU", "AP/PUBCP", "WTLCP", "WCN/AON/ETR", "VSP";
				clock-names = "clk_cs", "cs_src";
				clocks = <0x8c 0xd>;
				phandle = <0x181>;
			};

			dmc-mpu@300e0000 {
				compatible = "sprd,dmc-mpu-r4p0";
				reg = <0x0 0x300e0000 0x0 0x20000>;
				interrupts = <0x0 0x3d 0x4>;
				sprd,channel-num = <0x8>;
				sprd,mpu-num = <0x10>;
				sprd,channel-names = "MM", "GPU", "DPU", "CPU", "AP/PUBCP", "WTLCP", "AON/WCN/ETR", "VSP", "SHARED0", "SHARED1", "SHARED2", "SHARED3", "SHARED4", "SHARED5", "SHARED6", "SHARED7";
				sprd,ranges = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
				sprd,chn-config = <0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1 0x0 0x1 0x1>;
				sprd,id-config = <0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff 0x0 0x0 0xffff>;
				sprd,port-map = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
				sprd,ddr-offset = <0x80000000>;
				status = "okay";
				sprd,panic;
				phandle = <0x182>;
			};
		};

		ext-26m {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x18cba80>;
			clock-output-names = "ext_26m";
			phandle = <0x4>;
		};

		ext-13m {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0xc65d40>;
			clock-output-names = "ext_13m";
			phandle = <0xa6>;
		};

		ext-6m5 {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x632ea0>;
			clock-output-names = "ext_6m5";
			phandle = <0xa5>;
		};

		ext-4m3 {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x419ce0>;
			clock-output-names = "ext_4m3";
			phandle = <0x183>;
		};

		ext-4m {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x3d0900>;
			clock-output-names = "ext_4m";
			phandle = <0xa8>;
		};

		ext-250k {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x3d090>;
			clock-output-names = "ext_250k";
			phandle = <0xa4>;
		};

		ext-32k {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x8000>;
			clock-output-names = "ext_32k";
			phandle = <0x9c>;
		};

		ext-26m-rf1 {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x18cba80>;
			clock-output-names = "ext_26m_rf1";
			phandle = <0x184>;
		};

		ext-1m {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0xf4240>;
			clock-output-names = "ext_1m";
			phandle = <0x185>;
		};

		ext-2m {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x1e8480>;
			clock-output-names = "ext_2m";
			phandle = <0x186>;
		};

		ext-rc0-4m {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x3d0900>;
			clock-output-names = "ext_rc0_4m";
			phandle = <0x187>;
		};

		clk-pad {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x3d09000>;
			clock-output-names = "clk_pad";
			phandle = <0x188>;
		};

		ext-rco-100m {
			compatible = "fixed-clock";
			#clock-cells = <0x0>;
			clock-frequency = <0x5f5e100>;
			clock-output-names = "ext_rco_100m";
			phandle = <0x8d>;
		};

		ext-rco-25m {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x4>;
			clocks = <0x8d>;
			clock-output-names = "ext_rco_25m";
			phandle = <0xa1>;
		};

		ext-rco-4m {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x19>;
			clocks = <0x8d>;
			clock-output-names = "ext_rco_4m";
			phandle = <0xa0>;
		};

		ext-rco-2m {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x32>;
			clocks = <0x8d>;
			clock-output-names = "ext_rco_2m";
			phandle = <0x189>;
		};

		clk@4035c004 {
			compatible = "sprd,sc1000-gates-clock";
			#clock-cells = <0x1>;
			sprd,gates-msk = <0x100>;
			reg = <0x0 0x4035c004 0x0 0x3000>;
			clocks = <0x4>;
			clock-output-names = "clk_audio_gate";
			phandle = <0xde>;
		};

		clk@402b0094 {
			compatible = "sprd,sc1000-hppll-gates-clock";
			#clock-cells = <0x1>;
			sprd,gates-msk = <0x1>;
			reg = <0x0 0x402b0094 0x0 0x3000>;
			clocks = <0x4>;
			clock-output-names = "clk_mpll0_gate";
			phandle = <0x91>;
		};

		clk@402b0098 {
			compatible = "sprd,sc1000-hppll-gates-clock";
			#clock-cells = <0x1>;
			sprd,gates-msk = <0x1>;
			reg = <0x0 0x402b0098 0x0 0x3000>;
			clocks = <0x4>;
			clock-output-names = "clk_dpll0_gate";
			phandle = <0x94>;
		};

		clk@402b009c {
			compatible = "sprd,sc1000-hppll-gates-clock";
			#clock-cells = <0x1>;
			sprd,gates-msk = <0x1>;
			reg = <0x0 0x402b009c 0x0 0x3000>;
			clocks = <0x4>;
			clock-output-names = "clk_lpll_gate";
			phandle = <0x8e>;
		};

		clk@402b00a8 {
			compatible = "sprd,sc1000-hppll-gates-clock";
			#clock-cells = <0x1>;
			sprd,gates-msk = <0x1>;
			reg = <0x0 0x402b00a8 0x0 0x3000>;
			clocks = <0x4>;
			clock-output-names = "clk_gpll_gate";
			phandle = <0x8f>;
		};

		clk@402b01dc {
			compatible = "sprd,sc1000-hppll-gates-clock";
			#clock-cells = <0x1>;
			sprd,gates-msk = <0x1>;
			reg = <0x0 0x402b01dc 0x0 0x3000>;
			clocks = <0x4>;
			clock-output-names = "clk_dpll1_gate";
			phandle = <0x95>;
		};

		clk@402b01e0 {
			compatible = "sprd,sc1000-hppll-gates-clock";
			#clock-cells = <0x1>;
			sprd,gates-msk = <0x1>;
			reg = <0x0 0x402b01e0 0x0 0x3000>;
			clocks = <0x4>;
			clock-output-names = "clk_mpll1_gate";
			phandle = <0x92>;
		};

		clk@402b01e4 {
			compatible = "sprd,sc1000-hppll-gates-clock";
			#clock-cells = <0x1>;
			sprd,gates-msk = <0x1>;
			reg = <0x0 0x402b01e4 0x0 0x3000>;
			clocks = <0x4>;
			clock-output-names = "clk_mpll2_gate";
			phandle = <0x93>;
		};

		clk@402b01e8 {
			compatible = "sprd,sc1000-hppll-gates-clock";
			#clock-cells = <0x1>;
			sprd,gates-msk = <0x1>;
			reg = <0x0 0x402b01e8 0x0 0x3000>;
			clocks = <0x4>;
			clock-output-names = "clk_isppll_gate";
			phandle = <0x90>;
		};

		clk@40353004 {
			compatible = "sprd,sc9863a-adjustable-pll-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x40353004 0x0 0x4 0x0 0x40353008 0x0 0x4 0x0 0x4035300c 0x0 0x4>;
			clocks = <0x4>;
			clock-output-names = "clk_twpll";
			phandle = <0x56>;
		};

		clk@40353020 {
			compatible = "sprd,sc9863a-adjustable-pll-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x40353020 0x0 0x4 0x0 0x40353024 0x0 0x4 0x0 0x40353028 0x0 0x4>;
			clocks = <0x8e 0x0>;
			clock-output-names = "clk_lpll";
			phandle = <0x58>;
		};

		clk@40353038 {
			compatible = "sprd,sc9863a-adjustable-pll-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x40353038 0x0 0x4 0x0 0x4035303c 0x0 0x4 0x0 0x40353040 0x0 0x4>;
			clocks = <0x8f 0x0>;
			clock-output-names = "clk_gpll";
			phandle = <0x8a>;
		};

		clk@40353050 {
			compatible = "sprd,sc9863a-adjustable-pll-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x40353050 0x0 0x4 0x0 0x40353054 0x0 0x4 0x0 0x40353058 0x0 0x4>;
			clocks = <0x90 0x0>;
			clock-output-names = "clk_isppll";
			phandle = <0x57>;
		};

		clk@40359000 {
			compatible = "sprd,sc9863a-adjustable-pll-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x40359000 0x0 0x4 0x0 0x40359004 0x0 0x4 0x0 0x40359008 0x0 0x4>;
			clocks = <0x91 0x0>;
			clock-output-names = "clk_mpll0";
			phandle = <0xb3>;
		};

		clk@40359018 {
			compatible = "sprd,sc9863a-adjustable-pll-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x40359018 0x0 0x4 0x0 0x4035901c 0x0 0x4 0x0 0x40359020 0x0 0x4>;
			clocks = <0x92 0x0>;
			clock-output-names = "clk_mpll1";
			phandle = <0xb4>;
		};

		clk@40359030 {
			compatible = "sprd,sc9863a-adjustable-pll-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x40359030 0x0 0x4 0x0 0x40359034 0x0 0x4 0x0 0x40359038 0x0 0x4>;
			clocks = <0x93 0x0>;
			clock-output-names = "clk_mpll2";
			phandle = <0x99>;
		};

		clk@4035c010 {
			compatible = "sprd,sc9863a-adjustable-pll-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x4035c010 0x0 0x4 0x0 0x4035c014 0x0 0x4 0x0 0x4035c018 0x0 0x4>;
			clocks = <0x4>;
			clock-output-names = "clk_rpll";
			phandle = <0x98>;
		};

		clk@40363000 {
			compatible = "sprd,sc9863a-adjustable-pll-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x40363000 0x0 0x4 0x0 0x40363004 0x0 0x4 0x0 0x40363008 0x0 0x4>;
			clocks = <0x94 0x0>;
			clock-output-names = "clk_dpll0";
			phandle = <0x96>;
		};

		clk@40363018 {
			compatible = "sprd,sc9863a-adjustable-pll-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x40363018 0x0 0x4 0x0 0x4036301c 0x0 0x4 0x0 0x40363020 0x0 0x4>;
			clocks = <0x95 0x0>;
			clock-output-names = "clk_dpll1";
			phandle = <0x97>;
		};

		clk-isppll-468m {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x2>;
			clocks = <0x57>;
			clock-output-names = "clk_isppll_468m";
			phandle = <0x68>;
		};

		clk-lpll-409m6 {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x3>;
			clocks = <0x58>;
			clock-output-names = "clk_lpll_409m6";
			phandle = <0x30>;
		};

		clk-lpll-245m7 {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x5>;
			clocks = <0x58>;
			clock-output-names = "clk_lpll_245m7";
			phandle = <0xae>;
		};

		clk-twpll-768m {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x2>;
			clocks = <0x56>;
			clock-output-names = "clk_twpll_768m";
			phandle = <0x9f>;
		};

		clk-twpll-384m {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x4>;
			clocks = <0x56>;
			clock-output-names = "clk_twpll_384m";
			phandle = <0x5e>;
		};

		clk-twpll-192m {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x8>;
			clocks = <0x56>;
			clock-output-names = "clk_twpll_192m";
			phandle = <0x21>;
		};

		clk-twpll-96m {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x10>;
			clocks = <0x56>;
			clock-output-names = "clk_twpll_96m";
			phandle = <0xd>;
		};

		clk-twpll-48m {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x20>;
			clocks = <0x56>;
			clock-output-names = "clk_twpll_48m";
			phandle = <0xf>;
		};

		clk-twpll-24m {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x40>;
			clocks = <0x56>;
			clock-output-names = "clk_twpll_24m";
			phandle = <0x18a>;
		};

		clk-twpll-12m {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x80>;
			clocks = <0x56>;
			clock-output-names = "clk_twpll_12m";
			phandle = <0xb1>;
		};

		clk-twpll-512m {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x3>;
			clocks = <0x56>;
			clock-output-names = "clk_twpll_512m";
			phandle = <0x7c>;
		};

		clk-twpll-256m {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x6>;
			clocks = <0x56>;
			clock-output-names = "clk_twpll_256m";
			phandle = <0x5d>;
		};

		clk-twpll-128m {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0xc>;
			clocks = <0x56>;
			clock-output-names = "clk_twpll_128m";
			phandle = <0x5b>;
		};

		clk-twpll-64m {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x18>;
			clocks = <0x56>;
			clock-output-names = "clk_twpll_64m";
			phandle = <0x9b>;
		};

		clk-twpll-307m2 {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x5>;
			clocks = <0x56>;
			clock-output-names = "clk_twpll_307m2";
			phandle = <0x7e>;
		};

		clk-twpll-219m4 {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x7>;
			clocks = <0x56>;
			clock-output-names = "clk_twpll_219m4";
			phandle = <0xad>;
		};

		clk-twpll-170m6 {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x9>;
			clocks = <0x56>;
			clock-output-names = "clk_twpll_170m6";
			phandle = <0xab>;
		};

		clk-twpll-153m6 {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0xa>;
			clocks = <0x56>;
			clock-output-names = "clk_twpll_153m6";
			phandle = <0x5c>;
		};

		clk-twpll-76m8 {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x14>;
			clocks = <0x56>;
			clock-output-names = "clk_twpll_76m8";
			phandle = <0xe>;
		};

		clk-twpll-51m2 {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x1e>;
			clocks = <0x56>;
			clock-output-names = "clk_twpll_51m2";
			phandle = <0x9e>;
		};

		clk-twpll-38m4 {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x28>;
			clocks = <0x56>;
			clock-output-names = "clk_twpll_38m4";
			phandle = <0xa2>;
		};

		clk-twpll-19m2 {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x50>;
			clocks = <0x56>;
			clock-output-names = "clk_twpll_19m2";
			phandle = <0x18b>;
		};

		clk-dpll0-933m {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x2>;
			clocks = <0x96>;
			clock-output-names = "clk_dpll0_933m";
			phandle = <0xb2>;
		};

		clk-dpll0-622m3 {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x3>;
			clocks = <0x96>;
			clock-output-names = "clk_dpll0_622m3";
			phandle = <0x80>;
		};

		clk-dpll1-400m {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x4>;
			clocks = <0x97>;
			clock-output-names = "clk_dpll1_400m";
			phandle = <0xa9>;
		};

		clk-dpll1-266m7 {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x6>;
			clocks = <0x97>;
			clock-output-names = "clk_dpll1_266m7";
			phandle = <0xb0>;
		};

		clk-dpll1-123m1 {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0xd>;
			clocks = <0x97>;
			clock-output-names = "clk_dpll1_123m1";
			phandle = <0xaa>;
		};

		clk-dpll1-50m {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x20>;
			clocks = <0x97>;
			clock-output-names = "clk_dpll1_50m";
			phandle = <0x18c>;
		};

		clk-rpll-390m {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x2>;
			clocks = <0x98>;
			clock-output-names = "clk_rpll_390m";
			phandle = <0x29>;
		};

		clk-rpll-260m {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x3>;
			clocks = <0x98>;
			clock-output-names = "clk_rpll_260m";
			phandle = <0xaf>;
		};

		clk-rpll-195m {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x4>;
			clocks = <0x98>;
			clock-output-names = "clk_rpll_195m";
			phandle = <0xac>;
		};

		clk-rpll-26m {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x1e>;
			clocks = <0x98>;
			clock-output-names = "clk_rpll_26m";
			phandle = <0xa3>;
		};

		clk-mpll2-675m {
			compatible = "fixed-factor-clock";
			#clock-cells = <0x0>;
			clock-mult = <0x1>;
			clock-div = <0x2>;
			clocks = <0x99>;
			clock-output-names = "clk_mpll2_675m";
			phandle = <0xa7>;
		};

		clk@20e00000 {
			compatible = "sprd,sc1000-gates-clock";
			#clock-cells = <0x1>;
			reg = <0x0 0x20e00000 0x0 0x3000>;
			sprd,gates-msk = <0xf8000ff0>;
			clocks = <0x9a>;
			clock-output-names = "otg_eb", "dma_eb", "ce_eb", "nandc_eb", "sdio0_eb", "sdio1_eb", "sdio2_eb", "emmc_eb", "emmc_32k_eb", "sdio0_32k_eb", "sdio1_32k_eb", "sdio2_32k_eb", "nandc_26m_eb";
			phandle = <0x27>;
		};

		clk@20e00018 {
			compatible = "sprd,sc1000-gates-clock";
			#clock-cells = <0x1>;
			reg = <0x0 0x20e00018 0x0 0x3000>;
			sprd,gates-msk = <0x3>;
			clocks = <0x9a>;
			clock-output-names = "DMA_EB2", "CE_EB2";
			phandle = <0x18d>;
		};

		clk@21500020 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x21500020 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			clocks = <0x4 0x9b 0xd 0x5b>;
			clock-output-names = "clk_ap_apb";
			phandle = <0x9d>;
		};

		clk@21500024 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x21500024 0x0 0x4>;
			sprd,mux-msk = <0x1>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0x5d>;
			clock-output-names = "clk_ce";
			phandle = <0xef>;
		};

		clk@21500028 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x21500028 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0x5d 0x7e>;
			clock-output-names = "clk_nandc_ecc";
			phandle = <0xf0>;
		};

		clk@2150002c {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x2150002c 0x0 0x4>;
			sprd,mux-msk = <0x1>;
			clocks = <0x9c 0x4>;
			clock-output-names = "clk_nandc_26m";
			phandle = <0xf1>;
		};

		clk@21500030 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x21500030 0x0 0x4>;
			sprd,mux-msk = <0x1>;
			clocks = <0x9c 0x4>;
			clock-output-names = "clk_emmc_32k";
			phandle = <0xf2>;
		};

		clk@21500034 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x21500034 0x0 0x4>;
			sprd,mux-msk = <0x1>;
			clocks = <0x9c 0x4>;
			clock-output-names = "clk_sdio0_32k";
			phandle = <0xf3>;
		};

		clk@21500038 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x21500038 0x0 0x4>;
			sprd,mux-msk = <0x1>;
			clocks = <0x9c 0x4>;
			clock-output-names = "clk_sdio1_32k";
			phandle = <0xf4>;
		};

		clk@2150003c {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x2150003c 0x0 0x4>;
			sprd,mux-msk = <0x1>;
			clocks = <0x9c 0x4>;
			clock-output-names = "clk_sdio2_32k";
			phandle = <0xf5>;
		};

		clk@21500040 {
			compatible = "sprd,gates-clock";
			#clock-cells = <0x1>;
			reg = <0x0 0x21500040 0x0 0x4>;
			sprd,gates-msk = <0x10000>;
			clocks = <0x9d>;
			clock-output-names = "clk_otg_utmi";
			phandle = <0x18e>;
		};

		clk@21500044 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x21500044 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0xf 0x9e 0xd>;
			clock-output-names = "clk_uart0";
			phandle = <0x3>;
		};

		clk@21500048 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x21500048 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0xf 0x9e 0xd>;
			clock-output-names = "clk_uart1";
			phandle = <0x6>;
		};

		clk@2150004c {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x2150004c 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0xf 0x9e 0xd>;
			clock-output-names = "clk_uart2";
			phandle = <0x7>;
		};

		clk@21500050 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x21500050 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0xf 0x9e 0xd>;
			clock-output-names = "clk_uart3";
			phandle = <0x8>;
		};

		clk@21500054 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x21500054 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0xf 0x9e 0xd>;
			clock-output-names = "clk_uart4";
			phandle = <0x9>;
		};

		clk@21500058 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x21500058 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0xf 0x9e 0x5c>;
			clock-output-names = "clk_i2c0";
			phandle = <0xa>;
		};

		clk@2150005c {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x2150005c 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0xf 0x9e 0x5c>;
			clock-output-names = "clk_i2c1";
			phandle = <0x16>;
		};

		clk@21500060 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x21500060 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0xf 0x9e 0x5c>;
			clock-output-names = "clk_i2c2";
			phandle = <0x1a>;
		};

		clk@21500064 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x21500064 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0xf 0x9e 0x5c>;
			clock-output-names = "clk_i2c3";
			phandle = <0x1b>;
		};

		clk@21500068 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x21500068 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0xf 0x9e 0x5c>;
			clock-output-names = "clk_i2c4";
			phandle = <0x1c>;
		};

		clk@2150006c {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x2150006c 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0xf 0x9e 0x5c>;
			clock-output-names = "clk_i2c5";
			phandle = <0x1e>;
		};

		clk@21500070 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x21500070 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0xf 0x9e 0x5c>;
			clock-output-names = "clk_i2c6";
			phandle = <0x1f>;
		};

		clk@21500074 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x21500074 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0x5b 0x5c 0x21>;
			clock-output-names = "clk_spi0";
			phandle = <0x20>;
		};

		clk@21500078 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x21500078 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0x5b 0x5c 0x21>;
			clock-output-names = "clk_spi1";
			phandle = <0x22>;
		};

		clk@2150007c {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x2150007c 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0x5b 0x5c 0x21>;
			clock-output-names = "clk_spi2";
			phandle = <0x23>;
		};

		clk@21500080 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x21500080 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0x5b 0x5c 0x21>;
			clock-output-names = "clk_spi3";
			phandle = <0x24>;
		};

		clk@21500084 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x21500084 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0x5b 0x5c>;
			clock-output-names = "clk_iis0";
			phandle = <0xf6>;
		};

		clk@21500088 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x21500088 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0x5b 0x5c>;
			clock-output-names = "clk_iis1";
			phandle = <0xf7>;
		};

		clk@2150008c {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x2150008c 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0x5b 0x5c>;
			clock-output-names = "clk_iis2";
			phandle = <0xf8>;
		};

		clk@21500090 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x21500090 0x0 0x4>;
			sprd,mux-msk = <0x7>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0x9e 0x9b 0xd 0x5b>;
			clock-output-names = "clk_sim0";
			phandle = <0xf9>;
		};

		clk@21500094 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x21500094 0x0 0x4>;
			sprd,mux-msk = <0x1>;
			clocks = <0x9c 0x4>;
			clock-output-names = "clk_sim0_32k";
			phandle = <0xfa>;
		};

		clk@402d0220 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0220 0x0 0x4>;
			sprd,mux-msk = <0x7>;
			clocks = <0x4 0x5e 0x7c 0x9f 0x56>;
			clock-output-names = "clk_emc";
			phandle = <0x18f>;
		};

		clk@402d0224 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0224 0x0 0x4>;
			sprd,mux-msk = <0x7>;
			sprd,div-msk = <0x300>;
			clocks = <0xa0 0xa1 0x4 0xd 0x8d 0x5b>;
			clock-output-names = "clk_aon_apb";
			phandle = <0xb7>;
		};

		clk@402d0228 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0228 0x0 0x4>;
			sprd,mux-msk = <0x7>;
			clocks = <0xa0 0xa1 0x4 0xa2 0x9e>;
			clock-output-names = "clk_adi";
			phandle = <0x190>;
		};

		clk@402d022c {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d022c 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0xf00>;
			clocks = <0x9c 0xa3 0x4>;
			clock-output-names = "clk_aux0";
			phandle = <0x191>;
		};

		clk@402d0230 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0230 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0xf00>;
			clocks = <0x9c 0xa3 0x4>;
			clock-output-names = "clk_aux1";
			phandle = <0x192>;
		};

		clk@402d0234 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0234 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0xf00>;
			clocks = <0x9c 0xa3 0x4>;
			clock-output-names = "clk_aux2";
			phandle = <0x193>;
		};

		clk@402d0238 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0238 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0xf00>;
			clocks = <0x9c 0xa3 0x4>;
			clock-output-names = "clk_probe";
			phandle = <0x194>;
		};

		clk@402d023c {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d023c 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			clocks = <0x9c 0xa3 0x4 0xf>;
			clock-output-names = "clk_pwm0";
			phandle = <0x195>;
		};

		clk@402d0240 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0240 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			clocks = <0x9c 0xa3 0x4 0xf>;
			clock-output-names = "clk_pwm1";
			phandle = <0x4d>;
		};

		clk@402d0244 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0244 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			clocks = <0x9c 0xa3 0x4 0xf>;
			clock-output-names = "clk_pwm2";
			phandle = <0x196>;
		};

		clk@402d025c {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d025c 0x0 0x4>;
			sprd,mux-msk = <0x1>;
			clocks = <0x9c 0xa4>;
			clock-output-names = "clk_thm";
			phandle = <0x197>;
		};

		clk@402d0264 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0264 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			clocks = <0x4 0xa2 0x9e>;
			clock-output-names = "clk_audif";
			phandle = <0x198>;
		};

		clk@402d026c {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d026c 0x0 0x4>;
			sprd,mux-msk = <0x7>;
			clocks = <0xa0 0xa1 0x4 0xe 0x8d 0x5b 0x5c>;
			clock-output-names = "clk_cpu_dap";
			phandle = <0x199>;
		};

		clk@402d0274 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x1>;
			reg = <0x0 0x402d0274 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			clocks = <0x9c 0x4 0x5b 0x5c>;
			clock-output-names = "clk_cpu_ts";
			phandle = <0xbb>;
		};

		clk@402d0294 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0294 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			clocks = <0x9c 0x4 0x5b 0x5c>;
			clock-output-names = "clk_ca5_ts";
			phandle = <0x19a>;
		};

		clk@402d029c {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d029c 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			clocks = <0xa5 0xa6 0x4>;
			clock-output-names = "clk_emc_ref";
			phandle = <0x19b>;
		};

		clk@402d02a0 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d02a0 0x0 0x4>;
			sprd,mux-msk = <0xf>;
			sprd,div-msk = <0x300>;
			clocks = <0xa0 0x4 0xd 0x8d 0x5b 0x5c 0x5e 0x7c 0xa7>;
			clock-output-names = "clk_cssys";
			phandle = <0x8c>;
		};

		clk@402d02a8 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d02a8 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			clocks = <0x9c 0xa0 0xa8>;
			clock-output-names = "clk_pmu";
			phandle = <0x19c>;
		};

		clk@402d02ac {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d02ac 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			clocks = <0xa0 0xa1 0x4>;
			clock-output-names = "clk_26m_pmu";
			phandle = <0x19d>;
		};

		clk@402d02b0 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d02b0 0x0 0x4>;
			sprd,mux-msk = <0x1>;
			clocks = <0xa0 0x4>;
			clock-output-names = "clk_tmr";
			phandle = <0x19e>;
		};

		clk@402d02b4 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d02b4 0x0 0x4>;
			sprd,mux-msk = <0x7>;
			clocks = <0xa0 0xa1 0x4 0xf 0x9e 0x8d 0x5c>;
			clock-output-names = "clk_hw_i2c";
			phandle = <0x19f>;
		};

		clk@402d02c4 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d02c4 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			clocks = <0x4 0xa1 0x8d 0x5b>;
			clock-output-names = "clk_power_cpu";
			phandle = <0x1a0>;
		};

		clk@402d02c8 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d02c8 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			clocks = <0x4 0xe 0x5b 0x5d>;
			clock-output-names = "clk_ap_axi";
			phandle = <0x9a>;
		};

		clk@402d02cc {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d02cc 0x0 0x4>;
			sprd,mux-msk = <0x7>;
			clocks = <0x4 0x7e 0x5e 0x29 0xa9 0x30>;
			clock-output-names = "clk_sdio0_2x";
			phandle = <0x2b>;
		};

		clk@402d02d4 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d02d4 0x0 0x4>;
			sprd,mux-msk = <0x7>;
			clocks = <0x4 0x7e 0x5e 0x29 0xa9 0x30>;
			clock-output-names = "clk_sdio1_2x";
			phandle = <0x2f>;
		};

		clk@402d02dc {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d02dc 0x0 0x4>;
			sprd,mux-msk = <0x7>;
			clocks = <0x4 0x7e 0x5e 0x29 0xa9 0x30>;
			clock-output-names = "clk_sdio2_2x";
			phandle = <0x1a1>;
		};

		clk@402d02e4 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d02e4 0x0 0x4>;
			sprd,mux-msk = <0x7>;
			clocks = <0x4 0x7e 0x5e 0x29 0xa9 0x30>;
			clock-output-names = "clk_emmc_2x";
			phandle = <0x28>;
		};

		clk@402d02ec {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d02ec 0x0 0x4>;
			sprd,mux-msk = <0xf>;
			sprd,div-msk = <0xf00>;
			clocks = <0x4 0xaa 0x5c 0xab 0xac 0xad 0xae 0xaf 0xb0 0x7e 0x29 0xa9>;
			clock-output-names = "clk_nandc_2x";
			phandle = <0x1a2>;
		};

		clk@402d02f4 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d02f4 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			clocks = <0x5c 0x21 0x5d 0x5e>;
			clock-output-names = "clk_dpu";
			phandle = <0x5f>;
		};

		clk@402d02f8 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d02f8 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0xf00>;
			clocks = <0x5b 0x5c 0x21>;
			clock-output-names = "clk_dpu_dpi";
			phandle = <0x60>;
		};

		clk@402d0308 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0308 0x0 0x4>;
			sprd,mux-msk = <0x1>;
			clocks = <0xb1 0x4>;
			clock-output-names = "clk_otg";
			phandle = <0x1a3>;
		};

		clk@402d0330 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0330 0x0 0x4>;
			sprd,mux-msk = <0x1>;
			clocks = <0x4 0xf>;
			clock-output-names = "clk_serdes_dapb";
			phandle = <0x1a4>;
		};

		clk@402d033c {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d033c 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x300>;
			clocks = <0xa0 0x4 0xf 0xd>;
			clock-output-names = "clk_aio_apb";
			phandle = <0x1a5>;
		};

		clk@402d0344 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0344 0x0 0x4>;
			sprd,mux-msk = <0x7>;
			sprd,div-msk = <0x300>;
			clocks = <0x5c 0x21 0x5d 0x7e 0x5e 0x7c 0x8a>;
			clock-output-names = "clk_gpu_core";
			phandle = <0x88>;
		};

		clk@402d0348 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0348 0x0 0x4>;
			sprd,mux-msk = <0x7>;
			sprd,div-msk = <0x300>;
			clocks = <0x5c 0x21 0x5d 0x7e 0x5e 0x7c 0x8a>;
			clock-output-names = "clk_gpu_soc";
			phandle = <0x89>;
		};

		clk@402d0350 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0350 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			clocks = <0x4 0x5e 0x68 0x7c>;
			clock-output-names = "clk_mm_emc";
			phandle = <0x7b>;
		};

		clk@402d0354 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0354 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			clocks = <0x4 0xd 0x5b 0x5c>;
			clock-output-names = "clk_mm_ahb";
			phandle = <0x7a>;
		};

		clk@402d0358 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0358 0x0 0x4>;
			sprd,mux-msk = <0x7>;
			clocks = <0x21 0x7e 0x5e 0x68 0x80>;
			clock-output-names = "clk_bpc";
			phandle = <0x7f>;
		};

		clk@402d035c {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d035c 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			clocks = <0x21 0x5d 0x7e 0x5e>;
			clock-output-names = "clk_dcam_if";
			phandle = <0x7d>;
		};

		clk@402d0360 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0360 0x0 0x4>;
			sprd,mux-msk = <0x7>;
			clocks = <0x5b 0x5d 0x7e 0x5e 0x68>;
			clock-output-names = "clk_isp";
			phandle = <0x82>;
		};

		clk@402d0364 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0364 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			clocks = <0xe 0x5b 0x5d 0x7e>;
			clock-output-names = "clk_jpg";
			phandle = <0x6b>;
		};

		clk@402d0368 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0368 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			clocks = <0xe 0x5b 0x5d 0x7e>;
			clock-output-names = "clk_cpp";
			phandle = <0x87>;
		};

		clk@402d036c {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d036c 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0xf 0xe 0xd>;
			clock-output-names = "clk_sensor0";
			phandle = <0xb>;
		};

		clk@402d0370 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0370 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0xf 0xe 0xd>;
			clock-output-names = "clk_sensor1";
			phandle = <0x17>;
		};

		clk@402d0374 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0374 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0xf 0xe 0xd>;
			clock-output-names = "clk_sensor2";
			phandle = <0x1a6>;
		};

		clk@402d0378 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0378 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			clocks = <0x4 0x7e 0x5e 0x68>;
			clock-output-names = "clk_mm_vemc";
			phandle = <0x67>;
		};

		clk@402d037c {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d037c 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			clocks = <0x4 0xd 0x5b 0x5c>;
			clock-output-names = "clk_mm_vahb";
			phandle = <0x66>;
		};

		clk@402d0380 {
			compatible = "sprd,muxed-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0380 0x0 0x4>;
			sprd,mux-msk = <0x7>;
			clocks = <0xe 0x5b 0x5d 0x7e 0x5e>;
			clock-output-names = "clk_vsp";
			phandle = <0x69>;
		};

		clk@402d0a20 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0a20 0x0 0x4>;
			sprd,mux-msk = <0x7>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0x7c 0x9f 0x58 0xb2 0x99 0xb3 0xb4>;
			clock-output-names = "clk_core0";
			phandle = <0xfb>;
		};

		clk@402d0a24 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0a24 0x0 0x4>;
			sprd,mux-msk = <0x7>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0x7c 0x9f 0x58 0xb2 0x99 0xb3 0xb4>;
			clock-output-names = "clk_core1";
			phandle = <0xfc>;
		};

		clk@402d0a28 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0a28 0x0 0x4>;
			sprd,mux-msk = <0x7>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0x7c 0x9f 0x58 0xb2 0x99 0xb3 0xb4>;
			clock-output-names = "clk_core2";
			phandle = <0xfd>;
		};

		clk@402d0a2c {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0a2c 0x0 0x4>;
			sprd,mux-msk = <0x7>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0x7c 0x9f 0x58 0xb2 0x99 0xb3 0xb4>;
			clock-output-names = "clk_core3";
			phandle = <0xfe>;
		};

		clk@402d0a30 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0a30 0x0 0x4>;
			sprd,mux-msk = <0x7>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0x7c 0x9f 0x58 0xb2 0x99 0xb3 0xb4>;
			clock-output-names = "clk_core4";
			phandle = <0x100>;
		};

		clk@402d0a34 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0a34 0x0 0x4>;
			sprd,mux-msk = <0x7>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0x7c 0x9f 0x58 0xb2 0x99 0xb3 0xb4>;
			clock-output-names = "clk_core5";
			phandle = <0x101>;
		};

		clk@402d0a38 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0a38 0x0 0x4>;
			sprd,mux-msk = <0x7>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0x7c 0x9f 0x58 0xb2 0x99 0xb3 0xb4>;
			clock-output-names = "clk_core6";
			phandle = <0x102>;
		};

		clk@402d0a3c {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0a3c 0x0 0x4>;
			sprd,mux-msk = <0x7>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0x7c 0x9f 0x58 0xb2 0x99 0xb3 0xb4>;
			clock-output-names = "clk_core7";
			phandle = <0x103>;
		};

		clk@402d0a40 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0a40 0x0 0x4>;
			sprd,mux-msk = <0x7>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0x7c 0x9f 0x58 0xb2 0x99 0xb3 0xb4>;
			clock-output-names = "clk_scu";
			phandle = <0xb5>;
		};

		clk@402d0a44 {
			compatible = "sprd,divider-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0a44 0x0 0x4>;
			sprd,div-msk = <0x700>;
			clocks = <0xb5>;
			clock-output-names = "clk_ace";
			phandle = <0x1a7>;
		};

		clk@402d0a48 {
			compatible = "sprd,divider-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0a48 0x0 0x4>;
			sprd,div-msk = <0x700>;
			clocks = <0xb5>;
			clock-output-names = "clk_axi_periph";
			phandle = <0x1a8>;
		};

		clk@402d0a4c {
			compatible = "sprd,divider-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0a4c 0x0 0x4>;
			sprd,div-msk = <0x700>;
			clocks = <0xb5>;
			clock-output-names = "clk_axi_acp";
			phandle = <0x1a9>;
		};

		clk@402d0a50 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0a50 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0x5e 0x7c 0x99>;
			clock-output-names = "clk_atb";
			phandle = <0xb6>;
		};

		clk@402d0a54 {
			compatible = "sprd,divider-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0a54 0x0 0x4>;
			sprd,div-msk = <0x700>;
			clocks = <0xb6>;
			clock-output-names = "clk_debug_apb";
			phandle = <0x1aa>;
		};

		clk@402d0a58 {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0a58 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0x5c 0x5e 0x7c>;
			clock-output-names = "clk_gic";
			phandle = <0x1ab>;
		};

		clk@402d0a5c {
			compatible = "sprd,composite-clock";
			#clock-cells = <0x0>;
			reg = <0x0 0x402d0a5c 0x0 0x4>;
			sprd,mux-msk = <0x3>;
			sprd,div-msk = <0x700>;
			clocks = <0x4 0x5c 0x5e 0x7c>;
			clock-output-names = "clk_periph";
			phandle = <0x1ac>;
		};

		clk@60900020 {
			compatible = "sprd,gates-clock";
			#clock-cells = <0x1>;
			reg = <0x0 0x60900020 0x0 0x4>;
			sprd,gates-msk = <0x10000>;
			clocks = <0x7a>;
			clock-output-names = "clk_mipi_csi";
			phandle = <0x83>;
		};

		clk@60900024 {
			compatible = "sprd,gates-clock";
			#clock-cells = <0x1>;
			reg = <0x0 0x60900024 0x0 0x4>;
			sprd,gates-msk = <0x10000>;
			clocks = <0x7a>;
			clock-output-names = "clk_mipi_csi_s";
			phandle = <0x84>;
		};

		clk@60900028 {
			compatible = "sprd,gates-clock";
			#clock-cells = <0x1>;
			reg = <0x0 0x60900028 0x0 0x4>;
			sprd,gates-msk = <0x10000>;
			clocks = <0x7a>;
			clock-output-names = "clk_mipi_csi_m";
			phandle = <0x85>;
		};

		clk@402e0000 {
			compatible = "sprd,sc1000-gates-clock";
			#clock-cells = <0x1>;
			reg = <0x0 0x402e0000 0x0 0x3000>;
			sprd,gates-msk = <0xf7ffffff>;
			clocks = <0xb7>;
			clock-output-names = "adc_eb", "fm_eb", "tpc_eb", "gpio_eb", "pwm0_eb", "pwm1_eb", "pwm2_eb", "pwm3_eb", "kpd_eb", "aon_syst_eb", "ap_syst_eb", "aon_tmr_eb", "ap_tmr0_eb", "efuse_eb", "eic_eb", "intc_eb", "adi_eb", "audif_eb", "aud_eb", "vbc_eb", "pin_eb", "ipi_eb", "splk_eb", "mspi_eb", "ap_wdg_eb", "mm_eb", "aon_apb_ckg_eb", "cs53_ts0_eb", "ca53_ts1_eb", "ca53_dap_eb", "i2c_eb";
			phandle = <0x35>;
		};

		clk@402e0004 {
			compatible = "sprd,sc1000-gates-clock";
			#clock-cells = <0x1>;
			reg = <0x0 0x402e0004 0x0 0x3000>;
			sprd,gates-msk = <0xfa7e7fbf>;
			clocks = <0xb7>;
			clock-output-names = "pmu_eb", "thm_eb", "aux0_eb", "aux1_eb", "aux2_eb", "probe_eb", "clk_emc_ref_eb", "ca53_wdg_eb", "ap_tmr1_eb", "ap_tmr2_eb", "disp_emc_eb", "zip_emc_eb", "gsp_emc_eb", "mm_vsp_eb", "mdar_eb", "rtc4m0_cal_eb", "rtc4m1_cal_eb", "djtag_eb", "mbox_eb", "aon_dma_eb", "aon_apb_def_eb", "orp_jtag_eb", "dbg_eb", "dbg_emc_eb", "cross_trig_eb", "serdes_dphy_eb";
			phandle = <0x4c>;
		};

		clk@402e0010 {
			compatible = "sprd,sc1000-gates-clock";
			#clock-cells = <0x1>;
			reg = <0x0 0x402e0010 0x0 0x3000>;
			sprd,gates-msk = <0x7ffff>;
			clocks = <0xb7>;
			clock-output-names = "arch_rtc_eb", "kpb_rtc_eb", "aon_syst_rtc_eb", "ap_syst_rtc_eb", "aon_tmr_rtc_eb", "ap_tmr0_rtc_eb", "eic_rtc_eb", "eic_rtcdv5_eb", "ap_wdg_rtc_eb", "ca53_wdg_rtc_eb", "thm_rtc_eb", "athma_rtc_eb", "gthma_rtc_eb", "athma_rtc_a_en", "gthma_rtc_a_en", "ap_trm1_rtc_eb", "ap_tmr2_rtc_eb", "dxco_lc_rtc_eb", "bb_cal_rtc_eb";
			phandle = <0x50>;
		};

		clk@402e0050 {
			compatible = "sprd,sc1000-gates-clock";
			#clock-cells = <0x1>;
			reg = <0x0 0x402e0050 0x0 0x3000>;
			sprd,gates-msk = <0x14c0d>;
			clocks = <0xb7>;
			clock-output-names = "gpu_eb", "disp_eb", "mm_emc_eb", "power_cpu_eb", "hw_i2c_eb", "mm_vsp_emc_eb", "vsp_eb";
			phandle = <0x61>;
		};

		clk@402e00b0 {
			compatible = "sprd,sc1000-gates-clock";
			#clock-cells = <0x1>;
			reg = <0x0 0x402e00b0 0x0 0x3000>;
			sprd,gates-msk = <0x1fffefb0>;
			clocks = <0xb7>;
			clock-output-names = "cssys_eb", "dmc_eb", "rosc_eb", "s_d_cfg_eb", "s_d_ref_eb", "b_dma_eb", "anlg_eb", "anlg_apb_eb", "bsmtmr_eb", "ap_axi_eb", "ap_intc0_eb", "ap_intc1_eb", "ap_intc2_eb", "ap_intc3_eb", "ap_intc4_eb", "ap_intc5_eb", "scc_eb", "dphy_cfg_eb", "dphy_ref_eb", "cphy_cfg_eb", "otg_ref_eb", "serdes_eb", "aon_ap_emc_eb";
			phandle = <0x55>;
		};

		clk@60800000 {
			compatible = "sprd,sc1000-gates-clock";
			#clock-cells = <0x1>;
			reg = <0x0 0x60800000 0x0 0x3000>;
			sprd,gates-msk = <0x3f>;
			clocks = <0x7a>;
			clock-output-names = "mahb_ckg_eb", "mdcam_eb", "misp_eb", "mahbcsi_eb", "mcsi_s_eb", "mcsi_t_eb";
			phandle = <0x79>;
		};

		clk@60800008 {
			compatible = "sprd,gates-clock";
			#clock-cells = <0x1>;
			reg = <0x0 0x60800008 0x0 0x4>;
			sprd,gates-msk = <0x1ff>;
			clocks = <0x7a>;
			clock-output-names = "dcam_axi_eb", "isp_axi_eb", "mcsi_eb", "mcsi_s_ckg_eb", "mcsi_t_ckg_eb", "sensor0_eb", "sensor1_eb", "sensor2_eb", "mcphy_cfg_eb";
			phandle = <0xc>;
		};

		clk@62000000 {
			compatible = "sprd,sc1000-gates-clock";
			#clock-cells = <0x1>;
			reg = <0x0 0x62000000 0x0 0x3000>;
			sprd,gates-msk = <0xf>;
			clocks = <0x7a>;
			clock-output-names = "vckg_eb", "vvsp_eb", "vjpg_eb", "vcpp_eb";
			phandle = <0x65>;
		};

		clk@71300000 {
			compatible = "sprd,sc1000-gates-clock";
			#clock-cells = <0x1>;
			reg = <0x0 0x71300000 0x0 0x3000>;
			sprd,gates-msk = <0x3fffef>;
			clocks = <0x4>;
			clock-output-names = "sim0_eb", "iis0_eb", "iis1_eb", "iis2_eb", "spi0_eb", "spi1_eb", "spi2_eb", "i2c0_eb", "i2c1_eb", "i2c2_eb", "i2c3_eb", "i2c4_eb", "uart0_eb", "uart1_eb", "uart2_eb", "uart3_eb", "uart4_eb", "sim0_32k_eb", "spi3_eb", "i2c5_eb", "i2c6_eb";
			phandle = <0x5>;
		};

		funnel-soc@10001000 {
			compatible = "arm,coresight-funnel", "arm,primecell";
			reg = <0x0 0x10001000 0x0 0x1000>;
			clocks = <0x4>;
			clock-names = "apb_pclk";
			phandle = <0x1ad>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xb8>;
						phandle = <0xba>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xb9>;
						phandle = <0xc5>;
					};
				};
			};
		};

		tmc-etb@10003000 {
			compatible = "arm,coresight-tmc", "arm,primecell";
			reg = <0x0 0x10003000 0x0 0x1000>;
			clocks = <0x4>;
			clock-names = "apb_pclk";
			phandle = <0x1ae>;

			port {

				endpoint {
					slave-mode;
					remote-endpoint = <0xba>;
					phandle = <0xb8>;
				};
			};
		};

		ts@10009000 {
			compatible = "arm,coresight-ts", "arm,primecell";
			reg = <0x0 0x10009000 0x0 0x1000>;
			clocks = <0xbb 0x5c>;
			clock-names = "clk_ts", "ts_source";
		};

		funnel-little@12001000 {
			compatible = "arm,coresight-funnel", "arm,primecell";
			reg = <0x0 0x12001000 0x0 0x1000>;
			clocks = <0x4>;
			clock-names = "apb_pclk";
			phandle = <0x1af>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xbc>;
						phandle = <0xc2>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xbd>;
						phandle = <0xce>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xbe>;
						phandle = <0xd0>;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xbf>;
						phandle = <0xd2>;
					};
				};

				port@4 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xc0>;
						phandle = <0xd4>;
					};
				};
			};
		};

		tmc-etf-little@12002000 {
			compatible = "arm,coresight-tmc", "arm,primecell";
			reg = <0x0 0x12002000 0x0 0x1000>;
			clocks = <0x4>;
			clock-names = "apb_pclk";
			phandle = <0x1b0>;

			port@0 {

				endpoint {
					remote-endpoint = <0xc1>;
					phandle = <0xc6>;
				};
			};

			port@1 {

				endpoint {
					slave-mode;
					remote-endpoint = <0xc2>;
					phandle = <0xbc>;
				};
			};
		};

		tmc-etf-big@12003000 {
			compatible = "arm,coresight-tmc", "arm,primecell";
			reg = <0x0 0x12003000 0x0 0x1000>;
			clocks = <0x4>;
			clock-names = "apb_pclk";
			phandle = <0x1b1>;

			port@0 {

				endpoint {
					remote-endpoint = <0xc3>;
					phandle = <0xc7>;
				};
			};

			port@1 {

				endpoint {
					slave-mode;
					remote-endpoint = <0xc4>;
					phandle = <0xc8>;
				};
			};
		};

		funnel-ca55@12004000 {
			compatible = "arm,coresight-funnel", "arm,primecell";
			reg = <0x0 0x12004000 0x0 0x1000>;
			clocks = <0x4>;
			clock-names = "apb_pclk";
			phandle = <0x1b2>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xc5>;
						phandle = <0xb9>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xc6>;
						phandle = <0xc1>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xc7>;
						phandle = <0xc3>;
					};
				};
			};
		};

		funnel-big@12005000 {
			compatible = "arm,coresight-funnel", "arm,primecell";
			reg = <0x0 0x12005000 0x0 0x1000>;
			clocks = <0x4>;
			clock-names = "apb_pclk";
			phandle = <0x1b3>;

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xc8>;
						phandle = <0xc4>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xc9>;
						phandle = <0xd6>;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xca>;
						phandle = <0xd8>;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xcb>;
						phandle = <0xda>;
					};
				};

				port@4 {
					reg = <0x3>;

					endpoint {
						slave-mode;
						remote-endpoint = <0xcc>;
						phandle = <0xdc>;
					};
				};
			};
		};

		etm@13040000 {
			compatible = "arm,coresight-etm4x", "arm,primecell";
			reg = <0x0 0x13040000 0x0 0x1000>;
			cpu = <0xcd>;
			clocks = <0x4 0x8c 0xa7>;
			clock-names = "apb_pclk", "clk_cs", "cs_src";

			port {

				endpoint {
					remote-endpoint = <0xce>;
					phandle = <0xbd>;
				};
			};
		};

		etm@13140000 {
			compatible = "arm,coresight-etm4x", "arm,primecell";
			reg = <0x0 0x13140000 0x0 0x1000>;
			cpu = <0xcf>;
			clocks = <0x4 0x8c 0xa7>;
			clock-names = "apb_pclk", "clk_cs", "cs_src";

			port {

				endpoint {
					remote-endpoint = <0xd0>;
					phandle = <0xbe>;
				};
			};
		};

		etm@13240000 {
			compatible = "arm,coresight-etm4x", "arm,primecell";
			reg = <0x0 0x13240000 0x0 0x1000>;
			cpu = <0xd1>;
			clocks = <0x4 0x8c 0xa7>;
			clock-names = "apb_pclk", "clk_cs", "cs_src";

			port {

				endpoint {
					remote-endpoint = <0xd2>;
					phandle = <0xbf>;
				};
			};
		};

		etm@13340000 {
			compatible = "arm,coresight-etm4x", "arm,primecell";
			reg = <0x0 0x13340000 0x0 0x1000>;
			cpu = <0xd3>;
			clocks = <0x4 0x8c 0xa7>;
			clock-names = "apb_pclk", "clk_cs", "cs_src";

			port {

				endpoint {
					remote-endpoint = <0xd4>;
					phandle = <0xc0>;
				};
			};
		};

		etm@13440000 {
			compatible = "arm,coresight-etm4x", "arm,primecell";
			reg = <0x0 0x13440000 0x0 0x1000>;
			cpu = <0xd5>;
			clocks = <0x4 0x8c 0xa7>;
			clock-names = "apb_pclk", "clk_cs", "cs_src";

			port {

				endpoint {
					remote-endpoint = <0xd6>;
					phandle = <0xc9>;
				};
			};
		};

		etm@13540000 {
			compatible = "arm,coresight-etm4x", "arm,primecell";
			reg = <0x0 0x13540000 0x0 0x1000>;
			cpu = <0xd7>;
			clocks = <0x4 0x8c 0xa7>;
			clock-names = "apb_pclk", "clk_cs", "cs_src";

			port {

				endpoint {
					remote-endpoint = <0xd8>;
					phandle = <0xca>;
				};
			};
		};

		etm@13640000 {
			compatible = "arm,coresight-etm4x", "arm,primecell";
			reg = <0x0 0x13640000 0x0 0x1000>;
			cpu = <0xd9>;
			clocks = <0x4 0x8c 0xa7>;
			clock-names = "apb_pclk", "clk_cs", "cs_src";

			port {

				endpoint {
					remote-endpoint = <0xda>;
					phandle = <0xcb>;
				};
			};
		};

		etm@13740000 {
			compatible = "arm,coresight-etm4x", "arm,primecell";
			reg = <0x0 0x13740000 0x0 0x1000>;
			cpu = <0xdb>;
			clocks = <0x4 0x8c 0xa7>;
			clock-names = "apb_pclk", "clk_cs", "cs_src";

			port {

				endpoint {
					remote-endpoint = <0xdc>;
					phandle = <0xcc>;
				};
			};
		};
	};

	sprd-pcm-audio {
		compatible = "sprd,pcm-platform-sharkl2";
		#sound-dai-cells = <0x0>;
		dmas = <0xdd 0x1 0xdd 0x2 0xdd 0x3 0xdd 0x4 0xdd 0x5 0xdd 0x6 0xdd 0x7 0xdd 0x8 0xdd 0x5 0xdd 0x6>;
		dma-names = "da01-l", "da01-r", "da23-l", "da23-r", "normal-2stage-p", "normal-2stage-c", "deep-2stage-p", "ad23-2stage-c", "ad01-l", "ad01-r";
		sprd,dma-2stage-usecase = <0x2>;
		sprd,node-count-2stage-level-1 = <0x1>;
		sprd,syscon-pmu-apb = <0x37>;
		sprd,dma-2stage-level-1-int-source = <0x1>;
		phandle = <0x107>;
	};

	vaudio {
		compatible = "sprd,vaudio";
		#sound-dai-cells = <0x1>;
		clocks = <0xde 0x8>;
		clock-names = "tuned_26m";
		phandle = <0x10a>;
	};

	sprd-pcm-iis {
		compatible = "sprd,pcm-platform-sharkl2";
		#sound-dai-cells = <0x0>;
		dmas = <0xdf 0x5 0xdf 0x6>;
		dma-names = "iis0_tx", "iis0_rx";
		sprd,dma-2stage-usecase = <0x2>;
		sprd,node-count-2stage-level-1 = <0x1>;
		sprd,syscon-pmu-apb = <0x37>;
		sprd,dma-2stage-level-1-int-source = <0x1>;
		phandle = <0x10b>;
	};

	saudio_lte {
		compatible = "sprd,saudio";
		sprd,saudio-dst-id = <0x5>;
		sprd,ctrl_channel = <0xa>;
		sprd,playback_channel = <0xb 0x83>;
		sprd,capture_channel = <0xc>;
		sprd,monitor_channel = <0xd>;
		sprd,device = <0x2>;
		sprd,saudio-names = "saudiolte";
	};

	saudio_voip {
		compatible = "sprd,saudio";
		sprd,saudio-dst-id = <0x5>;
		sprd,ctrl_channel = <0xe>;
		sprd,playback_channel = <0xf 0x97>;
		sprd,capture_channel = <0x10>;
		sprd,monitor_channel = <0x11>;
		sprd,device = <0x2>;
		sprd,saudio-names = "saudiovoip";
	};

	audio-mem-mgr {
		compatible = "sprd,audio-mem-sharkl2";
		sprd,iram_phy_addr = <0x2000 0xb000>;
		sprd,iram_normal = <0x2000 0x0>;
		sprd,iram_deepbuf = <0x2000 0xa000>;
		sprd,iram_4arm7 = <0xc000 0x1000>;
	};

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0xcd>;
				};

				core1 {
					cpu = <0xcf>;
				};

				core2 {
					cpu = <0xd1>;
				};

				core3 {
					cpu = <0xd3>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0xd5>;
				};

				core1 {
					cpu = <0xd7>;
				};

				core2 {
					cpu = <0xd9>;
				};

				core3 {
					cpu = <0xdb>;
				};
			};
		};

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a55", "arm,armv8";
			reg = <0x0 0x0>;
			enable-method = "psci";
			cpu-supply = <0xe0>;
			cpufreq-data-v1 = <0xe1>;
			cpu-idle-states = <0xe2>;
			sched-energy-costs = <0xe3 0xe4>;
			phandle = <0xcd>;
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a55", "arm,armv8";
			reg = <0x0 0x100>;
			enable-method = "psci";
			cpu-supply = <0xe0>;
			cpufreq-data-v1 = <0xe1>;
			cpu-idle-states = <0xe2>;
			sched-energy-costs = <0xe3 0xe4>;
			phandle = <0xcf>;
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "arm,cortex-a55", "arm,armv8";
			reg = <0x0 0x200>;
			enable-method = "psci";
			cpu-supply = <0xe0>;
			cpufreq-data-v1 = <0xe1>;
			cpu-idle-states = <0xe2>;
			sched-energy-costs = <0xe3 0xe4>;
			phandle = <0xd1>;
		};

		cpu@300 {
			device_type = "cpu";
			compatible = "arm,cortex-a55", "arm,armv8";
			reg = <0x0 0x300>;
			enable-method = "psci";
			cpu-supply = <0xe0>;
			cpufreq-data-v1 = <0xe1>;
			cpu-idle-states = <0xe2>;
			sched-energy-costs = <0xe3 0xe4>;
			phandle = <0xd3>;
		};

		cpu@400 {
			device_type = "cpu";
			compatible = "arm,cortex-a55", "arm,armv8";
			reg = <0x0 0x400>;
			enable-method = "psci";
			cpu-supply = <0xe5>;
			cpufreq-data-v1 = <0xe6>;
			cpu-idle-states = <0xe2>;
			sched-energy-costs = <0xe7 0xe8>;
			phandle = <0xd5>;
		};

		cpu@500 {
			device_type = "cpu";
			compatible = "arm,cortex-a55", "arm,armv8";
			reg = <0x0 0x500>;
			enable-method = "psci";
			cpu-supply = <0xe5>;
			cpufreq-data-v1 = <0xe6>;
			cpu-idle-states = <0xe2>;
			sched-energy-costs = <0xe7 0xe8>;
			phandle = <0xd7>;
		};

		cpu@600 {
			device_type = "cpu";
			compatible = "arm,cortex-a55", "arm,armv8";
			reg = <0x0 0x600>;
			enable-method = "psci";
			cpu-supply = <0xe5>;
			cpufreq-data-v1 = <0xe6>;
			cpu-idle-states = <0xe2>;
			sched-energy-costs = <0xe7 0xe8>;
			phandle = <0xd9>;
		};

		cpu@700 {
			device_type = "cpu";
			compatible = "arm,cortex-a55", "arm,armv8";
			reg = <0x0 0x700>;
			enable-method = "psci";
			cpu-supply = <0xe5>;
			cpufreq-data-v1 = <0xe6>;
			cpu-idle-states = <0xe2>;
			sched-energy-costs = <0xe7 0xe8>;
			phandle = <0xdb>;
		};
	};

	energy-costs {

		core-cost0 {
			busy-cost-data = <0x1f5 0x50 0x240 0x65 0x28c 0x7d 0x2cd 0x97 0x30e 0xb5>;
			idle-cost-data = <0x19 0x19 0x0>;
			phandle = <0xe3>;
		};

		core-cost1 {
			busy-cost-data = <0x1f5 0x6e 0x2ad 0xa0 0x31f 0xce 0x391 0x102 0x3d2 0x131 0x400 0x160>;
			idle-cost-data = <0x2c 0x2c 0x0>;
			phandle = <0xe7>;
		};

		cluster-cost0 {
			busy-cost-data = <0x1f5 0x0 0x240 0x0 0x28c 0x0 0x2cd 0x0 0x30e 0x0>;
			idle-cost-data = <0x0 0x0 0x0>;
			phandle = <0xe4>;
		};

		cluster-cost1 {
			busy-cost-data = <0x1f5 0x44 0x2ad 0x55 0x31f 0x6a 0x391 0x82 0x3d2 0x99 0x400 0xb3>;
			idle-cost-data = <0x2a 0x2a 0x2a>;
			phandle = <0xe8>;
		};
	};

	psci {
		compatible = "arm,psci-0.2";
		method = "smc";
	};

	idle-states {
		entry-method = "arm,psci";

		core_pd {
			compatible = "arm,idle-state";
			entry-latency-us = <0x3e8>;
			exit-latency-us = <0x1f4>;
			min-residency-us = <0x9c4>;
			local-timer-stop;
			arm,psci-suspend-param = <0x10000>;
			phandle = <0xe2>;
		};
	};

	deep-sleep {
		compatible = "sprd,deep-sleep";
		sprd,sys-ap-ahb = <0x26>;
		sprd,sys-ap-apb = <0x25>;
		sprd,sys-pmu-apb = <0x37>;
		sprd,sys-aon-apb = <0x32>;
		sprd,sys-ap-intc0 = <0xe9>;
		sprd,sys-ap-intc1 = <0xea>;
		sprd,sys-ap-intc2 = <0xeb>;
		sprd,sys-ap-intc3 = <0xec>;
		sprd,sys-ap-intc4 = <0xed>;
		sprd,sys-ap-intc5 = <0xee>;
		clocks = <0x4 0x9d 0xef 0xf0 0xf1 0xf2 0xf3 0xf4 0xf5 0x3 0x6 0x7 0x8 0x9 0xa 0x16 0x1a 0x1b 0x1c 0x1e 0x1f 0x20 0x22 0x23 0x24 0xf6 0xf7 0xf8 0xf9 0xfa>;
		phandle = <0x1b4>;
	};

	cpufreq-clus0 {
		cpufreq-cluster-id = <0x0>;
		sprd,efuse-blk-binning = <0x26 0xf00>;
		sprd,cpufreq-temp-threshold = <0x41>;
		clocks = <0xfb 0xfc 0xfd 0xfe 0x9f 0xb3>;
		clock-names = "core_clk", "core1_clk", "core2_clk", "core3_clk", "low_freq_clk_parent", "high_freq_clk_parent";
		clock-latency = <0xc350>;
		voltage-tolerance = <0x190d>;
		volt-share-masters-bits = <0x1>;
		operating-points = <0x124f80 0x111e53 0x10c8e0 0x106738 0xf4240 0xfb01d 0xd7d20 0xee098 0xbb800 0xe04de>;
		operating-points-1-0 = <0x124f80 0x100590 0x10c8e0 0xf5aaa 0xf4240 0xea38f 0xd7d20 0xdc7d5 0xbb800 0xdbba0>;
		operating-points-2-0 = <0x124f80 0x10c8e0 0x10c8e0 0x101dfa 0xf4240 0xf66df 0xd7d20 0xe8b25 0xbb800 0xdbba0>;
		operating-points-3-0 = <0x124f80 0x118c30 0x10c8e0 0x10e14a 0xf4240 0x102a2f 0xd7d20 0xf4e75 0xbb800 0xe7ef0>;
		operating-points-1-0-65 = <0x124f80 0x105b03 0x10c8e0 0xfa3e8 0xf4240 0xeeccd 0xd7d20 0xe1d48 0xbb800 0xdbba0>;
		operating-points-2-0-65 = <0x124f80 0x111e53 0x10c8e0 0x106738 0xf4240 0xfb01d 0xd7d20 0xee098 0xbb800 0xe04de>;
		operating-points-3-0-65 = <0x10c8e0 0x112a88 0xf4240 0x10736d 0xd7d20 0xfa3e8 0xbb800 0xec82e>;
		phandle = <0xe1>;
	};

	cpufreq-clus1 {
		cpufreq-cluster-id = <0x1>;
		sprd,efuse-blk-binning = <0x26 0xf000>;
		sprd,cpufreq-temp-threshold = <0x41>;
		cpufreq-sub-clusters = <0xff>;
		clocks = <0x100 0x101 0x102 0x103 0x9f 0xb4>;
		clock-names = "core_clk", "core1_clk", "core2_clk", "core3_clk", "low_freq_clk_parent", "high_freq_clk_parent";
		clock-latency = <0xc350>;
		voltage-tolerance = <0x0>;
		volt-share-masters-bits = <0xa>;
		freq-sync-slaves-bits = <0x8>;
		operating-points = <0x186a00 0x111e53 0x16e360 0x108bd7 0x155cc0 0x100590 0x12b128 0xf0537 0x100590 0xe1113 0xbb800 0xdbba0>;
		operating-points-1-0 = <0x186a00 0x100590 0x16e360 0xf7f49 0x155cc0 0xeeccd 0x12b128 0xdf8a9 0x100590 0xdbba0 0xbb800 0xdbba0>;
		operating-points-2-0 = <0x186a00 0x10c8e0 0x16e360 0x104299 0x155cc0 0xfb01d 0x12b128 0xebbf9 0x100590 0xdc7d5 0xbb800 0xdbba0>;
		operating-points-3-0 = <0x186a00 0x118c30 0x16e360 0x1105e9 0x155cc0 0x10736d 0x12b128 0xf7f49 0x100590 0xe8b25 0xbb800 0xdbba0>;
		operating-points-1-0-65 = <0x186a00 0x105b03 0x16e360 0xfc887 0x155cc0 0xf4240 0x12b128 0xe41e7 0x100590 0xdbba0 0xbb800 0xdbba0>;
		operating-points-2-0-65 = <0x186a00 0x111e53 0x16e360 0x108bd7 0x155cc0 0x100590 0x12b128 0xf0537 0x100590 0xe1113 0xbb800 0xdbba0>;
		operating-points-3-0-65 = <0x16e360 0x114f27 0x155cc0 0x10c8e0 0x12b128 0xfc887 0x100590 0xed463 0xbb800 0xdbba0>;
		phandle = <0xe6>;
	};

	cpufreq-fcm {
		cpufreq-cluster-id = <0x3>;
		sprd,efuse-blk-binning = <0x26 0xf00000>;
		sprd,cpufreq-temp-threshold = <0x41>;
		clocks = <0xb5 0x9f 0x99>;
		clock-names = "clk", "clk_low", "clk_high";
		clock-latency = <0xc350>;
		vdd-supply = <0xe5>;
		voltage-tolerance = <0x0>;
		volt-share-masters-bits = <0xa>;
		freq-sync-hosts-bits = <0x2>;
		operating-points = <0x1312d0 0x111e53 0x11e220 0x108bd7 0x10b558 0x100590 0xea218 0xf0537 0xc92c0 0xe1113 0xbb800 0xdbba0>;
		operating-points-1-0 = <0x1312d0 0x100590 0x11e220 0xf7f49 0x10b558 0xeeccd 0xea218 0xdf8a9 0xc92c0 0xdbba0 0xbb800 0xdbba0>;
		operating-points-2-0 = <0x1312d0 0x10c8e0 0x11e220 0x104299 0x10b558 0xfb01d 0xea218 0xebbf9 0xc92c0 0xdc7d5 0xbb800 0xdbba0>;
		operating-points-3-0 = <0x1312d0 0x118c30 0x11e220 0x1105e9 0x10b558 0x10736d 0xea218 0xf7f49 0xc92c0 0xe8b25 0xbb800 0xe1d48>;
		operating-points-1-0-65 = <0x1312d0 0x105b03 0x11e220 0xfc887 0x10b558 0xf4240 0xea218 0xe41e7 0xc92c0 0xdbba0 0xbb800 0xdbba0>;
		operating-points-2-0-65 = <0x1312d0 0x111e53 0x11e220 0x108bd7 0x10b558 0x100590 0xea218 0xf0537 0xc92c0 0xe1113 0xbb800 0xe04de>;
		operating-points-3-0-65 = <0x11e220 0x114f27 0x10b558 0x10c8e0 0xea218 0xfc887 0xc92c0 0xed463 0xbb800 0xec82e>;
		phandle = <0xff>;
	};

	interrupt-controller@14000000 {
		compatible = "arm,gic-v3";
		#interrupt-cells = <0x3>;
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;
		redistributor-stride = <0x0 0x20000>;
		#redistributor-regions = <0x1>;
		interrupt-controller;
		reg = <0x0 0x14000000 0x0 0x20000 0x0 0x14040000 0x0 0x100000>;
		interrupts = <0x1 0x9 0x4>;
		phandle = <0x1>;

		v2m@0 {
			compatible = "arm,gic-v2m-frame";
			msi-controller;
			reg = <0x0 0x0 0x0 0x1000>;
			phandle = <0x1b5>;
		};
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <0x1 0xe 0xf08 0x1 0xa 0xf08>;
		clock-frequency = <0x18cba80>;
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupts = <0x0 0x90 0x4 0x0 0x91 0x4 0x0 0x92 0x4 0x0 0x93 0x4 0x0 0x94 0x4 0x0 0x95 0x4 0x0 0x96 0x4 0x0 0x97 0x4>;
	};

	sprd-gsp {
		compatible = "sprd,gsp-r6p0-sharkl3";
		core-cnt = <0x1>;
		io-cnt = <0x7>;
		cores = <0x104>;
		power-domains = <0x5a>;
		phandle = <0x1b6>;
	};

	clk-default {
		compatible = "sprd,clk-default";
		sprd,syscon-pmu-apb = <0x37>;
		sprd,syscon-aon-apb = <0x32>;
		pmu-pwd-list = <0x1c 0x3000000 0x2000000 0x30 0x3000000 0x2000000>;
		clock-names = "clk_vsp_eb", "clk_mm_eb";
		clocks = <0x4c 0xe 0x35 0x19>;
	};

	lcds {

		lcd96@96 {
			work-mode = <0x1>;
			bpp = <0x18>;
			lane-number = <0x4>;
			need-check-esd = <0x0>;
			esd-timeout = <0x3e8>;
			esd-check-reg = <0xa>;
			esd-return-code = <0x9c>;
			fps = <0x3c>;
			width-mm = <0x44>;
			height-mm = <0x79>;
			panel-name = "boe_nt35596_mipi_fhd";
			power-on-sequence = <0x4 0x1 0xa 0x5 0x1 0x14 0x32 0x1 0x5 0x32 0x0 0x5 0x32 0x1 0x5 0x32 0x0 0x5 0x32 0x1 0x14>;
			power-off-sequence = <0x5 0x0 0x14 0x4 0x0 0xa 0x32 0x0 0x14>;
			init-data = [23 00 00 02 ff ee 23 0a 00 02 18 40 23 14 00 02 18 00 23 00 00 02 ff 01 23 00 00 02 fb 01 23 00 00 02 00 01 23 00 00 02 01 55 23 00 00 02 02 40 23 00 00 02 05 40 23 00 00 02 06 94 23 00 00 02 07 94 23 00 00 02 08 0c 23 00 00 02 11 19 23 00 00 02 12 19 23 00 00 02 13 03 23 00 00 02 14 94 23 00 00 02 15 15 23 00 00 02 16 15 23 00 00 02 6d 22 23 00 00 02 0b af 23 00 00 02 0c af 23 00 00 02 0e ab 23 00 00 02 0f a4 23 00 00 02 58 82 23 00 00 02 59 02 23 00 00 02 5a 02 23 00 00 02 5b 02 23 00 00 02 5c 82 23 00 00 02 5d 82 23 00 00 02 5e 02 23 00 00 02 5f 02 23 00 00 02 75 00 23 00 00 02 76 00 23 00 00 02 77 00 23 00 00 02 78 11 23 00 00 02 79 00 23 00 00 02 7a 30 23 00 00 02 7b 00 23 00 00 02 7c 4a 23 00 00 02 7d 00 23 00 00 02 7e 62 23 00 00 02 7f 00 23 00 00 02 80 78 23 00 00 02 81 00 23 00 00 02 82 8c 23 00 00 02 83 00 23 00 00 02 84 9e 23 00 00 02 85 00 23 00 00 02 86 ae 23 00 00 02 87 00 23 00 00 02 88 e4 23 00 00 02 89 01 23 00 00 02 8a 0e 23 00 00 02 8b 01 23 00 00 02 8c 4c 23 00 00 02 8d 01 23 00 00 02 8e 7b 23 00 00 02 8f 01 23 00 00 02 90 c2 23 00 00 02 91 01 23 00 00 02 92 fb 23 00 00 02 93 01 23 00 00 02 94 fc 23 00 00 02 95 02 23 00 00 02 96 34 23 00 00 02 97 02 23 00 00 02 98 79 23 00 00 02 99 02 23 00 00 02 9a a4 23 00 00 02 9b 02 23 00 00 02 9c dd 23 00 00 02 9d 03 23 00 00 02 9e 05 23 00 00 02 9f 03 23 00 00 02 a0 39 23 00 00 02 a2 03 23 00 00 02 a3 48 23 00 00 02 a4 03 23 00 00 02 a5 58 23 00 00 02 a6 03 23 00 00 02 a7 6a 23 00 00 02 a9 03 23 00 00 02 aa 7f 23 00 00 02 ab 03 23 00 00 02 ac 98 23 00 00 02 ad 03 23 00 00 02 ae b7 23 00 00 02 af 03 23 00 00 02 b0 d7 23 00 00 02 b1 03 23 00 00 02 b2 ff 23 00 00 02 b3 00 23 00 00 02 b4 00 23 00 00 02 b5 00 23 00 00 02 b6 11 23 00 00 02 b7 00 23 00 00 02 b8 30 23 00 00 02 b9 00 23 00 00 02 ba 4a 23 00 00 02 bb 00 23 00 00 02 bc 62 23 00 00 02 bd 00 23 00 00 02 be 78 23 00 00 02 bf 00 23 00 00 02 c0 8c 23 00 00 02 c1 00 23 00 00 02 c2 9e 23 00 00 02 c3 00 23 00 00 02 c4 ae 23 00 00 02 c5 00 23 00 00 02 c6 e4 23 00 00 02 c7 01 23 00 00 02 c8 0e 23 00 00 02 c9 01 23 00 00 02 ca 4c 23 00 00 02 cb 01 23 00 00 02 cc 7b 23 00 00 02 cd 01 23 00 00 02 ce c2 23 00 00 02 cf 01 23 00 00 02 d0 fb 23 00 00 02 d1 01 23 00 00 02 d2 fc 23 00 00 02 d3 02 23 00 00 02 d4 34 23 00 00 02 d5 02 23 00 00 02 d6 79 23 00 00 02 d7 02 23 00 00 02 d8 a4 23 00 00 02 d9 02 23 00 00 02 da dd 23 00 00 02 db 03 23 00 00 02 dc 05 23 00 00 02 dd 03 23 00 00 02 de 39 23 00 00 02 df 03 23 00 00 02 e0 48 23 00 00 02 e1 03 23 00 00 02 e2 58 23 00 00 02 e3 03 23 00 00 02 e4 6a 23 00 00 02 e5 03 23 00 00 02 e6 7f 23 00 00 02 e7 03 23 00 00 02 e8 98 23 00 00 02 e9 03 23 00 00 02 ea b7 23 00 00 02 eb 03 23 00 00 02 ec d7 23 00 00 02 ed 03 23 00 00 02 ee ff 23 00 00 02 ef 00 23 00 00 02 f0 00 23 00 00 02 f1 00 23 00 00 02 f2 11 23 00 00 02 f3 00 23 00 00 02 f4 30 23 00 00 02 f5 00 23 00 00 02 f6 4a 23 00 00 02 f7 00 23 00 00 02 f8 62 23 00 00 02 f9 00 23 00 00 02 fa 78 23 00 00 02 ff 02 23 00 00 02 fb 01 23 00 00 02 00 00 23 00 00 02 01 8c 23 00 00 02 02 00 23 00 00 02 03 9e 23 00 00 02 04 00 23 00 00 02 05 ae 23 00 00 02 06 00 23 00 00 02 07 e4 23 00 00 02 08 01 23 00 00 02 09 0e 23 00 00 02 0a 01 23 00 00 02 0b 4c 23 00 00 02 0c 01 23 00 00 02 0d 7b 23 00 00 02 0e 01 23 00 00 02 0f c2 23 00 00 02 10 01 23 00 00 02 11 fb 23 00 00 02 12 01 23 00 00 02 13 fc 23 00 00 02 14 02 23 00 00 02 15 34 23 00 00 02 16 02 23 00 00 02 17 79 23 00 00 02 18 02 23 00 00 02 19 a4 23 00 00 02 1a 02 23 00 00 02 1b dd 23 00 00 02 1c 03 23 00 00 02 1d 05 23 00 00 02 1e 03 23 00 00 02 1f 39 23 00 00 02 20 03 23 00 00 02 21 48 23 00 00 02 22 03 23 00 00 02 23 58 23 00 00 02 24 03 23 00 00 02 25 6a 23 00 00 02 26 03 23 00 00 02 27 7f 23 00 00 02 28 03 23 00 00 02 29 98 23 00 00 02 2a 03 23 00 00 02 2b b7 23 00 00 02 2d 03 23 00 00 02 2f d7 23 00 00 02 30 03 23 00 00 02 31 ff 23 00 00 02 32 00 23 00 00 02 33 00 23 00 00 02 34 00 23 00 00 02 35 11 23 00 00 02 36 00 23 00 00 02 37 30 23 00 00 02 38 00 23 00 00 02 39 4a 23 00 00 02 3a 00 23 00 00 02 3b 62 23 00 00 02 3d 00 23 00 00 02 3f 78 23 00 00 02 40 00 23 00 00 02 41 8c 23 00 00 02 42 00 23 00 00 02 43 9e 23 00 00 02 44 00 23 00 00 02 45 ae 23 00 00 02 46 00 23 00 00 02 47 e4 23 00 00 02 48 01 23 00 00 02 49 0e 23 00 00 02 4a 01 23 00 00 02 4b 4c 23 00 00 02 4c 01 23 00 00 02 4d 7b 23 00 00 02 4e 01 23 00 00 02 4f c2 23 00 00 02 50 01 23 00 00 02 51 fb 23 00 00 02 52 01 23 00 00 02 53 fc 23 00 00 02 54 02 23 00 00 02 55 34 23 00 00 02 56 02 23 00 00 02 58 79 23 00 00 02 59 02 23 00 00 02 5a a4 23 00 00 02 5b 02 23 00 00 02 5c dd 23 00 00 02 5d 03 23 00 00 02 5e 05 23 00 00 02 5f 03 23 00 00 02 60 39 23 00 00 02 61 03 23 00 00 02 62 48 23 00 00 02 63 03 23 00 00 02 64 58 23 00 00 02 65 03 23 00 00 02 66 6a 23 00 00 02 67 03 23 00 00 02 68 7f 23 00 00 02 69 03 23 00 00 02 6a 98 23 00 00 02 6b 03 23 00 00 02 6c b7 23 00 00 02 6d 03 23 00 00 02 6e d7 23 00 00 02 6f 03 23 00 00 02 70 ff 23 00 00 02 71 00 23 00 00 02 72 00 23 00 00 02 73 00 23 00 00 02 74 11 23 00 00 02 75 00 23 00 00 02 76 30 23 00 00 02 77 00 23 00 00 02 78 4a 23 00 00 02 79 00 23 00 00 02 7a 62 23 00 00 02 7b 00 23 00 00 02 7c 78 23 00 00 02 7d 00 23 00 00 02 7e 8c 23 00 00 02 7f 00 23 00 00 02 80 9e 23 00 00 02 81 00 23 00 00 02 82 ae 23 00 00 02 83 00 23 00 00 02 84 e4 23 00 00 02 85 01 23 00 00 02 86 0e 23 00 00 02 87 01 23 00 00 02 88 4c 23 00 00 02 89 01 23 00 00 02 8a 7b 23 00 00 02 8b 01 23 00 00 02 8c c2 23 00 00 02 8d 01 23 00 00 02 8e fb 23 00 00 02 8f 01 23 00 00 02 90 fc 23 00 00 02 91 02 23 00 00 02 92 34 23 00 00 02 93 02 23 00 00 02 94 79 23 00 00 02 95 02 23 00 00 02 96 a4 23 00 00 02 97 02 23 00 00 02 98 dd 23 00 00 02 99 03 23 00 00 02 9a 05 23 00 00 02 9b 03 23 00 00 02 9c 39 23 00 00 02 9d 03 23 00 00 02 9e 48 23 00 00 02 9f 03 23 00 00 02 a0 58 23 00 00 02 a2 03 23 00 00 02 a3 6a 23 00 00 02 a4 03 23 00 00 02 a5 7f 23 00 00 02 a6 03 23 00 00 02 a7 98 23 00 00 02 a9 03 23 00 00 02 aa b7 23 00 00 02 ab 03 23 00 00 02 ac d7 23 00 00 02 ad 03 23 00 00 02 ae ff 23 00 00 02 af 00 23 00 00 02 b0 00 23 00 00 02 b1 00 23 00 00 02 b2 11 23 00 00 02 b3 00 23 00 00 02 b4 30 23 00 00 02 b5 00 23 00 00 02 b6 4a 23 00 00 02 b7 00 23 00 00 02 b8 62 23 00 00 02 b9 00 23 00 00 02 ba 78 23 00 00 02 bb 00 23 00 00 02 bc 8c 23 00 00 02 bd 00 23 00 00 02 be 9e 23 00 00 02 bf 00 23 00 00 02 c0 ae 23 00 00 02 c1 00 23 00 00 02 c2 e4 23 00 00 02 c3 01 23 00 00 02 c4 0e 23 00 00 02 c5 01 23 00 00 02 c6 4c 23 00 00 02 c7 01 23 00 00 02 c8 7b 23 00 00 02 c9 01 23 00 00 02 ca c2 23 00 00 02 cb 01 23 00 00 02 cc fb 23 00 00 02 cd 01 23 00 00 02 ce fc 23 00 00 02 cf 02 23 00 00 02 d0 34 23 00 00 02 d1 02 23 00 00 02 d2 79 23 00 00 02 d3 02 23 00 00 02 d4 a4 23 00 00 02 d5 02 23 00 00 02 d6 dd 23 00 00 02 d7 03 23 00 00 02 d8 05 23 00 00 02 d9 03 23 00 00 02 da 39 23 00 00 02 db 03 23 00 00 02 dc 48 23 00 00 02 dd 03 23 00 00 02 de 58 23 00 00 02 df 03 23 00 00 02 e0 6a 23 00 00 02 e1 03 23 00 00 02 e2 7f 23 00 00 02 e3 03 23 00 00 02 e4 98 23 00 00 02 e5 03 23 00 00 02 e6 b7 23 00 00 02 e7 03 23 00 00 02 e8 d7 23 00 00 02 e9 03 23 00 00 02 ea ff 23 00 00 02 ff 05 23 00 00 02 fb 01 23 00 00 02 00 00 23 00 00 02 01 01 23 00 00 02 02 0b 23 00 00 02 03 0c 23 00 00 02 04 00 23 00 00 02 05 03 23 00 00 02 06 00 23 00 00 02 07 04 23 00 00 02 08 00 23 00 00 02 09 00 23 00 00 02 0a 00 23 00 00 02 0b 00 23 00 00 02 0c 00 23 00 00 02 0d 17 23 00 00 02 0e 15 23 00 00 02 0f 13 23 00 00 02 10 00 23 00 00 02 11 01 23 00 00 02 12 0b 23 00 00 02 13 0c 23 00 00 02 14 00 23 00 00 02 15 03 23 00 00 02 16 00 23 00 00 02 17 04 23 00 00 02 18 00 23 00 00 02 19 00 23 00 00 02 1a 00 23 00 00 02 1b 00 23 00 00 02 1c 00 23 00 00 02 1d 17 23 00 00 02 1e 15 23 00 00 02 1f 13 23 00 00 02 20 09 23 00 00 02 21 02 23 00 00 02 22 00 23 00 00 02 23 00 23 00 00 02 24 00 23 00 00 02 25 3d 23 00 00 02 29 38 23 00 00 02 2a 2b 23 00 00 02 2f 02 23 00 00 02 30 01 23 00 00 02 31 49 23 00 00 02 32 23 23 00 00 02 33 01 23 00 00 02 34 05 23 00 00 02 35 74 23 00 00 02 36 00 23 00 00 02 37 2d 23 00 00 02 38 08 23 00 00 02 92 94 23 00 00 02 5b 00 23 00 00 02 5f 1d 23 00 00 02 63 00 23 00 00 02 67 04 23 00 00 02 6c 55 23 00 00 02 7a 00 23 00 00 02 7b a2 23 00 00 02 7c d8 23 00 00 02 7d 50 23 00 00 02 7e 0a 23 00 00 02 7f 1c 23 00 00 02 81 06 23 00 00 02 82 02 23 00 00 02 84 03 23 00 00 02 85 05 23 00 00 02 c5 20 23 00 00 02 80 00 23 00 00 02 83 00 23 00 00 02 93 08 23 00 00 02 94 0a 23 00 00 02 8a 33 23 00 00 02 a4 0f 23 00 00 02 9b 0f 23 00 00 02 9d b0 23 00 00 02 e7 83 23 00 00 02 e3 02 23 00 00 02 ff 00 23 00 00 02 d2 03 23 00 00 02 d3 24 23 00 00 02 d4 20 23 00 00 02 35 00 23 00 00 02 ba 03 13 78 00 01 11 13 64 00 01 29];
			sleep-in = [13 0a 00 01 28 13 78 00 01 10];
			sleep-out = [13 78 00 01 11 13 64 00 01 29];
			phandle = <0x1b7>;

			display-timings {
				clock-frequency = <0xf4240>;
				hactive = <0x438>;
				vactive = <0x780>;
				hback-porch = <0x10>;
				hfront-porch = <0xb0>;
				vback-porch = <0x20>;
				vfront-porch = <0x20>;
				hsync-len = <0xa>;
				vsync-len = <0x4>;
			};
		};

		lcd35695@35695 {
			work-mode = <0x1>;
			bpp = <0x18>;
			lane-number = <0x4>;
			need-check-esd = <0x3>;
			esd-timeout = <0x7d0>;
			esd-check-reg = <0xa>;
			esd-return-code = <0x9c>;
			fps = <0x3c>;
			width-mm = <0x44>;
			height-mm = <0x79>;
			panel-name = "truly_nt35695_mipi_fhd";
			sr-table = <0x2d00500 0x21c03c0>;
			power-on-sequence = <0x4 0x1 0x5 0x5 0x1 0x5 0x32 0x1 0x5 0x32 0x0 0x5 0x32 0x1 0x14>;
			power-off-sequence = <0x5 0x0 0x5 0x4 0x0 0x5 0x32 0x1 0x5>;
			init-data = [15 00 00 02 ff 20 15 00 00 02 00 01 15 00 00 02 01 55 15 00 00 02 02 45 15 00 00 02 03 55 15 00 00 02 05 50 15 00 00 02 06 4a 15 00 00 02 07 24 15 00 00 02 08 0c 15 00 00 02 0b 87 15 00 00 02 0c 87 15 00 00 02 0e b0 15 00 00 02 0f b3 15 00 00 02 11 25 15 00 00 02 12 10 15 00 00 02 13 03 15 00 00 02 14 4a 15 00 00 02 15 12 15 00 00 02 16 12 15 00 00 02 30 01 15 00 00 02 58 82 15 00 00 02 59 00 15 00 00 02 5a 02 15 00 00 02 5b 00 15 00 00 02 5c 82 15 00 00 02 5d 82 15 00 00 02 5e 02 15 00 00 02 5f 02 15 00 00 02 72 31 15 00 00 02 fb 01 15 00 00 02 75 00 15 00 00 02 76 00 15 00 00 02 77 00 15 00 00 02 78 06 15 00 00 02 79 00 15 00 00 02 7a 1a 15 00 00 02 7b 00 15 00 00 02 7c 37 15 00 00 02 7d 00 15 00 00 02 7e 5a 15 00 00 02 7f 00 15 00 00 02 80 75 15 00 00 02 81 00 15 00 00 02 82 8d 15 00 00 02 83 00 15 00 00 02 84 a0 15 00 00 02 85 00 15 00 00 02 86 b1 15 00 00 02 87 00 15 00 00 02 88 e4 15 00 00 02 89 01 15 00 00 02 8a 07 15 00 00 02 8b 01 15 00 00 02 8c 36 15 00 00 02 8d 01 15 00 00 02 8e 5d 15 00 00 02 8f 01 15 00 00 02 90 a9 15 00 00 02 91 01 15 00 00 02 92 e1 15 00 00 02 93 01 15 00 00 02 94 e3 15 00 00 02 95 02 15 00 00 02 96 11 15 00 00 02 97 02 15 00 00 02 98 54 15 00 00 02 99 02 15 00 00 02 9a 7f 15 00 00 02 9b 02 15 00 00 02 9c bd 15 00 00 02 9d 02 15 00 00 02 9e e5 15 00 00 02 9f 03 15 00 00 02 a0 1b 15 00 00 02 a2 03 15 00 00 02 a3 25 15 00 00 02 a4 03 15 00 00 02 a5 28 15 00 00 02 a6 03 15 00 00 02 a7 3a 15 00 00 02 a9 03 15 00 00 02 aa 5d 15 00 00 02 ab 03 15 00 00 02 ac a4 15 00 00 02 ad 03 15 00 00 02 ae c1 15 00 00 02 af 03 15 00 00 02 b0 d3 15 00 00 02 b1 03 15 00 00 02 b2 d8 15 00 00 02 b3 00 15 00 00 02 b4 00 15 00 00 02 b5 00 15 00 00 02 b6 06 15 00 00 02 b7 00 15 00 00 02 b8 1a 15 00 00 02 b9 00 15 00 00 02 ba 37 15 00 00 02 bb 00 15 00 00 02 bc 5a 15 00 00 02 bd 00 15 00 00 02 be 75 15 00 00 02 bf 00 15 00 00 02 c0 8d 15 00 00 02 c1 00 15 00 00 02 c2 a0 15 00 00 02 c3 00 15 00 00 02 c4 b1 15 00 00 02 c5 00 15 00 00 02 c6 e4 15 00 00 02 c7 01 15 00 00 02 c8 07 15 00 00 02 c9 01 15 00 00 02 ca 36 15 00 00 02 cb 01 15 00 00 02 cc 5d 15 00 00 02 cd 01 15 00 00 02 ce a9 15 00 00 02 cf 01 15 00 00 02 d0 e1 15 00 00 02 d1 01 15 00 00 02 d2 e3 15 00 00 02 d3 02 15 00 00 02 d4 11 15 00 00 02 d5 02 15 00 00 02 d6 54 15 00 00 02 d7 02 15 00 00 02 d8 7f 15 00 00 02 d9 02 15 00 00 02 da bd 15 00 00 02 db 02 15 00 00 02 dc e5 15 00 00 02 dd 03 15 00 00 02 de 1b 15 00 00 02 df 03 15 00 00 02 e0 25 15 00 00 02 e1 03 15 00 00 02 e2 28 15 00 00 02 e3 03 15 00 00 02 e4 3a 15 00 00 02 e5 03 15 00 00 02 e6 5d 15 00 00 02 e7 03 15 00 00 02 e8 a4 15 00 00 02 e9 03 15 00 00 02 ea c1 15 00 00 02 eb 03 15 00 00 02 ec d3 15 00 00 02 ed 03 15 00 00 02 ee d8 15 00 00 02 ef 00 15 00 00 02 f0 ba 15 00 00 02 f1 00 15 00 00 02 f2 c1 15 00 00 02 f3 00 15 00 00 02 f4 d1 15 00 00 02 f5 00 15 00 00 02 f6 de 15 00 00 02 f7 00 15 00 00 02 f8 e7 15 00 00 02 f9 00 15 00 00 02 fa f0 15 00 00 02 ff 21 15 00 00 02 00 00 15 00 00 02 01 fa 15 00 00 02 02 01 15 00 00 02 03 03 15 00 00 02 04 01 15 00 00 02 05 0e 15 00 00 02 06 01 15 00 00 02 07 33 15 00 00 02 08 01 15 00 00 02 09 4c 15 00 00 02 0a 01 15 00 00 02 0b 6d 15 00 00 02 0c 01 15 00 00 02 0d 8a 15 00 00 02 0e 01 15 00 00 02 0f c0 15 00 00 02 10 01 15 00 00 02 11 ef 15 00 00 02 12 01 15 00 00 02 13 f1 15 00 00 02 14 02 15 00 00 02 15 20 15 00 00 02 16 02 15 00 00 02 17 63 15 00 00 02 18 02 15 00 00 02 19 91 15 00 00 02 1a 02 15 00 00 02 1b cf 15 00 00 02 1c 02 15 00 00 02 1d f9 15 00 00 02 1e 03 15 00 00 02 1f 31 15 00 00 02 20 03 15 00 00 02 21 3d 15 00 00 02 22 03 15 00 00 02 23 40 15 00 00 02 24 03 15 00 00 02 25 51 15 00 00 02 26 03 15 00 00 02 27 71 15 00 00 02 28 03 15 00 00 02 29 85 15 00 00 02 2a 03 15 00 00 02 2b ab 15 00 00 02 2d 03 15 00 00 02 2f d6 15 00 00 02 30 03 15 00 00 02 31 d8 15 00 00 02 32 00 15 00 00 02 33 ba 15 00 00 02 34 00 15 00 00 02 35 c1 15 00 00 02 36 00 15 00 00 02 37 d1 15 00 00 02 38 00 15 00 00 02 39 de 15 00 00 02 3a 00 15 00 00 02 3b e7 15 00 00 02 3d 00 15 00 00 02 3f f0 15 00 00 02 40 00 15 00 00 02 41 fa 15 00 00 02 42 01 15 00 00 02 43 03 15 00 00 02 44 01 15 00 00 02 45 0e 15 00 00 02 46 01 15 00 00 02 47 33 15 00 00 02 48 01 15 00 00 02 49 4c 15 00 00 02 4a 01 15 00 00 02 4b 6d 15 00 00 02 4c 01 15 00 00 02 4d 8a 15 00 00 02 4e 01 15 00 00 02 4f c0 15 00 00 02 50 01 15 00 00 02 51 ef 15 00 00 02 52 01 15 00 00 02 53 f1 15 00 00 02 54 02 15 00 00 02 55 20 15 00 00 02 56 02 15 00 00 02 58 63 15 00 00 02 59 02 15 00 00 02 5a 91 15 00 00 02 5b 02 15 00 00 02 5c cf 15 00 00 02 5d 02 15 00 00 02 5e f9 15 00 00 02 5f 03 15 00 00 02 60 31 15 00 00 02 61 03 15 00 00 02 62 3d 15 00 00 02 63 03 15 00 00 02 64 40 15 00 00 02 65 03 15 00 00 02 66 51 15 00 00 02 67 03 15 00 00 02 68 71 15 00 00 02 69 03 15 00 00 02 6a 85 15 00 00 02 6b 03 15 00 00 02 6c ab 15 00 00 02 6d 03 15 00 00 02 6e d6 15 00 00 02 6f 03 15 00 00 02 70 d8 15 00 00 02 71 00 15 00 00 02 72 a7 15 00 00 02 73 00 15 00 00 02 74 ae 15 00 00 02 75 00 15 00 00 02 76 bd 15 00 00 02 77 00 15 00 00 02 78 ca 15 00 00 02 79 00 15 00 00 02 7a d4 15 00 00 02 7b 00 15 00 00 02 7c dd 15 00 00 02 7d 00 15 00 00 02 7e e6 15 00 00 02 7f 00 15 00 00 02 80 ef 15 00 00 02 81 00 15 00 00 02 82 f9 15 00 00 02 83 01 15 00 00 02 84 1d 15 00 00 02 85 01 15 00 00 02 86 36 15 00 00 02 87 01 15 00 00 02 88 5b 15 00 00 02 89 01 15 00 00 02 8a 79 15 00 00 02 8b 01 15 00 00 02 8c ba 15 00 00 02 8d 01 15 00 00 02 8e ea 15 00 00 02 8f 01 15 00 00 02 90 ed 15 00 00 02 91 02 15 00 00 02 92 1b 15 00 00 02 93 02 15 00 00 02 94 5f 15 00 00 02 95 02 15 00 00 02 96 8a 15 00 00 02 97 02 15 00 00 02 98 cc 15 00 00 02 99 02 15 00 00 02 9a fb 15 00 00 02 9b 03 15 00 00 02 9c 61 15 00 00 02 9d 03 15 00 00 02 9e af 15 00 00 02 9f 03 15 00 00 02 a0 c6 15 00 00 02 a2 03 15 00 00 02 a3 cc 15 00 00 02 a4 03 15 00 00 02 a5 ce 15 00 00 02 a6 03 15 00 00 02 a7 d2 15 00 00 02 a9 03 15 00 00 02 aa d4 15 00 00 02 ab 03 15 00 00 02 ac d7 15 00 00 02 ad 03 15 00 00 02 ae d8 15 00 00 02 af 00 15 00 00 02 b0 a7 15 00 00 02 b1 00 15 00 00 02 b2 ae 15 00 00 02 b3 00 15 00 00 02 b4 bd 15 00 00 02 b5 00 15 00 00 02 b6 ca 15 00 00 02 b7 00 15 00 00 02 b8 d4 15 00 00 02 b9 00 15 00 00 02 ba dd 15 00 00 02 bb 00 15 00 00 02 bc e6 15 00 00 02 bd 00 15 00 00 02 be ef 15 00 00 02 bf 00 15 00 00 02 c0 f9 15 00 00 02 c1 01 15 00 00 02 c2 1d 15 00 00 02 c3 01 15 00 00 02 c4 36 15 00 00 02 c5 01 15 00 00 02 c6 5b 15 00 00 02 c7 01 15 00 00 02 c8 79 15 00 00 02 c9 01 15 00 00 02 ca ba 15 00 00 02 cb 01 15 00 00 02 cc ea 15 00 00 02 cd 01 15 00 00 02 ce ed 15 00 00 02 cf 02 15 00 00 02 d0 1b 15 00 00 02 d1 02 15 00 00 02 d2 5f 15 00 00 02 d3 02 15 00 00 02 d4 8a 15 00 00 02 d5 02 15 00 00 02 d6 cc 15 00 00 02 d7 02 15 00 00 02 d8 fb 15 00 00 02 d9 03 15 00 00 02 da 61 15 00 00 02 db 03 15 00 00 02 dc af 15 00 00 02 dd 03 15 00 00 02 de c6 15 00 00 02 df 03 15 00 00 02 e0 cc 15 00 00 02 e1 03 15 00 00 02 e2 ce 15 00 00 02 e3 03 15 00 00 02 e4 d2 15 00 00 02 e5 03 15 00 00 02 e6 d4 15 00 00 02 e7 03 15 00 00 02 e8 d7 15 00 00 02 e9 03 15 00 00 02 ea d8 15 00 00 02 ff 24 15 00 00 02 00 01 15 00 00 02 01 0b 15 00 00 02 02 0c 15 00 00 02 03 09 15 00 00 02 04 0a 15 00 00 02 05 1c 15 00 00 02 06 10 15 00 00 02 07 00 15 00 00 02 08 1c 15 00 00 02 09 00 15 00 00 02 0a 00 15 00 00 02 0b 00 15 00 00 02 0c 00 15 00 00 02 0d 13 15 00 00 02 0e 15 15 00 00 02 0f 17 15 00 00 02 10 01 15 00 00 02 11 0b 15 00 00 02 12 0c 15 00 00 02 13 09 15 00 00 02 14 0a 15 00 00 02 15 1c 15 00 00 02 16 10 15 00 00 02 17 10 15 00 00 02 18 1c 15 00 00 02 19 00 15 00 00 02 1a 00 15 00 00 02 1b 00 15 00 00 02 1c 00 15 00 00 02 1d 13 15 00 00 02 1e 15 15 00 00 02 1f 17 15 00 00 02 20 00 15 00 00 02 21 03 15 00 00 02 22 01 15 00 00 02 23 4a 15 00 00 02 24 4a 15 00 00 02 25 6d 15 00 00 02 26 40 15 00 00 02 27 40 15 00 00 02 bd 20 15 00 00 02 b6 22 15 00 00 02 b7 24 15 00 00 02 b8 07 15 00 00 02 b9 07 15 00 00 02 c1 6d 15 00 00 02 be 07 15 00 00 02 bf 07 15 00 00 02 29 d8 15 00 00 02 2a 2a 15 00 00 02 4b 04 15 00 00 02 4c 12 15 00 00 02 4d 00 15 00 00 02 4e 22 15 00 00 02 4f 22 15 00 00 02 50 00 15 00 00 02 51 61 15 00 00 02 52 01 15 00 00 02 53 08 15 00 00 02 56 08 15 00 00 02 54 8a 15 00 00 02 58 8a 15 00 00 02 55 6d 15 00 00 02 5b 43 15 00 00 02 5c 00 15 00 00 02 5f 73 15 00 00 02 60 73 15 00 00 02 63 22 15 00 00 02 64 00 15 00 00 02 67 08 15 00 00 02 68 04 15 00 00 02 7a 80 15 00 00 02 7b 91 15 00 00 02 7c d8 15 00 00 02 7d 60 15 00 00 02 75 20 15 00 00 02 7f 20 15 00 00 02 74 10 15 00 00 02 7e 10 15 00 00 02 93 06 15 00 00 02 94 06 15 00 00 02 b3 00 15 00 00 02 b4 00 15 00 00 02 b5 00 15 00 00 02 78 00 15 00 00 02 79 00 15 00 00 02 80 00 15 00 00 02 83 00 15 00 00 02 84 04 15 00 00 02 8a 33 15 00 00 02 9b 0f 15 00 00 02 8b f0 15 00 00 02 e3 00 15 00 00 02 fb 01 15 00 00 02 ec 00 15 00 00 02 ff 10 15 00 00 04 3b 03 24 20 15 00 00 02 35 00 15 00 00 02 bb 03 15 00 00 03 51 ff 00 15 00 00 02 53 2c 15 00 00 02 55 00 15 50 00 01 11 15 14 00 01 29];
			sleep-in = [13 01 00 01 00 13 0a 00 01 28 13 78 00 01 10 23 0a 00 02 4f 01];
			sleep-out = [13 50 00 01 11 13 14 00 01 29];
			phandle = <0x1b8>;

			display-timings {
				clock-frequency = <0xef358>;
				hactive = <0x438>;
				vactive = <0x780>;
				hback-porch = <0x10>;
				hfront-porch = <0xb0>;
				vback-porch = <0x20>;
				vfront-porch = <0x20>;
				hsync-len = <0xa>;
				vsync-len = <0x4>;
			};
		};

		lcd32@32 {
			work-mode = <0x1>;
			bpp = <0x18>;
			lane-number = <0x4>;
			need-check-esd = <0x3>;
			esd-timeout = <0x7d0>;
			esd-check-reg = <0xa>;
			esd-return-code = <0x9c>;
			fps = <0x3c>;
			width-mm = <0x44>;
			height-mm = <0x79>;
			panel-name = "truly_nt35532_mipi_fhd";
			power-on-sequence = <0x4 0x1 0x5 0x5 0x1 0x5 0x32 0x1 0x5 0x32 0x0 0x5 0x32 0x1 0x14>;
			power-off-sequence = <0x5 0x0 0x5 0x4 0x0 0x5 0x32 0x1 0x5>;
			init-data = <0x23000002 0xff012300 0x2fb01 0x23000002 0x12300 0x20144 0x23000002 0x2592300 0x2040c 0x23000002 0x52b2300 0x20664 0x23000002 0x7c62300 0x20d89 0x23000002 0xe892300 0x20fe0 0x23000002 0x10032300 0x2115a 0x23000002 0x125a2300 0x2137e 0x23000002 0x147e2300 0x21560 0x23000002 0x16132300 0x21713 0x23000002 0x1ca32300 0x26e80 0x23000002 0x60772300 0x26813 0x23000002 0x75002300 0x27677 0x23000002 0x77002300 0x27878 0x23000002 0x79002300 0x27ab0 0x23000002 0x7b002300 0x27ccc 0x23000002 0x7d002300 0x27ee3 0x23000002 0x7f002300 0x280f6 0x23000002 0x81012300 0x28206 0x23000002 0x83012300 0x28415 0x23000002 0x85012300 0x28622 0x23000002 0x87012300 0x2884e 0x23000002 0x89012300 0x28a71 0x23000002 0x8b012300 0x28ca7 0x23000002 0x8d012300 0x28ed2 0x23000002 0x8f022300 0x29014 0x23000002 0x91022300 0x29249 0x23000002 0x93022300 0x2944b 0x23000002 0x95022300 0x2967d 0x23000002 0x97022300 0x298b6 0x23000002 0x99022300 0x29ad9 0x23000002 0x9b032300 0x29c0d 0x23000002 0x9d032300 0x29e2a 0x23000002 0x9f032300 0x2a051 0x23000002 0xa2032300 0x2a35d 0x23000002 0xa4032300 0x2a56a 0x23000002 0xa6032300 0x2a778 0x23000002 0xa9032300 0x2aa89 0x23000002 0xab032300 0x2ac9e 0x23000002 0xad032300 0x2aeb7 0x23000002 0xaf032300 0x2b0ce 0x23000002 0xb1032300 0x2b2d1 0x23000002 0xb3002300 0x2b418 0x23000002 0xb5002300 0x2b66a 0x23000002 0xb7002300 0x2b8b0 0x23000002 0xb9002300 0x2bacc 0x23000002 0xbb002300 0x2bce3 0x23000002 0xbd002300 0x2bef6 0x23000002 0xbf012300 0x2c006 0x23000002 0xc1012300 0x2c215 0x23000002 0xc3012300 0x2c422 0x23000002 0xc5012300 0x2c64e 0x23000002 0xc7012300 0x2c871 0x23000002 0xc9012300 0x2caa7 0x23000002 0xcb012300 0x2ccd2 0x23000002 0xcd022300 0x2ce14 0x23000002 0xcf022300 0x2d049 0x23000002 0xd1022300 0x2d24b 0x23000002 0xd3022300 0x2d47d 0x23000002 0xd5022300 0x2d6b6 0x23000002 0xd7022300 0x2d8d9 0x23000002 0xd9032300 0x2da0d 0x23000002 0xdb032300 0x2dc2a 0x23000002 0xdd032300 0x2de51 0x23000002 0xdf032300 0x2e05d 0x23000002 0xe1032300 0x2e26a 0x23000002 0xe3032300 0x2e478 0x23000002 0xe5032300 0x2e689 0x23000002 0xe7032300 0x2e89e 0x23000002 0xe9032300 0x2eab7 0x23000002 0xeb032300 0x2ecce 0x23000002 0xed032300 0x2eed1 0x23000002 0xef002300 0x2f077 0x23000002 0xf1002300 0x2f278 0x23000002 0xf3002300 0x2f4b0 0x23000002 0xf5002300 0x2f6cc 0x23000002 0xf7002300 0x2f8e3 0x23000002 0xf9002300 0x2faf6 0x23000002 0xff022300 0x2fb01 0x23000002 0x12300 0x20106 0x23000002 0x2012300 0x20315 0x23000002 0x4012300 0x20522 0x23000002 0x6012300 0x2074e 0x23000002 0x8012300 0x20971 0x23000002 0xa012300 0x20ba7 0x23000002 0xc012300 0x20dd2 0x23000002 0xe022300 0x20f14 0x23000002 0x10022300 0x21149 0x23000002 0x12022300 0x2134b 0x23000002 0x14022300 0x2157d 0x23000002 0x16022300 0x217b6 0x23000002 0x18022300 0x219d9 0x23000002 0x1a032300 0x21b0d 0x23000002 0x1c032300 0x21d2a 0x23000002 0x1e032300 0x21f51 0x23000002 0x20032300 0x2215d 0x23000002 0x22032300 0x2236a 0x23000002 0x24032300 0x22578 0x23000002 0x26032300 0x22789 0x23000002 0x28032300 0x2299e 0x23000002 0x2a032300 0x22bb7 0x23000002 0x2d032300 0x22fce 0x23000002 0x30032300 0x231d1 0x23000002 0x32002300 0x23318 0x23000002 0x34002300 0x2356a 0x23000002 0x36002300 0x237b0 0x23000002 0x38002300 0x239cc 0x23000002 0x3a002300 0x23be3 0x23000002 0x3d002300 0x23ff6 0x23000002 0x40012300 0x24106 0x23000002 0x42012300 0x24315 0x23000002 0x44012300 0x24522 0x23000002 0x46012300 0x2474e 0x23000002 0x48012300 0x24971 0x23000002 0x4a012300 0x24ba7 0x23000002 0x4c012300 0x24dd2 0x23000002 0x4e022300 0x24f14 0x23000002 0x50022300 0x25149 0x23000002 0x52022300 0x2534b 0x23000002 0x54022300 0x2557d 0x23000002 0x56022300 0x258b6 0x23000002 0x59022300 0x25ad9 0x23000002 0x5b032300 0x25c0d 0x23000002 0x5d032300 0x25e2a 0x23000002 0x5f032300 0x26051 0x23000002 0x61032300 0x2625d 0x23000002 0x63032300 0x2646a 0x23000002 0x65032300 0x26678 0x23000002 0x67032300 0x26889 0x23000002 0x69032300 0x26a9e 0x23000002 0x6b032300 0x26cb7 0x23000002 0x6d032300 0x26ece 0x23000002 0x6f032300 0x270d1 0x23000002 0x71002300 0x27277 0x23000002 0x73002300 0x27478 0x23000002 0x75002300 0x276b0 0x23000002 0x77002300 0x278cc 0x23000002 0x79002300 0x27ae3 0x23000002 0x7b002300 0x27cf6 0x23000002 0x7d012300 0x27e06 0x23000002 0x7f012300 0x28015 0x23000002 0x81012300 0x28222 0x23000002 0x83012300 0x2844e 0x23000002 0x85012300 0x28671 0x23000002 0x87012300 0x288a7 0x23000002 0x89012300 0x28ad2 0x23000002 0x8b022300 0x28c14 0x23000002 0x8d022300 0x28e49 0x23000002 0x8f022300 0x2904b 0x23000002 0x91022300 0x2927d 0x23000002 0x93022300 0x294b6 0x23000002 0x95022300 0x296d9 0x23000002 0x97032300 0x2980d 0x23000002 0x99032300 0x29a2a 0x23000002 0x9b032300 0x29c51 0x23000002 0x9d032300 0x29e5d 0x23000002 0x9f032300 0x2a06a 0x23000002 0xa2032300 0x2a378 0x23000002 0xa4032300 0x2a589 0x23000002 0xa6032300 0x2a79e 0x23000002 0xa9032300 0x2aab7 0x23000002 0xab032300 0x2acce 0x23000002 0xad032300 0x2aed1 0x23000002 0xaf002300 0x2b018 0x23000002 0xb1002300 0x2b26a 0x23000002 0xb3002300 0x2b4b0 0x23000002 0xb5002300 0x2b6cc 0x23000002 0xb7002300 0x2b8e3 0x23000002 0xb9002300 0x2baf6 0x23000002 0xbb012300 0x2bc06 0x23000002 0xbd012300 0x2be15 0x23000002 0xbf012300 0x2c022 0x23000002 0xc1012300 0x2c24e 0x23000002 0xc3012300 0x2c471 0x23000002 0xc5012300 0x2c6a7 0x23000002 0xc7012300 0x2c8d2 0x23000002 0xc9022300 0x2ca14 0x23000002 0xcb022300 0x2cc49 0x23000002 0xcd022300 0x2ce4b 0x23000002 0xcf022300 0x2d07d 0x23000002 0xd1022300 0x2d2b6 0x23000002 0xd3022300 0x2d4d9 0x23000002 0xd5032300 0x2d60d 0x23000002 0xd7032300 0x2d82a 0x23000002 0xd9032300 0x2da51 0x23000002 0xdb032300 0x2dc5d 0x23000002 0xdd032300 0x2de6a 0x23000002 0xdf032300 0x2e078 0x23000002 0xe1032300 0x2e289 0x23000002 0xe3032300 0x2e49e 0x23000002 0xe5032300 0x2e6b7 0x23000002 0xe7032300 0x2e8ce 0x23000002 0xe9032300 0x2ead1 0x23000002 0xff052300 0x2fb01 0x23000002 0x382300 0x20138 0x23000002 0x2072300 0x20340 0x23000002 0x4402300 0x20525 0x23000002 0x61d2300 0x20723 0x23000002 0x81b2300 0x20921 0x23000002 0xa192300 0x20b1f 0x23000002 0xc172300 0x20d05 0x23000002 0xe042300 0x20f0f 0x23000002 0x10382300 0x21138 0x23000002 0x12382300 0x21338 0x23000002 0x14382300 0x21538 0x23000002 0x16062300 0x21740 0x23000002 0x18402300 0x21924 0x23000002 0x1a1c2300 0x21b22 0x23000002 0x1c1a2300 0x21d20 0x23000002 0x1e182300 0x21f1e 0x23000002 0x20162300 0x22105 0x23000002 0x22042300 0x2230e 0x23000002 0x24382300 0x22538 0x23000002 0x26382300 0x22738 0x23000002 0x28382300 0x22938 0x23000002 0x2a0e2300 0x22b40 0x23000002 0x2d402300 0x22f16 0x23000002 0x301e2300 0x23118 0x23000002 0x32202300 0x2331a 0x23000002 0x34222300 0x2351c 0x23000002 0x36242300 0x23705 0x23000002 0x38042300 0x23906 0x23000002 0x3a382300 0x23b38 0x23000002 0x3d382300 0x23f38 0x23000002 0x40382300 0x24138 0x23000002 0x420f2300 0x24340 0x23000002 0x44402300 0x24517 0x23000002 0x461f2300 0x24719 0x23000002 0x48212300 0x2491b 0x23000002 0x4a232300 0x24b1d 0x23000002 0x4c252300 0x24d05 0x23000002 0x4e042300 0x24f07 0x23000002 0x50382300 0x25138 0x23000002 0x52382300 0x25338 0x23000002 0x5b0a2300 0x25c0a 0x23000002 0x630a2300 0x26415 0x23000002 0x68242300 0x26924 0x23000002 0x907b2300 0x29110 0x23000002 0x92152300 0x27e10 0x23000002 0x7f102300 0x28000 0x23000002 0x98002300 0x29900 0x23000002 0x542e2300 0x25938 0x23000002 0x5d012300 0x25e27 0x23000002 0x62392300 0x26688 0x23000002 0x67112300 0x26a0e 0x23000002 0x6b202300 0x26c08 0x23000002 0x6d002300 0x27d01 0x23000002 0xb7012300 0x2b80a 0x23000002 0xba132300 0x2bc01 0x23000002 0xbd552300 0x2be38 0x23000002 0xbf442300 0x2cf88 0x23000002 0xc8002300 0x2c955 0x23000002 0xca002300 0x2cb55 0x23000002 0xcca22300 0x2ce88 0x23000002 0xcf882300 0x2d000 0x23000002 0xd1002300 0x2d300 0x23000002 0xd5002300 0x2d622 0x23000002 0xd7312300 0x2d87e 0x23000002 0xff002300 0x2fb01 0x23000002 0xd3242300 0x2d420 0x23000002 0xd55a2300 0x2d650 0x23000002 0xd7002300 0x23500 0x23000002 0xff002300 0x2fb01 0x23000002 0x51ff2300 0x2532c 0x23000002 0x36001378 0x11113 0xa000129>;
			sleep-in = [13 01 00 01 00 13 0a 00 01 28 13 78 00 01 10 23 0a 00 02 4f 01];
			sleep-out = [13 78 00 01 11 13 32 00 01 29];
			phandle = <0x1b9>;

			display-timings {
				clock-frequency = <0xeb7f8>;
				hactive = <0x438>;
				vactive = <0x780>;
				hback-porch = <0x10>;
				hfront-porch = <0xb0>;
				vback-porch = <0x20>;
				vfront-porch = <0x20>;
				hsync-len = <0xa>;
				vsync-len = <0x4>;
			};
		};

		lcd67191@67191 {
			work-mode = <0x1>;
			bpp = <0x18>;
			lane-number = <0x4>;
			need-check-esd = <0x0>;
			esd-timeout = <0x7d0>;
			esd-check-reg = <0xa>;
			esd-return-code = <0x9c>;
			fps = <0x3c>;
			width-mm = <0x44>;
			height-mm = <0x79>;
			panel-name = "edo_rm67191_mipi_fhd";
			power-on-sequence = <0x4 0x1 0x5 0x32 0x1 0x5 0x32 0x0 0x5 0x32 0x1 0x14>;
			power-off-sequence = <0x4 0x0 0x5 0x32 0x0 0x5>;
			init-data = [23 00 00 02 fe 0e 23 00 00 02 4b 00 23 00 00 02 4c 0f 23 00 00 02 4d 20 23 00 00 02 4e 40 23 00 00 02 4f 60 23 00 00 02 50 a0 23 00 00 02 51 c0 23 00 00 02 52 e0 23 00 00 02 53 ff 23 00 00 02 fe 0d 23 00 00 02 08 41 23 00 00 02 46 02 23 00 00 02 72 09 23 00 00 02 1e 04 23 00 00 02 1e 00 23 00 00 02 fe 0a 23 00 00 02 24 17 23 00 00 02 04 07 23 00 00 02 1a 0c 23 00 00 02 fe 04 23 00 00 02 00 0c 23 00 00 02 05 10 23 00 00 02 06 08 23 00 00 02 08 10 23 00 00 02 09 08 23 00 00 02 0a e6 23 00 00 02 0b 8c 23 00 00 02 1a 12 23 00 00 02 29 93 23 00 00 02 2a 93 23 00 00 02 2f 02 23 00 00 02 31 02 23 00 00 02 33 05 23 00 00 02 37 2d 23 00 00 02 38 2d 23 00 00 02 3a 1e 23 00 00 02 3b 1e 23 00 00 02 3d 27 23 00 00 02 3f 80 23 00 00 02 40 40 23 00 00 02 41 e0 23 00 00 02 4f 2f 23 00 00 02 50 1e 23 00 00 02 fe 06 23 00 00 02 00 ec 23 00 00 02 05 06 23 00 00 02 07 a2 23 00 00 02 08 ec 23 00 00 02 0d 04 23 00 00 02 0f a2 23 00 00 02 32 ec 23 00 00 02 37 07 23 00 00 02 39 83 23 00 00 02 3a ec 23 00 00 02 41 06 23 00 00 02 43 83 23 00 00 02 44 ec 23 00 00 02 49 06 23 00 00 02 4b a2 23 00 00 02 4c ec 23 00 00 02 51 04 23 00 00 02 53 a2 23 00 00 02 75 ec 23 00 00 02 7a 07 23 00 00 02 7c 83 23 00 00 02 7d ec 23 00 00 02 82 06 23 00 00 02 84 83 23 00 00 02 85 ec 23 00 00 02 86 0f 23 00 00 02 87 ff 23 00 00 02 88 00 23 00 00 02 8a 02 23 00 00 02 8c a2 23 00 00 02 8d ee 23 00 00 02 8e 01 23 00 00 02 8f e8 23 00 00 02 90 0a 23 00 00 02 92 06 23 00 00 02 93 a0 23 00 00 02 94 a8 23 00 00 02 95 ec 23 00 00 02 96 0f 23 00 00 02 97 ff 23 00 00 02 98 00 23 00 00 02 9a 02 23 00 00 02 9c a2 23 00 00 02 a6 21 23 00 00 02 a7 05 23 00 00 02 a9 06 23 00 00 02 ac 04 23 00 00 02 b1 12 23 00 00 02 b2 17 23 00 00 02 b3 17 23 00 00 02 b4 17 23 00 00 02 b5 17 23 00 00 02 b6 11 23 00 00 02 b7 08 23 00 00 02 b8 09 23 00 00 02 b9 06 23 00 00 02 ba 07 23 00 00 02 bb 17 23 00 00 02 bc 17 23 00 00 02 bd 17 23 00 00 02 be 17 23 00 00 02 bf 17 23 00 00 02 c0 17 23 00 00 02 c1 17 23 00 00 02 c2 17 23 00 00 02 c3 17 23 00 00 02 c4 0f 23 00 00 02 c5 0e 23 00 00 02 c6 00 23 00 00 02 c7 01 23 00 00 02 c8 10 23 00 00 02 fe 00 23 00 00 02 51 00 23 00 00 02 c2 03 23 00 00 02 35 00 29 00 00 03 44 03 80 13 78 00 01 11 13 64 00 01 29];
			sleep-in = [13 0a 00 01 28 13 78 00 01 10];
			sleep-out = [13 78 00 01 11 13 64 00 01 29];
			phandle = <0x1ba>;

			display-timings {
				clock-frequency = <0xef358>;
				hactive = <0x438>;
				vactive = <0x780>;
				hback-porch = <0x24>;
				hfront-porch = <0xa9>;
				vback-porch = <0x20>;
				vfront-porch = <0x20>;
				hsync-len = <0x2>;
				vsync-len = <0x4>;
			};

			oled-backlight {
				default-brightness = <0x19>;
				max-level = <0xff>;
				brightness-levels = [23 00 00 02 51 00];
			};
		};

		lcd98814@98814 {
			zte,lcd-init-code-version = "20181205";
			zte,lcd-backlight-register-bit-length = <0xc>;
			zte,lcd-cabc-default-value = <0x1>;
			zte,lcd-cabc-off-command = [23 00 00 02 55 00];
			zte,lcd-cabc-low-command = [23 00 00 02 55 01];
			zte,lcd-cabc-medium-command = [23 00 00 02 55 02];
			zte,lcd-cabc-high-command = [23 00 00 02 55 03];
			zte,lcm_backlight_curve_mode = "lcd_brightness_max_350_lux";
			work-mode = <0x1>;
			bpp = <0x18>;
			lane-number = <0x4>;
			need-check-esd = <0x3>;
			esd-timeout = <0x7d0>;
			fps = <0x3c>;
			width-mm = <0x44>;
			height-mm = <0x8f>;
			panel-name = "lcd_ili9881c_mipi_skyworth_hd";
			power-on-sequence = <0x3e 0x1 0x1 0x4 0x1 0x1 0x5 0x1 0x8 0x32 0x1 0x5 0x32 0x0 0x1 0x32 0x1 0xa>;
			power-off-sequence = <0x32 0x0 0x14 0x5 0x0 0x5 0x4 0x0 0x5>;
			init-data = [39 00 00 04 ff 98 81 03 23 00 00 02 01 00 23 00 00 02 02 00 23 00 00 02 03 53 23 00 00 02 04 53 23 00 00 02 05 13 23 00 00 02 06 04 23 00 00 02 07 02 23 00 00 02 08 02 23 00 00 02 09 00 23 00 00 02 0a 00 23 00 00 02 0b 00 23 00 00 02 0c 00 23 00 00 02 0d 00 23 00 00 02 0e 00 23 00 00 02 0f 00 23 00 00 02 10 00 23 00 00 02 11 00 23 00 00 02 12 00 23 00 00 02 13 00 23 00 00 02 14 00 23 00 00 02 15 00 23 00 00 02 16 00 23 00 00 02 17 00 23 00 00 02 18 00 23 00 00 02 19 00 23 00 00 02 1a 00 23 00 00 02 1b 00 23 00 00 02 1c 00 23 00 00 02 1d 00 23 00 00 02 1e c0 23 00 00 02 1f 80 23 00 00 02 20 02 23 00 00 02 21 09 23 00 00 02 22 00 23 00 00 02 23 00 23 00 00 02 24 00 23 00 00 02 25 00 23 00 00 02 26 00 23 00 00 02 27 00 23 00 00 02 28 55 23 00 00 02 29 03 23 00 00 02 2a 00 23 00 00 02 2b 00 23 00 00 02 2c 00 23 00 00 02 2d 00 23 00 00 02 2e 00 23 00 00 02 2f 00 23 00 00 02 30 00 23 00 00 02 31 00 23 00 00 02 32 00 23 00 00 02 33 00 23 00 00 02 34 03 23 00 00 02 35 00 23 00 00 02 36 05 23 00 00 02 37 00 23 00 00 02 38 3c 23 00 00 02 39 00 23 00 00 02 3a 00 23 00 00 02 3b 00 23 00 00 02 3c 00 23 00 00 02 3d 00 23 00 00 02 3e 00 23 00 00 02 3f 00 23 00 00 02 40 00 23 00 00 02 41 00 23 00 00 02 42 00 23 00 00 02 43 00 23 00 00 02 44 00 23 00 00 02 50 01 23 00 00 02 51 23 23 00 00 02 52 45 23 00 00 02 53 67 23 00 00 02 54 89 23 00 00 02 55 ab 23 00 00 02 56 01 23 00 00 02 57 23 23 00 00 02 58 45 23 00 00 02 59 67 23 00 00 02 5a 89 23 00 00 02 5b ab 23 00 00 02 5c cd 23 00 00 02 5d ef 23 00 00 02 5e 01 23 00 00 02 5f 02 23 00 00 02 60 02 23 00 00 02 61 0a 23 00 00 02 62 08 23 00 00 02 63 14 23 00 00 02 64 15 23 00 00 02 65 0c 23 00 00 02 66 0d 23 00 00 02 67 0e 23 00 00 02 68 0f 23 00 00 02 69 10 23 00 00 02 6a 11 23 00 00 02 6b 06 23 00 00 02 6c 02 23 00 00 02 6d 02 23 00 00 02 6e 02 23 00 00 02 6f 02 23 00 00 02 70 02 23 00 00 02 71 02 23 00 00 02 72 00 23 00 00 02 73 02 23 00 00 02 74 02 23 00 00 02 75 02 23 00 00 02 76 02 23 00 00 02 77 0a 23 00 00 02 78 06 23 00 00 02 79 14 23 00 00 02 7a 15 23 00 00 02 7b 0f 23 00 00 02 7c 0e 23 00 00 02 7d 0d 23 00 00 02 7e 0c 23 00 00 02 7f 11 23 00 00 02 80 10 23 00 00 02 81 08 23 00 00 02 82 02 23 00 00 02 83 02 23 00 00 02 84 02 23 00 00 02 85 02 23 00 00 02 86 02 23 00 00 02 87 02 23 00 00 02 88 02 23 00 00 02 89 02 23 00 00 02 8a 02 39 00 00 04 ff 98 81 04 23 00 00 02 00 82 23 00 00 02 6c 15 23 00 00 02 6e 2f 23 00 00 02 6f 35 23 00 00 02 3a 92 23 00 00 02 8d 1f 23 00 00 02 87 ba 23 00 00 02 26 76 23 00 00 02 b2 d1 23 00 00 02 88 0b 23 00 00 02 32 05 23 00 00 02 33 14 23 00 00 02 35 1f 23 00 00 02 38 01 23 00 00 02 39 00 23 00 00 02 3a 24 23 00 00 02 7a 0f 23 00 00 02 b5 06 23 00 00 02 31 75 23 00 00 02 3b 98 23 00 00 02 4c 02 23 00 00 02 52 37 23 00 00 02 53 37 23 00 00 02 54 46 39 00 00 04 ff 98 81 01 23 00 00 02 22 0a 23 00 00 02 31 00 23 00 00 02 53 63 23 00 00 02 55 6e 23 00 00 02 50 e1 23 00 00 02 51 dd 23 00 00 02 60 28 23 00 00 02 61 00 23 00 00 02 62 10 23 00 00 02 63 00 23 00 00 02 70 51 23 00 00 02 71 01 23 00 00 02 2e 04 23 00 00 02 2f 80 23 00 00 02 a0 00 23 00 00 02 a1 14 23 00 00 02 a2 24 23 00 00 02 a3 16 23 00 00 02 a4 1b 23 00 00 02 a5 2e 23 00 00 02 a6 22 23 00 00 02 a7 23 23 00 00 02 a8 7e 23 00 00 02 a9 1b 23 00 00 02 aa 27 23 00 00 02 ab 65 23 00 00 02 ac 1a 23 00 00 02 ad 19 23 00 00 02 ae 4e 23 00 00 02 af 22 23 00 00 02 b0 29 23 00 00 02 b1 4a 23 00 00 02 b2 5b 23 00 00 02 b3 33 23 00 00 02 c0 00 23 00 00 02 c1 14 23 00 00 02 c2 23 23 00 00 02 c3 16 23 00 00 02 c4 1a 23 00 00 02 c5 2e 23 00 00 02 c6 22 23 00 00 02 c7 23 23 00 00 02 c8 7e 23 00 00 02 c9 1b 23 00 00 02 ca 27 23 00 00 02 cb 64 23 00 00 02 cc 1a 23 00 00 02 cd 19 23 00 00 02 ce 4e 23 00 00 02 cf 22 23 00 00 02 d0 29 23 00 00 02 d1 4a 23 00 00 02 d2 5b 23 00 00 02 d3 33 39 00 00 04 ff 98 81 02 23 00 00 02 06 20 23 00 00 02 07 00 39 00 00 04 ff 98 81 00 39 00 00 03 68 04 00 13 78 00 01 11 13 28 00 01 29 23 01 00 02 35 00 39 01 00 03 51 00 00 23 01 00 02 53 24 23 01 00 02 55 01 39 01 00 03 5e 00 40];
			sleep-in = [13 0a 00 01 28 13 78 00 01 10];
			sleep-out = [13 78 00 01 11 13 64 00 01 29];
			phandle = <0x116>;

			display-timings {
				clock-frequency = <0x9c400>;
				hactive = <0x2d0>;
				vactive = <0x5f0>;
				hback-porch = <0x50>;
				hfront-porch = <0xc0>;
				vback-porch = <0x1a>;
				vfront-porch = <0x32>;
				hsync-len = <0x8>;
				vsync-len = <0x4>;
			};

			oled-backlight {
				default-brightness = <0x660>;
				max-level = <0xfff>;
				brightness-levels = [39 00 00 03 51 00 00 39 00 00 02 53 2c];
			};
		};

		lcdffff@ffff {
			work-mode = <0x1>;
			bpp = <0x18>;
			lane-number = <0x4>;
			fps = <0x3c>;
			panel-name = "lcd_dummy_mipi_hd";
			power-on-sequence = <0x7e 0x1 0x14 0x7e 0x0 0x14 0x7e 0x1 0x78>;
			power-off-sequence = <0x7e 0x0 0x14>;
			init-data = [13 78 00 01 11 13 64 00 01 29];
			sleep-in = [13 0a 00 01 28 13 78 00 01 10];
			sleep-out = [13 78 00 01 11 13 64 00 01 29];
			phandle = <0x1bb>;

			display-timings {
				clock-frequency = <0x7a120>;
				hactive = <0x2d0>;
				vactive = <0x500>;
				hback-porch = <0x1e>;
				hfront-porch = <0x28>;
				vback-porch = <0x6>;
				vfront-porch = <0x14>;
				hsync-len = <0x1e>;
				vsync-len = <0x4>;
			};
		};

		lcd770338@770338 {
			zte,lcd-init-code-version = "20181116";
			zte,lcd-backlight-register-bit-length = <0x8>;
			zte,lcd-cabc-default-value = <0x1>;
			zte,lcd-cabc-off-command = [23 00 00 02 55 00];
			zte,lcd-cabc-low-command = [23 00 00 02 55 01];
			zte,lcd-cabc-medium-command = [23 00 00 02 55 02];
			zte,lcd-cabc-high-command = [23 00 00 02 55 03];
			zte,lcm_backlight_curve_mode = "lcd_brightness_max_350_lux";
			work-mode = <0x1>;
			bpp = <0x18>;
			lane-number = <0x4>;
			need-check-esd = <0x3>;
			esd-timeout = <0x7d0>;
			fps = <0x3c>;
			width-mm = <0x44>;
			height-mm = <0x8f>;
			panel-name = "lcd_st7703_mipi_lead_hd";
			power-on-sequence = <0x3e 0x1 0xa 0x32 0x1 0x1 0x32 0x0 0x5 0x32 0x1 0xc 0x4 0x1 0x2 0x5 0x1 0xa>;
			power-off-sequence = <0x32 0x0 0x14 0x5 0x0 0x5 0x4 0x0 0x5>;
			init-data = [39 00 00 04 b9 f1 12 83 39 00 00 1c ba 33 81 05 f9 0e 0e 20 00 00 00 00 00 00 00 44 25 00 91 0a 00 00 02 4f 01 00 00 37 39 00 00 05 b8 76 22 20 03 39 00 00 0b b3 0c 10 05 05 03 ff 00 00 00 00 39 00 00 0a c0 73 73 50 50 a0 00 08 c0 00 23 00 00 02 bc 4f 23 00 00 02 cc 0b 23 00 00 02 b4 80 39 00 00 05 b1 85 00 00 01 39 00 00 04 b2 04 12 30 39 00 00 0f e3 01 01 0b 0b 03 03 00 00 00 00 2f 80 00 10 39 00 00 0d c1 54 c0 2a 2a 99 d1 ff ff ae ae 7f 7f 39 00 00 07 c6 01 0c ff ff 00 20 39 00 00 03 b5 19 19 39 00 00 03 b6 43 43 39 00 00 04 bf 02 11 00 39 00 00 40 e9 c2 10 04 05 f0 80 81 12 31 23 5f 81 30 b1 37 0a 00 80 02 00 00 00 00 80 02 00 00 00 84 f0 24 68 88 88 88 80 88 88 88 85 f1 35 78 88 88 88 81 88 88 88 00 00 00 00 00 00 00 00 00 00 00 00 00 39 00 00 3e ea 00 1a 00 00 00 00 02 00 00 00 00 00 f1 87 53 18 88 88 88 85 88 88 88 f0 86 42 08 88 88 88 84 88 88 88 23 20 00 00 24 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 50 80 81 00 00 00 00 39 00 00 23 e0 00 0f 1a 32 3f 3f 53 46 08 0e 0e 11 13 11 13 12 19 00 0f 1a 32 3f 3f 53 46 08 0e 0e 11 13 11 13 12 19 39 01 00 04 ef ff ff 01 23 01 00 02 c7 b0 39 00 00 04 c8 10 01 02 23 00 00 02 51 00 23 00 00 02 53 24 23 00 00 02 55 01 23 00 00 02 5e 04 13 78 00 01 11 13 20 00 01 29];
			sleep-in = <0x23000002 0xc7001378 0x12813 0x78000110>;
			sleep-out = [13 78 00 01 11 13 64 00 01 29];
			phandle = <0x117>;

			display-timings {
				clock-frequency = <0x9c400>;
				hactive = <0x2d0>;
				vactive = <0x5f0>;
				hback-porch = <0x50>;
				hfront-porch = <0xc0>;
				vback-porch = <0x1a>;
				vfront-porch = <0x32>;
				hsync-len = <0x8>;
				vsync-len = <0x4>;
			};

			oled-backlight {
				default-brightness = <0x66>;
				max-level = <0xff>;
				brightness-levels = <0x23000002 0x51002300 0x2532c>;
			};
		};
	};

	mailbox@400a0000 {
		compatible = "sprd,mailbox";
		reg = <0x0 0x400a0000 0x0 0x8000 0x0 0x400a8000 0x0 0x8000>;
		sprd,syscon-ap-apb = <0x32>;
		interrupts = <0x0 0x44 0x4 0x0 0x45 0x4 0x0 0x77 0x4>;
		sprd,sensor = <0x7>;
		sprd,core-cnt = <0x8>;
		sprd,version = <0x3>;
		phandle = <0x1bc>;
	};

	scproc@800000 {
		compatible = "sprd,scproc_pubcp";
		sprd,name = "pmic";
		sprd,syscon-ap-apb = <0x32>;
		sprd,syscon-ap-pmu = <0x37>;
		sprd,ctrl-reg = <0xff 0xff 0xb0 0xff 0xff>;
		sprd,ctrl-mask = <0x0 0x100000 0x80 0x0 0x0>;
		sprd,ctrl-type = <0x0 0x1 0x1 0x0 0x0>;
		reg = <0x0 0x800000 0x0 0x3b000>;
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x0 0x0 0x800000 0x3b000 0x3b000 0x0 0x83b000 0x5000>;
		phandle = <0x127>;

		pm_sys@0 {
			cproc,name = "pm_sys";
			reg = <0x0 0x3b000>;
		};

		cali_lib@3b000 {
			cproc,name = "cali_lib";
			reg = <0x3b000 0x5000>;
		};
	};

	sipc@0xd000 {
		compatible = "sprd,sipc-v1";
		sprd,name = "sipc-pmsys";
		sprd,dst = <0x6 0x1 0x7>;
		sprd,smem-info = <0xd000 0x2000b000 0x2000>;
		phandle = <0x1bd>;
	};

	scproc@f000 {
		compatible = "sprd,scproc_pubcp";
		sprd,decoup = "cproc-use-decoup";
		sprd,name = "cptl";
		sprd,syscon-ap-apb = <0x32>;
		sprd,syscon-ap-pmu = <0x37>;
		sprd,ctrl-reg = <0x48 0xcc 0x284 0xb0 0xff 0x130>;
		sprd,ctrl-mask = <0x2000000 0x40000 0x400 0x2 0x0 0x30000>;
		sprd,ctrl-type = <0x1 0x1 0x0 0x1 0x0 0x0>;
		reg = <0x0 0xf000 0x0 0x1000>;
		interrupts = <0x0 0x53 0x0>;
		phandle = <0x1be>;
	};

	sipc@87800000 {
		compatible = "sprd,sipc-v1";
		sprd,name = "sipc-lte";
		sprd,dst = <0x5 0x2>;
		sprd,smem-info = <0x87800000 0x87800000 0x800000>;
		phandle = <0x1bf>;
	};

	spipe-pm {
		compatible = "sprd,spipe";
		sprd,name = "spipe_pm";
		sprd,dst = <0x6>;
		sprd,channel = <0x4>;
		sprd,ringnr = <0x2>;
		sprd,size-rxbuf = <0xb00>;
		sprd,size-txbuf = <0x180>;
	};

	slog-pm {
		compatible = "sprd,spipe";
		sprd,name = "slog_pm";
		sprd,dst = <0x6>;
		sprd,channel = <0x5>;
		sprd,ringnr = <0x1>;
		sprd,size-rxbuf = <0x600>;
		sprd,size-txbuf = <0x20>;
	};

	sctl-pm {
		compatible = "sprd,spipe";
		sprd,name = "sctl_pm";
		sprd,dst = <0x6>;
		sprd,channel = <0x6>;
		sprd,ringnr = <0x1>;
		sprd,size-rxbuf = <0x10>;
		sprd,size-txbuf = <0x20>;
	};

	spipe-lte {
		compatible = "sprd,spipe";
		sprd,name = "spipe_lte";
		sprd,dst = <0x5>;
		sprd,channel = <0x4>;
		sprd,ringnr = <0xf>;
		sprd,size-rxbuf = <0x1000>;
		sprd,size-txbuf = <0x1000>;
	};

	slog-lte {
		compatible = "sprd,spool";
		sprd,name = "slog_lte";
		sprd,dst = <0x5>;
		sprd,channel = <0x5>;
		sprd,tx-blksize = <0x0>;
		sprd,tx-blknum = <0x0>;
		sprd,rx-blksize = <0x10000>;
		sprd,rx-blknum = <0x4>;
	};

	sdiag-lte {
		compatible = "sprd,spipe";
		sprd,name = "sdiag_lte";
		sprd,dst = <0x5>;
		sprd,channel = <0x15>;
		sprd,ringnr = <0x1>;
		sprd,size-rxbuf = <0x40000>;
		sprd,size-txbuf = <0x8000>;
	};

	stty-lte {
		compatible = "sprd,spipe";
		sprd,name = "stty_lte";
		sprd,dst = <0x5>;
		sprd,channel = <0x6>;
		sprd,ringnr = <0x20>;
		sprd,size-rxbuf = <0x800>;
		sprd,size-txbuf = <0x800>;
	};

	sipx-lte {
		compatible = "sprd,sipx";
		sprd,name = "sipx_lte";
		sprd,dst = <0x5>;
		sprd,dl-pool = <0x800>;
		sprd,dl-ack-pool = <0x40>;
		sprd,ul-pool = <0x800>;
		sprd,ul-ack-pool = <0x400>;
	};

	seth0-lte {
		compatible = "sprd,seth";
		sprd,name = "seth_lte0";
		sprd,dst = <0x5>;
		sprd,channel = <0x7>;
		sprd,blknum = <0x100>;
		sprd,poolsize = <0x10>;
	};

	seth1-lte {
		compatible = "sprd,seth";
		sprd,name = "seth_lte1";
		sprd,dst = <0x5>;
		sprd,channel = <0x8>;
		sprd,blknum = <0x100>;
		sprd,poolsize = <0x10>;
	};

	seth2-lte {
		compatible = "sprd,seth";
		sprd,name = "seth_lte2";
		sprd,dst = <0x5>;
		sprd,channel = <0x9>;
		sprd,blknum = <0x100>;
		sprd,poolsize = <0x10>;
	};

	seth3-lte {
		compatible = "sprd,seth";
		sprd,name = "seth_lte3";
		sprd,dst = <0x5>;
		sprd,channel = <0x12>;
		sprd,blknum = <0x100>;
		sprd,poolsize = <0x10>;
	};

	seth4-lte {
		compatible = "sprd,seth";
		sprd,name = "seth_lte4";
		sprd,dst = <0x5>;
		sprd,channel = <0x13>;
		sprd,blknum = <0x100>;
		sprd,poolsize = <0x10>;
	};

	seth5-lte {
		compatible = "sprd,seth";
		sprd,name = "seth_lte5";
		sprd,dst = <0x5>;
		sprd,channel = <0x14>;
		sprd,blknum = <0x100>;
		sprd,poolsize = <0x10>;
	};

	seth6-lte {
		compatible = "sprd,seth";
		sprd,name = "seth_lte6";
		sprd,dst = <0x5>;
		sprd,channel = <0x18>;
		sprd,blknum = <0x100>;
		sprd,poolsize = <0x10>;
	};

	seth7-lte {
		compatible = "sprd,seth";
		sprd,name = "seth_lte7";
		sprd,dst = <0x5>;
		sprd,channel = <0x19>;
		sprd,blknum = <0x100>;
		sprd,poolsize = <0x10>;
	};

	sprd-headset {
		compatible = "sprd,sc2721-headset", "sprd,sc2731-headset";
		status = "okay";
		jack-type = <0x0>;
		io-channels = <0x105 0x37 0x105 0x30 0x105 0x31 0x105 0x32 0x105 0x33>;
		io-channel-names = "headset", "headmic_in_big", "headmic_in_little", "l_int_big", "l_int_little";
		gpios = <0x1d 0x3 0x0 0x1d 0x8 0x0 0x1d 0xc 0x0 0x1d 0x5 0x0 0x1d 0xd 0x0>;
		gpio-trigger-levels = <0x1 0x1 0x1 0x1 0x1>;
		gpio-dbnc-intervals = <0xa 0x64 0x64 0x64 0x64>;
		gpio-names = "button", "detect_l", "detect_h", "detect_mic", "detect_all";
		adc-threshold-3pole-detect = <0xbee>;
		sprd,adc-gnd = <0x150>;
		sprd,stable-value = <0x8af>;
		sprd,coefficient = <0xe573c>;
		irq-threshold-button = <0x9>;
		phandle = <0x106>;

		headset-button@0 {
			adc-min = <0x0>;
			adc-max = <0x1ea>;
			code = <0xe2>;
		};

		headset-button@1 {
			adc-min = <0x21c>;
			adc-max = <0x3fc>;
			code = <0x73>;
		};

		headset-button@2 {
			adc-min = <0x442>;
			adc-max = <0x960>;
			code = <0x72>;
		};
	};

	sound@0 {
		compatible = "sprd,vbc-r1p0v3-codec-sc2721", "sprd,vbc-r1p0v3-codec-sc2731";
		status = "okay";
		sprd-audio-card,name = "sprdphone";
		sprd-audio-card,widgets = "Headphone", "inter HP PA", "Speaker", "inter Spk PA", "Speaker", "inter Ear PA";
		sprd-audio-card,routing = "HPMIC", "HP Mic Jack", "MIC", "Mic Jack", "AUXMIC", "Aux Mic Jack", "inter HP PA", "HP PA", "inter Spk PA", "Spk PA", "Ext Spk", "HP PA", "inter Ear PA", "EAR", "DMIC", "DMic Jack", "DMIC1", "DMic1 Jack", "Aud input", "AD Clk", "Aud input1", "AD Clk", "Aud input", "Digital ADCL Switch", "Aud input", "Digital ADCR Switch", "Aud input1", "Digital ADC1L Switch", "Aud input1", "Digital ADC1R Switch";
		sprd-audio-card,headset = <0x106>;
		sprd-audio-card,fm-open-src = <0x1>;
		sprd-audio-card,fm-hw-rate = <0x7d00>;
		sprd-audio-card,codec-replace-adc-rate = <0xbb80>;
		phandle = <0x1c0>;
		sprd,spk-ext-pa-info = <0x0 0x0 0x1 0x0>;
		sprd,spk-ext-pa-gpio = <0x14 0x3f 0x0>;
		sprd,spk-ext-pa-names = "ext_spk_r";

		sprd-audio-card,dai-link@0 {

			plat {
				sound-dai = <0x107>;
			};

			cpu {
				sound-dai = <0x108 0x0>;
			};

			codec {
				sound-dai = <0x109 0x0>;
			};
		};

		sprd-audio-card,dai-link@1 {

			plat {
				sound-dai = <0x107>;
			};

			cpu {
				sound-dai = <0x10a 0x0>;
			};

			codec {
				sound-dai = <0x109 0x1>;
			};
		};

		sprd-audio-card,dai-link@2 {

			plat {
				sound-dai = <0x107>;
			};

			cpu {
				sound-dai = <0x108 0x1>;
			};

			codec {
				sound-dai = <0x109 0x3>;
			};
		};

		sprd-audio-card,dai-link@3 {

			plat {
				sound-dai = <0x107>;
			};

			cpu {
				sound-dai = <0x10a 0x1>;
			};

			codec {
				sound-dai = <0x109 0x4>;
			};
		};

		sprd-audio-card,dai-link@4 {
			ops = <0x0>;

			plat {
				sound-dai = <0x107>;
			};

			cpu {
				sound-dai = <0x108 0x2>;
			};

			codec {
				sound-dai = <0x109 0x5>;
			};
		};

		sprd-audio-card,dai-link@5 {

			plat {
				sound-dai = <0x107>;
			};

			cpu {
				sound-dai = <0x108 0x3>;
			};

			codec {
				sound-dai = <0x109 0x6>;
			};
		};
	};

	sound@1 {
		compatible = "sprd,i2s-null-codec";
		status = "okay";
		sprd-audio-card,name = "all-i2s";
		phandle = <0x1c1>;

		sprd-audio-card,dai-link@0 {

			plat {
				sound-dai = <0x10b>;
			};

			cpu {
				sound-dai = <0x10c>;
			};

			codec {
				sound-dai = <0x0 0x0>;
			};
		};
	};

	battery {
		compatible = "sprd,sprd-battery";
		status = "okay";
		battery-adapt-support = <0x0>;
		battery-adapt-fun = <0x0>;
		chg-end-vol = <0x10fe>;
		chg-end-vol-check = <0x10ea>;
		chg-bat-safety-vol = <0x114e>;
		fchg-vol = <0x2328>;
		rechg-vol = <0x10ae>;
		adp-cdp-cur = <0x4b0>;
		adp-dcp-cur = <0x4b0>;
		adp-sdp-cur = <0x226>;
		adp-unknown-cur = <0x226>;
		adp-fchg-cur = <0xbb8>;
		adp-cdp-cur-limit = <0x5dc>;
		adp-dcp-cur-limit = <0xbb8>;
		adp-sdp-cur-limit = <0x1f4>;
		adp-fchg-cur-limit = <0x7d0>;
		adp-unknown-cur-limit = <0x1f4>;
		ovp-stop = <0x1964>;
		ovp-restart = <0x16a8>;
		fchg-ovp-stop = <0x2af8>;
		fchg-ovp-restart = <0x2710>;
		chg-timeout = <0x5460>;
		chg-rechg-timeout = <0x1518>;
		chg-end-cur = <0x78>;
		chg-polling-time = <0xa>;
		chg-polling-time-fast = <0x1>;
		cap-one-per-time = <0x1e>;
		chg-full-condition = <0x0>;
		temp-support = <0x0>;
		temp-comp-res = <0x6>;
		temp-tab-val = <0x464 0x450 0x437 0x417 0x3f2 0x3c7 0x395 0x35d 0x321 0x2e2 0x2a0 0x25f 0x21f 0x1e2 0x1a9 0x174 0x145 0x11a 0xf3>;
		temp-tab-temp = <0x2ee 0x320 0x352 0x384 0x3b6 0x3e8 0x41a 0x44c 0x47e 0x4b0 0x4e2 0x514 0x546 0x578 0x5aa 0x5dc 0x60e 0x640 0x672>;
		jeita-temp-tab = <0x3e8 0x41a 0x44c 0x5aa 0x60e>;
		jeita-temp-recovery-tab = <0x406 0x438 0x46a 0x58c 0x5f0>;
		jeita-cur-tab = <0x0 0x64 0x1f4 0x7fff 0x2bc 0x0>;
		jeita-cccv-tab = <0x1068 0x1068 0x10fe 0x10fe 0x10fe 0x10fe>;
		only-vol-mode = <0x0>;
		fgu-mode = <0x0>;
		alm-soc = <0x5>;
		alm-vol = <0xd7a>;
		soft-vbat-uvlo = <0xbea>;
		rint = <0x140>;
		cnom = <0xadc>;
		rsense-real = <0xc8>;
		rsense-spec = <0xc8>;
		relax-current = <0x32>;
		fgu-cal-ajust = <0x0>;
		ocv-tab-vol = <0x1108 0x1099 0x105d 0x1025 0xff1 0xfc2 0xf97 0xf71 0xf46 0xf1a 0xefc 0xee5 0xed3 0xec6 0xebe 0xeb5 0xea6 0xe8e 0xe67 0xe4a 0xd48>;
		ocv-tab-cap = <0x64 0x5f 0x5a 0x55 0x50 0x4b 0x46 0x41 0x3c 0x37 0x32 0x2d 0x28 0x23 0x1e 0x19 0x14 0xf 0xa 0x5 0x0>;
		charge-vol-tab = <0x1054 0x1022 0x1004 0xfdc 0xfbe 0xfa0 0xf77 0xf5a 0xf40 0xf28 0xf14 0xf00 0xef6 0xee2 0xece 0xec4 0xe92 0xe6a 0xded 0xdb6 0xd48>;
		charge-vol-tab-cap = <0x64 0x5f 0x5a 0x55 0x50 0x4b 0x46 0x41 0x3c 0x37 0x32 0x2d 0x28 0x23 0x1e 0x19 0x14 0xf 0xa 0x5 0x0>;
		discharge-vol-tab = <0x1036 0x1004 0xfd2 0xfb4 0xfa0 0xf82 0xf64 0xf46 0xf28 0xf0a 0xeec 0xece 0xeba 0xeab 0xea6 0xe83 0xe60 0xe42 0xe10 0xdb6 0xd48>;
		discharge-vol-tab-cap = <0x64 0x5f 0x5a 0x55 0x50 0x4b 0x46 0x41 0x3c 0x37 0x32 0x2d 0x28 0x23 0x1e 0x19 0x14 0xf 0xa 0x5 0x0>;
		cnom-temp-tab = <0x3fc 0x708 0x3f2 0x514 0x3e8 0x42e 0x3de 0x3e8>;
		rint-temp-tab = <0x3fc 0xc8 0x3f2 0x1c2 0x3e8 0x28a 0x3de 0x44c>;
		charger-det-gpios = <0x1d 0x0 0x0>;
		battery-det-gpios = <0x1d 0x9 0x0>;
		io-channels = <0x105 0x7 0x105 0xa 0x105 0x24>;
		io-channel-names = "adc_temp", "adc_vbat", "adc_vchg";
		batt_full_design_capacity = <0xc80>;
		phandle = <0x1c2>;
	};

	firmware {

		android {
			compatible = "android,firmware";

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,recovery,system,vendor,product";
			};

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/soc:ap-ahb/20600000.sdio/by-name/vendor";
					type = "ext4";
					mnt_flags = "ro,barrier=1";
					fsmgr_flags = "wait,avb";
				};

				product {
					compatible = "android,product";
					dev = "/dev/block/platform/soc/soc:ap-ahb/20600000.sdio/by-name/product";
					type = "ext4";
					mnt_flags = "ro,barrier=1";
					fsmgr_flags = "wait,avb";
				};
			};
		};
	};

	thermal-zones {

		cpu-thmzone {
			polling-delay-passive = <0x64>;
			polling-delay = <0x3e8>;
			sustainable-power = <0xbb8>;
			thermal-sensors = <0x10d 0x1>;
			phandle = <0x1c3>;

			trips {

				trip-point@0 {
					temperature = <0x11170>;
					hysteresis = <0x3e8>;
					type = "passive";
					phandle = <0x1c4>;
				};

				trip-point@1 {
					temperature = <0x14c08>;
					hysteresis = <0x3e8>;
					type = "passive";
					phandle = <0x10e>;
				};

				bia_crit {
					temperature = <0x1adb0>;
					hysteresis = <0x7d0>;
					type = "critical";
					phandle = <0x1c5>;
				};
			};

			cooling-maps {

				map0 {
					trip = <0x10e>;
					contribution = <0x400>;
					cooling-device = <0x10f 0xffffffff 0xffffffff>;
				};

				map1 {
					trip = <0x10e>;
					contribution = <0x2a2>;
					cooling-device = <0x110 0xffffffff 0xffffffff>;
				};
			};
		};

		gpu-thmzone {
			polling-delay-passive = <0x64>;
			polling-delay = <0x3e8>;
			sustainable-power = <0x7d0>;
			thermal-sensors = <0x111 0x0>;
			phandle = <0x1c6>;

			trips {

				trip-point@0 {
					temperature = <0x13880>;
					hysteresis = <0x3e8>;
					type = "passive";
					phandle = <0x1c7>;
				};

				trip-point@1 {
					temperature = <0x17318>;
					hysteresis = <0x3e8>;
					type = "passive";
					phandle = <0x112>;
				};

				gpu_crit {
					temperature = <0x1adb0>;
					hysteresis = <0x7d0>;
					type = "critical";
					phandle = <0x1c8>;
				};
			};

			cooling-maps {

				map0 {
					trip = <0x112>;
					contribution = <0x400>;
					cooling-device = <0x113 0xffffffff 0xffffffff>;
				};
			};
		};

		chg-thmzone {
			polling-delay-passive = <0x0>;
			polling-delay = <0x0>;
			thermal-sensors = <0x114 0x8>;
			phandle = <0x1c9>;
		};

		board-thmzone {
			polling-delay-passive = <0x0>;
			polling-delay = <0x0>;
			thermal-sensors = <0x115 0xa>;
			phandle = <0x1ca>;
		};
	};

	cooling-devices {

		cluster0-cooling {
			compatible = "sprd,cluster-cooling";
			#cooling-cells = <0x2>;
			sprd,efuse-block7 = <0x7>;
			sprd,efuse-block15 = <0xf>;
			sprd,leak-core = <0x2 0x55 0x74d>;
			sprd,leak-cluster = <0x2 0x55 0x9dc>;
			sprd,core-temp-scale = <0x1d 0xfffff7cc 0x186a0 0xfff72660>;
			sprd,core-voltage-scale = <0xc9 0xffffff57 0x53 0xfffffff0>;
			sprd,cluster-temp-scale = <0x1d 0xfffff7cc 0x186a0 0xfff72660>;
			sprd,cluster-voltage-scale = <0xc9 0xffffff57 0x53 0xfffffff0>;
			sprd,efuse-switch = <0x0>;
			sprd,hotplug-period = <0xa>;
			sprd,min-cpufreq = <0xbb800>;
			sprd,min-cpunum = <0x4>;
			sprd,core-base = <0x960>;
			sprd,cluster-base = <0xf82>;
			sprd,dynamic-core = <0x3ef 0x3e8 0x3e8>;
			sprd,dynamic-cluster = <0x2eb 0x3e8 0x3e8>;
			phandle = <0x10f>;
		};

		cluster1-cooling {
			compatible = "sprd,cluster-cooling";
			#cooling-cells = <0x2>;
			sprd,efuse-block7 = <0x7>;
			sprd,efuse-block15 = <0xf>;
			sprd,leak-core = <0x8 0x55 0x7c0>;
			sprd,leak-cluster = <0x8 0x55 0x810>;
			sprd,core-temp-scale = <0x1d 0xfffff7cc 0x186a0 0xfff72660>;
			sprd,core-voltage-scale = <0xc9 0xffffff57 0x53 0xfffffff0>;
			sprd,cluster-temp-scale = <0x1d 0xfffff7cc 0x186a0 0xfff72660>;
			sprd,cluster-voltage-scale = <0xc9 0xffffff57 0x53 0xfffffff0>;
			sprd,efuse-switch = <0x0>;
			sprd,hotplug-period = <0xa>;
			sprd,min-cpufreq = <0xbb800>;
			sprd,min-cpunum = <0x0>;
			sprd,core-base = <0x105e>;
			sprd,cluster-base = <0xf82>;
			sprd,dynamic-core = <0x600 0x3e8 0x3e8>;
			sprd,dynamic-cluster = <0x2eb 0x3e8 0x3e8>;
			phandle = <0x110>;
		};
	};

	gpu-cooling-devices {

		gpu-cooling0 {
			compatible = "sprd,mali-power-model";
			#cooling-cells = <0x2>;
			sprd,efuse-block7 = <0x7>;
			sprd,efuse-block15 = <0xf>;
			sprd,leak-core = <0x2 0x55 0x74d>;
			sprd,leak-cluster = <0x2 0x55 0x9dc>;
			sprd,temp-scale = <0x12c 0xffff8eb8 0x16c038 0xff2af4f0>;
			sprd,voltage-scale = <0xfffff9a3 0x19e3 0xffffe529 0x8ae>;
			sprd,hotplug-period = <0x0>;
			sprd,core-base = <0x3c6>;
			sprd,cluster-base = <0x3c6>;
			sprd,dynamic-core = <0x179e 0x300 0x384>;
			sprd,dynamic-cluster = <0x17b0 0x300 0x384>;
			phandle = <0x113>;
		};
	};

	chg-tsensor@8 {
		compatible = "sprd,board-thermal";
		#thermal-sensor-cells = <0x1>;
		io-channels = <0x105 0x9>;
		io-channel-names = "adc_temp";
		temp-tab-size = <0x10>;
		temp-tab-val = <0x474 0x46c 0x455 0x432 0x3d7 0x346 0x28e 0x19d 0x13c 0xee 0xb2 0x85 0x63 0x4b 0x39 0x2b>;
		temp-tab-temp = <0x22e 0x254 0x2c0 0x326 0x3b9 0x44d 0x4e0 0x5aa 0x60d 0x671 0x6d5 0x739 0x79f 0x801 0x864 0x8cc>;
		status = "disabled";
		phandle = <0x114>;
	};

	bd-tsensor@10 {
		compatible = "sprd,board-thermal";
		#thermal-sensor-cells = <0x1>;
		io-channels = <0x105 0x3>;
		io-channel-names = "adc_temp";
		temp-tab-size = <0x10>;
		temp-tab-val = <0x474 0x46c 0x455 0x432 0x3d7 0x346 0x28e 0x19d 0x13c 0xee 0xb2 0x85 0x63 0x4b 0x39 0x2b>;
		temp-tab-temp = <0x22e 0x254 0x2c0 0x326 0x3b9 0x44d 0x4e0 0x5aa 0x60d 0x671 0x6d5 0x739 0x79f 0x801 0x864 0x8cc>;
		phandle = <0x115>;
	};

	sprd-panel-if {
		compatible = "sprd-panel-if";
		#address-cells = <0x1>;
		#size-cells = <0x0>;
		panel-drivers = <0x116 0x117>;
		phandle = <0x1cb>;

		port@1 {
			reg = <0x1>;

			endpoint@0 {
				remote-endpoint = <0x118>;
				phandle = <0x6e>;
			};
		};
	};

	sprd-adf {
		compatible = "sprd-adf";
		status = "okay";
		sprd,display-mode = <0x3>;
		sprd,dispc = <0x119>;
		sprd,low-res-support = <0x2d00500 0x2d005a0 0x21c03c0>;
		phandle = <0x1cc>;
	};

	sprd-sensorhub {
		compatible = "sprd,sensorhub";
	};

	scene-frequency {
		compatible = "sprd,dfs_auto";
		freq-num = <0x8>;
		phandle = <0x1cd>;
		sprd-scene = "boost", "lcdon", "lcdoff", "camlow", "camhigh", "camveryhigh";
		sprd-freq = <0x3a5 0x137 0xe9 0x190 0x26e 0x3a5>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;

		pstore@877c0000 {
			reg = <0x0 0x877c0000 0x0 0x40000>;
			phandle = <0x11a>;
		};

		sipc-mem@87800000 {
			reg = <0x0 0x87800000 0x0 0x800000>;
			phandle = <0x126>;
		};

		wcn-mem@88000000 {
			reg = <0x0 0x88000000 0x0 0x300000>;
			phandle = <0x11f>;
		};

		gnss-mem@88300000 {
			reg = <0x0 0x88300000 0x0 0x15a800>;
			phandle = <0x122>;
		};

		cp-modem@89600000 {
			reg = <0x0 0x89600000 0x0 0x5850000>;
			phandle = <0x125>;
		};

		sml-mem@94000000 {
			reg = <0x0 0x94000000 0x0 0x20000>;
			phandle = <0x129>;
		};

		tos-mem@94020000 {
			reg = <0x0 0x94020000 0x0 0x1fe0000>;
			phandle = <0x128>;
		};

		sh-mem@96000000 {
			reg = <0x0 0x96000000 0x0 0x100000>;
			phandle = <0x1ce>;
		};

		iq-mem@98100000 {
			compatible = "sprd,iq-mem";
			reg = <0x0 0x98100000 0x0 0x4000000>;
			phandle = <0x12c>;
		};

		camera@9c600000 {
			reg = <0x0 0x9c600000 0x0 0xa00000>;
			phandle = <0x12b>;
		};

		framebuffer@9d000000 {
			reg = <0x0 0x9d000000 0x0 0x2000000>;
			phandle = <0x12a>;
		};
	};

	ramoops {
		compatible = "ramoops";
		memory-region = <0x11a>;
		record-size = <0x0 0x8000>;
		console-size = <0x0 0x8000>;
		pmsg-size = <0x0 0x8000>;
	};

	cpwcn_btwf {
		compatible = "sprd,integrate_marlin";
		sprd,name = "wcn_btwf";
		sprd,syscon-ap-apb = <0x32>;
		sprd,syscon-ap-pmu = <0x37>;
		sprd,syscon-ap-pub-apb = <0x11b>;
		sprd,syscon-anlg-wrap-wcn = <0x11c>;
		sprd,syscon-wcn-reg = <0x11d>;
		sprd,syscon-anlg-phy-g5 = <0x11e>;
		sprd,ctrl-probe-num = <0x2>;
		sprd,ctrl-reg = <0x2004 0x3198 0x2100 0x20cc 0x20b0 0x1008>;
		sprd,ctrl-mask = <0x3000000 0x7ff 0x3000000 0x80000 0x10400 0x80>;
		sprd,ctrl-value = <0x3000000 0x104 0x3000000 0x80000 0x10400 0x80>;
		sprd,ctrl-rw-offset = <0x2000 0x0 0x2000 0x2000 0x2000 0x1000>;
		sprd,ctrl-us-delay = <0xa 0xa 0xa 0xa 0xa 0xa>;
		sprd,ctrl-type = <0x3 0x0 0x1 0x1 0x1 0x3>;
		sprd,ctrl-shutdown-reg = <0x2008 0x10b0>;
		sprd,ctrl-shutdown-mask = <0x80 0x400>;
		sprd,ctrl-shutdown-value = <0x80 0x400>;
		sprd,ctrl-shutdown-rw-offset = <0x2000 0x1000>;
		sprd,ctrl-shutdown-us-delay = <0xa 0xa>;
		sprd,ctrl-shutdown-type = <0x3 0x1>;
		reg = <0x0 0x88000000 0x0 0x180000>;
		sprd,file-name = "/dev/block/platform/soc/soc:ap-ahb/20600000.sdio/by-name/wcnmodem";
		sprd,file-length = <0x178000>;
		memory_region = <0x11f>;
		vddwcn-supply = <0x120>;
		vddwifipa-supply = <0x121>;
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		phandle = <0x1cf>;
	};

	cpwcn_gnss {
		compatible = "sprd,integrate_gnss";
		sprd,name = "wcn_gnss";
		sprd,syscon-ap-apb = <0x32>;
		sprd,syscon-ap-pmu = <0x37>;
		sprd,syscon-ap-pub-apb = <0x11b>;
		sprd,syscon-anlg-wrap-wcn = <0x11c>;
		sprd,syscon-wcn-reg = <0x11d>;
		sprd,syscon-anlg-phy-g5 = <0x11e>;
		sprd,ctrl-probe-num = <0x2>;
		sprd,ctrl-reg = <0x1004 0x3198 0x2100 0x20cc 0x20b0 0x1008>;
		sprd,ctrl-mask = <0xffffff 0x7ff 0x3000000 0x80000 0x10800 0x40>;
		sprd,ctrl-value = <0x300000 0x104 0x3000000 0x80000 0x10800 0x40>;
		sprd,ctrl-rw-offset = <0x1000 0x0 0x2000 0x2000 0x2000 0x1000>;
		sprd,ctrl-us-delay = <0xa 0xa 0xa 0xa 0xa 0xa>;
		sprd,ctrl-type = <0x3 0x0 0x1 0x1 0x1 0x3>;
		sprd,ctrl-shutdown-reg = <0x2008 0x10b0>;
		sprd,ctrl-shutdown-mask = <0x40 0x800>;
		sprd,ctrl-shutdown-value = <0x40 0x800>;
		sprd,ctrl-shutdown-rw-offset = <0x2000 0x1000>;
		sprd,ctrl-shutdown-us-delay = <0xa 0xa>;
		sprd,ctrl-shutdown-type = <0x3 0x1>;
		reg = <0x0 0x88300000 0x0 0x100000>;
		sprd,file-name = "/dev/block/platform/soc/soc:ap-ahb/20600000.sdio/by-name/gpsgl";
		sprd,file-name-ext = "/dev/block/platform/soc/soc:ap-ahb/20600000.sdio/by-name/gpsbd";
		sprd,file-length = <0x100000>;
		memory_region = <0x122>;
		vddwcn-supply = <0x120>;
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		phandle = <0x1d0>;
	};

	sipc@88180000 {
		compatible = "sprd,sipc-v1";
		sprd,name = "sipc-wcn";
		sprd,dst = <0x3 0x5>;
		sprd,smem-info = <0x88180000 0x180000 0x180000>;
		phandle = <0x1d1>;
	};

	spipe_cpwcn {
		compatible = "sprd,spipe";
		sprd,name = "spipe_wcn";
		sprd,dst = <0x3>;
		sprd,channel = <0x4>;
		sprd,ringnr = <0x10>;
		sprd,size-rxbuf = <0x2400>;
		sprd,size-txbuf = <0x2400>;
	};

	wcn_wifi_cmd {
		compatible = "sprd,swcnblk";
		sprd,name = "wcn_wifi_cmd";
		sprd,dst = <0x3>;
		sprd,channel = <0x7>;
		sprd,tx-blksize = <0x800>;
		sprd,tx-blknum = <0x4>;
		sprd,rx-blksize = <0x800>;
		sprd,rx-blknum = <0x10>;
	};

	wcn_wifi_data0 {
		compatible = "sprd,swcnblk";
		sprd,name = "wcn_wifi_data0";
		sprd,dst = <0x3>;
		sprd,channel = <0x8>;
		sprd,tx-blksize = <0x680>;
		sprd,tx-blknum = <0x40>;
		sprd,rx-blksize = <0x680>;
		sprd,rx-blknum = <0x100>;
	};

	wcn_wifi_data1 {
		compatible = "sprd,swcnblk";
		sprd,name = "wcn_wifi_data1";
		sprd,dst = <0x3>;
		sprd,channel = <0x9>;
		sprd,tx-blksize = <0x680>;
		sprd,tx-blknum = <0x40>;
		sprd,rx-blksize = <0x0>;
		sprd,rx-blknum = <0x0>;
	};

	wcn_bt {
		compatible = "sprd,wcn_internal_chip";
		sprd,name = "ttyBT";
		sprd,dst = <0x3>;
		sprd,channel = <0x4>;
		sprd,tx_bufid = <0xb>;
		sprd,rx_bufid = <0xa>;
	};

	wcn_fm {
		compatible = "sprd,wcn_internal_chip";
		sprd,name = "fm";
		sprd,dst = <0x3>;
		sprd,tx_channel = <0x4>;
		sprd,rx_channel = <0x4>;
		sprd,tx_bufid = <0xe>;
		sprd,rx_bufid = <0xd>;
	};

	gnss_common_ctl {
		compatible = "sprd,gnss_common_ctl";
		sprd,name = "gnss_common_ctl";
	};

	sipc@8841b000 {
		compatible = "sprd,sipc-v1";
		sprd,name = "sipc-gnss";
		sprd,dst = <0x4 0x6>;
		sprd,smem-info = <0x8841b000 0x11b000 0x32000>;
		phandle = <0x1d2>;
	};

	spipe_gnss {
		compatible = "sprd,spipe";
		sprd,name = "sttygnss0";
		sprd,dst = <0x4>;
		sprd,channel = <0x4>;
		sprd,ringnr = <0x1>;
		sprd,size-rxbuf = <0x19000>;
		sprd,size-txbuf = <0xc800>;
	};

	memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0x0 0x80000000>;
		phandle = <0x124>;
		compatible = "sprd,memory-dtbo";
	};

	chosen {
		stdout-path = "/soc/ap-apb/serial@70100000";
		bootargs = "earlycon=sprd_serial,0x70100000,115200n8 console=ttyS1,115200n8 loglevel=1 init=/init root=/dev/mmcblk0p30 rootfstype=ext4 ro rootwait androidboot.hardware=s9863a1h10 androidboot.dtbo_idx=0 swiotlb=1";
	};

	interrupt-controller {
		compatible = "android,CustomIPI";
		#interrupt-cells = <0x1>;
		interrupt-controller;
		phandle = <0x123>;
	};

	trusty {
		compatible = "android,trusty-smc-v1";

		irq {
			compatible = "android,trusty-irq-v1";
			interrupt-templates = <0x123 0x0 0x1 0x1 0x1 0x0 0x1 0x1 0x0 0x0>;
			interrupt-ranges = <0x0 0xf 0x0 0x10 0x1f 0x1 0x20 0xdf 0x2>;
		};

		virtio {
			compatible = "android,trusty-virtio-v1";
		};

		log {
			compatible = "android,trusty-log-v1";
		};
	};

	sprd-sysdump {
		memory-region = <0x124>;
		memory-region-re = <0x125 0x126 0x127 0x122 0x11f>;
		memory-region-se = <0x128 0x129>;
	};

	sprd_map_user {
		compatible = "sprd,sprd_map_user";
	};

	ion {
		compatible = "sprd,ion";
		#address-cells = <0x1>;
		#size-cells = <0x0>;

		heap@0 {
			reg = <0x0>;
			label = "system";
			type = <0x0>;
		};

		heap@3 {
			reg = <0x3>;
			label = "carveout_fb";
			type = <0x2>;
			memory-region = <0x12a>;
		};

		heap@4 {
			reg = <0x4>;
			label = "carveout_camera";
			type = <0x2>;
			memory-region = <0x12b>;
		};
	};

	sprd-iq {
		compatible = "sprd,iq";
		sprd,region = <0x12c>;
		sprd,mapping-offs = <0x0>;
	};

	sprd-wlan {
		compatible = "sprd,sp9863a";
	};

	zte_misc {
		status = "disabled";
		compatible = "zte-misc";
		phandle = <0x1d3>;
	};

	charger_policy_service {
		compatible = "zte,charger-policy-service";
		status = "okay";
		policy,enable = <0x1>;
		policy,expired-mode-enable = <0x1>;
		policy,retry-times = <0xa>;
		policy,timeout-seconds = <0xfd20>;
		policy,max-capacity = <0x46>;
		policy,min-capacity = <0x32>;
		policy,bms-phy-name = "battery";
		policy,battery-phy-name = "battery";
	};

	__symbols__ {
		soc = "/soc";
		ap_ahb_controller = "/soc/syscon@20e00000";
		dmc_controller = "/soc/syscon@30000000";
		pub_apb_controller = "/soc/syscon@300e0000";
		pub_ahb_controller = "/soc/syscon@300f0000";
		aon_intc_controller = "/soc/syscon@40200000";
		pmu_apb_controller = "/soc/syscon@402b0000";
		aon_apb_controller = "/soc/syscon@402e0000";
		anlg_phy_g1_controller = "/soc/syscon@40350000";
		anlg_phy_g2_controller = "/soc/syscon@40353000";
		anlg_phy_g4_controller = "/soc/syscon@40359000";
		anlg_phy_g5_controller = "/soc/syscon@4035c000";
		anlg_phy_g7_controller = "/soc/syscon@40363000";
		anlg_wrap_wcn_controller = "/soc/syscon@40366000";
		wcn_reg_controller = "/soc/syscon@403a0000";
		mm_ahb_controller = "/soc/syscon@60800000";
		mm_vsp_ahb_controller = "/soc/syscon@62000000";
		ap_apb_controller = "/soc/syscon@71300000";
		ap_intc0_controller = "/soc/syscon@40500000";
		ap_intc1_controller = "/soc/syscon@40510000";
		ap_intc2_controller = "/soc/syscon@40520000";
		ap_intc3_controller = "/soc/syscon@40530000";
		ap_intc4_controller = "/soc/syscon@40540000";
		ap_intc5_controller = "/soc/syscon@40550000";
		uart0 = "/soc/ap-apb/serial@70000000";
		uart1 = "/soc/ap-apb/serial@70100000";
		uart2 = "/soc/ap-apb/serial@70200000";
		uart3 = "/soc/ap-apb/serial@70300000";
		uart4 = "/soc/ap-apb/serial@70400000";
		i2c0 = "/soc/ap-apb/i2c@70500000";
		sensor_main = "/soc/ap-apb/i2c@70500000/sensor-main@20";
		sensor_main_0 = "/soc/ap-apb/i2c@70500000/sensor-main@20/port/endpoint";
		i2c1 = "/soc/ap-apb/i2c@70600000";
		sensor_sub = "/soc/ap-apb/i2c@70600000/sensor-sub@20";
		sensor_sub_0 = "/soc/ap-apb/i2c@70600000/sensor-sub@20/port/endpoint";
		sensor_main2 = "/soc/ap-apb/i2c@70600000/sensor-main2@6C";
		sensor_main_2 = "/soc/ap-apb/i2c@70600000/sensor-main2@6C/port/endpoint";
		i2c2 = "/soc/ap-apb/i2c@70700000";
		i2c3 = "/soc/ap-apb/i2c@70800000";
		i2c4 = "/soc/ap-apb/i2c@70900000";
		ams_tcs3430 = "/soc/ap-apb/i2c@70900000/tcs3430@39";
		flash_ic = "/soc/ap-apb/i2c@70900000/flash-ic@63";
		bq2560x_chg = "/soc/ap-apb/i2c@70900000/charger@6b";
		i2c5 = "/soc/ap-apb/i2c@71500000";
		i2c6 = "/soc/ap-apb/i2c@71600000";
		spi0 = "/soc/ap-apb/spi@70a00000";
		spi1 = "/soc/ap-apb/spi@70b00000";
		spi2 = "/soc/ap-apb/spi@70c00000";
		spi3 = "/soc/ap-apb/spi@71400000";
		i2s0 = "/soc/ap-apb/i2s@70d00000";
		ap_dma = "/soc/ap-ahb/dma-controller@20100000";
		sdio3 = "/soc/ap-ahb/sdio@20600000";
		sdio0 = "/soc/ap-ahb/sdio@20300000";
		sdio1 = "/soc/ap-ahb/sdio@20400000";
		sdio2 = "/soc/ap-ahb/sdio@20500000";
		usb = "/soc/ap-ahb/usb@20200000";
		hsphy = "/soc/ap-ahb/hsphy@20e00000";
		aon_timer0 = "/soc/aon/timer@40050000";
		aon_timer1 = "/soc/aon/timer@40050020";
		hwslock1 = "/soc/aon/hwspinlock@40060000";
		sprd_audio_codec_dig = "/soc/aon/audio-codec@40000000";
		vbc = "/soc/aon/vbc@40020000";
		i2c7 = "/soc/aon/i2c@40080000";
		fan53555_dcdc = "/soc/aon/i2c@40080000/regulator@60";
		aon_dma = "/soc/aon/dma-controller@40100000";
		ap_eic = "/soc/aon/gpio-controller@40210000";
		ap_eic_async = "/soc/aon/gpio-controller@402100a0";
		ap_efuse = "/soc/aon/efuse@40240000";
		pwms = "/soc/aon/pwm@40260020";
		pin_controller = "/soc/aon/pinctrl@402a0000";
		power_off = "/soc/aon/pinctrl@402a0000/poc";
		vbc_iis1_0 = "/soc/aon/pinctrl@402a0000/iismtx-inf0-8";
		ap_iis0_0 = "/soc/aon/pinctrl@402a0000/iismtx-inf0-0";
		ap_iis1_0 = "/soc/aon/pinctrl@402a0000/iismtx-inf0-1";
		tgdsp_iis0_0 = "/soc/aon/pinctrl@402a0000/iismtx-inf0-4";
		tgdsp_iis1_0 = "/soc/aon/pinctrl@402a0000/iismtx-inf0-5";
		pubcp_iis0_0 = "/soc/aon/pinctrl@402a0000/iismtx-inf0-3";
		vbc_iis1_3 = "/soc/aon/pinctrl@402a0000/iismtx-inf3-8";
		ap_iis0_3 = "/soc/aon/pinctrl@402a0000/iismtx-inf3-0";
		tgdsp_iis0_3 = "/soc/aon/pinctrl@402a0000/iismtx-inf3-4";
		tgdsp_iis1_3 = "/soc/aon/pinctrl@402a0000/iismtx-inf3-5";
		pubcp_iis0_3 = "/soc/aon/pinctrl@402a0000/iismtx-inf3-3";
		wcn_iis0_3 = "/soc/aon/pinctrl@402a0000/iismtx-inf3-11";
		vbc_iis1_4 = "/soc/aon/pinctrl@402a0000/iismtx-inf4-8";
		ap_iis0_4 = "/soc/aon/pinctrl@402a0000/iismtx-inf4-0";
		tgdsp_iis0_4 = "/soc/aon/pinctrl@402a0000/iismtx-inf4-4";
		tgdsp_iis1_4 = "/soc/aon/pinctrl@402a0000/iismtx-inf4-5";
		pubcp_iis0_4 = "/soc/aon/pinctrl@402a0000/iismtx-inf4-3";
		wcn_iis0_4 = "/soc/aon/pinctrl@402a0000/iismtx-inf4-11";
		iis_loop_3_4_enable = "/soc/aon/pinctrl@402a0000/iismtx-inf3-inf4-loop-1";
		iis_loop_3_4_disable = "/soc/aon/pinctrl@402a0000/iismtx-inf3-inf4-loop-0";
		disp_pd = "/soc/aon/disp-power-domain@402b0058";
		ap_gpio = "/soc/aon/gpio-controller@402c0000";
		gpu_thm = "/soc/aon/gpu-thm@402f0000";
		sprd_cpufreqhw = "/soc/aon/cpufreqhw@40300000";
		sprd_wdt = "/soc/aon/watchdog@40310000";
		djtag = "/soc/aon/djtag@40340000";
		cpu_thm = "/soc/aon/cpu-thm@40390000";
		adi_bus = "/soc/aon/spi@41800000";
		pmic = "/soc/aon/spi@41800000/pmic@0";
		pmic_timer = "/soc/aon/spi@41800000/pmic@0/timer@00";
		pmic_wdt = "/soc/aon/spi@41800000/pmic@0/watchdog@40";
		pmic_chg_wdt = "/soc/aon/spi@41800000/pmic@0/watchdog@80";
		pmic_bltc_rgb = "/soc/aon/spi@41800000/pmic@0/bltc-rgb@180";
		rtc = "/soc/aon/spi@41800000/pmic@0/rtc@200";
		pmic_eic = "/soc/aon/spi@41800000/pmic@0/gpio-controller@280";
		pmic_kpled = "/soc/aon/spi@41800000/pmic@0/kpled@2ac";
		pmic_efuse = "/soc/aon/spi@41800000/pmic@0/efuse@300";
		pmic_typec = "/soc/aon/spi@41800000/pmic@0/typec@380";
		pmic_adc = "/soc/aon/spi@41800000/pmic@0/adc@400";
		sprd_audio_codec_ana = "/soc/aon/spi@41800000/pmic@0/audio-codec@700";
		vddcpu = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/dcdc@0";
		vddcore = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/dcdc@1";
		vddmem = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/dcdc@2";
		vddgen = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/dcdc@3";
		vddwpa = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/dcdc@4";
		vddcama = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/ldo@5";
		vddcammot = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/ldo@6";
		vddsim0 = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/ldo@7";
		vddsim1 = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/ldo@8";
		vddsim2 = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/ldo@9";
		vddemmccore = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/ldo@10";
		vddsdcore = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/ldo@11";
		vddsdio = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/ldo@12";
		vdd28 = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/ldo@13";
		vddwifipa = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/ldo@14";
		vdddcxo = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/ldo@15";
		vddusb33 = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/ldo@16";
		vddcamd = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/ldo@17";
		vddcon = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/ldo@18";
		vddcamio = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/ldo@19";
		vdd18 = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/ldo@20";
		vddrf18 = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/ldo@21";
		vddrf15 = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/ldo@22";
		vddldomem = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/ldo@23";
		vddkpled = "/soc/aon/spi@41800000/pmic@0/power-controller@810/regulators/ldo@24";
		pmic_fchg = "/soc/aon/spi@41800000/pmic@0/fast-charger@900";
		pmic_fgu = "/soc/aon/spi@41800000/pmic@0/fgu@a00";
		pmic_gr = "/soc/aon/spi@41800000/pmic@0/global@c00";
		pmic_vibrator = "/soc/aon/spi@41800000/pmic@0/vibrator@eb4";
		pmic_charger = "/soc/aon/spi@41800000/pmic@0/charger@ec0";
		pmic_poweroff = "/soc/aon/spi@41800000/pmic@0/power@efc";
		pmic_7sreset = "/soc/aon/spi@41800000/pmic@0/reset@f1c";
		modem_dbg_log = "/soc/aon/modem-dbg-log@1000C000";
		dispc0 = "/soc/mm/dispc@63000000";
		dispc0_out = "/soc/mm/dispc@63000000/port/endpoint@0";
		gsp_core0 = "/soc/mm/gsp@63000000";
		iommu_dispc = "/soc/mm/iommu@63000000";
		vsp = "/soc/mm/video-codec@62200000";
		iommu_vsp = "/soc/mm/iommu@62201000";
		jpg = "/soc/mm/jpeg-codec@62300000";
		iommu_jpg = "/soc/mm/iommu@62300000";
		dsi0 = "/soc/mm/dsi@63100000";
		dsi0_out = "/soc/mm/dsi@63100000/port@0/endpoint";
		dsi0_in = "/soc/mm/dsi@63100000/port@1/endpoint";
		dphy0 = "/soc/mm/dphy@0";
		dphy0_out = "/soc/mm/dphy@0/port@0/endpoint";
		dphy0_in = "/soc/mm/dphy@0/port@1/endpoint";
		mipi_csi_phy0 = "/soc/mm/mipi-csi-phy0";
		mipi_csi_phy1 = "/soc/mm/mipi-csi-phy1";
		phy1_out = "/soc/mm/mipi-csi-phy1/port/endpoint";
		mipi_csi_phy2 = "/soc/mm/mipi-csi-phy2";
		phy2_out = "/soc/mm/mipi-csi-phy2/port/endpoint";
		mipi_csi_phy0_m = "/soc/mm/mipi-csi-phy0-s";
		phy0_m_out = "/soc/mm/mipi-csi-phy0-s/port/endpoint";
		mipi_csi_phy0_s = "/soc/mm/mipi-csi-phy0-m";
		phy0_s_out = "/soc/mm/mipi-csi-phy0-m/port/endpoint";
		mipi_csi_phy0_s1 = "/soc/mm/mipi-csi-phy0-m1";
		dcam = "/soc/mm/dcam@60a00000";
		iommu_dcam = "/soc/mm/iommu@60a00040";
		isp = "/soc/mm/isp@60b00000";
		iommu_isp = "/soc/mm/iommu@60b00000";
		csi0 = "/soc/mm/csi@60c00000";
		csi1 = "/soc/mm/csi@60d00000";
		csi2 = "/soc/mm/csi@60e00000";
		cpp = "/soc/mm/cpp@62400000";
		iommu_cpp = "/soc/mm/iommu@62400000";
		gpu = "/soc/mm/gpu@60000000";
		ptm_trace = "/soc/pub/ptm@30010000";
		dmc_mpu = "/soc/pub/dmc-mpu@300e0000";
		ext_26m = "/soc/ext-26m";
		ext_13m = "/soc/ext-13m";
		ext_6m5 = "/soc/ext-6m5";
		ext_4m3 = "/soc/ext-4m3";
		ext_4m = "/soc/ext-4m";
		ext_250k = "/soc/ext-250k";
		ext_32k = "/soc/ext-32k";
		ext_26m_rf1 = "/soc/ext-26m-rf1";
		ext_1m = "/soc/ext-1m";
		ext_2m = "/soc/ext-2m";
		ext_rc0_4m = "/soc/ext-rc0-4m";
		clk_pad = "/soc/clk-pad";
		ext_rco_100m = "/soc/ext-rco-100m";
		ext_rco_25m = "/soc/ext-rco-25m";
		ext_rco_4m = "/soc/ext-rco-4m";
		ext_rco_2m = "/soc/ext-rco-2m";
		clk_audio_gate = "/soc/clk@4035c004";
		clk_mpll0_gate = "/soc/clk@402b0094";
		clk_dpll0_gate = "/soc/clk@402b0098";
		clk_lpll_gate = "/soc/clk@402b009c";
		clk_gpll_gate = "/soc/clk@402b00a8";
		clk_dpll1_gate = "/soc/clk@402b01dc";
		clk_mpll1_gate = "/soc/clk@402b01e0";
		clk_mpll2_gate = "/soc/clk@402b01e4";
		clk_isppll_gate = "/soc/clk@402b01e8";
		clk_twpll = "/soc/clk@40353004";
		clk_lpll = "/soc/clk@40353020";
		clk_gpll = "/soc/clk@40353038";
		clk_isppll = "/soc/clk@40353050";
		clk_mpll0 = "/soc/clk@40359000";
		clk_mpll1 = "/soc/clk@40359018";
		clk_mpll2 = "/soc/clk@40359030";
		clk_rpll = "/soc/clk@4035c010";
		clk_dpll0 = "/soc/clk@40363000";
		clk_dpll1 = "/soc/clk@40363018";
		clk_isppll_468m = "/soc/clk-isppll-468m";
		clk_lpll_409m6 = "/soc/clk-lpll-409m6";
		clk_lpll_245m7 = "/soc/clk-lpll-245m7";
		clk_twpll_768m = "/soc/clk-twpll-768m";
		clk_twpll_384m = "/soc/clk-twpll-384m";
		clk_twpll_192m = "/soc/clk-twpll-192m";
		clk_twpll_96m = "/soc/clk-twpll-96m";
		clk_twpll_48m = "/soc/clk-twpll-48m";
		clk_twpll_24m = "/soc/clk-twpll-24m";
		clk_twpll_12m = "/soc/clk-twpll-12m";
		clk_twpll_512m = "/soc/clk-twpll-512m";
		clk_twpll_256m = "/soc/clk-twpll-256m";
		clk_twpll_128m = "/soc/clk-twpll-128m";
		clk_twpll_64m = "/soc/clk-twpll-64m";
		clk_twpll_307m2 = "/soc/clk-twpll-307m2";
		clk_twpll_219m4 = "/soc/clk-twpll-219m4";
		clk_twpll_170m6 = "/soc/clk-twpll-170m6";
		clk_twpll_153m6 = "/soc/clk-twpll-153m6";
		clk_twpll_76m8 = "/soc/clk-twpll-76m8";
		clk_twpll_51m2 = "/soc/clk-twpll-51m2";
		clk_twpll_38m4 = "/soc/clk-twpll-38m4";
		clk_twpll_19m2 = "/soc/clk-twpll-19m2";
		clk_dpll0_933m = "/soc/clk-dpll0-933m";
		clk_dpll0_622m3 = "/soc/clk-dpll0-622m3";
		clk_dpll1_400m = "/soc/clk-dpll1-400m";
		clk_dpll1_266m7 = "/soc/clk-dpll1-266m7";
		clk_dpll1_123m1 = "/soc/clk-dpll1-123m1";
		clk_dpll1_50m = "/soc/clk-dpll1-50m";
		clk_rpll_390m = "/soc/clk-rpll-390m";
		clk_rpll_260m = "/soc/clk-rpll-260m";
		clk_rpll_195m = "/soc/clk-rpll-195m";
		clk_rpll_26m = "/soc/clk-rpll-26m";
		clk_mpll2_675m = "/soc/clk-mpll2-675m";
		clk_ap_ahb_gates0 = "/soc/clk@20e00000";
		clk_ap_ahb_gates1 = "/soc/clk@20e00018";
		clk_ap_apb = "/soc/clk@21500020";
		clk_ce = "/soc/clk@21500024";
		clk_nandc_ecc = "/soc/clk@21500028";
		clk_nandc_26m = "/soc/clk@2150002c";
		clk_emmc_32k = "/soc/clk@21500030";
		clk_sdio0_32k = "/soc/clk@21500034";
		clk_sdio1_32k = "/soc/clk@21500038";
		clk_sdio2_32k = "/soc/clk@2150003c";
		clk_otg_utmi = "/soc/clk@21500040";
		clk_uart0 = "/soc/clk@21500044";
		clk_uart1 = "/soc/clk@21500048";
		clk_uart2 = "/soc/clk@2150004c";
		clk_uart3 = "/soc/clk@21500050";
		clk_uart4 = "/soc/clk@21500054";
		clk_i2c0 = "/soc/clk@21500058";
		clk_i2c1 = "/soc/clk@2150005c";
		clk_i2c2 = "/soc/clk@21500060";
		clk_i2c3 = "/soc/clk@21500064";
		clk_i2c4 = "/soc/clk@21500068";
		clk_i2c5 = "/soc/clk@2150006c";
		clk_i2c6 = "/soc/clk@21500070";
		clk_spi0 = "/soc/clk@21500074";
		clk_spi1 = "/soc/clk@21500078";
		clk_spi2 = "/soc/clk@2150007c";
		clk_spi3 = "/soc/clk@21500080";
		clk_iis0 = "/soc/clk@21500084";
		clk_iis1 = "/soc/clk@21500088";
		clk_iis2 = "/soc/clk@2150008c";
		clk_sim0 = "/soc/clk@21500090";
		clk_sim0_32k = "/soc/clk@21500094";
		clk_emc = "/soc/clk@402d0220";
		clk_aon_apb = "/soc/clk@402d0224";
		clk_adi = "/soc/clk@402d0228";
		clk_aux0 = "/soc/clk@402d022c";
		clk_aux1 = "/soc/clk@402d0230";
		clk_aux2 = "/soc/clk@402d0234";
		clk_probe = "/soc/clk@402d0238";
		clk_pwm0 = "/soc/clk@402d023c";
		clk_pwm1 = "/soc/clk@402d0240";
		clk_pwm2 = "/soc/clk@402d0244";
		clk_thm = "/soc/clk@402d025c";
		clk_audif = "/soc/clk@402d0264";
		clk_cpu_dap = "/soc/clk@402d026c";
		clk_cpu_ts = "/soc/clk@402d0274";
		clk_ca5_ts = "/soc/clk@402d0294";
		clk_emc_ref = "/soc/clk@402d029c";
		clk_cssys = "/soc/clk@402d02a0";
		clk_pmu = "/soc/clk@402d02a8";
		clk_26m_pmu = "/soc/clk@402d02ac";
		clk_tmr = "/soc/clk@402d02b0";
		clk_hw_i2c = "/soc/clk@402d02b4";
		clk_power_cpu = "/soc/clk@402d02c4";
		clk_ap_axi = "/soc/clk@402d02c8";
		clk_sdio0_2x = "/soc/clk@402d02cc";
		clk_sdio1_2x = "/soc/clk@402d02d4";
		clk_sdio2_2x = "/soc/clk@402d02dc";
		clk_emmc_2x = "/soc/clk@402d02e4";
		clk_nandc_2x = "/soc/clk@402d02ec";
		clk_dpu = "/soc/clk@402d02f4";
		clk_dpu_dpi = "/soc/clk@402d02f8";
		clk_otg = "/soc/clk@402d0308";
		clk_serdes_dapb = "/soc/clk@402d0330";
		clk_aio_apb = "/soc/clk@402d033c";
		clk_gpu_core = "/soc/clk@402d0344";
		clk_gpu_soc = "/soc/clk@402d0348";
		clk_mm_emc = "/soc/clk@402d0350";
		clk_mm_ahb = "/soc/clk@402d0354";
		clk_bpc = "/soc/clk@402d0358";
		clk_dcam_if = "/soc/clk@402d035c";
		clk_isp = "/soc/clk@402d0360";
		clk_jpg = "/soc/clk@402d0364";
		clk_cpp = "/soc/clk@402d0368";
		clk_sensor0 = "/soc/clk@402d036c";
		clk_sensor1 = "/soc/clk@402d0370";
		clk_sensor2 = "/soc/clk@402d0374";
		clk_mm_vemc = "/soc/clk@402d0378";
		clk_mm_vahb = "/soc/clk@402d037c";
		clk_vsp = "/soc/clk@402d0380";
		clk_core0 = "/soc/clk@402d0a20";
		clk_core1 = "/soc/clk@402d0a24";
		clk_core2 = "/soc/clk@402d0a28";
		clk_core3 = "/soc/clk@402d0a2c";
		clk_core4 = "/soc/clk@402d0a30";
		clk_core5 = "/soc/clk@402d0a34";
		clk_core6 = "/soc/clk@402d0a38";
		clk_core7 = "/soc/clk@402d0a3c";
		clk_scu = "/soc/clk@402d0a40";
		clk_ace = "/soc/clk@402d0a44";
		clk_axi_periph = "/soc/clk@402d0a48";
		clk_axi_acp = "/soc/clk@402d0a4c";
		clk_atb = "/soc/clk@402d0a50";
		clk_debug_apb = "/soc/clk@402d0a54";
		clk_gic = "/soc/clk@402d0a58";
		clk_periph = "/soc/clk@402d0a5c";
		clk_mipi_csi = "/soc/clk@60900020";
		clk_mipi_csi_s = "/soc/clk@60900024";
		clk_mipi_csi_m = "/soc/clk@60900028";
		clk_aon_apb_gates0 = "/soc/clk@402e0000";
		clk_aon_apb_gates1 = "/soc/clk@402e0004";
		clk_aon_apb_rtc_gates = "/soc/clk@402e0010";
		clk_aon_top_gates = "/soc/clk@402e0050";
		clk_aon_apb_gates2 = "/soc/clk@402e00b0";
		clk_mahb_gates = "/soc/clk@60800000";
		clk_mckg_gates = "/soc/clk@60800008";
		clk_vahb_gates = "/soc/clk@62000000";
		clk_ap_apb_gates = "/soc/clk@71300000";
		funnel_soc = "/soc/funnel-soc@10001000";
		funnel_soc_out_port0 = "/soc/funnel-soc@10001000/ports/port@0/endpoint";
		funnel_soc_in_port0 = "/soc/funnel-soc@10001000/ports/port@1/endpoint";
		etb = "/soc/tmc-etb@10003000";
		etb_in = "/soc/tmc-etb@10003000/port/endpoint";
		funnel_little = "/soc/funnel-little@12001000";
		funnel_little_out_port0 = "/soc/funnel-little@12001000/ports/port@0/endpoint";
		funnel_little_in_port0 = "/soc/funnel-little@12001000/ports/port@1/endpoint";
		funnel_little_in_port1 = "/soc/funnel-little@12001000/ports/port@2/endpoint";
		funnel_little_in_port2 = "/soc/funnel-little@12001000/ports/port@3/endpoint";
		funnel_little_in_port3 = "/soc/funnel-little@12001000/ports/port@4/endpoint";
		etf_little = "/soc/tmc-etf-little@12002000";
		etf_little_out = "/soc/tmc-etf-little@12002000/port@0/endpoint";
		etf_little_in = "/soc/tmc-etf-little@12002000/port@1/endpoint";
		etf_big = "/soc/tmc-etf-big@12003000";
		etf_big_out = "/soc/tmc-etf-big@12003000/port@0/endpoint";
		etf_big_in = "/soc/tmc-etf-big@12003000/port@1/endpoint";
		funnel_ca55 = "/soc/funnel-ca55@12004000";
		funnel_ca55_out_port0 = "/soc/funnel-ca55@12004000/ports/port@0/endpoint";
		funnel_ca55_in_port0 = "/soc/funnel-ca55@12004000/ports/port@1/endpoint";
		funnel_ca55_in_port1 = "/soc/funnel-ca55@12004000/ports/port@2/endpoint";
		funnel_big = "/soc/funnel-big@12005000";
		funnel_big_out_port0 = "/soc/funnel-big@12005000/ports/port@0/endpoint";
		funnel_big_in_port0 = "/soc/funnel-big@12005000/ports/port@1/endpoint";
		funnel_big_in_port1 = "/soc/funnel-big@12005000/ports/port@2/endpoint";
		funnel_big_in_port2 = "/soc/funnel-big@12005000/ports/port@3/endpoint";
		funnel_big_in_port3 = "/soc/funnel-big@12005000/ports/port@4/endpoint";
		etm0_out = "/soc/etm@13040000/port/endpoint";
		etm1_out = "/soc/etm@13140000/port/endpoint";
		etm2_out = "/soc/etm@13240000/port/endpoint";
		etm3_out = "/soc/etm@13340000/port/endpoint";
		etm4_out = "/soc/etm@13440000/port/endpoint";
		etm5_out = "/soc/etm@13540000/port/endpoint";
		etm6_out = "/soc/etm@13640000/port/endpoint";
		etm7_out = "/soc/etm@13740000/port/endpoint";
		sprd_pcm = "/sprd-pcm-audio";
		vaudio = "/vaudio";
		sprd_pcm_iis = "/sprd-pcm-iis";
		CPU0 = "/cpus/cpu@0";
		CPU1 = "/cpus/cpu@100";
		CPU2 = "/cpus/cpu@200";
		CPU3 = "/cpus/cpu@300";
		CPU4 = "/cpus/cpu@400";
		CPU5 = "/cpus/cpu@500";
		CPU6 = "/cpus/cpu@600";
		CPU7 = "/cpus/cpu@700";
		CPU_COST_0 = "/energy-costs/core-cost0";
		CPU_COST_1 = "/energy-costs/core-cost1";
		CLUSTER_COST_0 = "/energy-costs/cluster-cost0";
		CLUSTER_COST_1 = "/energy-costs/cluster-cost1";
		CORE_PD = "/idle-states/core_pd";
		deep = "/deep-sleep";
		cpufreq_clus0 = "/cpufreq-clus0";
		cpufreq_clus1 = "/cpufreq-clus1";
		cpufreq_fcm = "/cpufreq-fcm";
		gic = "/interrupt-controller@14000000";
		v2m_0 = "/interrupt-controller@14000000/v2m@0";
		gsp = "/sprd-gsp";
		lcd_nt35596_mipi_fhd = "/lcds/lcd96@96";
		lcd_nt35695_mipi_fhd = "/lcds/lcd35695@35695";
		lcd_nt35532_2_mipi_fhd = "/lcds/lcd32@32";
		lcd_rm67191_mipi_fhd = "/lcds/lcd67191@67191";
		lcd_ili9881c_mipi_skyworth_hd = "/lcds/lcd98814@98814";
		lcd_dummy_mipi_hd = "/lcds/lcdffff@ffff";
		lcd_st7703_mipi_lead_hd = "/lcds/lcd770338@770338";
		aon_mailbox = "/mailbox@400a0000";
		scproc_pubpm = "/scproc@800000";
		sipc1 = "/sipc@0xd000";
		scproc_pubcp = "/scproc@f000";
		sipc0 = "/sipc@87800000";
		sprd_headset = "/sprd-headset";
		sound_vbc_r1p0v3_sprd_codec = "/sound@0";
		sound_sprd_ap_alliis = "/sound@1";
		battery = "/battery";
		cpu_thmzone = "/thermal-zones/cpu-thmzone";
		cpu_threshold = "/thermal-zones/cpu-thmzone/trips/trip-point@0";
		cpu_target = "/thermal-zones/cpu-thmzone/trips/trip-point@1";
		cpu_crit = "/thermal-zones/cpu-thmzone/trips/bia_crit";
		gpu_thmzone = "/thermal-zones/gpu-thmzone";
		gpu_threshold = "/thermal-zones/gpu-thmzone/trips/trip-point@0";
		gpu_target = "/thermal-zones/gpu-thmzone/trips/trip-point@1";
		gpu_crit = "/thermal-zones/gpu-thmzone/trips/gpu_crit";
		chg_thmzone = "/thermal-zones/chg-thmzone";
		bd_thmzone = "/thermal-zones/board-thmzone";
		cluster0_cooling = "/cooling-devices/cluster0-cooling";
		cluster1_cooling = "/cooling-devices/cluster1-cooling";
		gpu_cooling0 = "/gpu-cooling-devices/gpu-cooling0";
		chg_temp = "/chg-tsensor@8";
		board_temp = "/bd-tsensor@10";
		panel_if = "/sprd-panel-if";
		panel_in = "/sprd-panel-if/port@1/endpoint@0";
		adf = "/sprd-adf";
		ddr_dfs = "/scene-frequency";
		pstore = "/reserved-memory/pstore@877c0000";
		smem_reserved = "/reserved-memory/sipc-mem@87800000";
		wcn_reserved = "/reserved-memory/wcn-mem@88000000";
		gnss_reserved = "/reserved-memory/gnss-mem@88300000";
		cp_reserved = "/reserved-memory/cp-modem@89600000";
		sml_reserved = "/reserved-memory/sml-mem@94000000";
		tos_reserved = "/reserved-memory/tos-mem@94020000";
		tos_shm_reserved = "/reserved-memory/sh-mem@96000000";
		iq_reserved = "/reserved-memory/iq-mem@98100000";
		camera_reserved = "/reserved-memory/camera@9c600000";
		fb_reserved = "/reserved-memory/framebuffer@9d000000";
		wcn_btwf = "/cpwcn_btwf";
		wcn_gnss = "/cpwcn_gnss";
		sipc2 = "/sipc@88180000";
		sipc3 = "/sipc@8841b000";
		memory = "/memory@80000000";
		ipi = "/interrupt-controller";
		zte_misc = "/zte_misc";
	};

	sprd_overlay {
		compatible = "sprd,overlay";
		string = "spreadtrum overlay test!";
	};

	goodix_fp {
		compatible = "goodix,fingerprint";
		fp-gpio-reset = <0x14 0x83 0x0>;
		fp-gpio-irq = <0x14 0x82 0x0>;
		fp-gpio-pwr = <0x14 0x8a 0x0>;
	};

	flash-lcd {
		compatible = "sprd,lcd-flash";
		sprd,dispc = <0x119>;
		sprd,backlight = <0x1d4>;
		status = "okay";
		phandle = <0x1d5>;
	};

	silead_fp {
		compatible = "sil,silead_fp";
		spi-max-frequency = <0x493e00>;
		qcom,qup-id = <0x1>;
		rst-gpios = <0x14 0x83 0x0>;
		irq-gpios = <0x14 0x82 0x0>;
		avdd-gpios = <0x14 0x8a 0x0>;
	};

	gpio-keys {
		compatible = "gpio-keys";
		input-name = "sprd-gpio-keys";
		status = "okay";

		key-volumedown {
			label = "Volume Down Key";
			linux,code = <0x72>;
			gpios = <0x14 0x7c 0x1>;
			debounce-interval = <0x2>;
			gpio-key,wakeup;
			gpio-key,level-trigger;
		};

		key-volumeup {
			label = "Volume Up Key";
			linux,code = <0x73>;
			gpios = <0x1d 0xa 0x0>;
			debounce-interval = <0x2>;
			gpio-key,wakeup;
			gpio-key,level-trigger;
		};

		key-power {
			label = "Power Key";
			linux,code = <0x74>;
			gpios = <0x1d 0x1 0x1>;
			gpio-key,wakeup;
			gpio-key,level-trigger;
		};
	};

	sprd_backlight {
		compatible = "pwm-backlight";
		pwms = <0x150 0x0 0x4e20>;
		pwm-names = "backlight";
		brightness_max = <0xf7>;
		brightness-levels = <0x2 0x2 0x2 0x2 0x2 0x2 0x2 0x2 0x2 0x2 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9 0xa 0xb 0xc 0xd 0xe 0xf 0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f 0x20 0x21 0x22 0x23 0x24 0x25 0x26 0x27 0x28 0x29 0x2a 0x2b 0x2c 0x2d 0x2e 0x2f 0x30 0x31 0x32 0x33 0x34 0x35 0x36 0x37 0x38 0x39 0x3a 0x3b 0x3c 0x3d 0x3e 0x3f 0x40 0x41 0x42 0x43 0x44 0x45 0x46 0x47 0x48 0x49 0x4a 0x4b 0x4c 0x4d 0x4e 0x4f 0x50 0x51 0x52 0x53 0x54 0x55 0x56 0x57 0x58 0x59 0x5a 0x5b 0x5c 0x5d 0x5e 0x5f 0x60 0x61 0x62 0x63 0x64 0x65 0x66 0x67 0x68 0x69 0x6a 0x6b 0x6c 0x6d 0x6e 0x6f 0x70 0x71 0x72 0x73 0x74 0x75 0x76 0x77 0x78 0x79 0x7a 0x7b 0x7c 0x7d 0x7e 0x7f 0x80 0x81 0x82 0x83 0x84 0x85 0x86 0x87 0x88 0x89 0x8a 0x8b 0x8c 0x8d 0x8e 0x8f 0x90 0x91 0x92 0x93 0x94 0x95 0x96 0x97 0x98 0x99 0x9a 0x9b 0x9c 0x9d 0x9e 0x9f 0xa0 0xa1 0xa2 0xa3 0xa4 0xa5 0xa6 0xa7 0xa8 0xa9 0xaa 0xab 0xac 0xad 0xae 0xaf 0xb0 0xb1 0xb2 0xb3 0xb4 0xb5 0xb6 0xb7 0xb8 0xb9 0xba 0xbb 0xbc 0xbd 0xbe 0xbf 0xc0 0xc1 0xc2 0xc3 0xc4 0xc5 0xc6 0xc7 0xc8 0xc9 0xca 0xcb 0xcc 0xcd 0xce 0xcf 0xd0 0xd1 0xd2 0xd3 0xd4 0xd5 0xd6 0xd7 0xd8 0xd9 0xda 0xdb 0xdc 0xdd 0xde 0xdf 0xe0 0xe1 0xe2 0xe3 0xe4 0xe5 0xe6 0xe7 0xe8 0xe9 0xea 0xeb 0xec 0xed 0xee 0xef 0xf0 0xf1 0xf2 0xf3 0xf4 0xf5 0xf6 0xf7>;
		default-brightness-level = <0x21>;
		phandle = <0x1d4>;
	};
};
