{
  "comments": [
    {
      "unresolved": false,
      "key": {
        "uuid": "6dbf9649_84397ee4",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 1
      },
      "lineNbr": 0,
      "author": {
        "id": 1000101
      },
      "writtenOn": "2021-03-26T16:52:07Z",
      "side": 1,
      "message": "After that small change, it looks good to go for me",
      "revId": "375a97d6bb399af674846ef2ba35eefe27bb5137",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "84fd9aae_7bac3b56",
        "filename": "lib/cpus/aarch64/cortex_a78c.S",
        "patchSetId": 1
      },
      "lineNbr": 28,
      "author": {
        "id": 1000043
      },
      "writtenOn": "2021-03-18T10:25:16Z",
      "side": 1,
      "message": "These instructions do not seem to do anything useful... We\u0027re just querying the CPU revision and putting this value in x18? Am I missing something?",
      "range": {
        "startLine": 24,
        "startChar": 0,
        "endLine": 28,
        "endChar": 8
      },
      "revId": "375a97d6bb399af674846ef2ba35eefe27bb5137",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "0c69cded_8fd596d8",
        "filename": "lib/cpus/aarch64/cortex_a78c.S",
        "patchSetId": 1
      },
      "lineNbr": 28,
      "author": {
        "id": 1000099
      },
      "writtenOn": "2021-03-26T16:26:02Z",
      "side": 1,
      "message": "Typically, the errata implementations come here as indicated below which uses the revision info from x18. Since this is the first version, it\u0027s empty. Can remove it.\n\n\"\n\tbl\tcpu_get_rev_var\n\tmov\tx18, x0\n\u003cERRATA\u003e\n\tisb\n\"",
      "parentUuid": "84fd9aae_7bac3b56",
      "range": {
        "startLine": 24,
        "startChar": 0,
        "endLine": 28,
        "endChar": 8
      },
      "revId": "375a97d6bb399af674846ef2ba35eefe27bb5137",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "9c49a392_dd3a8e07",
        "filename": "lib/cpus/aarch64/cortex_a78c.S",
        "patchSetId": 1
      },
      "lineNbr": 28,
      "author": {
        "id": 1000101
      },
      "writtenOn": "2021-03-26T16:52:07Z",
      "side": 1,
      "message": "Yeah I would just remove that part for now and it can be added in later",
      "parentUuid": "0c69cded_8fd596d8",
      "range": {
        "startLine": 24,
        "startChar": 0,
        "endLine": 28,
        "endChar": 8
      },
      "revId": "375a97d6bb399af674846ef2ba35eefe27bb5137",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "0341b209_f61ac623",
        "filename": "lib/cpus/aarch64/cortex_a78c.S",
        "patchSetId": 1
      },
      "lineNbr": 53,
      "author": {
        "id": 1000043
      },
      "writtenOn": "2021-03-18T10:25:16Z",
      "side": 1,
      "message": "If I am not mistaken, the errata_report CPU operation is optional, print_errata_status() checks whether it is provided before calling it. If we don\u0027t do anything for Cortex-A78C then we might as well not provide any implementation?",
      "range": {
        "startLine": 51,
        "startChar": 0,
        "endLine": 53,
        "endChar": 33
      },
      "revId": "375a97d6bb399af674846ef2ba35eefe27bb5137",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "e0d1be33_d6b0be74",
        "filename": "lib/cpus/aarch64/cortex_a78c.S",
        "patchSetId": 1
      },
      "lineNbr": 53,
      "author": {
        "id": 1000099
      },
      "writtenOn": "2021-03-26T16:26:02Z",
      "side": 1,
      "message": "Just kept the framework intact for any future errata reporting, this is the first version and hence there is no errata.",
      "parentUuid": "0341b209_f61ac623",
      "range": {
        "startLine": 51,
        "startChar": 0,
        "endLine": 53,
        "endChar": 33
      },
      "revId": "375a97d6bb399af674846ef2ba35eefe27bb5137",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "8f409cbc_7c81984b",
        "filename": "lib/cpus/aarch64/cortex_a78c.S",
        "patchSetId": 1
      },
      "lineNbr": 53,
      "author": {
        "id": 1000043
      },
      "writtenOn": "2021-03-29T12:30:14Z",
      "side": 1,
      "message": "I understand the argument of setting the grounds for future errata reporting but still, this looks like a waste to me. What if there is no errata ever for this CPU? Why not introducing the framework if and when we need it?",
      "parentUuid": "e0d1be33_d6b0be74",
      "range": {
        "startLine": 51,
        "startChar": 0,
        "endLine": 53,
        "endChar": 33
      },
      "revId": "375a97d6bb399af674846ef2ba35eefe27bb5137",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    }
  ]
}