<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\ren'ren\Documents\fpga\fpgaProject\remake\impl\gwsynthesis\remake.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\ren'ren\Documents\fpga\fpgaProject\remake\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Oct  4 00:11:03 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>32294</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>22203</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>92</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>398</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>19</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>camera_pclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>camera_pclk_ibuf/I </td>
</tr>
<tr>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>6.742</td>
<td>148.333
<td>0.000</td>
<td>3.371</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>1.348</td>
<td>741.667
<td>0.000</td>
<td>0.674</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>camera_pclk</td>
<td>100.000(MHz)</td>
<td>127.318(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>50.000(MHz)</td>
<td>145.494(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>211.949(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>400.000(MHz)</td>
<td>2016.130(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>148.333(MHz)</td>
<td style="color: #FF0000;" class = "error">90.526(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">90.597(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>camera_pclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>camera_pclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>-351.870</td>
<td>167</td>
</tr>
<tr>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-22.998</td>
<td>47</td>
</tr>
<tr>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-9.324</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.892</td>
<td>13.617</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-9.318</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.892</td>
<td>13.610</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-9.315</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.901</td>
<td>13.617</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-9.028</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.910</td>
<td>13.339</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-8.897</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.899</td>
<td>13.197</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-8.609</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.908</td>
<td>12.918</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-8.609</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.908</td>
<td>12.918</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-8.609</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.908</td>
<td>12.918</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-8.607</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.899</td>
<td>12.907</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-8.096</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.908</td>
<td>12.405</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-7.592</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_i_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.521</td>
<td>8.844</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.581</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_7_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.892</td>
<td>10.873</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-6.489</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_i_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.521</td>
<td>7.741</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-6.452</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_6_s1/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.879</td>
<td>10.732</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-6.434</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_5_s1/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.903</td>
<td>10.739</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-6.386</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_7_s1/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.889</td>
<td>10.676</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-6.200</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_4_s1/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.870</td>
<td>10.471</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-5.974</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_3_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.531</td>
<td>7.236</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-5.864</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_2_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.863</td>
<td>9.901</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-5.641</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_3_s1/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.879</td>
<td>9.922</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-5.615</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_0_s1/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.879</td>
<td>9.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-5.615</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_1_s1/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.879</td>
<td>9.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-5.570</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_2_s1/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.879</td>
<td>9.851</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-5.528</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_0_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.863</td>
<td>9.792</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-5.528</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_1_s0/D</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>2.500</td>
<td>-1.863</td>
<td>9.792</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.544</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_0_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.995</td>
<td>0.488</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.255</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_8_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.825</td>
<td>0.416</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.245</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_1_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.833</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.243</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_4_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.833</td>
<td>0.601</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.231</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_3_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.819</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.225</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_0_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.813</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.221</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_4_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.809</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.217</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_6_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_6_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.823</td>
<td>0.617</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.212</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/rbin_num_9_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_9_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.832</td>
<td>0.631</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.198</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_1_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.835</td>
<td>0.649</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.198</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_2_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.835</td>
<td>0.649</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.152</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_5_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.833</td>
<td>0.692</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.138</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_2_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_2_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.838</td>
<td>0.711</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.129</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_7_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.836</td>
<td>0.719</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.103</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_3_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.838</td>
<td>0.581</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.031</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_7_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.843</td>
<td>0.823</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.018</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_5_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.843</td>
<td>0.836</td>
</tr>
<tr>
<td>18</td>
<td>0.054</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_253_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[1]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.006</td>
<td>0.296</td>
</tr>
<tr>
<td>19</td>
<td>0.059</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_126_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/DI[18]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.011</td>
<td>0.296</td>
</tr>
<tr>
<td>20</td>
<td>0.061</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_8_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.828</td>
<td>0.900</td>
</tr>
<tr>
<td>21</td>
<td>0.067</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_255_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[3]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.304</td>
</tr>
<tr>
<td>22</td>
<td>0.143</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_0_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0/D</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>camera_pclk:[R]</td>
<td>0.000</td>
<td>-0.805</td>
<td>0.960</td>
</tr>
<tr>
<td>23</td>
<td>0.171</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_135_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/DI[27]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>0.397</td>
</tr>
<tr>
<td>24</td>
<td>0.175</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_9_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[9]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.416</td>
</tr>
<tr>
<td>25</td>
<td>0.175</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_7_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[7]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.416</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.106</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>2.172</td>
<td>3.663</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.097</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>2.172</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.097</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>2.172</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.087</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>2.172</td>
<td>3.644</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-4.708</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>2.172</td>
<td>3.600</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.708</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>2.172</td>
<td>3.600</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.705</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>2.172</td>
<td>3.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.702</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>2.172</td>
<td>3.594</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.702</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
<td>1.250</td>
<td>2.172</td>
<td>3.594</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-3.481</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>1.794</td>
<td>3.663</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-3.471</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>1.794</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-3.471</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>1.794</td>
<td>3.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-3.462</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>1.794</td>
<td>3.644</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-3.082</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>1.794</td>
<td>3.600</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-3.082</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>1.794</td>
<td>3.600</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-3.079</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>1.794</td>
<td>3.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.076</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
<td>2.500</td>
<td>1.794</td>
<td>3.594</td>
</tr>
<tr>
<td>18</td>
<td>2.970</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.834</td>
<td>3.663</td>
</tr>
<tr>
<td>19</td>
<td>2.970</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.843</td>
<td>3.653</td>
</tr>
<tr>
<td>20</td>
<td>2.981</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.833</td>
<td>3.653</td>
</tr>
<tr>
<td>21</td>
<td>2.989</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.834</td>
<td>3.644</td>
</tr>
<tr>
<td>22</td>
<td>3.412</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.800</td>
<td>3.600</td>
</tr>
<tr>
<td>23</td>
<td>3.412</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.800</td>
<td>3.600</td>
</tr>
<tr>
<td>24</td>
<td>3.412</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.803</td>
<td>3.597</td>
</tr>
<tr>
<td>25</td>
<td>3.413</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>2.805</td>
<td>3.594</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.037</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0/PRESET</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.071</td>
<td>0.935</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.037</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/Q</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0/PRESET</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-1.071</td>
<td>0.935</td>
</tr>
<tr>
<td>3</td>
<td>1.025</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.501</td>
<td>1.714</td>
</tr>
<tr>
<td>4</td>
<td>1.233</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.501</td>
<td>1.923</td>
</tr>
<tr>
<td>5</td>
<td>1.271</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.501</td>
<td>1.960</td>
</tr>
<tr>
<td>6</td>
<td>1.342</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>-0.674</td>
<td>-0.860</td>
<td>1.714</td>
</tr>
<tr>
<td>7</td>
<td>1.475</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.012</td>
<td>1.298</td>
</tr>
<tr>
<td>8</td>
<td>1.484</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>1.300</td>
</tr>
<tr>
<td>9</td>
<td>1.484</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>1.300</td>
</tr>
<tr>
<td>10</td>
<td>1.551</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>-0.674</td>
<td>-0.860</td>
<td>1.923</td>
</tr>
<tr>
<td>11</td>
<td>1.583</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.023</td>
<td>1.714</td>
</tr>
<tr>
<td>12</td>
<td>1.588</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
<td>-0.674</td>
<td>-0.860</td>
<td>1.960</td>
</tr>
<tr>
<td>13</td>
<td>1.688</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.499</td>
</tr>
<tr>
<td>14</td>
<td>1.693</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.499</td>
</tr>
<tr>
<td>15</td>
<td>1.693</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.499</td>
</tr>
<tr>
<td>16</td>
<td>1.777</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.923</td>
</tr>
<tr>
<td>17</td>
<td>1.810</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.616</td>
</tr>
<tr>
<td>18</td>
<td>1.810</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.616</td>
</tr>
<tr>
<td>19</td>
<td>1.810</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.616</td>
</tr>
<tr>
<td>20</td>
<td>1.811</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.960</td>
</tr>
<tr>
<td>21</td>
<td>1.823</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.629</td>
</tr>
<tr>
<td>22</td>
<td>1.823</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.629</td>
</tr>
<tr>
<td>23</td>
<td>1.823</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.629</td>
</tr>
<tr>
<td>24</td>
<td>1.823</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.629</td>
</tr>
<tr>
<td>25</td>
<td>1.823</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>1.629</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.200</td>
<td>2.200</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>1.200</td>
<td>2.200</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s</td>
</tr>
<tr>
<td>3</td>
<td>1.204</td>
<td>2.204</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s</td>
</tr>
<tr>
<td>4</td>
<td>1.204</td>
<td>2.204</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_4_s</td>
</tr>
<tr>
<td>5</td>
<td>1.204</td>
<td>2.204</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_5_s</td>
</tr>
<tr>
<td>6</td>
<td>1.208</td>
<td>2.208</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s</td>
</tr>
<tr>
<td>7</td>
<td>1.208</td>
<td>2.208</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s</td>
</tr>
<tr>
<td>8</td>
<td>1.241</td>
<td>2.241</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s</td>
</tr>
<tr>
<td>9</td>
<td>1.241</td>
<td>2.241</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>1.245</td>
<td>2.245</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_5_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>10.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.156</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[4]</td>
</tr>
<tr>
<td>20.619</td>
<td>7.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R65C72[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/I1</td>
</tr>
<tr>
<td>21.164</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R65C72[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C72[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>21.214</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C72[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>21.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>21.264</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R65C73[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>22.280</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C73[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>22.737</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R61C73[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>23.388</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C74[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n223_s0/I2</td>
</tr>
<tr>
<td>23.962</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C74[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n223_s0/F</td>
</tr>
<tr>
<td>23.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C74[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.736</td>
<td>2.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C74[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0/CLK</td>
</tr>
<tr>
<td>14.701</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0</td>
</tr>
<tr>
<td>14.638</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C74[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.892</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.068, 15.187%; route: 8.737, 64.167%; tC2Q: 2.811, 20.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.702, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>10.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.156</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[4]</td>
</tr>
<tr>
<td>20.619</td>
<td>7.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R65C72[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/I1</td>
</tr>
<tr>
<td>21.164</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R65C72[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C72[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>21.214</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C72[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>21.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>21.264</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R65C73[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>22.280</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C73[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>22.737</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R61C73[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>23.388</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C74[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n222_s0/I2</td>
</tr>
<tr>
<td>23.955</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C74[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n222_s0/F</td>
</tr>
<tr>
<td>23.955</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C74[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.736</td>
<td>2.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C74[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0/CLK</td>
</tr>
<tr>
<td>14.701</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0</td>
</tr>
<tr>
<td>14.638</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C74[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.892</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.062, 15.148%; route: 8.737, 64.197%; tC2Q: 2.811, 20.655%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.702, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>10.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.156</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[4]</td>
</tr>
<tr>
<td>20.619</td>
<td>7.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R65C72[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/I1</td>
</tr>
<tr>
<td>21.164</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R65C72[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C72[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>21.214</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C72[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>21.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>21.264</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R65C73[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>22.280</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C73[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>22.737</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R61C73[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>23.388</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C73[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n220_s0/I2</td>
</tr>
<tr>
<td>23.962</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C73[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n220_s0/F</td>
</tr>
<tr>
<td>23.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C73[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.746</td>
<td>2.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C73[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0/CLK</td>
</tr>
<tr>
<td>14.711</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0</td>
</tr>
<tr>
<td>14.647</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C73[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.901</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.068, 15.187%; route: 8.737, 64.167%; tC2Q: 2.811, 20.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.711, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.656</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>10.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.156</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[4]</td>
</tr>
<tr>
<td>20.619</td>
<td>7.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R65C72[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/I1</td>
</tr>
<tr>
<td>21.164</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R65C72[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C72[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>21.214</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C72[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>21.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>21.264</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R65C73[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>22.280</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C73[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>22.737</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R61C73[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>23.137</td>
<td>0.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C72[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n224_s0/I2</td>
</tr>
<tr>
<td>23.684</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C72[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n224_s0/F</td>
</tr>
<tr>
<td>23.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C72[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.755</td>
<td>2.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C72[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0/CLK</td>
</tr>
<tr>
<td>14.720</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0</td>
</tr>
<tr>
<td>14.656</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C72[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.910</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.042, 15.306%; route: 8.486, 63.619%; tC2Q: 2.811, 21.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.720, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.645</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>10.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.156</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[4]</td>
</tr>
<tr>
<td>20.619</td>
<td>7.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R65C72[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/I1</td>
</tr>
<tr>
<td>21.164</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R65C72[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C72[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>21.214</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C72[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>21.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>21.264</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R65C73[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>22.280</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C73[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>22.737</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R61C73[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>22.963</td>
<td>0.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C74[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n219_s0/I2</td>
</tr>
<tr>
<td>23.542</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C74[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n219_s0/F</td>
</tr>
<tr>
<td>23.542</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C74[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.744</td>
<td>2.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C74[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0/CLK</td>
</tr>
<tr>
<td>14.709</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0</td>
</tr>
<tr>
<td>14.645</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C74[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.073, 15.708%; route: 8.312, 62.989%; tC2Q: 2.811, 21.303%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.709, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>10.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.156</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[4]</td>
</tr>
<tr>
<td>20.619</td>
<td>7.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R65C72[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/I1</td>
</tr>
<tr>
<td>21.164</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R65C72[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C72[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>21.214</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C72[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>21.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>21.264</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R65C73[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>22.280</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C73[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>22.737</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R61C73[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>22.755</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C73[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n226_s0/I2</td>
</tr>
<tr>
<td>23.263</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C73[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n226_s0/F</td>
</tr>
<tr>
<td>23.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C73[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.753</td>
<td>2.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C73[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0/CLK</td>
</tr>
<tr>
<td>14.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0</td>
</tr>
<tr>
<td>14.654</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C73[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.002, 15.496%; route: 8.105, 62.742%; tC2Q: 2.811, 21.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.718, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>10.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.156</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[4]</td>
</tr>
<tr>
<td>20.619</td>
<td>7.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R65C72[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/I1</td>
</tr>
<tr>
<td>21.164</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R65C72[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C72[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>21.214</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C72[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>21.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>21.264</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R65C73[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>22.280</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C73[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>22.737</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R61C73[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>22.755</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C73[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n225_s0/I2</td>
</tr>
<tr>
<td>23.263</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C73[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n225_s0/F</td>
</tr>
<tr>
<td>23.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C73[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.753</td>
<td>2.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C73[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0/CLK</td>
</tr>
<tr>
<td>14.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0</td>
</tr>
<tr>
<td>14.654</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C73[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.002, 15.496%; route: 8.105, 62.742%; tC2Q: 2.811, 21.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.718, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>10.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.156</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[4]</td>
</tr>
<tr>
<td>20.619</td>
<td>7.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R65C72[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/I1</td>
</tr>
<tr>
<td>21.164</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R65C72[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C72[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>21.214</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C72[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>21.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>21.264</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R65C73[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>22.280</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C73[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>22.737</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R61C73[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>22.755</td>
<td>0.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C73[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n221_s0/I2</td>
</tr>
<tr>
<td>23.263</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C73[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n221_s0/F</td>
</tr>
<tr>
<td>23.263</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C73[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.753</td>
<td>2.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C73[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0/CLK</td>
</tr>
<tr>
<td>14.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0</td>
</tr>
<tr>
<td>14.654</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C73[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/diff_dllstep_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.002, 15.496%; route: 8.105, 62.742%; tC2Q: 2.811, 21.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.718, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.607</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.645</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>10.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.156</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[4]</td>
</tr>
<tr>
<td>20.619</td>
<td>7.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R65C72[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/I1</td>
</tr>
<tr>
<td>21.164</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R65C72[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C72[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>21.214</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C72[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>21.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>21.264</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R65C73[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>22.280</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C73[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/I1</td>
</tr>
<tr>
<td>22.737</td>
<td>0.456</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R61C73[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n256_s1/F</td>
</tr>
<tr>
<td>23.252</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C74[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.744</td>
<td>2.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C74[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0/CLK</td>
</tr>
<tr>
<td>14.709</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0</td>
</tr>
<tr>
<td>14.645</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C74[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.899</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.494, 11.577%; route: 8.601, 66.641%; tC2Q: 2.811, 21.781%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.709, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>10.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.156</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[4]</td>
</tr>
<tr>
<td>20.619</td>
<td>7.070</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R65C72[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/I1</td>
</tr>
<tr>
<td>21.164</td>
<td>0.545</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R65C72[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s20/COUT</td>
</tr>
<tr>
<td>21.164</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C72[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/CIN</td>
</tr>
<tr>
<td>21.214</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C72[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s21/COUT</td>
</tr>
<tr>
<td>21.214</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R65C73[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/CIN</td>
</tr>
<tr>
<td>21.264</td>
<td>0.050</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R65C73[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n184_s22/COUT</td>
</tr>
<tr>
<td>22.243</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C73[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n253_s2/I2</td>
</tr>
<tr>
<td>22.750</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C73[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n253_s2/F</td>
</tr>
<tr>
<td>22.750</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C73[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.753</td>
<td>2.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C73[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0/CLK</td>
</tr>
<tr>
<td>14.718</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0</td>
</tr>
<tr>
<td>14.654</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R61C73[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/dir_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.908</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.546, 12.458%; route: 8.049, 64.880%; tC2Q: 2.811, 22.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.718, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.765</td>
<td>2.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C81[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_i_s0/CLK</td>
</tr>
<tr>
<td>5.148</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R56C81[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_i_s0/Q</td>
</tr>
<tr>
<td>6.867</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C61[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_1_s/I1</td>
</tr>
<tr>
<td>7.434</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C61[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_1_s/F</td>
</tr>
<tr>
<td>13.609</td>
<td>6.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.095</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.536</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.501</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>6.017</td>
<td>-0.484</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.521</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.567, 6.417%; route: 7.894, 89.258%; tC2Q: 0.382, 4.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>10.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.156</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.562</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[7]</td>
</tr>
<tr>
<td>21.218</td>
<td>7.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C78[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.736</td>
<td>2.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C78[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_7_s0/CLK</td>
</tr>
<tr>
<td>14.701</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_7_s0</td>
</tr>
<tr>
<td>14.638</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C78[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.892</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.406, 3.734%; route: 7.656, 70.412%; tC2Q: 2.811, 25.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.702, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_i_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.765</td>
<td>2.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C81[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_i_s0/CLK</td>
</tr>
<tr>
<td>5.148</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R56C81[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_gen[0].hold_i_s0/Q</td>
</tr>
<tr>
<td>6.867</td>
<td>1.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C61[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_2_s/I1</td>
</tr>
<tr>
<td>7.434</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C61[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_2_s/F</td>
</tr>
<tr>
<td>12.507</td>
<td>5.073</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.095</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.536</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.501</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>6.017</td>
<td>-0.484</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.521</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.731, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.567, 7.331%; route: 6.791, 87.728%; tC2Q: 0.382, 4.941%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.452</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.077</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>10.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.156</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.562</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[6]</td>
</tr>
<tr>
<td>20.621</td>
<td>7.059</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C73[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n154_s0/I0</td>
</tr>
<tr>
<td>21.077</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C73[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n154_s0/F</td>
</tr>
<tr>
<td>21.077</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C73[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.724</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C73[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_6_s1/CLK</td>
</tr>
<tr>
<td>14.689</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_6_s1</td>
</tr>
<tr>
<td>14.625</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C73[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.879</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.862, 8.034%; route: 7.059, 65.771%; tC2Q: 2.811, 26.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.083</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>10.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.156</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.562</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[5]</td>
</tr>
<tr>
<td>20.627</td>
<td>7.065</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C72[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n155_s0/I0</td>
</tr>
<tr>
<td>21.083</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C72[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n155_s0/F</td>
</tr>
<tr>
<td>21.083</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C72[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.748</td>
<td>2.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C72[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_5_s1/CLK</td>
</tr>
<tr>
<td>14.713</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_5_s1</td>
</tr>
<tr>
<td>14.649</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R63C72[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.903</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.862, 8.030%; route: 7.065, 65.791%; tC2Q: 2.811, 26.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.713, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>10.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.156</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.562</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[7]</td>
</tr>
<tr>
<td>20.565</td>
<td>7.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C72[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n153_s0/I0</td>
</tr>
<tr>
<td>21.021</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C72[3][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n153_s0/F</td>
</tr>
<tr>
<td>21.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C72[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.734</td>
<td>2.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C72[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_7_s1/CLK</td>
</tr>
<tr>
<td>14.699</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_7_s1</td>
</tr>
<tr>
<td>14.635</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C72[3][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.889</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.862, 8.077%; route: 7.003, 65.591%; tC2Q: 2.811, 26.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.699, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>10.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.156</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.562</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[4]</td>
</tr>
<tr>
<td>20.527</td>
<td>6.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C74[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n156_s0/I0</td>
</tr>
<tr>
<td>20.816</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R65C74[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n156_s0/F</td>
</tr>
<tr>
<td>20.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C74[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.715</td>
<td>2.680</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C74[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_4_s1/CLK</td>
</tr>
<tr>
<td>14.680</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_4_s1</td>
</tr>
<tr>
<td>14.616</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C74[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.870</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.695, 6.635%; route: 6.965, 66.517%; tC2Q: 2.811, 26.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.680, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>4.755</td>
<td>2.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C75[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_3_s0/CLK</td>
</tr>
<tr>
<td>5.138</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R60C75[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_3_s0/Q</td>
</tr>
<tr>
<td>6.618</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C61[3][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_3_s/I0</td>
</tr>
<tr>
<td>7.192</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C61[3][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_3_s/F</td>
</tr>
<tr>
<td>11.992</td>
<td>4.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.095</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.536</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.501</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>6.017</td>
<td>-0.484</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.721, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.574, 7.929%; route: 6.280, 86.785%; tC2Q: 0.382, 5.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.864</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>10.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.156</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>20.245</td>
<td>6.696</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R66C73[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.708</td>
<td>2.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C73[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_2_s0/CLK</td>
</tr>
<tr>
<td>14.673</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_2_s0</td>
</tr>
<tr>
<td>14.381</td>
<td>-0.291</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C73[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.863</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 3.969%; route: 6.696, 67.635%; tC2Q: 2.811, 28.395%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.673, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>10.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.156</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[3]</td>
</tr>
<tr>
<td>19.688</td>
<td>6.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C75[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n157_s0/I0</td>
</tr>
<tr>
<td>20.267</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R65C75[2][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n157_s0/F</td>
</tr>
<tr>
<td>20.267</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C75[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.724</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C75[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_3_s1/CLK</td>
</tr>
<tr>
<td>14.689</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_3_s1</td>
</tr>
<tr>
<td>14.625</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C75[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.879</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.972, 9.794%; route: 6.139, 61.872%; tC2Q: 2.811, 28.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>10.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.156</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>19.662</td>
<td>6.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C75[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n160_s0/I0</td>
</tr>
<tr>
<td>20.240</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R65C75[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n160_s0/F</td>
</tr>
<tr>
<td>20.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C75[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.724</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C75[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_0_s1/CLK</td>
</tr>
<tr>
<td>14.689</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_0_s1</td>
</tr>
<tr>
<td>14.625</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C75[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.879</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.972, 9.820%; route: 6.113, 61.771%; tC2Q: 2.811, 28.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>10.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.156</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>19.662</td>
<td>6.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C75[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n159_s0/I0</td>
</tr>
<tr>
<td>20.240</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R65C75[1][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n159_s0/F</td>
</tr>
<tr>
<td>20.240</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C75[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.724</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C75[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_1_s1/CLK</td>
</tr>
<tr>
<td>14.689</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_1_s1</td>
</tr>
<tr>
<td>14.625</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C75[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.879</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.972, 9.820%; route: 6.113, 61.771%; tC2Q: 2.811, 28.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.570</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.625</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>10.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.156</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.549</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>19.688</td>
<td>6.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C75[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n158_s0/I0</td>
</tr>
<tr>
<td>20.195</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R65C75[2][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/n158_s0/F</td>
</tr>
<tr>
<td>20.195</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C75[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.724</td>
<td>2.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C75[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_2_s1/CLK</td>
</tr>
<tr>
<td>14.689</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_2_s1</td>
</tr>
<tr>
<td>14.625</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R65C75[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_T_Auto_ADJ/pre_dllstep_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.879</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.900, 9.142%; route: 6.139, 62.319%; tC2Q: 2.811, 28.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.689, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>10.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.156</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.562</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[0]</td>
</tr>
<tr>
<td>20.137</td>
<td>6.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C69[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.708</td>
<td>2.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C69[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_0_s0/CLK</td>
</tr>
<tr>
<td>14.673</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_0_s0</td>
</tr>
<tr>
<td>14.609</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C69[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.863</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.406, 4.146%; route: 6.575, 67.145%; tC2Q: 2.811, 28.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.673, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>10.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.156</td>
<td>2.811</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DDRDLLM_BL</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>13.562</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>DDRDLLM_BL</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>20.137</td>
<td>6.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C69[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.708</td>
<td>2.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C69[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_1_s0/CLK</td>
</tr>
<tr>
<td>14.673</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_1_s0</td>
</tr>
<tr>
<td>14.609</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R66C69[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/dll_step_base_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.863</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.406, 4.146%; route: 6.575, 67.145%; tC2Q: 2.811, 28.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.673, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.544</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.252</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C82[2][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_0_s0/CLK</td>
</tr>
<tr>
<td>3.432</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R66C82[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_0_s0/Q</td>
</tr>
<tr>
<td>3.549</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C82[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s/I0</td>
</tr>
<tr>
<td>3.740</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R65C82[0][B]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s/F</td>
</tr>
<tr>
<td>3.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R65C82[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.247</td>
<td>2.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C82[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/CLK</td>
</tr>
<tr>
<td>5.282</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td>5.284</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C82[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.995</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.217, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 39.231%; route: 0.116, 23.846%; tC2Q: 0.180, 36.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.402, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.256</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_8_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R66C135[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_8_s0/Q</td>
</tr>
<tr>
<td>3.672</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.081</td>
<td>1.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0/CLK</td>
</tr>
<tr>
<td>4.116</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0</td>
</tr>
<tr>
<td>3.927</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C134[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.825</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 56.757%; tC2Q: 0.180, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.236, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.245</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.873</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.118</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.274</td>
<td>1.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C125[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>3.454</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R53C125[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_1_s0/Q</td>
</tr>
<tr>
<td>3.873</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C126[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.107</td>
<td>3.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C126[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>4.142</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0</td>
</tr>
<tr>
<td>4.118</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C126[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.239, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.447%; route: 3.432, 83.553%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.113</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.269</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C126[2][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>3.449</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R53C126[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_4_s0/Q</td>
</tr>
<tr>
<td>3.870</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.102</td>
<td>3.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C127[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>4.137</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0</td>
</tr>
<tr>
<td>4.113</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C127[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.421, 70.062%; tC2Q: 0.180, 29.938%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.467%; route: 3.427, 83.533%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.091</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.261</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>3.441</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R67C135[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_3_s0/Q</td>
</tr>
<tr>
<td>3.860</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.080</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>4.115</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0</td>
</tr>
<tr>
<td>4.091</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C136[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.225</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.091</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.267</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C135[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_0_s0/CLK</td>
</tr>
<tr>
<td>3.447</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R65C135[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_0_s0/Q</td>
</tr>
<tr>
<td>3.866</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.080</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C136[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>4.115</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0</td>
</tr>
<tr>
<td>4.091</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C136[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.813</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.261</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C135[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>3.441</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R67C135[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_4_s0/Q</td>
</tr>
<tr>
<td>3.860</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C134[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.070</td>
<td>1.225</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C134[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>4.105</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0</td>
</tr>
<tr>
<td>4.081</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C134[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.809</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.225, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.113</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.279</td>
<td>1.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C128[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_6_s0/CLK</td>
</tr>
<tr>
<td>3.459</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R53C128[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_6_s0/Q</td>
</tr>
<tr>
<td>3.897</td>
<td>0.437</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C127[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.102</td>
<td>3.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C127[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>4.137</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_6_s0</td>
</tr>
<tr>
<td>4.113</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C127[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.823</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.437, 70.850%; tC2Q: 0.180, 29.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.467%; route: 3.427, 83.533%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.145</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/rbin_num_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.301</td>
<td>1.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C127[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/rbin_num_9_s0/CLK</td>
</tr>
<tr>
<td>3.481</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R57C127[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/rbin_num_9_s0/Q</td>
</tr>
<tr>
<td>3.932</td>
<td>0.451</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C128[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.133</td>
<td>3.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C128[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_9_s0/CLK</td>
</tr>
<tr>
<td>4.168</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_9_s0</td>
</tr>
<tr>
<td>4.145</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C128[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.832</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.266, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.451, 71.485%; tC2Q: 0.180, 28.515%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.343%; route: 3.458, 83.657%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.102</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.256</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_1_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R66C135[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_1_s0/Q</td>
</tr>
<tr>
<td>3.905</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C136[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.091</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C136[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>4.126</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0</td>
</tr>
<tr>
<td>4.102</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C136[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.835</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.469, 72.254%; tC2Q: 0.180, 27.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.198</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.102</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.256</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_2_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R66C135[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_2_s0/Q</td>
</tr>
<tr>
<td>3.905</td>
<td>0.469</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C136[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.091</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C136[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.126</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0</td>
</tr>
<tr>
<td>4.102</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C136[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.835</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.469, 72.254%; tC2Q: 0.180, 27.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.113</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.269</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C126[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>3.449</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R53C126[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_5_s0/Q</td>
</tr>
<tr>
<td>3.962</td>
<td>0.512</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C127[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.102</td>
<td>3.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C127[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0/CLK</td>
</tr>
<tr>
<td>4.137</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0</td>
</tr>
<tr>
<td>4.113</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C127[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.833</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.512, 74.007%; tC2Q: 0.180, 25.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.467%; route: 3.427, 83.533%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.138</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.118</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.269</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C126[1][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>3.449</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R53C126[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_2_s0/Q</td>
</tr>
<tr>
<td>3.980</td>
<td>0.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C128[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.107</td>
<td>3.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C128[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>4.142</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_2_s0</td>
</tr>
<tr>
<td>4.118</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C128[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.838</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.531, 74.692%; tC2Q: 0.180, 25.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.447%; route: 3.432, 83.553%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.129</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.269</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C126[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_7_s0/CLK</td>
</tr>
<tr>
<td>3.449</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R53C126[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_7_s0/Q</td>
</tr>
<tr>
<td>3.988</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C125[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.106</td>
<td>3.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C125[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0/CLK</td>
</tr>
<tr>
<td>4.141</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0</td>
</tr>
<tr>
<td>4.117</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C125[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.836</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.539, 74.957%; tC2Q: 0.180, 25.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.454%; route: 3.430, 83.546%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.850</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.269</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C126[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>3.449</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R53C126[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_3_s0/Q</td>
</tr>
<tr>
<td>3.850</td>
<td>0.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C128[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.107</td>
<td>3.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C128[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>4.142</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0</td>
</tr>
<tr>
<td>3.953</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C128[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.838</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.401, 69.032%; tC2Q: 0.180, 30.968%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.447%; route: 3.432, 83.553%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.074</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.251</td>
<td>1.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C134[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_7_s0/CLK</td>
</tr>
<tr>
<td>3.431</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R66C134[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_7_s0/Q</td>
</tr>
<tr>
<td>4.074</td>
<td>0.643</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.094</td>
<td>1.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0/CLK</td>
</tr>
<tr>
<td>4.129</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0</td>
</tr>
<tr>
<td>4.105</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C134[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.843</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.216, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.643, 78.116%; tC2Q: 0.180, 21.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.249, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.099</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.262</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C134[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_5_s0/CLK</td>
</tr>
<tr>
<td>3.442</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R65C134[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.wptr_5_s0/Q</td>
</tr>
<tr>
<td>4.099</td>
<td>0.656</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.105</td>
<td>1.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C133[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>4.140</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0</td>
</tr>
<tr>
<td>4.116</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C133[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.rq1_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.843</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.656, 78.475%; tC2Q: 0.180, 21.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.260, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_253_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.285</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C116[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_253_s0/CLK</td>
</tr>
<tr>
<td>3.465</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R45C116[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_253_s0/Q</td>
</tr>
<tr>
<td>3.581</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.279</td>
<td>1.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>3.528</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.250, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.116, 39.241%; tC2Q: 0.180, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.518</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_126_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.280</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C111[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_126_s0/CLK</td>
</tr>
<tr>
<td>3.460</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R45C111[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_126_s0/Q</td>
</tr>
<tr>
<td>3.576</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[23][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/DI[18]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.269</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[23][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>3.518</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[23][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.245, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.116, 39.241%; tC2Q: 0.180, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.178</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.278</td>
<td>1.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C128[3][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>3.458</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R52C128[3][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_8_s0/Q</td>
</tr>
<tr>
<td>4.178</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C126[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.106</td>
<td>3.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C126[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>4.141</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0</td>
</tr>
<tr>
<td>4.117</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C126[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 80.000%; tC2Q: 0.180, 20.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.454%; route: 3.430, 83.546%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.528</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_255_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.291</td>
<td>1.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C116[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_255_s0/CLK</td>
</tr>
<tr>
<td>3.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C116[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_255_s0/Q</td>
</tr>
<tr>
<td>3.595</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.279</td>
<td>1.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s/CLKA</td>
</tr>
<tr>
<td>3.528</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[24]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.256, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 40.741%; tC2Q: 0.180, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.143</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.120</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>camera_pclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.303</td>
<td>1.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C127[2][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>3.483</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R56C127[2][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.rptr_0_s0/Q</td>
</tr>
<tr>
<td>4.263</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C128[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>camera_pclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>122</td>
<td>IOB68[B]</td>
<td>camera_pclk_ibuf/O</td>
</tr>
<tr>
<td>4.109</td>
<td>3.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C128[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0/CLK</td>
</tr>
<tr>
<td>4.144</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0</td>
</tr>
<tr>
<td>4.120</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C128[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/wr_data_fifo/fifo_inst/Big.wq1_rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.268, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.780, 81.250%; tC2Q: 0.180, 18.750%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 16.441%; route: 3.433, 83.559%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.518</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_135_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.291</td>
<td>1.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C112[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_135_s0/CLK</td>
</tr>
<tr>
<td>3.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C112[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_135_s0/Q</td>
</tr>
<tr>
<td>3.689</td>
<td>0.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[23][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/DI[27]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.269</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[23][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>3.518</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[23][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.256, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.217, 54.717%; tC2Q: 0.180, 45.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.281</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C102[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_9_s0/CLK</td>
</tr>
<tr>
<td>3.461</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C102[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_9_s0/Q</td>
</tr>
<tr>
<td>3.697</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.274</td>
<td>1.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.523</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 56.757%; tC2Q: 0.180, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.239, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.175</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.523</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.281</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C102[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_7_s0/CLK</td>
</tr>
<tr>
<td>3.461</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C102[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/app_wdf_data_r_7_s0/Q</td>
</tr>
<tr>
<td>3.697</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.274</td>
<td>1.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>3.523</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[21][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.236, 56.757%; tC2Q: 0.180, 43.243%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.239, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.120</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.095</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.536</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.501</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>6.014</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.172</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.295, 89.966%; tC2Q: 0.368, 10.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.111</td>
<td>3.286</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.095</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.536</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.501</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>6.014</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.172</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.286, 89.940%; tC2Q: 0.368, 10.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.111</td>
<td>3.286</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.095</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.536</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.501</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>6.014</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.172</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.286, 89.940%; tC2Q: 0.368, 10.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.014</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.102</td>
<td>3.276</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.095</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.536</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>6.501</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>6.014</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.172</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.276, 89.914%; tC2Q: 0.368, 10.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.350</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.058</td>
<td>3.233</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.095</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.536</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>6.501</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>6.350</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.172</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.233, 89.792%; tC2Q: 0.368, 10.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.350</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.058</td>
<td>3.233</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.095</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.536</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL38[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>6.501</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>6.350</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.172</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.233, 89.792%; tC2Q: 0.368, 10.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.350</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.055</td>
<td>3.230</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.095</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.536</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>6.501</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>6.350</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.172</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.230, 89.784%; tC2Q: 0.368, 10.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.350</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.052</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.095</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.536</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL22[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>6.501</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>6.350</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.172</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.227, 89.776%; tC2Q: 0.368, 10.224%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.350</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.052</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL40[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>4.095</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>6.536</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL40[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>6.501</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td>6.350</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL40[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.172</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.227, 89.776%; tC2Q: 0.368, 10.224%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.442, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.481</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.640</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.120</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.164</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.129</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.640</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.295, 89.966%; tC2Q: 0.368, 10.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.640</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.111</td>
<td>3.286</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.164</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.129</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.640</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.286, 89.940%; tC2Q: 0.368, 10.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.471</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.640</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.111</td>
<td>3.286</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.164</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.129</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.640</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.286, 89.940%; tC2Q: 0.368, 10.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.640</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.102</td>
<td>3.276</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.164</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.129</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.640</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.276, 89.914%; tC2Q: 0.368, 10.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.976</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.058</td>
<td>3.233</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.164</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.129</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>7.976</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.233, 89.792%; tC2Q: 0.368, 10.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.976</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.058</td>
<td>3.233</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.164</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.129</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>7.976</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.233, 89.792%; tC2Q: 0.368, 10.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.976</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.055</td>
<td>3.230</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.164</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.129</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>7.976</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.230, 89.784%; tC2Q: 0.368, 10.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.976</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.052</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>2.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2.default_gen_clk</td>
</tr>
<tr>
<td>5.345</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>103</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>8.164</td>
<td>2.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.129</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>7.976</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.794</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>2.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.227, 89.776%; tC2Q: 0.368, 10.224%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.819, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.091</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.120</td>
<td>3.295</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R64C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.624</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>14.589</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>14.091</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R64C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[3].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.834</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.295, 89.966%; tC2Q: 0.368, 10.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.589, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.111</td>
<td>3.286</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.614</td>
<td>2.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>14.579</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>14.081</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.843</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.286, 89.940%; tC2Q: 0.368, 10.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.580, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.092</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.111</td>
<td>3.286</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R91C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.625</td>
<td>2.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>14.590</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>14.092</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R91C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[2].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.833</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.286, 89.940%; tC2Q: 0.368, 10.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.591, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.989</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.102</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.091</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.102</td>
<td>3.276</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.624</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>14.589</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>14.091</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.834</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.276, 89.914%; tC2Q: 0.368, 10.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.589, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.058</td>
<td>3.233</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.658</td>
<td>2.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>14.623</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>14.470</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.800</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.233, 89.792%; tC2Q: 0.368, 10.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.623, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.058</td>
<td>3.233</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.658</td>
<td>2.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL38[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>14.623</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>14.470</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.800</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.233, 89.792%; tC2Q: 0.368, 10.208%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.623, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.055</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.055</td>
<td>3.230</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.655</td>
<td>2.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>14.620</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>14.467</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.803</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.230, 89.784%; tC2Q: 0.368, 10.216%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.621, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.052</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>39</td>
<td>PLL_B[3]</td>
<td>ddr_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>7.458</td>
<td>4.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>7.825</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>5076</td>
<td>R63C85[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>11.052</td>
<td>3.227</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL22[A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.653</td>
<td>2.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL22[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>14.618</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>14.465</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL22[A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.805</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.613, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.227, 89.776%; tC2Q: 0.368, 10.224%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.618, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>304.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>304.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>300.000</td>
<td>300.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>300.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>302.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>303.275</td>
<td>1.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C130[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/CLK</td>
</tr>
<tr>
<td>303.451</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R63C130[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/Q</td>
</tr>
<tr>
<td>303.534</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C130[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/n2281_s1/I0</td>
</tr>
<tr>
<td>303.851</td>
<td>0.317</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R63C130[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/n2281_s1/F</td>
</tr>
<tr>
<td>304.210</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C133[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>300.000</td>
<td>300.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>300.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>302.845</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>304.345</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C133[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>304.380</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td>304.247</td>
<td>-0.134</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C133[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.240, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 33.957%; route: 0.441, 47.193%; tC2Q: 0.176, 18.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.501, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>304.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>304.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>300.000</td>
<td>300.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>300.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>302.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>303.275</td>
<td>1.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C130[0][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/CLK</td>
</tr>
<tr>
<td>303.451</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R63C130[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rdfifo_rst_h_s0/Q</td>
</tr>
<tr>
<td>303.534</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C130[1][A]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/n2281_s1/I0</td>
</tr>
<tr>
<td>303.851</td>
<td>0.317</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R63C130[1][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/fifo_ddr3_adapter/n2281_s1/F</td>
</tr>
<tr>
<td>304.210</td>
<td>0.359</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C133[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>300.000</td>
<td>300.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>300.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>302.845</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>304.345</td>
<td>1.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C133[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0/CLK</td>
</tr>
<tr>
<td>304.380</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0</td>
</tr>
<tr>
<td>304.247</td>
<td>-0.134</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C133[0][B]</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/reset_r_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.071</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.240, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 33.957%; route: 0.441, 47.193%; tC2Q: 0.176, 18.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.501, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.099</td>
<td>1.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C141[0][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>4.279</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C141[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>5.812</td>
<td>1.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.600</td>
<td>1.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>4.635</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>4.788</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.501</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.254, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.534, 89.497%; tC2Q: 0.180, 10.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.755, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.099</td>
<td>1.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C141[0][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>4.279</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C141[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>6.021</td>
<td>1.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.600</td>
<td>1.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>4.635</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>4.788</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.501</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.254, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.743, 90.637%; tC2Q: 0.180, 9.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.755, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.788</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.099</td>
<td>1.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C141[0][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>4.279</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C141[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>6.059</td>
<td>1.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>3</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.600</td>
<td>1.755</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>4.635</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>4.788</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.501</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.254, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.780, 90.816%; tC2Q: 0.180, 9.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.755, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.099</td>
<td>1.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C141[0][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>4.279</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C141[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>5.812</td>
<td>1.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-0.674</td>
<td>-0.674</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-0.674</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.171</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.284</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>4.319</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>4.470</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.674</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.254, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.534, 89.497%; tC2Q: 0.180, 10.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.475</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.560</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.262</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.442</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.999</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>4.316</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R50C69[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.560</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C69[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.274</td>
<td>1.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C69[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_0_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C69[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[3].fifo_ctrl/if_rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 24.470%; route: 0.800, 61.657%; tC2Q: 0.180, 13.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.239, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.262</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.442</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.999</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>4.316</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R50C69[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.562</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C67[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.267</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C67[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0/CLK</td>
</tr>
<tr>
<td>3.079</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C67[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 24.423%; route: 0.803, 61.731%; tC2Q: 0.180, 13.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.484</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.562</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.079</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.262</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.442</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.999</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>4.316</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R50C69[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.562</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C67[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.267</td>
<td>1.232</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C67[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0/CLK</td>
</tr>
<tr>
<td>3.079</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C67[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 24.423%; route: 0.803, 61.731%; tC2Q: 0.180, 13.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.232, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.099</td>
<td>1.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C141[0][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>4.279</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C141[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>6.021</td>
<td>1.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-0.674</td>
<td>-0.674</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-0.674</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.171</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.284</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>4.319</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>4.470</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.674</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.254, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.743, 90.637%; tC2Q: 0.180, 9.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.812</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.099</td>
<td>1.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C141[0][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>4.279</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C141[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>5.812</td>
<td>1.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.076</td>
<td>1.231</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>4.229</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR47[A]</td>
<td>dvi_tx_top_inst/gen_enc[1].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.254, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.534, 89.497%; tC2Q: 0.180, 10.503%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.231, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.588</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.470</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.099</td>
<td>1.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C141[0][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>4.279</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C141[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>6.059</td>
<td>1.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-0.674</td>
<td>-0.674</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-0.674</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>2.171</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT1</td>
</tr>
<tr>
<td>4.284</td>
<td>2.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/FCLK</td>
</tr>
<tr>
<td>4.319</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td>4.470</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.860</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.674</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.254, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.780, 90.816%; tC2Q: 0.180, 9.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.114, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.074</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.262</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.442</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.999</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>4.316</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R50C69[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.761</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C61[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.262</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C61[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0/CLK</td>
</tr>
<tr>
<td>3.074</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C61[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 21.184%; route: 1.001, 66.806%; tC2Q: 0.180, 12.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.262</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.442</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.999</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>4.316</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R50C69[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.761</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C61[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.257</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C61[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0/CLK</td>
</tr>
<tr>
<td>3.069</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C61[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_Empty_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 21.184%; route: 1.001, 66.806%; tC2Q: 0.180, 12.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.262</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.442</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.999</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>4.316</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R50C69[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.761</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C61[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.257</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C61[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0/CLK</td>
</tr>
<tr>
<td>3.069</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C61[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 21.184%; route: 1.001, 66.806%; tC2Q: 0.180, 12.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.099</td>
<td>1.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C141[0][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>4.279</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C141[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>6.021</td>
<td>1.743</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.091</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>4.244</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR33[A]</td>
<td>dvi_tx_top_inst/gen_enc[2].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.254, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.743, 90.637%; tC2Q: 0.180, 9.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.246, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.262</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.442</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.999</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>4.316</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R50C69[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.879</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C58[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.257</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C58[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>3.069</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C58[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 19.644%; route: 1.119, 69.219%; tC2Q: 0.180, 11.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.262</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.442</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.999</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>4.316</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R50C69[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.879</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C58[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.257</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C58[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0/CLK</td>
</tr>
<tr>
<td>3.069</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C58[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 19.644%; route: 1.119, 69.219%; tC2Q: 0.180, 11.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.810</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.262</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.442</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.999</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>4.316</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R50C69[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.879</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C58[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.257</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C58[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0/CLK</td>
</tr>
<tr>
<td>3.069</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C58[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 19.644%; route: 1.119, 69.219%; tC2Q: 0.180, 11.137%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.247</td>
</tr>
<tr>
<td class="label">From</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.099</td>
<td>1.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C141[0][A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/CLK</td>
</tr>
<tr>
<td>4.279</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R45C141[0][A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/reset_reg_s0/Q</td>
</tr>
<tr>
<td>6.059</td>
<td>1.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td style=" font-weight:bold;">dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>171</td>
<td>PLL_B[2]</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.094</td>
<td>1.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0/PCLK</td>
</tr>
<tr>
<td>4.247</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR35[A]</td>
<td>dvi_tx_top_inst/gen_enc[0].dvi_tx_tmds_phy_inst/tmds_serdes_inst0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.254, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.780, 90.816%; tC2Q: 0.180, 9.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.249, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.262</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.442</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.999</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>4.316</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R50C69[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.891</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C62[1][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.257</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C62[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>3.069</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C62[1][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 19.493%; route: 1.131, 69.455%; tC2Q: 0.180, 11.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.262</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.442</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.999</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>4.316</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R50C69[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.891</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C62[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.257</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C62[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>3.069</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C62[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 19.493%; route: 1.131, 69.455%; tC2Q: 0.180, 11.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.262</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.442</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.999</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>4.316</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R50C69[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.891</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C62[0][A]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.257</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C62[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0/CLK</td>
</tr>
<tr>
<td>3.069</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C62[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 19.493%; route: 1.131, 69.455%; tC2Q: 0.180, 11.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.262</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.442</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.999</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>4.316</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R50C69[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.891</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C62[2][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.257</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C62[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>3.069</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C62[2][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 19.493%; route: 1.131, 69.455%; tC2Q: 0.180, 11.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.262</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.442</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R50C82[0][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.999</td>
<td>0.556</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C69[0][A]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>4.316</td>
<td>0.317</td>
<td>tINS</td>
<td>RR</td>
<td>80</td>
<td>R50C69[0][A]</td>
<td style=" background: #97FFFF;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>4.891</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C62[1][B]</td>
<td style=" font-weight:bold;">ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.035</td>
<td>2.035</td>
<td>tCL</td>
<td>RR</td>
<td>5960</td>
<td>LEFTSIDE[4]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.257</td>
<td>1.222</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C62[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>3.069</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C62[1][B]</td>
<td>ddr3_ctrl_2port/your_instance_name/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rq2_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.317, 19.493%; route: 1.131, 69.455%; tC2Q: 0.180, 11.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.200</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.516</td>
<td>2.671</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.216</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.715</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.200</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.200</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.516</td>
<td>2.671</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.216</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.715</td>
<td>1.500</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.204</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.506</td>
<td>2.662</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.216</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.710</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.204</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_4_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.506</td>
<td>2.662</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_4_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.216</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.710</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_4_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.204</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_5_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.506</td>
<td>2.662</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_5_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.216</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.710</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_5_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.208</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.497</td>
<td>2.652</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.216</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.705</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_2_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.208</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.208</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>2.845</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.497</td>
<td>2.652</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.216</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.705</td>
<td>1.490</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_3_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.241</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.216</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.598</td>
<td>2.382</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.586</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.839</td>
<td>1.252</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_6_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.241</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.216</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.598</td>
<td>2.382</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.586</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.839</td>
<td>1.252</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.245</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>2.245</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_5_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.216</td>
<td>2.845</td>
<td>tCL</td>
<td>FF</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.588</td>
<td>2.373</td>
<td>tNET</td>
<td>FF</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_5_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.742</td>
<td>0.000</td>
<td></td>
<td></td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>9.586</td>
<td>2.845</td>
<td>tCL</td>
<td>RR</td>
<td>hdmi_PLL_inst/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.834</td>
<td>1.247</td>
<td>tNET</td>
<td>RR</td>
<td>ddr3_ctrl_2port/fifo_ddr3_adapter/rd_data_fifo/fifo_inst/Small.mem_Small.mem_0_5_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>5960</td>
<td>ui_clk</td>
<td>-7.592</td>
<td>2.740</td>
</tr>
<tr>
<td>5076</td>
<td>ui_clk_sync_rst</td>
<td>-5.106</td>
<td>3.808</td>
</tr>
<tr>
<td>342</td>
<td>ddr_init_internal_rr</td>
<td>2.299</td>
<td>6.741</td>
</tr>
<tr>
<td>342</td>
<td>eye_calib_start_rr</td>
<td>4.046</td>
<td>5.016</td>
</tr>
<tr>
<td>325</td>
<td>eye_calib_start_rr[0]</td>
<td>3.426</td>
<td>5.101</td>
</tr>
<tr>
<td>292</td>
<td>dqsts1</td>
<td>4.571</td>
<td>4.438</td>
</tr>
<tr>
<td>291</td>
<td>dqs_reg</td>
<td>5.590</td>
<td>3.519</td>
</tr>
<tr>
<td>257</td>
<td>phy_rddata_valid_d1</td>
<td>5.593</td>
<td>3.379</td>
</tr>
<tr>
<td>171</td>
<td>rdfifo_clk</td>
<td>-4.838</td>
<td>2.768</td>
</tr>
<tr>
<td>136</td>
<td>cnt[0]</td>
<td>2.802</td>
<td>4.843</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R50C105</td>
<td>70.83%</td>
</tr>
<tr>
<td>R63C128</td>
<td>68.06%</td>
</tr>
<tr>
<td>R47C128</td>
<td>68.06%</td>
</tr>
<tr>
<td>R58C76</td>
<td>66.67%</td>
</tr>
<tr>
<td>R47C112</td>
<td>65.28%</td>
</tr>
<tr>
<td>R47C55</td>
<td>65.28%</td>
</tr>
<tr>
<td>R63C133</td>
<td>65.28%</td>
</tr>
<tr>
<td>R64C57</td>
<td>65.28%</td>
</tr>
<tr>
<td>R47C53</td>
<td>63.89%</td>
</tr>
<tr>
<td>R47C57</td>
<td>63.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
