Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jun 25 02:24:15 2025
| Host         : DESKTOP-388C9Q6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fft_256_top_timing_summary_routed.rpt -pb fft_256_top_timing_summary_routed.pb -rpx fft_256_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fft_256_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.071        0.000                      0                 2215        0.038        0.000                      0                 2215        6.520        0.000                       0                  2217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.071        0.000                      0                 2215        0.038        0.000                      0                 2215        6.520        0.000                       0                  2217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 stage7/butterfly_en_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage7/db0/buf_im_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.976ns  (logic 9.064ns (64.856%)  route 4.912ns (35.144%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 20.053 - 15.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.665     5.427    stage7/clock_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  stage7/butterfly_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.419     5.846 r  stage7/butterfly_en_reg[3]/Q
                         net (fo=49, routed)          0.985     6.832    stage7/b0/out[3]
    SLICE_X38Y49         LUT5 (Prop_lut5_I3_O)        0.325     7.157 r  stage7/b0/g1_b11/O
                         net (fo=1, routed)           0.738     7.894    stage7/b0_n_11
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.348     8.242 r  stage7/mr0_i_3/O
                         net (fo=4, routed)           1.586     9.828    stage7/b0/A[11]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    13.679 r  stage7/b0/mi0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.681    stage7/b0/mi0__1_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.199 r  stage7/b0/mi0__2/P[0]
                         net (fo=2, routed)           0.785    15.984    stage7/b0/mi0__2_n_105
    SLICE_X20Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.108 r  stage7/b0/output_imag[7]_i_9/O
                         net (fo=1, routed)           0.000    16.108    stage7/b0/output_imag[7]_i_9_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.641 r  stage7/b0/output_imag_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.641    stage7/b0/output_imag_reg[7]_i_6_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.758 r  stage7/b0/output_imag_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.758    stage7/b0/output_imag_reg[11]_i_6_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.875 r  stage7/b0/output_imag_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.875    stage7/b0/output_imag_reg[15]_i_6_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.992 r  stage7/b0/output_imag_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.992    stage7/b0/output_imag_reg[19]_i_6_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.109 r  stage7/b0/output_imag_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.109    stage7/b0/output_imag_reg[23]_i_6_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.226 r  stage7/b0/output_imag_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.226    stage7/b0/output_imag_reg[27]_i_6_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.549 r  stage7/b0/output_imag_reg[31]_i_7/O[1]
                         net (fo=3, routed)           0.816    18.365    stage7/b0/p_0_in[26]
    SLICE_X25Y46         LUT4 (Prop_lut4_I0_O)        0.306    18.671 r  stage7/b0/buf_im[0][27]_i_7__5/O
                         net (fo=1, routed)           0.000    18.671    stage7/b0/buf_im[0][27]_i_7__5_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.069 r  stage7/b0/buf_im_reg[0][27]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    19.069    stage7/b0/buf_im_reg[0][27]_i_1__5_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.403 r  stage7/b0/buf_im_reg[0][31]_i_1__5/O[1]
                         net (fo=1, routed)           0.000    19.403    stage7/db0/buf_im_reg[0][31]_0[29]
    SLICE_X25Y47         FDRE                                         r  stage7/db0/buf_im_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.570    20.053    stage7/db0/clock_IBUF_BUFG
    SLICE_X25Y47         FDRE                                         r  stage7/db0/buf_im_reg[0][29]/C
                         clock pessimism              0.394    20.447    
                         clock uncertainty           -0.035    20.412    
    SLICE_X25Y47         FDRE (Setup_fdre_C_D)        0.062    20.474    stage7/db0/buf_im_reg[0][29]
  -------------------------------------------------------------------
                         required time                         20.474    
                         arrival time                         -19.403    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 stage7/butterfly_en_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage7/db0/buf_im_reg[0][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.955ns  (logic 9.043ns (64.803%)  route 4.912ns (35.197%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 20.053 - 15.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.665     5.427    stage7/clock_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  stage7/butterfly_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.419     5.846 r  stage7/butterfly_en_reg[3]/Q
                         net (fo=49, routed)          0.985     6.832    stage7/b0/out[3]
    SLICE_X38Y49         LUT5 (Prop_lut5_I3_O)        0.325     7.157 r  stage7/b0/g1_b11/O
                         net (fo=1, routed)           0.738     7.894    stage7/b0_n_11
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.348     8.242 r  stage7/mr0_i_3/O
                         net (fo=4, routed)           1.586     9.828    stage7/b0/A[11]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    13.679 r  stage7/b0/mi0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.681    stage7/b0/mi0__1_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.199 r  stage7/b0/mi0__2/P[0]
                         net (fo=2, routed)           0.785    15.984    stage7/b0/mi0__2_n_105
    SLICE_X20Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.108 r  stage7/b0/output_imag[7]_i_9/O
                         net (fo=1, routed)           0.000    16.108    stage7/b0/output_imag[7]_i_9_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.641 r  stage7/b0/output_imag_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.641    stage7/b0/output_imag_reg[7]_i_6_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.758 r  stage7/b0/output_imag_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.758    stage7/b0/output_imag_reg[11]_i_6_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.875 r  stage7/b0/output_imag_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.875    stage7/b0/output_imag_reg[15]_i_6_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.992 r  stage7/b0/output_imag_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.992    stage7/b0/output_imag_reg[19]_i_6_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.109 r  stage7/b0/output_imag_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.109    stage7/b0/output_imag_reg[23]_i_6_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.226 r  stage7/b0/output_imag_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.226    stage7/b0/output_imag_reg[27]_i_6_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.549 r  stage7/b0/output_imag_reg[31]_i_7/O[1]
                         net (fo=3, routed)           0.816    18.365    stage7/b0/p_0_in[26]
    SLICE_X25Y46         LUT4 (Prop_lut4_I0_O)        0.306    18.671 r  stage7/b0/buf_im[0][27]_i_7__5/O
                         net (fo=1, routed)           0.000    18.671    stage7/b0/buf_im[0][27]_i_7__5_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.069 r  stage7/b0/buf_im_reg[0][27]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    19.069    stage7/b0/buf_im_reg[0][27]_i_1__5_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.382 r  stage7/b0/buf_im_reg[0][31]_i_1__5/O[3]
                         net (fo=1, routed)           0.000    19.382    stage7/db0/buf_im_reg[0][31]_0[31]
    SLICE_X25Y47         FDRE                                         r  stage7/db0/buf_im_reg[0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.570    20.053    stage7/db0/clock_IBUF_BUFG
    SLICE_X25Y47         FDRE                                         r  stage7/db0/buf_im_reg[0][31]/C
                         clock pessimism              0.394    20.447    
                         clock uncertainty           -0.035    20.412    
    SLICE_X25Y47         FDRE (Setup_fdre_C_D)        0.062    20.474    stage7/db0/buf_im_reg[0][31]
  -------------------------------------------------------------------
                         required time                         20.474    
                         arrival time                         -19.382    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 stage7/butterfly_en_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage7/output_imag_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.895ns  (logic 9.101ns (65.497%)  route 4.794ns (34.503%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 20.053 - 15.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.665     5.427    stage7/clock_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  stage7/butterfly_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.419     5.846 r  stage7/butterfly_en_reg[3]/Q
                         net (fo=49, routed)          0.985     6.832    stage7/b0/out[3]
    SLICE_X38Y49         LUT5 (Prop_lut5_I3_O)        0.325     7.157 r  stage7/b0/g1_b11/O
                         net (fo=1, routed)           0.738     7.894    stage7/b0_n_11
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.348     8.242 r  stage7/mr0_i_3/O
                         net (fo=4, routed)           1.586     9.828    stage7/b0/A[11]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    13.679 r  stage7/b0/mi0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.681    stage7/b0/mi0__1_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.199 r  stage7/b0/mi0__2/P[0]
                         net (fo=2, routed)           0.785    15.984    stage7/b0/mi0__2_n_105
    SLICE_X20Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.108 r  stage7/b0/output_imag[7]_i_9/O
                         net (fo=1, routed)           0.000    16.108    stage7/b0/output_imag[7]_i_9_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.641 r  stage7/b0/output_imag_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.641    stage7/b0/output_imag_reg[7]_i_6_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.758 r  stage7/b0/output_imag_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.758    stage7/b0/output_imag_reg[11]_i_6_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.875 r  stage7/b0/output_imag_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.875    stage7/b0/output_imag_reg[15]_i_6_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.992 r  stage7/b0/output_imag_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.992    stage7/b0/output_imag_reg[19]_i_6_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.109 r  stage7/b0/output_imag_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.109    stage7/b0/output_imag_reg[23]_i_6_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.226 r  stage7/b0/output_imag_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.226    stage7/b0/output_imag_reg[27]_i_6_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.445 r  stage7/b0/output_imag_reg[31]_i_7/O[0]
                         net (fo=3, routed)           0.698    18.144    stage7/b0/p_0_in[25]
    SLICE_X24Y46         LUT3 (Prop_lut3_I1_O)        0.295    18.439 r  stage7/b0/output_imag[27]_i_4__5/O
                         net (fo=1, routed)           0.000    18.439    stage7/db0/output_imag_reg[27][1]
    SLICE_X24Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.989 r  stage7/db0/output_imag_reg[27]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    18.989    stage7/db0/output_imag_reg[27]_i_1__5_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.323 r  stage7/db0/output_imag_reg[31]_i_1__5/O[1]
                         net (fo=1, routed)           0.000    19.323    stage7/db0_n_98
    SLICE_X24Y47         FDCE                                         r  stage7/output_imag_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.570    20.053    stage7/clock_IBUF_BUFG
    SLICE_X24Y47         FDCE                                         r  stage7/output_imag_reg[29]/C
                         clock pessimism              0.394    20.447    
                         clock uncertainty           -0.035    20.412    
    SLICE_X24Y47         FDCE (Setup_fdce_C_D)        0.062    20.474    stage7/output_imag_reg[29]
  -------------------------------------------------------------------
                         required time                         20.474    
                         arrival time                         -19.323    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 stage7/butterfly_en_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage7/db0/buf_im_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.881ns  (logic 8.969ns (64.615%)  route 4.912ns (35.385%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 20.053 - 15.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.665     5.427    stage7/clock_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  stage7/butterfly_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.419     5.846 r  stage7/butterfly_en_reg[3]/Q
                         net (fo=49, routed)          0.985     6.832    stage7/b0/out[3]
    SLICE_X38Y49         LUT5 (Prop_lut5_I3_O)        0.325     7.157 r  stage7/b0/g1_b11/O
                         net (fo=1, routed)           0.738     7.894    stage7/b0_n_11
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.348     8.242 r  stage7/mr0_i_3/O
                         net (fo=4, routed)           1.586     9.828    stage7/b0/A[11]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    13.679 r  stage7/b0/mi0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.681    stage7/b0/mi0__1_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.199 r  stage7/b0/mi0__2/P[0]
                         net (fo=2, routed)           0.785    15.984    stage7/b0/mi0__2_n_105
    SLICE_X20Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.108 r  stage7/b0/output_imag[7]_i_9/O
                         net (fo=1, routed)           0.000    16.108    stage7/b0/output_imag[7]_i_9_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.641 r  stage7/b0/output_imag_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.641    stage7/b0/output_imag_reg[7]_i_6_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.758 r  stage7/b0/output_imag_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.758    stage7/b0/output_imag_reg[11]_i_6_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.875 r  stage7/b0/output_imag_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.875    stage7/b0/output_imag_reg[15]_i_6_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.992 r  stage7/b0/output_imag_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.992    stage7/b0/output_imag_reg[19]_i_6_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.109 r  stage7/b0/output_imag_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.109    stage7/b0/output_imag_reg[23]_i_6_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.226 r  stage7/b0/output_imag_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.226    stage7/b0/output_imag_reg[27]_i_6_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.549 r  stage7/b0/output_imag_reg[31]_i_7/O[1]
                         net (fo=3, routed)           0.816    18.365    stage7/b0/p_0_in[26]
    SLICE_X25Y46         LUT4 (Prop_lut4_I0_O)        0.306    18.671 r  stage7/b0/buf_im[0][27]_i_7__5/O
                         net (fo=1, routed)           0.000    18.671    stage7/b0/buf_im[0][27]_i_7__5_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.069 r  stage7/b0/buf_im_reg[0][27]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    19.069    stage7/b0/buf_im_reg[0][27]_i_1__5_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.308 r  stage7/b0/buf_im_reg[0][31]_i_1__5/O[2]
                         net (fo=1, routed)           0.000    19.308    stage7/db0/buf_im_reg[0][31]_0[30]
    SLICE_X25Y47         FDRE                                         r  stage7/db0/buf_im_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.570    20.053    stage7/db0/clock_IBUF_BUFG
    SLICE_X25Y47         FDRE                                         r  stage7/db0/buf_im_reg[0][30]/C
                         clock pessimism              0.394    20.447    
                         clock uncertainty           -0.035    20.412    
    SLICE_X25Y47         FDRE (Setup_fdre_C_D)        0.062    20.474    stage7/db0/buf_im_reg[0][30]
  -------------------------------------------------------------------
                         required time                         20.474    
                         arrival time                         -19.308    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.172ns  (required time - arrival time)
  Source:                 stage7/butterfly_en_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage7/output_imag_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.874ns  (logic 9.080ns (65.445%)  route 4.794ns (34.555%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 20.053 - 15.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.665     5.427    stage7/clock_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  stage7/butterfly_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.419     5.846 r  stage7/butterfly_en_reg[3]/Q
                         net (fo=49, routed)          0.985     6.832    stage7/b0/out[3]
    SLICE_X38Y49         LUT5 (Prop_lut5_I3_O)        0.325     7.157 r  stage7/b0/g1_b11/O
                         net (fo=1, routed)           0.738     7.894    stage7/b0_n_11
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.348     8.242 r  stage7/mr0_i_3/O
                         net (fo=4, routed)           1.586     9.828    stage7/b0/A[11]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    13.679 r  stage7/b0/mi0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.681    stage7/b0/mi0__1_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.199 r  stage7/b0/mi0__2/P[0]
                         net (fo=2, routed)           0.785    15.984    stage7/b0/mi0__2_n_105
    SLICE_X20Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.108 r  stage7/b0/output_imag[7]_i_9/O
                         net (fo=1, routed)           0.000    16.108    stage7/b0/output_imag[7]_i_9_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.641 r  stage7/b0/output_imag_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.641    stage7/b0/output_imag_reg[7]_i_6_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.758 r  stage7/b0/output_imag_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.758    stage7/b0/output_imag_reg[11]_i_6_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.875 r  stage7/b0/output_imag_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.875    stage7/b0/output_imag_reg[15]_i_6_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.992 r  stage7/b0/output_imag_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.992    stage7/b0/output_imag_reg[19]_i_6_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.109 r  stage7/b0/output_imag_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.109    stage7/b0/output_imag_reg[23]_i_6_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.226 r  stage7/b0/output_imag_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.226    stage7/b0/output_imag_reg[27]_i_6_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.445 r  stage7/b0/output_imag_reg[31]_i_7/O[0]
                         net (fo=3, routed)           0.698    18.144    stage7/b0/p_0_in[25]
    SLICE_X24Y46         LUT3 (Prop_lut3_I1_O)        0.295    18.439 r  stage7/b0/output_imag[27]_i_4__5/O
                         net (fo=1, routed)           0.000    18.439    stage7/db0/output_imag_reg[27][1]
    SLICE_X24Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.989 r  stage7/db0/output_imag_reg[27]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    18.989    stage7/db0/output_imag_reg[27]_i_1__5_n_0
    SLICE_X24Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.302 r  stage7/db0/output_imag_reg[31]_i_1__5/O[3]
                         net (fo=1, routed)           0.000    19.302    stage7/db0_n_96
    SLICE_X24Y47         FDCE                                         r  stage7/output_imag_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.570    20.053    stage7/clock_IBUF_BUFG
    SLICE_X24Y47         FDCE                                         r  stage7/output_imag_reg[31]/C
                         clock pessimism              0.394    20.447    
                         clock uncertainty           -0.035    20.412    
    SLICE_X24Y47         FDCE (Setup_fdce_C_D)        0.062    20.474    stage7/output_imag_reg[31]
  -------------------------------------------------------------------
                         required time                         20.474    
                         arrival time                         -19.302    
  -------------------------------------------------------------------
                         slack                                  1.172    

Slack (MET) :             1.182ns  (required time - arrival time)
  Source:                 stage7/butterfly_en_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage7/db0/buf_im_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.865ns  (logic 8.953ns (64.575%)  route 4.912ns (35.425%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 20.053 - 15.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.665     5.427    stage7/clock_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  stage7/butterfly_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.419     5.846 r  stage7/butterfly_en_reg[3]/Q
                         net (fo=49, routed)          0.985     6.832    stage7/b0/out[3]
    SLICE_X38Y49         LUT5 (Prop_lut5_I3_O)        0.325     7.157 r  stage7/b0/g1_b11/O
                         net (fo=1, routed)           0.738     7.894    stage7/b0_n_11
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.348     8.242 r  stage7/mr0_i_3/O
                         net (fo=4, routed)           1.586     9.828    stage7/b0/A[11]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    13.679 r  stage7/b0/mi0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.681    stage7/b0/mi0__1_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.199 r  stage7/b0/mi0__2/P[0]
                         net (fo=2, routed)           0.785    15.984    stage7/b0/mi0__2_n_105
    SLICE_X20Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.108 r  stage7/b0/output_imag[7]_i_9/O
                         net (fo=1, routed)           0.000    16.108    stage7/b0/output_imag[7]_i_9_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.641 r  stage7/b0/output_imag_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.641    stage7/b0/output_imag_reg[7]_i_6_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.758 r  stage7/b0/output_imag_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.758    stage7/b0/output_imag_reg[11]_i_6_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.875 r  stage7/b0/output_imag_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.875    stage7/b0/output_imag_reg[15]_i_6_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.992 r  stage7/b0/output_imag_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.992    stage7/b0/output_imag_reg[19]_i_6_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.109 r  stage7/b0/output_imag_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.109    stage7/b0/output_imag_reg[23]_i_6_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.226 r  stage7/b0/output_imag_reg[27]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.226    stage7/b0/output_imag_reg[27]_i_6_n_0
    SLICE_X20Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.549 r  stage7/b0/output_imag_reg[31]_i_7/O[1]
                         net (fo=3, routed)           0.816    18.365    stage7/b0/p_0_in[26]
    SLICE_X25Y46         LUT4 (Prop_lut4_I0_O)        0.306    18.671 r  stage7/b0/buf_im[0][27]_i_7__5/O
                         net (fo=1, routed)           0.000    18.671    stage7/b0/buf_im[0][27]_i_7__5_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.069 r  stage7/b0/buf_im_reg[0][27]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    19.069    stage7/b0/buf_im_reg[0][27]_i_1__5_n_0
    SLICE_X25Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    19.292 r  stage7/b0/buf_im_reg[0][31]_i_1__5/O[0]
                         net (fo=1, routed)           0.000    19.292    stage7/db0/buf_im_reg[0][31]_0[28]
    SLICE_X25Y47         FDRE                                         r  stage7/db0/buf_im_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.570    20.053    stage7/db0/clock_IBUF_BUFG
    SLICE_X25Y47         FDRE                                         r  stage7/db0/buf_im_reg[0][28]/C
                         clock pessimism              0.394    20.447    
                         clock uncertainty           -0.035    20.412    
    SLICE_X25Y47         FDRE (Setup_fdre_C_D)        0.062    20.474    stage7/db0/buf_im_reg[0][28]
  -------------------------------------------------------------------
                         required time                         20.474    
                         arrival time                         -19.292    
  -------------------------------------------------------------------
                         slack                                  1.182    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 stage7/butterfly_en_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage7/db0/buf_im_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.856ns  (logic 8.947ns (64.569%)  route 4.909ns (35.431%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 20.052 - 15.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.665     5.427    stage7/clock_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  stage7/butterfly_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.419     5.846 r  stage7/butterfly_en_reg[3]/Q
                         net (fo=49, routed)          0.985     6.832    stage7/b0/out[3]
    SLICE_X38Y49         LUT5 (Prop_lut5_I3_O)        0.325     7.157 r  stage7/b0/g1_b11/O
                         net (fo=1, routed)           0.738     7.894    stage7/b0_n_11
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.348     8.242 r  stage7/mr0_i_3/O
                         net (fo=4, routed)           1.586     9.828    stage7/b0/A[11]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    13.679 r  stage7/b0/mi0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.681    stage7/b0/mi0__1_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.199 r  stage7/b0/mi0__2/P[0]
                         net (fo=2, routed)           0.785    15.984    stage7/b0/mi0__2_n_105
    SLICE_X20Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.108 r  stage7/b0/output_imag[7]_i_9/O
                         net (fo=1, routed)           0.000    16.108    stage7/b0/output_imag[7]_i_9_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.641 r  stage7/b0/output_imag_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.641    stage7/b0/output_imag_reg[7]_i_6_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.758 r  stage7/b0/output_imag_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.758    stage7/b0/output_imag_reg[11]_i_6_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.875 r  stage7/b0/output_imag_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.875    stage7/b0/output_imag_reg[15]_i_6_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.992 r  stage7/b0/output_imag_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.992    stage7/b0/output_imag_reg[19]_i_6_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.109 r  stage7/b0/output_imag_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.109    stage7/b0/output_imag_reg[23]_i_6_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.432 r  stage7/b0/output_imag_reg[27]_i_6/O[1]
                         net (fo=3, routed)           0.813    18.246    stage7/b0/p_0_in[22]
    SLICE_X25Y45         LUT4 (Prop_lut4_I0_O)        0.306    18.552 r  stage7/b0/buf_im[0][23]_i_7__5/O
                         net (fo=1, routed)           0.000    18.552    stage7/b0/buf_im[0][23]_i_7__5_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.950 r  stage7/b0/buf_im_reg[0][23]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    18.950    stage7/b0/buf_im_reg[0][23]_i_1__5_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.284 r  stage7/b0/buf_im_reg[0][27]_i_1__5/O[1]
                         net (fo=1, routed)           0.000    19.284    stage7/db0/buf_im_reg[0][31]_0[25]
    SLICE_X25Y46         FDRE                                         r  stage7/db0/buf_im_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.569    20.052    stage7/db0/clock_IBUF_BUFG
    SLICE_X25Y46         FDRE                                         r  stage7/db0/buf_im_reg[0][25]/C
                         clock pessimism              0.394    20.446    
                         clock uncertainty           -0.035    20.411    
    SLICE_X25Y46         FDRE (Setup_fdre_C_D)        0.062    20.473    stage7/db0/buf_im_reg[0][25]
  -------------------------------------------------------------------
                         required time                         20.473    
                         arrival time                         -19.284    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 stage4/output_imag_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage5/db0/buf_re_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.621ns  (logic 8.635ns (63.394%)  route 4.986ns (36.606%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 20.048 - 15.000 ) 
    Source Clock Delay      (SCD):    5.543ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.781     5.543    stage4/clock_IBUF_BUFG
    SLICE_X97Y26         FDCE                                         r  stage4/output_imag_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y26         FDCE (Prop_fdce_C_Q)         0.456     5.999 r  stage4/output_imag_reg[12]/Q
                         net (fo=3, routed)           3.427     9.427    stage5/b0/input_imag[12]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.036    13.463 r  stage5/b0/mr0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.465    stage5/b0/mr0_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.983 r  stage5/b0/mr0__0/P[0]
                         net (fo=1, routed)           0.903    15.886    stage5/b0/mr0__0_n_105
    SLICE_X20Y25         LUT2 (Prop_lut2_I1_O)        0.124    16.010 r  stage5/b0/mr_carry__3_i_3__2/O
                         net (fo=1, routed)           0.000    16.010    stage5/b0/mr_carry__3_i_3__2_n_0
    SLICE_X20Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.543 r  stage5/b0/mr_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.543    stage5/b0/mr_carry__3_n_0
    SLICE_X20Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.762 r  stage5/b0/mr_carry__4/O[0]
                         net (fo=3, routed)           0.645    17.406    stage5/b0/p_0_in2_in[5]
    SLICE_X21Y24         LUT4 (Prop_lut4_I0_O)        0.295    17.701 r  stage5/b0/buf_re[0][7]_i_8__3/O
                         net (fo=1, routed)           0.000    17.701    stage5/b0/buf_re[0][7]_i_8__3_n_0
    SLICE_X21Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.251 r  stage5/b0/buf_re_reg[0][7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.009    18.261    stage5/b0/buf_re_reg[0][7]_i_1__3_n_0
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.375 r  stage5/b0/buf_re_reg[0][11]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    18.375    stage5/b0/buf_re_reg[0][11]_i_1__3_n_0
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.489 r  stage5/b0/buf_re_reg[0][15]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    18.489    stage5/b0/buf_re_reg[0][15]_i_1__3_n_0
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.603 r  stage5/b0/buf_re_reg[0][19]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    18.603    stage5/b0/buf_re_reg[0][19]_i_1__3_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.717 r  stage5/b0/buf_re_reg[0][23]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    18.717    stage5/b0/buf_re_reg[0][23]_i_1__3_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.831 r  stage5/b0/buf_re_reg[0][27]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    18.831    stage5/b0/buf_re_reg[0][27]_i_1__3_n_0
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.165 r  stage5/b0/buf_re_reg[0][31]_i_1__3/O[1]
                         net (fo=1, routed)           0.000    19.165    stage5/db0/buf_re_reg[0][31]_0[29]
    SLICE_X21Y30         FDRE                                         r  stage5/db0/buf_re_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.565    20.048    stage5/db0/clock_IBUF_BUFG
    SLICE_X21Y30         FDRE                                         r  stage5/db0/buf_re_reg[0][29]/C
                         clock pessimism              0.294    20.342    
                         clock uncertainty           -0.035    20.306    
    SLICE_X21Y30         FDRE (Setup_fdre_C_D)        0.062    20.368    stage5/db0/buf_re_reg[0][29]
  -------------------------------------------------------------------
                         required time                         20.368    
                         arrival time                         -19.165    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 stage7/butterfly_en_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage7/db0/buf_im_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.835ns  (logic 8.926ns (64.516%)  route 4.909ns (35.484%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 20.052 - 15.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.665     5.427    stage7/clock_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  stage7/butterfly_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.419     5.846 r  stage7/butterfly_en_reg[3]/Q
                         net (fo=49, routed)          0.985     6.832    stage7/b0/out[3]
    SLICE_X38Y49         LUT5 (Prop_lut5_I3_O)        0.325     7.157 r  stage7/b0/g1_b11/O
                         net (fo=1, routed)           0.738     7.894    stage7/b0_n_11
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.348     8.242 r  stage7/mr0_i_3/O
                         net (fo=4, routed)           1.586     9.828    stage7/b0/A[11]
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    13.679 r  stage7/b0/mi0__1/PCOUT[47]
                         net (fo=1, routed)           0.002    13.681    stage7/b0/mi0__1_n_106
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.199 r  stage7/b0/mi0__2/P[0]
                         net (fo=2, routed)           0.785    15.984    stage7/b0/mi0__2_n_105
    SLICE_X20Y40         LUT2 (Prop_lut2_I0_O)        0.124    16.108 r  stage7/b0/output_imag[7]_i_9/O
                         net (fo=1, routed)           0.000    16.108    stage7/b0/output_imag[7]_i_9_n_0
    SLICE_X20Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.641 r  stage7/b0/output_imag_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.641    stage7/b0/output_imag_reg[7]_i_6_n_0
    SLICE_X20Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.758 r  stage7/b0/output_imag_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.758    stage7/b0/output_imag_reg[11]_i_6_n_0
    SLICE_X20Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.875 r  stage7/b0/output_imag_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.875    stage7/b0/output_imag_reg[15]_i_6_n_0
    SLICE_X20Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.992 r  stage7/b0/output_imag_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.992    stage7/b0/output_imag_reg[19]_i_6_n_0
    SLICE_X20Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.109 r  stage7/b0/output_imag_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.109    stage7/b0/output_imag_reg[23]_i_6_n_0
    SLICE_X20Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.432 r  stage7/b0/output_imag_reg[27]_i_6/O[1]
                         net (fo=3, routed)           0.813    18.246    stage7/b0/p_0_in[22]
    SLICE_X25Y45         LUT4 (Prop_lut4_I0_O)        0.306    18.552 r  stage7/b0/buf_im[0][23]_i_7__5/O
                         net (fo=1, routed)           0.000    18.552    stage7/b0/buf_im[0][23]_i_7__5_n_0
    SLICE_X25Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.950 r  stage7/b0/buf_im_reg[0][23]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    18.950    stage7/b0/buf_im_reg[0][23]_i_1__5_n_0
    SLICE_X25Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.263 r  stage7/b0/buf_im_reg[0][27]_i_1__5/O[3]
                         net (fo=1, routed)           0.000    19.263    stage7/db0/buf_im_reg[0][31]_0[27]
    SLICE_X25Y46         FDRE                                         r  stage7/db0/buf_im_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.569    20.052    stage7/db0/clock_IBUF_BUFG
    SLICE_X25Y46         FDRE                                         r  stage7/db0/buf_im_reg[0][27]/C
                         clock pessimism              0.394    20.446    
                         clock uncertainty           -0.035    20.411    
    SLICE_X25Y46         FDRE (Setup_fdre_C_D)        0.062    20.473    stage7/db0/buf_im_reg[0][27]
  -------------------------------------------------------------------
                         required time                         20.473    
                         arrival time                         -19.263    
  -------------------------------------------------------------------
                         slack                                  1.210    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 stage7/butterfly_en_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage7/db0/buf_re_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (sys_clk rise@15.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        13.884ns  (logic 9.097ns (65.519%)  route 4.787ns (34.481%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 20.061 - 15.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.665     5.427    stage7/clock_IBUF_BUFG
    SLICE_X40Y46         FDCE                                         r  stage7/butterfly_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDCE (Prop_fdce_C_Q)         0.419     5.846 r  stage7/butterfly_en_reg[3]/Q
                         net (fo=49, routed)          0.985     6.832    stage7/b0/out[3]
    SLICE_X38Y49         LUT5 (Prop_lut5_I3_O)        0.325     7.157 r  stage7/b0/g1_b11/O
                         net (fo=1, routed)           0.738     7.894    stage7/b0_n_11
    SLICE_X38Y50         LUT3 (Prop_lut3_I0_O)        0.348     8.242 r  stage7/mr0_i_3/O
                         net (fo=4, routed)           1.561     9.803    stage7/b0/A[11]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    13.654 r  stage7/b0/mr0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.656    stage7/b0/mr0_n_106
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.174 r  stage7/b0/mr0__0/P[0]
                         net (fo=1, routed)           0.762    15.936    stage7/b0/mr0__0_n_105
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.124    16.060 r  stage7/b0/mr_carry__3_i_3__4/O
                         net (fo=1, routed)           0.000    16.060    stage7/b0/mr_carry__3_i_3__4_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.610 r  stage7/b0/mr_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.610    stage7/b0/mr_carry__3_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.832 r  stage7/b0/mr_carry__4/O[0]
                         net (fo=3, routed)           0.740    17.572    stage7/b0/p_0_in2_in[5]
    SLICE_X16Y42         LUT4 (Prop_lut4_I0_O)        0.299    17.871 r  stage7/b0/buf_re[0][7]_i_8__5/O
                         net (fo=1, routed)           0.000    17.871    stage7/b0/buf_re[0][7]_i_8__5_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.404 r  stage7/b0/buf_re_reg[0][7]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    18.404    stage7/b0/buf_re_reg[0][7]_i_1__5_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.521 r  stage7/b0/buf_re_reg[0][11]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    18.521    stage7/b0/buf_re_reg[0][11]_i_1__5_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.638 r  stage7/b0/buf_re_reg[0][15]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    18.638    stage7/b0/buf_re_reg[0][15]_i_1__5_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.755 r  stage7/b0/buf_re_reg[0][19]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    18.755    stage7/b0/buf_re_reg[0][19]_i_1__5_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.872 r  stage7/b0/buf_re_reg[0][23]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    18.872    stage7/b0/buf_re_reg[0][23]_i_1__5_n_0
    SLICE_X16Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.989 r  stage7/b0/buf_re_reg[0][27]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000    18.989    stage7/b0/buf_re_reg[0][27]_i_1__5_n_0
    SLICE_X16Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.312 r  stage7/b0/buf_re_reg[0][31]_i_1__5/O[1]
                         net (fo=1, routed)           0.000    19.312    stage7/db0/buf_re_reg[0][31]_0[29]
    SLICE_X16Y48         FDRE                                         r  stage7/db0/buf_re_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   15.000    15.000 r  
    Y9                                                0.000    15.000 r  clock (IN)
                         net (fo=0)                   0.000    15.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    16.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972    18.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        1.578    20.061    stage7/db0/clock_IBUF_BUFG
    SLICE_X16Y48         FDRE                                         r  stage7/db0/buf_re_reg[0][29]/C
                         clock pessimism              0.394    20.455    
                         clock uncertainty           -0.035    20.420    
    SLICE_X16Y48         FDRE (Setup_fdre_C_D)        0.109    20.529    stage7/db0/buf_re_reg[0][29]
  -------------------------------------------------------------------
                         required time                         20.529    
                         arrival time                         -19.312    
  -------------------------------------------------------------------
                         slack                                  1.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 stage6/db0/buf_re_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage6/db0/buf_re_reg[30][20]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.561     1.508    stage6/db0/clock_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  stage6/db0/buf_re_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  stage6/db0/buf_re_reg[0][20]/Q
                         net (fo=1, routed)           0.113     1.762    stage6/db0/buf_re_reg_n_0_[0][20]
    SLICE_X34Y40         SRLC32E                                      r  stage6/db0/buf_re_reg[30][20]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.827     2.021    stage6/db0/clock_IBUF_BUFG
    SLICE_X34Y40         SRLC32E                                      r  stage6/db0/buf_re_reg[30][20]_srl30/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X34Y40         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.724    stage6/db0/buf_re_reg[30][20]_srl30
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 stage4/db0/buf_re_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage4/db0/buf_re_reg[6][23]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.601     1.548    stage4/db0/clock_IBUF_BUFG
    SLICE_X91Y29         FDRE                                         r  stage4/db0/buf_re_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y29         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  stage4/db0/buf_re_reg[0][23]/Q
                         net (fo=1, routed)           0.114     1.803    stage4/db0/buf_re_reg_n_0_[0][23]
    SLICE_X92Y28         SRL16E                                       r  stage4/db0/buf_re_reg[6][23]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.868     2.062    stage4/db0/clock_IBUF_BUFG
    SLICE_X92Y28         SRL16E                                       r  stage4/db0/buf_re_reg[6][23]_srl6/CLK
                         clock pessimism             -0.480     1.582    
    SLICE_X92Y28         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.765    stage4/db0/buf_re_reg[6][23]_srl6
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 stage4/db0/buf_re_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage4/db0/buf_re_reg[6][31]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.603     1.550    stage4/db0/clock_IBUF_BUFG
    SLICE_X91Y31         FDRE                                         r  stage4/db0/buf_re_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y31         FDRE (Prop_fdre_C_Q)         0.141     1.691 r  stage4/db0/buf_re_reg[0][31]/Q
                         net (fo=1, routed)           0.114     1.805    stage4/db0/buf_re_reg_n_0_[0][31]
    SLICE_X92Y30         SRL16E                                       r  stage4/db0/buf_re_reg[6][31]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.870     2.064    stage4/db0/clock_IBUF_BUFG
    SLICE_X92Y30         SRL16E                                       r  stage4/db0/buf_re_reg[6][31]_srl6/CLK
                         clock pessimism             -0.480     1.584    
    SLICE_X92Y30         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.767    stage4/db0/buf_re_reg[6][31]_srl6
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 stage5/db0/buf_re_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage5/db0/buf_re_reg[14][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.580     1.527    stage5/db0/clock_IBUF_BUFG
    SLICE_X21Y24         FDRE                                         r  stage5/db0/buf_re_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y24         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  stage5/db0/buf_re_reg[0][7]/Q
                         net (fo=1, routed)           0.114     1.782    stage5/db0/buf_re_reg_n_0_[0][7]
    SLICE_X22Y23         SRL16E                                       r  stage5/db0/buf_re_reg[14][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.846     2.040    stage5/db0/clock_IBUF_BUFG
    SLICE_X22Y23         SRL16E                                       r  stage5/db0/buf_re_reg[14][7]_srl14/CLK
                         clock pessimism             -0.480     1.560    
    SLICE_X22Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.743    stage5/db0/buf_re_reg[14][7]_srl14
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 stage4/db0/buf_re_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage4/db0/buf_re_reg[6][15]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.600     1.547    stage4/db0/clock_IBUF_BUFG
    SLICE_X91Y27         FDRE                                         r  stage4/db0/buf_re_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y27         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  stage4/db0/buf_re_reg[0][15]/Q
                         net (fo=1, routed)           0.114     1.802    stage4/db0/buf_re_reg_n_0_[0][15]
    SLICE_X92Y26         SRL16E                                       r  stage4/db0/buf_re_reg[6][15]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.865     2.059    stage4/db0/clock_IBUF_BUFG
    SLICE_X92Y26         SRL16E                                       r  stage4/db0/buf_re_reg[6][15]_srl6/CLK
                         clock pessimism             -0.480     1.579    
    SLICE_X92Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.762    stage4/db0/buf_re_reg[6][15]_srl6
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 stage6/db0/buf_re_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage6/db0/buf_re_reg[30][31]_srl30/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.018%)  route 0.115ns (44.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.562     1.509    stage6/db0/clock_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  stage6/db0/buf_re_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  stage6/db0/buf_re_reg[0][31]/Q
                         net (fo=1, routed)           0.115     1.765    stage6/db0/buf_re_reg_n_0_[0][31]
    SLICE_X34Y44         SRLC32E                                      r  stage6/db0/buf_re_reg[30][31]_srl30/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.828     2.022    stage6/db0/clock_IBUF_BUFG
    SLICE_X34Y44         SRLC32E                                      r  stage6/db0/buf_re_reg[30][31]_srl30/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X34Y44         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.725    stage6/db0/buf_re_reg[30][31]_srl30
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 stage7/db0/buf_im_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage7/db0/buf_im_reg[32][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.588     1.535    stage7/db0/clock_IBUF_BUFG
    SLICE_X25Y42         FDRE                                         r  stage7/db0/buf_im_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  stage7/db0/buf_im_reg[0][11]/Q
                         net (fo=1, routed)           0.100     1.776    stage7/db0/buf_im_reg_n_0_[0][11]
    SLICE_X26Y43         SRLC32E                                      r  stage7/db0/buf_im_reg[32][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.857     2.051    stage7/db0/clock_IBUF_BUFG
    SLICE_X26Y43         SRLC32E                                      r  stage7/db0/buf_im_reg[32][11]_srl32/CLK
                         clock pessimism             -0.499     1.552    
    SLICE_X26Y43         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.735    stage7/db0/buf_im_reg[32][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 stage7/db0/buf_im_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage7/db0/buf_im_reg[32][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.589     1.536    stage7/db0/clock_IBUF_BUFG
    SLICE_X25Y46         FDRE                                         r  stage7/db0/buf_im_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  stage7/db0/buf_im_reg[0][27]/Q
                         net (fo=1, routed)           0.100     1.777    stage7/db0/buf_im_reg_n_0_[0][27]
    SLICE_X26Y47         SRLC32E                                      r  stage7/db0/buf_im_reg[32][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.858     2.052    stage7/db0/clock_IBUF_BUFG
    SLICE_X26Y47         SRLC32E                                      r  stage7/db0/buf_im_reg[32][27]_srl32/CLK
                         clock pessimism             -0.499     1.553    
    SLICE_X26Y47         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.736    stage7/db0/buf_im_reg[32][27]_srl32
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 stage8/db0/buf_re_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage8/db0/buf_re_reg[32][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.557     1.504    stage8/db0/clock_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  stage8/db0/buf_re_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  stage8/db0/buf_re_reg[0][8]/Q
                         net (fo=1, routed)           0.101     1.746    stage8/db0/buf_re_reg_n_0_[0][8]
    SLICE_X38Y56         SRLC32E                                      r  stage8/db0/buf_re_reg[32][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.826     2.020    stage8/db0/clock_IBUF_BUFG
    SLICE_X38Y56         SRLC32E                                      r  stage8/db0/buf_re_reg[32][8]_srl32/CLK
                         clock pessimism             -0.499     1.521    
    SLICE_X38Y56         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.704    stage8/db0/buf_re_reg[32][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 stage7/db0/buf_im_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            stage7/db0/buf_im_reg[32][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.588     1.535    stage7/db0/clock_IBUF_BUFG
    SLICE_X25Y41         FDRE                                         r  stage7/db0/buf_im_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y41         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  stage7/db0/buf_im_reg[0][7]/Q
                         net (fo=1, routed)           0.100     1.776    stage7/db0/buf_im_reg_n_0_[0][7]
    SLICE_X26Y42         SRLC32E                                      r  stage7/db0/buf_im_reg[32][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=2216, routed)        0.856     2.050    stage7/db0/clock_IBUF_BUFG
    SLICE_X26Y42         SRLC32E                                      r  stage7/db0/buf_im_reg[32][7]_srl32/CLK
                         clock pessimism             -0.499     1.551    
    SLICE_X26Y42         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.734    stage7/db0/buf_im_reg[32][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         15.000      12.845     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         15.000      14.000     SLICE_X95Y43   stage2/butterfly_en_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         15.000      14.000     SLICE_X96Y44   stage2/butterfly_en_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         15.000      14.000     SLICE_X96Y45   stage2/butterfly_en_reg[1]_rep/C
Min Period        n/a     FDCE/C      n/a            1.000         15.000      14.000     SLICE_X96Y45   stage2/butterfly_en_reg[1]_rep__0/C
Min Period        n/a     FDRE/C      n/a            1.000         15.000      14.000     SLICE_X93Y48   stage2/db0/buf_im_reg[0][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         15.000      14.000     SLICE_X93Y50   stage2/db0/buf_im_reg[0][10]/C
Min Period        n/a     FDRE/C      n/a            1.000         15.000      14.000     SLICE_X93Y50   stage2/db0/buf_im_reg[0][11]/C
Min Period        n/a     FDRE/C      n/a            1.000         15.000      14.000     SLICE_X93Y51   stage2/db0/buf_im_reg[0][12]/C
Min Period        n/a     FDRE/C      n/a            1.000         15.000      14.000     SLICE_X93Y51   stage2/db0/buf_im_reg[0][13]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X94Y32   stage3/db0/buf_im_reg[2][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X92Y36   stage3/db0/buf_im_reg[2][10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X92Y36   stage3/db0/buf_im_reg[2][11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X92Y36   stage3/db0/buf_im_reg[2][12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X92Y36   stage3/db0/buf_im_reg[2][13]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X92Y36   stage3/db0/buf_im_reg[2][14]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X92Y36   stage3/db0/buf_im_reg[2][15]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X100Y24  stage4/db0/buf_im_reg[6][0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X100Y26  stage4/db0/buf_im_reg[6][10]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X100Y26  stage4/db0/buf_im_reg[6][11]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X92Y36   stage3/db0/buf_im_reg[2][10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X92Y36   stage3/db0/buf_im_reg[2][11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X92Y36   stage3/db0/buf_im_reg[2][12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X92Y36   stage3/db0/buf_im_reg[2][13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X92Y36   stage3/db0/buf_im_reg[2][14]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X92Y36   stage3/db0/buf_im_reg[2][15]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X90Y37   stage3/db0/buf_im_reg[2][16]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X90Y37   stage3/db0/buf_im_reg[2][16]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X90Y37   stage3/db0/buf_im_reg[2][17]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         7.500       6.520      SLICE_X90Y37   stage3/db0/buf_im_reg[2][17]_srl2/CLK



