// Seed: 2268950202
module module_0 (
    id_1,
    id_2
);
  output wand id_2;
  inout wire id_1;
  assign module_1.id_0 = 0;
  parameter id_3 = -1;
  wire id_4;
  assign id_2 = 1 !== id_3 / 1'd0;
endmodule
module module_1 #(
    parameter id_0 = 32'd36
) (
    input uwire _id_0,
    input wand id_1,
    output tri1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wor id_6
    , id_13,
    input supply1 id_7,
    output wire id_8,
    input wand id_9,
    input tri0 id_10,
    output tri0 id_11
);
  logic [id_0 : -1  ==  -1] id_14;
  module_0 modCall_1 (
      id_13,
      id_13
  );
endmodule
