{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543312500798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543312500799 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MAX1000 10M16SAU169C8G " "Selected device 10M16SAU169C8G for design \"MAX1000\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543312500881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543312500933 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543312500933 ""}
{ "Critical Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_CRITICAL_WARNINGS" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as MAX 10 PLL type, but with critical warnings" { { "Critical Warning" "WCUT_CUT_YGR_PLL_OUTSIDE_LOCK_RANGE" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 26.01 MHz 12.0 MHz " "Input frequency of PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" must be in the frequency range of 12.0 MHz to 26.01 MHz for locking" {  } { { "db/PLL_altpll.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/PLL_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 1374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15556 "Input frequency of PLL \"%1!s!\" must be in the frequency range of %3!s! to %2!s! for locking" 0 0 "Design Software" 0 -1 1543312501009 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 25 6 0 0 " "Implementing clock multiplication of 25, clock division of 6, and phase shift of 0 degrees (0 ps) for PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL_altpll.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/PLL_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 1374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1543312501009 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/PLL_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 1374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15537 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with critical warnings" 0 0 "Fitter" 0 -1 1543312501009 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543312501158 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1543312501284 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8G " "Device 10M08SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543312501286 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543312501286 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543312501286 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543312501286 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 11168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543312501296 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 11170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543312501296 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 11172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543312501296 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 11174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543312501296 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 11176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543312501296 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 11178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543312501296 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 11180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543312501296 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 11182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543312501296 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543312501296 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543312501297 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543312501297 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543312501297 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543312501297 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543312501299 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543312501828 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/PLL_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 1374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543312501828 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MAX1000.sdc " "Synopsys Design Constraints File file not found: 'MAX1000.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543312502433 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543312502433 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543312502463 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1543312502467 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543312502500 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543312502500 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543312502501 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543312502594 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543312502600 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543312502601 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543312502610 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543312502620 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543312502630 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543312502630 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543312502635 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543312502854 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543312502860 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543312502860 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543312503131 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543312503143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543312504350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543312506181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543312506221 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543312515352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543312515352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543312516608 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X25_Y0 X37_Y9 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X25_Y0 to location X37_Y9" {  } { { "loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X25_Y0 to location X37_Y9"} { { 12 { 0 ""} 25 0 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543312519260 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543312519260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543312522923 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543312522923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543312522926 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.85 " "Total time spent on timing analysis during the Fitter is 2.85 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543312523228 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543312523277 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543312525880 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543312525883 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543312528822 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543312530103 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "18 MAX 10 " "18 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_MISO 3.3-V LVTTL N3 " "Pin SPI_MISO uses I/O standard 3.3-V LVTTL at N3" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { SPI_MISO } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_MISO" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 112 1168 1344 128 "SPI_MISO" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543312530515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "J4_P3 3.3 V Schmitt Trigger F1 " "Pin J4_P3 uses I/O standard 3.3 V Schmitt Trigger at F1" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { J4_P3 } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "J4_P3" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1464 -256 -80 1480 "J4_P3" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543312530515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "J4_P2 3.3 V Schmitt Trigger E3 " "Pin J4_P2 uses I/O standard 3.3 V Schmitt Trigger at E3" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { J4_P2 } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "J4_P2" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1448 -256 -80 1464 "J4_P2" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543312530515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS4 3.3 V Schmitt Trigger B6 " "Pin BDBUS4 uses I/O standard 3.3 V Schmitt Trigger at B6" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { BDBUS4 } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS4" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1576 -256 -80 1592 "BDBUS4" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543312530515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS5 3.3 V Schmitt Trigger A7 " "Pin BDBUS5 uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { BDBUS5 } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS5" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1552 -256 -80 1568 "BDBUS5" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543312530515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_U9_SDO 3.3 V Schmitt Trigger C1 " "Pin ADC_U9_SDO uses I/O standard 3.3 V Schmitt Trigger at C1" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ADC_U9_SDO } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_U9_SDO" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1312 1056 1232 1328 "ADC_U9_SDO" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543312530515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SYS_CLK_12MHz 3.3 V Schmitt Trigger H6 " "Pin SYS_CLK_12MHz uses I/O standard 3.3 V Schmitt Trigger at H6" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { SYS_CLK_12MHz } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SYS_CLK_12MHz" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 192 -352 -176 208 "SYS_CLK_12MHz" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543312530515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_CS 3.3 V Schmitt Trigger J13 " "Pin SPI_CS uses I/O standard 3.3 V Schmitt Trigger at J13" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { SPI_CS } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_CS" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 152 560 736 168 "SPI_CS" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543312530515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "USER_BTN 3.3 V Schmitt Trigger E6 " "Pin USER_BTN uses I/O standard 3.3 V Schmitt Trigger at E6" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { USER_BTN } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USER_BTN" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 216 -1232 -1056 232 "USER_BTN" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543312530515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_MOSI 3.3 V Schmitt Trigger M1 " "Pin SPI_MOSI uses I/O standard 3.3 V Schmitt Trigger at M1" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { SPI_MOSI } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_MOSI" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 184 624 800 200 "SPI_MOSI" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543312530515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS3 3.3 V Schmitt Trigger A6 " "Pin BDBUS3 uses I/O standard 3.3 V Schmitt Trigger at A6" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { BDBUS3 } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS3" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 96 -1232 -1056 112 "BDBUS3" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543312530515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS0 3.3 V Schmitt Trigger A4 " "Pin BDBUS0 uses I/O standard 3.3 V Schmitt Trigger at A4" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { BDBUS0 } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS0" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 112 -1232 -1056 128 "BDBUS0" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543312530515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_CLK 3.3 V Schmitt Trigger M2 " "Pin SPI_CLK uses I/O standard 3.3 V Schmitt Trigger at M2" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { SPI_CLK } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SPI_CLK" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 168 624 800 184 "SPI_CLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543312530515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "J4_P5 3.3 V Schmitt Trigger B1 " "Pin J4_P5 uses I/O standard 3.3 V Schmitt Trigger at B1" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { J4_P5 } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "J4_P5" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1512 -256 -80 1528 "J4_P5" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543312530515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "J4_P4 3.3 V Schmitt Trigger E4 " "Pin J4_P4 uses I/O standard 3.3 V Schmitt Trigger at E4" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { J4_P4 } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "J4_P4" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1496 -256 -80 1512 "J4_P4" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543312530515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BDBUS1 3.3 V Schmitt Trigger B4 " "Pin BDBUS1 uses I/O standard 3.3 V Schmitt Trigger at B4" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { BDBUS1 } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BDBUS1" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 128 -1232 -1056 144 "BDBUS1" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543312530515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_U8_SDO 3.3 V Schmitt Trigger C2 " "Pin ADC_U8_SDO uses I/O standard 3.3 V Schmitt Trigger at C2" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ADC_U8_SDO } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_U8_SDO" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1200 400 576 1216 "ADC_U8_SDO" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543312530515 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_U4_SDO 3.3 V Schmitt Trigger E1 " "Pin ADC_U4_SDO uses I/O standard 3.3 V Schmitt Trigger at E1" {  } { { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/pin_planner.ppl" { ADC_U4_SDO } } } { "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_U4_SDO" } } } } { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1176 1056 1232 1192 "ADC_U4_SDO" "" } } } } { "temporary_test_loc" "" { Generic "/home/mschwarz/fhnw/pro5/fpga/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543312530515 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1543312530515 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1543312530516 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mschwarz/fhnw/pro5/fpga/output_files/MAX1000.fit.smsg " "Generated suppressed messages file /home/mschwarz/fhnw/pro5/fpga/output_files/MAX1000.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543312531001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1581 " "Peak virtual memory: 1581 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543312531978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 10:55:31 2018 " "Processing ended: Tue Nov 27 10:55:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543312531978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543312531978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543312531978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543312531978 ""}
