ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB136:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /**
   2:Core/Src/main.c ****  * @file main.c
   3:Core/Src/main.c ****  * @author johannes regnier 
   4:Core/Src/main.c ****  * @brief user button toggles LEDs, polling. 
   5:Core/Src/main.c ****  * @version 0.1
   6:Core/Src/main.c ****  * @date 2023-10-14
   7:Core/Src/main.c ****  *
   8:Core/Src/main.c ****  * @copyright Copyright (c) 2023
   9:Core/Src/main.c ****  *
  10:Core/Src/main.c ****  */
  11:Core/Src/main.c **** 
  12:Core/Src/main.c **** #include <main.h>
  13:Core/Src/main.c **** #include "string.h"
  14:Core/Src/main.c **** #include "stdio.h"
  15:Core/Src/main.c **** 
  16:Core/Src/main.c **** TIM_HandleTypeDef htim2;
  17:Core/Src/main.c **** 
  18:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  19:Core/Src/main.c **** void SystemClock_Config(void);
  20:Core/Src/main.c **** static void MX_GPIO_Init(void);
  21:Core/Src/main.c **** static void MX_TIM2_Init(void);
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /**
  24:Core/Src/main.c ****  * @brief  The application entry point.
  25:Core/Src/main.c ****  * @retval int
  26:Core/Src/main.c ****  */
  27:Core/Src/main.c **** int main(void)
  28:Core/Src/main.c **** {
  29:Core/Src/main.c **** 
  30:Core/Src/main.c ****     /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  31:Core/Src/main.c ****     HAL_Init();
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 2


  32:Core/Src/main.c **** 
  33:Core/Src/main.c ****     /* Configure the system clock */
  34:Core/Src/main.c ****     SystemClock_Config();
  35:Core/Src/main.c **** 
  36:Core/Src/main.c ****     /* Initialize all configured peripherals */
  37:Core/Src/main.c ****     MX_GPIO_Init();
  38:Core/Src/main.c ****     MX_TIM2_Init();
  39:Core/Src/main.c **** 
  40:Core/Src/main.c ****     while (1)
  41:Core/Src/main.c ****     {
  42:Core/Src/main.c ****         if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET)
  43:Core/Src/main.c ****         {
  44:Core/Src/main.c ****             HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15);
  45:Core/Src/main.c ****         }
  46:Core/Src/main.c ****     }
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** }
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /**
  51:Core/Src/main.c ****  * @brief System Clock Configuration
  52:Core/Src/main.c ****  * @retval None
  53:Core/Src/main.c ****  */
  54:Core/Src/main.c **** void SystemClock_Config(void)
  55:Core/Src/main.c **** {
  56:Core/Src/main.c ****     RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  57:Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  58:Core/Src/main.c **** 
  59:Core/Src/main.c ****     /** Configure the main internal regulator output voltage
  60:Core/Src/main.c ****      */
  61:Core/Src/main.c ****     __HAL_RCC_PWR_CLK_ENABLE();
  62:Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
  63:Core/Src/main.c **** 
  64:Core/Src/main.c ****     /** Initializes the RCC Oscillators according to the specified parameters
  65:Core/Src/main.c ****      * in the RCC_OscInitTypeDef structure.
  66:Core/Src/main.c ****      */
  67:Core/Src/main.c ****     RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  68:Core/Src/main.c ****     RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  69:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  70:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  71:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLM = 8;
  72:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLN = 336;
  73:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  74:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLQ = 7;
  75:Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  76:Core/Src/main.c ****     {
  77:Core/Src/main.c ****         Error_Handler();
  78:Core/Src/main.c ****     }
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****     /** Initializes the CPU, AHB and APB buses clocks
  81:Core/Src/main.c ****      */
  82:Core/Src/main.c ****     RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 |
  83:Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  84:Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  85:Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
  86:Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****     if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 3


  89:Core/Src/main.c ****     {
  90:Core/Src/main.c ****         Error_Handler();
  91:Core/Src/main.c ****     }
  92:Core/Src/main.c **** }
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** /**
  95:Core/Src/main.c ****  * @brief TIM2 Initialization Function
  96:Core/Src/main.c ****  * @param None
  97:Core/Src/main.c ****  * @retval None
  98:Core/Src/main.c ****  */
  99:Core/Src/main.c **** static void MX_TIM2_Init(void)
 100:Core/Src/main.c **** {
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****     /* USER CODE BEGIN TIM2_Init 0 */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****     /* USER CODE END TIM2_Init 0 */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****     TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 107:Core/Src/main.c ****     TIM_MasterConfigTypeDef sMasterConfig = {0};
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****     /* USER CODE BEGIN TIM2_Init 1 */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****     /* USER CODE END TIM2_Init 1 */
 112:Core/Src/main.c ****     htim2.Instance = TIM2;
 113:Core/Src/main.c ****     htim2.Init.Prescaler = 0;
 114:Core/Src/main.c ****     htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 115:Core/Src/main.c ****     htim2.Init.Period = 4294967295;
 116:Core/Src/main.c ****     htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 117:Core/Src/main.c ****     htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 118:Core/Src/main.c ****     if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 119:Core/Src/main.c ****     {
 120:Core/Src/main.c ****         Error_Handler();
 121:Core/Src/main.c ****     }
 122:Core/Src/main.c ****     sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 123:Core/Src/main.c ****     if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 124:Core/Src/main.c ****     {
 125:Core/Src/main.c ****         Error_Handler();
 126:Core/Src/main.c ****     }
 127:Core/Src/main.c ****     sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 128:Core/Src/main.c ****     sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 129:Core/Src/main.c ****     if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 130:Core/Src/main.c ****     {
 131:Core/Src/main.c ****         Error_Handler();
 132:Core/Src/main.c ****     }
 133:Core/Src/main.c ****     /* USER CODE BEGIN TIM2_Init 2 */
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****     /* USER CODE END TIM2_Init 2 */
 136:Core/Src/main.c **** }
 137:Core/Src/main.c **** 
 138:Core/Src/main.c **** /**
 139:Core/Src/main.c ****  * @brief GPIO Initialization Function
 140:Core/Src/main.c ****  * @param None
 141:Core/Src/main.c ****  * @retval None
 142:Core/Src/main.c ****  */
 143:Core/Src/main.c **** static void MX_GPIO_Init(void)
 144:Core/Src/main.c **** {
  28              		.loc 1 144 1 view -0
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 4


  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  33              		.cfi_def_cfa_offset 36
  34              		.cfi_offset 4, -36
  35              		.cfi_offset 5, -32
  36              		.cfi_offset 6, -28
  37              		.cfi_offset 7, -24
  38              		.cfi_offset 8, -20
  39              		.cfi_offset 9, -16
  40              		.cfi_offset 10, -12
  41              		.cfi_offset 11, -8
  42              		.cfi_offset 14, -4
  43 0004 8DB0     		sub	sp, sp, #52
  44              		.cfi_def_cfa_offset 88
 145:Core/Src/main.c ****     GPIO_InitTypeDef GPIO_InitStruct = {0};
  45              		.loc 1 145 5 view .LVU1
  46              		.loc 1 145 22 is_stmt 0 view .LVU2
  47 0006 0024     		movs	r4, #0
  48 0008 0794     		str	r4, [sp, #28]
  49 000a 0894     		str	r4, [sp, #32]
  50 000c 0994     		str	r4, [sp, #36]
  51 000e 0A94     		str	r4, [sp, #40]
  52 0010 0B94     		str	r4, [sp, #44]
 146:Core/Src/main.c ****     /* USER CODE BEGIN MX_GPIO_Init_1 */
 147:Core/Src/main.c ****     /* USER CODE END MX_GPIO_Init_1 */
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****     /* GPIO Ports Clock Enable */
 150:Core/Src/main.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
  53              		.loc 1 150 5 is_stmt 1 view .LVU3
  54              	.LBB4:
  55              		.loc 1 150 5 view .LVU4
  56 0012 0194     		str	r4, [sp, #4]
  57              		.loc 1 150 5 view .LVU5
  58 0014 784B     		ldr	r3, .L3
  59 0016 1A6B     		ldr	r2, [r3, #48]
  60 0018 42F01002 		orr	r2, r2, #16
  61 001c 1A63     		str	r2, [r3, #48]
  62              		.loc 1 150 5 view .LVU6
  63 001e 1A6B     		ldr	r2, [r3, #48]
  64 0020 02F01002 		and	r2, r2, #16
  65 0024 0192     		str	r2, [sp, #4]
  66              		.loc 1 150 5 view .LVU7
  67 0026 019A     		ldr	r2, [sp, #4]
  68              	.LBE4:
  69              		.loc 1 150 5 view .LVU8
 151:Core/Src/main.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  70              		.loc 1 151 5 view .LVU9
  71              	.LBB5:
  72              		.loc 1 151 5 view .LVU10
  73 0028 0294     		str	r4, [sp, #8]
  74              		.loc 1 151 5 view .LVU11
  75 002a 1A6B     		ldr	r2, [r3, #48]
  76 002c 42F00402 		orr	r2, r2, #4
  77 0030 1A63     		str	r2, [r3, #48]
  78              		.loc 1 151 5 view .LVU12
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 5


  79 0032 1A6B     		ldr	r2, [r3, #48]
  80 0034 02F00402 		and	r2, r2, #4
  81 0038 0292     		str	r2, [sp, #8]
  82              		.loc 1 151 5 view .LVU13
  83 003a 029A     		ldr	r2, [sp, #8]
  84              	.LBE5:
  85              		.loc 1 151 5 view .LVU14
 152:Core/Src/main.c ****     __HAL_RCC_GPIOH_CLK_ENABLE();
  86              		.loc 1 152 5 view .LVU15
  87              	.LBB6:
  88              		.loc 1 152 5 view .LVU16
  89 003c 0394     		str	r4, [sp, #12]
  90              		.loc 1 152 5 view .LVU17
  91 003e 1A6B     		ldr	r2, [r3, #48]
  92 0040 42F08002 		orr	r2, r2, #128
  93 0044 1A63     		str	r2, [r3, #48]
  94              		.loc 1 152 5 view .LVU18
  95 0046 1A6B     		ldr	r2, [r3, #48]
  96 0048 02F08002 		and	r2, r2, #128
  97 004c 0392     		str	r2, [sp, #12]
  98              		.loc 1 152 5 view .LVU19
  99 004e 039A     		ldr	r2, [sp, #12]
 100              	.LBE6:
 101              		.loc 1 152 5 view .LVU20
 153:Core/Src/main.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 102              		.loc 1 153 5 view .LVU21
 103              	.LBB7:
 104              		.loc 1 153 5 view .LVU22
 105 0050 0494     		str	r4, [sp, #16]
 106              		.loc 1 153 5 view .LVU23
 107 0052 1A6B     		ldr	r2, [r3, #48]
 108 0054 42F00102 		orr	r2, r2, #1
 109 0058 1A63     		str	r2, [r3, #48]
 110              		.loc 1 153 5 view .LVU24
 111 005a 1A6B     		ldr	r2, [r3, #48]
 112 005c 02F00102 		and	r2, r2, #1
 113 0060 0492     		str	r2, [sp, #16]
 114              		.loc 1 153 5 view .LVU25
 115 0062 049A     		ldr	r2, [sp, #16]
 116              	.LBE7:
 117              		.loc 1 153 5 view .LVU26
 154:Core/Src/main.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 118              		.loc 1 154 5 view .LVU27
 119              	.LBB8:
 120              		.loc 1 154 5 view .LVU28
 121 0064 0594     		str	r4, [sp, #20]
 122              		.loc 1 154 5 view .LVU29
 123 0066 1A6B     		ldr	r2, [r3, #48]
 124 0068 42F00202 		orr	r2, r2, #2
 125 006c 1A63     		str	r2, [r3, #48]
 126              		.loc 1 154 5 view .LVU30
 127 006e 1A6B     		ldr	r2, [r3, #48]
 128 0070 02F00202 		and	r2, r2, #2
 129 0074 0592     		str	r2, [sp, #20]
 130              		.loc 1 154 5 view .LVU31
 131 0076 059A     		ldr	r2, [sp, #20]
 132              	.LBE8:
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 6


 133              		.loc 1 154 5 view .LVU32
 155:Core/Src/main.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 134              		.loc 1 155 5 view .LVU33
 135              	.LBB9:
 136              		.loc 1 155 5 view .LVU34
 137 0078 0694     		str	r4, [sp, #24]
 138              		.loc 1 155 5 view .LVU35
 139 007a 1A6B     		ldr	r2, [r3, #48]
 140 007c 42F00802 		orr	r2, r2, #8
 141 0080 1A63     		str	r2, [r3, #48]
 142              		.loc 1 155 5 view .LVU36
 143 0082 1B6B     		ldr	r3, [r3, #48]
 144 0084 03F00803 		and	r3, r3, #8
 145 0088 0693     		str	r3, [sp, #24]
 146              		.loc 1 155 5 view .LVU37
 147 008a 069B     		ldr	r3, [sp, #24]
 148              	.LBE9:
 149              		.loc 1 155 5 view .LVU38
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****     /*Configure GPIO pin Output Level */
 158:Core/Src/main.c ****     HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 150              		.loc 1 158 5 view .LVU39
 151 008c 2246     		mov	r2, r4
 152 008e 0821     		movs	r1, #8
 153 0090 5A48     		ldr	r0, .L3+4
 154 0092 FFF7FEFF 		bl	HAL_GPIO_WritePin
 155              	.LVL0:
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****     /*Configure GPIO pin Output Level */
 161:Core/Src/main.c ****     HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 156              		.loc 1 161 5 view .LVU40
 157 0096 DFF86C81 		ldr	r8, .L3+12
 158 009a 0122     		movs	r2, #1
 159 009c 1146     		mov	r1, r2
 160 009e 4046     		mov	r0, r8
 161 00a0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 162              	.LVL1:
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****     /*Configure GPIO pin Output Level */
 164:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOD, LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin | Audio_RST_Pin, GPIO_PIN_RESET)
 163              		.loc 1 164 5 view .LVU41
 164 00a4 DFF860A1 		ldr	r10, .L3+16
 165 00a8 2246     		mov	r2, r4
 166 00aa 4FF21001 		movw	r1, #61456
 167 00ae 5046     		mov	r0, r10
 168 00b0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 169              	.LVL2:
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****     /*Configure GPIO pin : CS_I2C_SPI_Pin */
 167:Core/Src/main.c ****     GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 170              		.loc 1 167 5 view .LVU42
 171              		.loc 1 167 25 is_stmt 0 view .LVU43
 172 00b4 0825     		movs	r5, #8
 173 00b6 0795     		str	r5, [sp, #28]
 168:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 174              		.loc 1 168 5 is_stmt 1 view .LVU44
 175              		.loc 1 168 26 is_stmt 0 view .LVU45
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 7


 176 00b8 0126     		movs	r6, #1
 177 00ba 0896     		str	r6, [sp, #32]
 169:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 178              		.loc 1 169 5 is_stmt 1 view .LVU46
 179              		.loc 1 169 26 is_stmt 0 view .LVU47
 180 00bc 0994     		str	r4, [sp, #36]
 170:Core/Src/main.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 181              		.loc 1 170 5 is_stmt 1 view .LVU48
 182              		.loc 1 170 27 is_stmt 0 view .LVU49
 183 00be 0A94     		str	r4, [sp, #40]
 171:Core/Src/main.c ****     HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 184              		.loc 1 171 5 is_stmt 1 view .LVU50
 185 00c0 07A9     		add	r1, sp, #28
 186 00c2 4E48     		ldr	r0, .L3+4
 187 00c4 FFF7FEFF 		bl	HAL_GPIO_Init
 188              	.LVL3:
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****     /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
 174:Core/Src/main.c ****     GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 189              		.loc 1 174 5 view .LVU51
 190              		.loc 1 174 25 is_stmt 0 view .LVU52
 191 00c8 0796     		str	r6, [sp, #28]
 175:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 192              		.loc 1 175 5 is_stmt 1 view .LVU53
 193              		.loc 1 175 26 is_stmt 0 view .LVU54
 194 00ca 0896     		str	r6, [sp, #32]
 176:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 195              		.loc 1 176 5 is_stmt 1 view .LVU55
 196              		.loc 1 176 26 is_stmt 0 view .LVU56
 197 00cc 0994     		str	r4, [sp, #36]
 177:Core/Src/main.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 198              		.loc 1 177 5 is_stmt 1 view .LVU57
 199              		.loc 1 177 27 is_stmt 0 view .LVU58
 200 00ce 0A94     		str	r4, [sp, #40]
 178:Core/Src/main.c ****     HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 201              		.loc 1 178 5 is_stmt 1 view .LVU59
 202 00d0 07A9     		add	r1, sp, #28
 203 00d2 4046     		mov	r0, r8
 204 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 205              	.LVL4:
 179:Core/Src/main.c **** 
 180:Core/Src/main.c ****     /*Configure GPIO pin : PDM_OUT_Pin */
 181:Core/Src/main.c ****     GPIO_InitStruct.Pin = PDM_OUT_Pin;
 206              		.loc 1 181 5 view .LVU60
 207              		.loc 1 181 25 is_stmt 0 view .LVU61
 208 00d8 0795     		str	r5, [sp, #28]
 182:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 209              		.loc 1 182 5 is_stmt 1 view .LVU62
 210              		.loc 1 182 26 is_stmt 0 view .LVU63
 211 00da 0225     		movs	r5, #2
 212 00dc 0895     		str	r5, [sp, #32]
 183:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 213              		.loc 1 183 5 is_stmt 1 view .LVU64
 214              		.loc 1 183 26 is_stmt 0 view .LVU65
 215 00de 0994     		str	r4, [sp, #36]
 184:Core/Src/main.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 216              		.loc 1 184 5 is_stmt 1 view .LVU66
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 8


 217              		.loc 1 184 27 is_stmt 0 view .LVU67
 218 00e0 0A94     		str	r4, [sp, #40]
 185:Core/Src/main.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 219              		.loc 1 185 5 is_stmt 1 view .LVU68
 220              		.loc 1 185 31 is_stmt 0 view .LVU69
 221 00e2 4FF0050B 		mov	fp, #5
 222 00e6 CDF82CB0 		str	fp, [sp, #44]
 186:Core/Src/main.c ****     HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 223              		.loc 1 186 5 is_stmt 1 view .LVU70
 224 00ea 07A9     		add	r1, sp, #28
 225 00ec 4046     		mov	r0, r8
 226 00ee FFF7FEFF 		bl	HAL_GPIO_Init
 227              	.LVL5:
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****     /*Configure GPIO pin : B1_Pin */
 189:Core/Src/main.c ****     GPIO_InitStruct.Pin = B1_Pin;
 228              		.loc 1 189 5 view .LVU71
 229              		.loc 1 189 25 is_stmt 0 view .LVU72
 230 00f2 0796     		str	r6, [sp, #28]
 190:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 231              		.loc 1 190 5 is_stmt 1 view .LVU73
 232              		.loc 1 190 26 is_stmt 0 view .LVU74
 233 00f4 4FF49013 		mov	r3, #1179648
 234 00f8 0893     		str	r3, [sp, #32]
 191:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 235              		.loc 1 191 5 is_stmt 1 view .LVU75
 236              		.loc 1 191 26 is_stmt 0 view .LVU76
 237 00fa 0994     		str	r4, [sp, #36]
 192:Core/Src/main.c ****     HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 238              		.loc 1 192 5 is_stmt 1 view .LVU77
 239 00fc 404F     		ldr	r7, .L3+8
 240 00fe 07A9     		add	r1, sp, #28
 241 0100 3846     		mov	r0, r7
 242 0102 FFF7FEFF 		bl	HAL_GPIO_Init
 243              	.LVL6:
 193:Core/Src/main.c **** 
 194:Core/Src/main.c ****     /*Configure GPIO pin : I2S3_WS_Pin */
 195:Core/Src/main.c ****     GPIO_InitStruct.Pin = I2S3_WS_Pin;
 244              		.loc 1 195 5 view .LVU78
 245              		.loc 1 195 25 is_stmt 0 view .LVU79
 246 0106 1023     		movs	r3, #16
 247 0108 0793     		str	r3, [sp, #28]
 196:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 248              		.loc 1 196 5 is_stmt 1 view .LVU80
 249              		.loc 1 196 26 is_stmt 0 view .LVU81
 250 010a 0895     		str	r5, [sp, #32]
 197:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 251              		.loc 1 197 5 is_stmt 1 view .LVU82
 252              		.loc 1 197 26 is_stmt 0 view .LVU83
 253 010c 0994     		str	r4, [sp, #36]
 198:Core/Src/main.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 254              		.loc 1 198 5 is_stmt 1 view .LVU84
 255              		.loc 1 198 27 is_stmt 0 view .LVU85
 256 010e 0A94     		str	r4, [sp, #40]
 199:Core/Src/main.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 257              		.loc 1 199 5 is_stmt 1 view .LVU86
 258              		.loc 1 199 31 is_stmt 0 view .LVU87
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 9


 259 0110 0623     		movs	r3, #6
 260 0112 0B93     		str	r3, [sp, #44]
 200:Core/Src/main.c ****     HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 261              		.loc 1 200 5 is_stmt 1 view .LVU88
 262 0114 07A9     		add	r1, sp, #28
 263 0116 3846     		mov	r0, r7
 264 0118 FFF7FEFF 		bl	HAL_GPIO_Init
 265              	.LVL7:
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****     /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
 203:Core/Src/main.c ****     GPIO_InitStruct.Pin = SPI1_SCK_Pin | SPI1_MISO_Pin | SPI1_MOSI_Pin;
 266              		.loc 1 203 5 view .LVU89
 267              		.loc 1 203 25 is_stmt 0 view .LVU90
 268 011c E023     		movs	r3, #224
 269 011e 0793     		str	r3, [sp, #28]
 204:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 270              		.loc 1 204 5 is_stmt 1 view .LVU91
 271              		.loc 1 204 26 is_stmt 0 view .LVU92
 272 0120 0895     		str	r5, [sp, #32]
 205:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 273              		.loc 1 205 5 is_stmt 1 view .LVU93
 274              		.loc 1 205 26 is_stmt 0 view .LVU94
 275 0122 0994     		str	r4, [sp, #36]
 206:Core/Src/main.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 276              		.loc 1 206 5 is_stmt 1 view .LVU95
 277              		.loc 1 206 27 is_stmt 0 view .LVU96
 278 0124 0A94     		str	r4, [sp, #40]
 207:Core/Src/main.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 279              		.loc 1 207 5 is_stmt 1 view .LVU97
 280              		.loc 1 207 31 is_stmt 0 view .LVU98
 281 0126 CDF82CB0 		str	fp, [sp, #44]
 208:Core/Src/main.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 282              		.loc 1 208 5 is_stmt 1 view .LVU99
 283 012a 07A9     		add	r1, sp, #28
 284 012c 3846     		mov	r0, r7
 285 012e FFF7FEFF 		bl	HAL_GPIO_Init
 286              	.LVL8:
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****     /*Configure GPIO pin : BOOT1_Pin */
 211:Core/Src/main.c ****     GPIO_InitStruct.Pin = BOOT1_Pin;
 287              		.loc 1 211 5 view .LVU100
 288              		.loc 1 211 25 is_stmt 0 view .LVU101
 289 0132 0423     		movs	r3, #4
 290 0134 0793     		str	r3, [sp, #28]
 212:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 291              		.loc 1 212 5 is_stmt 1 view .LVU102
 292              		.loc 1 212 26 is_stmt 0 view .LVU103
 293 0136 0894     		str	r4, [sp, #32]
 213:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 294              		.loc 1 213 5 is_stmt 1 view .LVU104
 295              		.loc 1 213 26 is_stmt 0 view .LVU105
 296 0138 0994     		str	r4, [sp, #36]
 214:Core/Src/main.c ****     HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 297              		.loc 1 214 5 is_stmt 1 view .LVU106
 298 013a DFF8D090 		ldr	r9, .L3+20
 299 013e 07A9     		add	r1, sp, #28
 300 0140 4846     		mov	r0, r9
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 10


 301 0142 FFF7FEFF 		bl	HAL_GPIO_Init
 302              	.LVL9:
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****     /*Configure GPIO pin : CLK_IN_Pin */
 217:Core/Src/main.c ****     GPIO_InitStruct.Pin = CLK_IN_Pin;
 303              		.loc 1 217 5 view .LVU107
 304              		.loc 1 217 25 is_stmt 0 view .LVU108
 305 0146 4FF48063 		mov	r3, #1024
 306 014a 0793     		str	r3, [sp, #28]
 218:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 307              		.loc 1 218 5 is_stmt 1 view .LVU109
 308              		.loc 1 218 26 is_stmt 0 view .LVU110
 309 014c 0895     		str	r5, [sp, #32]
 219:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 310              		.loc 1 219 5 is_stmt 1 view .LVU111
 311              		.loc 1 219 26 is_stmt 0 view .LVU112
 312 014e 0994     		str	r4, [sp, #36]
 220:Core/Src/main.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 313              		.loc 1 220 5 is_stmt 1 view .LVU113
 314              		.loc 1 220 27 is_stmt 0 view .LVU114
 315 0150 0A94     		str	r4, [sp, #40]
 221:Core/Src/main.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 316              		.loc 1 221 5 is_stmt 1 view .LVU115
 317              		.loc 1 221 31 is_stmt 0 view .LVU116
 318 0152 CDF82CB0 		str	fp, [sp, #44]
 222:Core/Src/main.c ****     HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 319              		.loc 1 222 5 is_stmt 1 view .LVU117
 320 0156 07A9     		add	r1, sp, #28
 321 0158 4846     		mov	r0, r9
 322 015a FFF7FEFF 		bl	HAL_GPIO_Init
 323              	.LVL10:
 223:Core/Src/main.c **** 
 224:Core/Src/main.c ****     /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
 225:Core/Src/main.c ****                              Audio_RST_Pin */
 226:Core/Src/main.c ****     GPIO_InitStruct.Pin = LD4_Pin | LD3_Pin | LD5_Pin | LD6_Pin | Audio_RST_Pin;
 324              		.loc 1 226 5 view .LVU118
 325              		.loc 1 226 25 is_stmt 0 view .LVU119
 326 015e 4FF21003 		movw	r3, #61456
 327 0162 0793     		str	r3, [sp, #28]
 227:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 328              		.loc 1 227 5 is_stmt 1 view .LVU120
 329              		.loc 1 227 26 is_stmt 0 view .LVU121
 330 0164 0896     		str	r6, [sp, #32]
 228:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 331              		.loc 1 228 5 is_stmt 1 view .LVU122
 332              		.loc 1 228 26 is_stmt 0 view .LVU123
 333 0166 0994     		str	r4, [sp, #36]
 229:Core/Src/main.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 334              		.loc 1 229 5 is_stmt 1 view .LVU124
 335              		.loc 1 229 27 is_stmt 0 view .LVU125
 336 0168 0A94     		str	r4, [sp, #40]
 230:Core/Src/main.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 337              		.loc 1 230 5 is_stmt 1 view .LVU126
 338 016a 07A9     		add	r1, sp, #28
 339 016c 5046     		mov	r0, r10
 340 016e FFF7FEFF 		bl	HAL_GPIO_Init
 341              	.LVL11:
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 11


 231:Core/Src/main.c **** 
 232:Core/Src/main.c ****     /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
 233:Core/Src/main.c ****     GPIO_InitStruct.Pin = I2S3_MCK_Pin | I2S3_SCK_Pin | I2S3_SD_Pin;
 342              		.loc 1 233 5 view .LVU127
 343              		.loc 1 233 25 is_stmt 0 view .LVU128
 344 0172 4FF4A453 		mov	r3, #5248
 345 0176 0793     		str	r3, [sp, #28]
 234:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 346              		.loc 1 234 5 is_stmt 1 view .LVU129
 347              		.loc 1 234 26 is_stmt 0 view .LVU130
 348 0178 0895     		str	r5, [sp, #32]
 235:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 349              		.loc 1 235 5 is_stmt 1 view .LVU131
 350              		.loc 1 235 26 is_stmt 0 view .LVU132
 351 017a 0994     		str	r4, [sp, #36]
 236:Core/Src/main.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 352              		.loc 1 236 5 is_stmt 1 view .LVU133
 353              		.loc 1 236 27 is_stmt 0 view .LVU134
 354 017c 0A94     		str	r4, [sp, #40]
 237:Core/Src/main.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 355              		.loc 1 237 5 is_stmt 1 view .LVU135
 356              		.loc 1 237 31 is_stmt 0 view .LVU136
 357 017e 0623     		movs	r3, #6
 358 0180 0B93     		str	r3, [sp, #44]
 238:Core/Src/main.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 359              		.loc 1 238 5 is_stmt 1 view .LVU137
 360 0182 07A9     		add	r1, sp, #28
 361 0184 4046     		mov	r0, r8
 362 0186 FFF7FEFF 		bl	HAL_GPIO_Init
 363              	.LVL12:
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****     /*Configure GPIO pin : VBUS_FS_Pin */
 241:Core/Src/main.c ****     GPIO_InitStruct.Pin = VBUS_FS_Pin;
 364              		.loc 1 241 5 view .LVU138
 365              		.loc 1 241 25 is_stmt 0 view .LVU139
 366 018a 4FF40073 		mov	r3, #512
 367 018e 0793     		str	r3, [sp, #28]
 242:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 368              		.loc 1 242 5 is_stmt 1 view .LVU140
 369              		.loc 1 242 26 is_stmt 0 view .LVU141
 370 0190 0894     		str	r4, [sp, #32]
 243:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 371              		.loc 1 243 5 is_stmt 1 view .LVU142
 372              		.loc 1 243 26 is_stmt 0 view .LVU143
 373 0192 0994     		str	r4, [sp, #36]
 244:Core/Src/main.c ****     HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 374              		.loc 1 244 5 is_stmt 1 view .LVU144
 375 0194 07A9     		add	r1, sp, #28
 376 0196 3846     		mov	r0, r7
 377 0198 FFF7FEFF 		bl	HAL_GPIO_Init
 378              	.LVL13:
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****     /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
 247:Core/Src/main.c ****     GPIO_InitStruct.Pin = OTG_FS_ID_Pin | OTG_FS_DM_Pin | OTG_FS_DP_Pin;
 379              		.loc 1 247 5 view .LVU145
 380              		.loc 1 247 25 is_stmt 0 view .LVU146
 381 019c 4FF4E053 		mov	r3, #7168
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 12


 382 01a0 0793     		str	r3, [sp, #28]
 248:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 383              		.loc 1 248 5 is_stmt 1 view .LVU147
 384              		.loc 1 248 26 is_stmt 0 view .LVU148
 385 01a2 0895     		str	r5, [sp, #32]
 249:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 386              		.loc 1 249 5 is_stmt 1 view .LVU149
 387              		.loc 1 249 26 is_stmt 0 view .LVU150
 388 01a4 0994     		str	r4, [sp, #36]
 250:Core/Src/main.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 389              		.loc 1 250 5 is_stmt 1 view .LVU151
 390              		.loc 1 250 27 is_stmt 0 view .LVU152
 391 01a6 0A94     		str	r4, [sp, #40]
 251:Core/Src/main.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 392              		.loc 1 251 5 is_stmt 1 view .LVU153
 393              		.loc 1 251 31 is_stmt 0 view .LVU154
 394 01a8 0A23     		movs	r3, #10
 395 01aa 0B93     		str	r3, [sp, #44]
 252:Core/Src/main.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 396              		.loc 1 252 5 is_stmt 1 view .LVU155
 397 01ac 07A9     		add	r1, sp, #28
 398 01ae 3846     		mov	r0, r7
 399 01b0 FFF7FEFF 		bl	HAL_GPIO_Init
 400              	.LVL14:
 253:Core/Src/main.c **** 
 254:Core/Src/main.c ****     /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
 255:Core/Src/main.c ****     GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 401              		.loc 1 255 5 view .LVU156
 402              		.loc 1 255 25 is_stmt 0 view .LVU157
 403 01b4 2023     		movs	r3, #32
 404 01b6 0793     		str	r3, [sp, #28]
 256:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 405              		.loc 1 256 5 is_stmt 1 view .LVU158
 406              		.loc 1 256 26 is_stmt 0 view .LVU159
 407 01b8 0894     		str	r4, [sp, #32]
 257:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 408              		.loc 1 257 5 is_stmt 1 view .LVU160
 409              		.loc 1 257 26 is_stmt 0 view .LVU161
 410 01ba 0994     		str	r4, [sp, #36]
 258:Core/Src/main.c ****     HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 411              		.loc 1 258 5 is_stmt 1 view .LVU162
 412 01bc 07A9     		add	r1, sp, #28
 413 01be 5046     		mov	r0, r10
 414 01c0 FFF7FEFF 		bl	HAL_GPIO_Init
 415              	.LVL15:
 259:Core/Src/main.c **** 
 260:Core/Src/main.c ****     /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
 261:Core/Src/main.c ****     GPIO_InitStruct.Pin = Audio_SCL_Pin | Audio_SDA_Pin;
 416              		.loc 1 261 5 view .LVU163
 417              		.loc 1 261 25 is_stmt 0 view .LVU164
 418 01c4 4FF41073 		mov	r3, #576
 419 01c8 0793     		str	r3, [sp, #28]
 262:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 420              		.loc 1 262 5 is_stmt 1 view .LVU165
 421              		.loc 1 262 26 is_stmt 0 view .LVU166
 422 01ca 1223     		movs	r3, #18
 423 01cc 0893     		str	r3, [sp, #32]
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 13


 263:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 424              		.loc 1 263 5 is_stmt 1 view .LVU167
 425              		.loc 1 263 26 is_stmt 0 view .LVU168
 426 01ce 0996     		str	r6, [sp, #36]
 264:Core/Src/main.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 427              		.loc 1 264 5 is_stmt 1 view .LVU169
 428              		.loc 1 264 27 is_stmt 0 view .LVU170
 429 01d0 0A94     		str	r4, [sp, #40]
 265:Core/Src/main.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 430              		.loc 1 265 5 is_stmt 1 view .LVU171
 431              		.loc 1 265 31 is_stmt 0 view .LVU172
 432 01d2 0423     		movs	r3, #4
 433 01d4 0B93     		str	r3, [sp, #44]
 266:Core/Src/main.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 434              		.loc 1 266 5 is_stmt 1 view .LVU173
 435 01d6 07A9     		add	r1, sp, #28
 436 01d8 4846     		mov	r0, r9
 437 01da FFF7FEFF 		bl	HAL_GPIO_Init
 438              	.LVL16:
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****     /*Configure GPIO pin : MEMS_INT2_Pin */
 269:Core/Src/main.c ****     GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 439              		.loc 1 269 5 view .LVU174
 440              		.loc 1 269 25 is_stmt 0 view .LVU175
 441 01de 0795     		str	r5, [sp, #28]
 270:Core/Src/main.c ****     GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 442              		.loc 1 270 5 is_stmt 1 view .LVU176
 443              		.loc 1 270 26 is_stmt 0 view .LVU177
 444 01e0 4FF49013 		mov	r3, #1179648
 445 01e4 0893     		str	r3, [sp, #32]
 271:Core/Src/main.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 446              		.loc 1 271 5 is_stmt 1 view .LVU178
 447              		.loc 1 271 26 is_stmt 0 view .LVU179
 448 01e6 0994     		str	r4, [sp, #36]
 272:Core/Src/main.c ****     HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 449              		.loc 1 272 5 is_stmt 1 view .LVU180
 450 01e8 07A9     		add	r1, sp, #28
 451 01ea 0448     		ldr	r0, .L3+4
 452 01ec FFF7FEFF 		bl	HAL_GPIO_Init
 453              	.LVL17:
 273:Core/Src/main.c **** 
 274:Core/Src/main.c ****     /* USER CODE BEGIN MX_GPIO_Init_2 */
 275:Core/Src/main.c ****     /* USER CODE END MX_GPIO_Init_2 */
 276:Core/Src/main.c **** }
 454              		.loc 1 276 1 is_stmt 0 view .LVU181
 455 01f0 0DB0     		add	sp, sp, #52
 456              		.cfi_def_cfa_offset 36
 457              		@ sp needed
 458 01f2 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 459              	.L4:
 460 01f6 00BF     		.align	2
 461              	.L3:
 462 01f8 00380240 		.word	1073887232
 463 01fc 00100240 		.word	1073876992
 464 0200 00000240 		.word	1073872896
 465 0204 00080240 		.word	1073874944
 466 0208 000C0240 		.word	1073875968
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 14


 467 020c 00040240 		.word	1073873920
 468              		.cfi_endproc
 469              	.LFE136:
 471              		.section	.text.Error_Handler,"ax",%progbits
 472              		.align	1
 473              		.global	Error_Handler
 474              		.syntax unified
 475              		.thumb
 476              		.thumb_func
 478              	Error_Handler:
 479              	.LFB137:
 277:Core/Src/main.c **** 
 278:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 279:Core/Src/main.c **** 
 280:Core/Src/main.c **** /* USER CODE END 4 */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c **** /**
 283:Core/Src/main.c ****  * @brief  This function is executed in case of error occurrence.
 284:Core/Src/main.c ****  * @retval None
 285:Core/Src/main.c ****  */
 286:Core/Src/main.c **** void Error_Handler(void)
 287:Core/Src/main.c **** {
 480              		.loc 1 287 1 is_stmt 1 view -0
 481              		.cfi_startproc
 482              		@ Volatile: function does not return.
 483              		@ args = 0, pretend = 0, frame = 0
 484              		@ frame_needed = 0, uses_anonymous_args = 0
 485              		@ link register save eliminated.
 288:Core/Src/main.c ****     /* USER CODE BEGIN Error_Handler_Debug */
 289:Core/Src/main.c ****     /* User can add his own implementation to report the HAL error return state */
 290:Core/Src/main.c ****     __disable_irq();
 486              		.loc 1 290 5 view .LVU183
 487              	.LBB10:
 488              	.LBI10:
 489              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 15


  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 16


  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 17


 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 490              		.loc 2 140 27 view .LVU184
 491              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 492              		.loc 2 142 3 view .LVU185
 493              		.syntax unified
 494              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 495 0000 72B6     		cpsid i
 496              	@ 0 "" 2
 497              		.thumb
 498              		.syntax unified
 499              	.L6:
 500              	.LBE11:
 501              	.LBE10:
 291:Core/Src/main.c ****     while (1)
 502              		.loc 1 291 5 discriminator 1 view .LVU186
 292:Core/Src/main.c ****     {
 293:Core/Src/main.c ****     }
 503              		.loc 1 293 5 discriminator 1 view .LVU187
 291:Core/Src/main.c ****     while (1)
 504              		.loc 1 291 11 discriminator 1 view .LVU188
 505 0002 FEE7     		b	.L6
 506              		.cfi_endproc
 507              	.LFE137:
 509              		.section	.text.MX_TIM2_Init,"ax",%progbits
 510              		.align	1
 511              		.syntax unified
 512              		.thumb
 513              		.thumb_func
 515              	MX_TIM2_Init:
 516              	.LFB135:
 100:Core/Src/main.c **** 
 517              		.loc 1 100 1 view -0
 518              		.cfi_startproc
 519              		@ args = 0, pretend = 0, frame = 24
 520              		@ frame_needed = 0, uses_anonymous_args = 0
 521 0000 00B5     		push	{lr}
 522              		.cfi_def_cfa_offset 4
 523              		.cfi_offset 14, -4
 524 0002 87B0     		sub	sp, sp, #28
 525              		.cfi_def_cfa_offset 32
 106:Core/Src/main.c ****     TIM_MasterConfigTypeDef sMasterConfig = {0};
 526              		.loc 1 106 5 view .LVU190
 106:Core/Src/main.c ****     TIM_MasterConfigTypeDef sMasterConfig = {0};
 527              		.loc 1 106 28 is_stmt 0 view .LVU191
 528 0004 0023     		movs	r3, #0
 529 0006 0293     		str	r3, [sp, #8]
 530 0008 0393     		str	r3, [sp, #12]
 531 000a 0493     		str	r3, [sp, #16]
 532 000c 0593     		str	r3, [sp, #20]
 107:Core/Src/main.c **** 
 533              		.loc 1 107 5 is_stmt 1 view .LVU192
 107:Core/Src/main.c **** 
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 18


 534              		.loc 1 107 29 is_stmt 0 view .LVU193
 535 000e 0093     		str	r3, [sp]
 536 0010 0193     		str	r3, [sp, #4]
 112:Core/Src/main.c ****     htim2.Init.Prescaler = 0;
 537              		.loc 1 112 5 is_stmt 1 view .LVU194
 112:Core/Src/main.c ****     htim2.Init.Prescaler = 0;
 538              		.loc 1 112 20 is_stmt 0 view .LVU195
 539 0012 1448     		ldr	r0, .L15
 540 0014 4FF08042 		mov	r2, #1073741824
 541 0018 0260     		str	r2, [r0]
 113:Core/Src/main.c ****     htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 542              		.loc 1 113 5 is_stmt 1 view .LVU196
 113:Core/Src/main.c ****     htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 543              		.loc 1 113 26 is_stmt 0 view .LVU197
 544 001a 4360     		str	r3, [r0, #4]
 114:Core/Src/main.c ****     htim2.Init.Period = 4294967295;
 545              		.loc 1 114 5 is_stmt 1 view .LVU198
 114:Core/Src/main.c ****     htim2.Init.Period = 4294967295;
 546              		.loc 1 114 28 is_stmt 0 view .LVU199
 547 001c 8360     		str	r3, [r0, #8]
 115:Core/Src/main.c ****     htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 548              		.loc 1 115 5 is_stmt 1 view .LVU200
 115:Core/Src/main.c ****     htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 549              		.loc 1 115 23 is_stmt 0 view .LVU201
 550 001e 4FF0FF32 		mov	r2, #-1
 551 0022 C260     		str	r2, [r0, #12]
 116:Core/Src/main.c ****     htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 552              		.loc 1 116 5 is_stmt 1 view .LVU202
 116:Core/Src/main.c ****     htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 553              		.loc 1 116 30 is_stmt 0 view .LVU203
 554 0024 4FF40072 		mov	r2, #512
 555 0028 0261     		str	r2, [r0, #16]
 117:Core/Src/main.c ****     if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 556              		.loc 1 117 5 is_stmt 1 view .LVU204
 117:Core/Src/main.c ****     if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 557              		.loc 1 117 34 is_stmt 0 view .LVU205
 558 002a 8361     		str	r3, [r0, #24]
 118:Core/Src/main.c ****     {
 559              		.loc 1 118 5 is_stmt 1 view .LVU206
 118:Core/Src/main.c ****     {
 560              		.loc 1 118 9 is_stmt 0 view .LVU207
 561 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
 562              	.LVL18:
 118:Core/Src/main.c ****     {
 563              		.loc 1 118 8 view .LVU208
 564 0030 90B9     		cbnz	r0, .L12
 122:Core/Src/main.c ****     if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 565              		.loc 1 122 5 is_stmt 1 view .LVU209
 122:Core/Src/main.c ****     if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 566              		.loc 1 122 36 is_stmt 0 view .LVU210
 567 0032 4FF48053 		mov	r3, #4096
 568 0036 0293     		str	r3, [sp, #8]
 123:Core/Src/main.c ****     {
 569              		.loc 1 123 5 is_stmt 1 view .LVU211
 123:Core/Src/main.c ****     {
 570              		.loc 1 123 9 is_stmt 0 view .LVU212
 571 0038 02A9     		add	r1, sp, #8
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 19


 572 003a 0A48     		ldr	r0, .L15
 573 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 574              	.LVL19:
 123:Core/Src/main.c ****     {
 575              		.loc 1 123 8 view .LVU213
 576 0040 60B9     		cbnz	r0, .L13
 127:Core/Src/main.c ****     sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 577              		.loc 1 127 5 is_stmt 1 view .LVU214
 127:Core/Src/main.c ****     sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 578              		.loc 1 127 39 is_stmt 0 view .LVU215
 579 0042 0023     		movs	r3, #0
 580 0044 0093     		str	r3, [sp]
 128:Core/Src/main.c ****     if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 581              		.loc 1 128 5 is_stmt 1 view .LVU216
 128:Core/Src/main.c ****     if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 582              		.loc 1 128 35 is_stmt 0 view .LVU217
 583 0046 0193     		str	r3, [sp, #4]
 129:Core/Src/main.c ****     {
 584              		.loc 1 129 5 is_stmt 1 view .LVU218
 129:Core/Src/main.c ****     {
 585              		.loc 1 129 9 is_stmt 0 view .LVU219
 586 0048 6946     		mov	r1, sp
 587 004a 0648     		ldr	r0, .L15
 588 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 589              	.LVL20:
 129:Core/Src/main.c ****     {
 590              		.loc 1 129 8 view .LVU220
 591 0050 30B9     		cbnz	r0, .L14
 136:Core/Src/main.c **** 
 592              		.loc 1 136 1 view .LVU221
 593 0052 07B0     		add	sp, sp, #28
 594              		.cfi_remember_state
 595              		.cfi_def_cfa_offset 4
 596              		@ sp needed
 597 0054 5DF804FB 		ldr	pc, [sp], #4
 598              	.L12:
 599              		.cfi_restore_state
 120:Core/Src/main.c ****     }
 600              		.loc 1 120 9 is_stmt 1 view .LVU222
 601 0058 FFF7FEFF 		bl	Error_Handler
 602              	.LVL21:
 603              	.L13:
 125:Core/Src/main.c ****     }
 604              		.loc 1 125 9 view .LVU223
 605 005c FFF7FEFF 		bl	Error_Handler
 606              	.LVL22:
 607              	.L14:
 131:Core/Src/main.c ****     }
 608              		.loc 1 131 9 view .LVU224
 609 0060 FFF7FEFF 		bl	Error_Handler
 610              	.LVL23:
 611              	.L16:
 612              		.align	2
 613              	.L15:
 614 0064 00000000 		.word	.LANCHOR0
 615              		.cfi_endproc
 616              	.LFE135:
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 20


 618              		.section	.text.SystemClock_Config,"ax",%progbits
 619              		.align	1
 620              		.global	SystemClock_Config
 621              		.syntax unified
 622              		.thumb
 623              		.thumb_func
 625              	SystemClock_Config:
 626              	.LFB134:
  55:Core/Src/main.c ****     RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 627              		.loc 1 55 1 view -0
 628              		.cfi_startproc
 629              		@ args = 0, pretend = 0, frame = 80
 630              		@ frame_needed = 0, uses_anonymous_args = 0
 631 0000 00B5     		push	{lr}
 632              		.cfi_def_cfa_offset 4
 633              		.cfi_offset 14, -4
 634 0002 95B0     		sub	sp, sp, #84
 635              		.cfi_def_cfa_offset 88
  56:Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 636              		.loc 1 56 5 view .LVU226
  56:Core/Src/main.c ****     RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 637              		.loc 1 56 24 is_stmt 0 view .LVU227
 638 0004 3022     		movs	r2, #48
 639 0006 0021     		movs	r1, #0
 640 0008 08A8     		add	r0, sp, #32
 641 000a FFF7FEFF 		bl	memset
 642              	.LVL24:
  57:Core/Src/main.c **** 
 643              		.loc 1 57 5 is_stmt 1 view .LVU228
  57:Core/Src/main.c **** 
 644              		.loc 1 57 24 is_stmt 0 view .LVU229
 645 000e 0023     		movs	r3, #0
 646 0010 0393     		str	r3, [sp, #12]
 647 0012 0493     		str	r3, [sp, #16]
 648 0014 0593     		str	r3, [sp, #20]
 649 0016 0693     		str	r3, [sp, #24]
 650 0018 0793     		str	r3, [sp, #28]
  61:Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 651              		.loc 1 61 5 is_stmt 1 view .LVU230
 652              	.LBB12:
  61:Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 653              		.loc 1 61 5 view .LVU231
 654 001a 0193     		str	r3, [sp, #4]
  61:Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 655              		.loc 1 61 5 view .LVU232
 656 001c 214A     		ldr	r2, .L23
 657 001e 116C     		ldr	r1, [r2, #64]
 658 0020 41F08051 		orr	r1, r1, #268435456
 659 0024 1164     		str	r1, [r2, #64]
  61:Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 660              		.loc 1 61 5 view .LVU233
 661 0026 126C     		ldr	r2, [r2, #64]
 662 0028 02F08052 		and	r2, r2, #268435456
 663 002c 0192     		str	r2, [sp, #4]
  61:Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 664              		.loc 1 61 5 view .LVU234
 665 002e 019A     		ldr	r2, [sp, #4]
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 21


 666              	.LBE12:
  61:Core/Src/main.c ****     __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 667              		.loc 1 61 5 view .LVU235
  62:Core/Src/main.c **** 
 668              		.loc 1 62 5 view .LVU236
 669              	.LBB13:
  62:Core/Src/main.c **** 
 670              		.loc 1 62 5 view .LVU237
 671 0030 0293     		str	r3, [sp, #8]
  62:Core/Src/main.c **** 
 672              		.loc 1 62 5 view .LVU238
 673 0032 1D4B     		ldr	r3, .L23+4
 674 0034 1A68     		ldr	r2, [r3]
 675 0036 42F48042 		orr	r2, r2, #16384
 676 003a 1A60     		str	r2, [r3]
  62:Core/Src/main.c **** 
 677              		.loc 1 62 5 view .LVU239
 678 003c 1B68     		ldr	r3, [r3]
 679 003e 03F48043 		and	r3, r3, #16384
 680 0042 0293     		str	r3, [sp, #8]
  62:Core/Src/main.c **** 
 681              		.loc 1 62 5 view .LVU240
 682 0044 029B     		ldr	r3, [sp, #8]
 683              	.LBE13:
  62:Core/Src/main.c **** 
 684              		.loc 1 62 5 view .LVU241
  67:Core/Src/main.c ****     RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 685              		.loc 1 67 5 view .LVU242
  67:Core/Src/main.c ****     RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 686              		.loc 1 67 38 is_stmt 0 view .LVU243
 687 0046 0123     		movs	r3, #1
 688 0048 0893     		str	r3, [sp, #32]
  68:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 689              		.loc 1 68 5 is_stmt 1 view .LVU244
  68:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 690              		.loc 1 68 32 is_stmt 0 view .LVU245
 691 004a 4FF48033 		mov	r3, #65536
 692 004e 0993     		str	r3, [sp, #36]
  69:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 693              		.loc 1 69 5 is_stmt 1 view .LVU246
  69:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 694              		.loc 1 69 36 is_stmt 0 view .LVU247
 695 0050 0223     		movs	r3, #2
 696 0052 0E93     		str	r3, [sp, #56]
  70:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLM = 8;
 697              		.loc 1 70 5 is_stmt 1 view .LVU248
  70:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLM = 8;
 698              		.loc 1 70 37 is_stmt 0 view .LVU249
 699 0054 4FF48002 		mov	r2, #4194304
 700 0058 0F92     		str	r2, [sp, #60]
  71:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLN = 336;
 701              		.loc 1 71 5 is_stmt 1 view .LVU250
  71:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLN = 336;
 702              		.loc 1 71 32 is_stmt 0 view .LVU251
 703 005a 0822     		movs	r2, #8
 704 005c 1092     		str	r2, [sp, #64]
  72:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 22


 705              		.loc 1 72 5 is_stmt 1 view .LVU252
  72:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 706              		.loc 1 72 32 is_stmt 0 view .LVU253
 707 005e 4FF4A872 		mov	r2, #336
 708 0062 1192     		str	r2, [sp, #68]
  73:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLQ = 7;
 709              		.loc 1 73 5 is_stmt 1 view .LVU254
  73:Core/Src/main.c ****     RCC_OscInitStruct.PLL.PLLQ = 7;
 710              		.loc 1 73 32 is_stmt 0 view .LVU255
 711 0064 1293     		str	r3, [sp, #72]
  74:Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 712              		.loc 1 74 5 is_stmt 1 view .LVU256
  74:Core/Src/main.c ****     if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 713              		.loc 1 74 32 is_stmt 0 view .LVU257
 714 0066 0723     		movs	r3, #7
 715 0068 1393     		str	r3, [sp, #76]
  75:Core/Src/main.c ****     {
 716              		.loc 1 75 5 is_stmt 1 view .LVU258
  75:Core/Src/main.c ****     {
 717              		.loc 1 75 9 is_stmt 0 view .LVU259
 718 006a 08A8     		add	r0, sp, #32
 719 006c FFF7FEFF 		bl	HAL_RCC_OscConfig
 720              	.LVL25:
  75:Core/Src/main.c ****     {
 721              		.loc 1 75 8 view .LVU260
 722 0070 98B9     		cbnz	r0, .L21
  82:Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 723              		.loc 1 82 5 is_stmt 1 view .LVU261
  82:Core/Src/main.c ****     RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 724              		.loc 1 82 33 is_stmt 0 view .LVU262
 725 0072 0F23     		movs	r3, #15
 726 0074 0393     		str	r3, [sp, #12]
  83:Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 727              		.loc 1 83 5 is_stmt 1 view .LVU263
  83:Core/Src/main.c ****     RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 728              		.loc 1 83 36 is_stmt 0 view .LVU264
 729 0076 0223     		movs	r3, #2
 730 0078 0493     		str	r3, [sp, #16]
  84:Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 731              		.loc 1 84 5 is_stmt 1 view .LVU265
  84:Core/Src/main.c ****     RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 732              		.loc 1 84 37 is_stmt 0 view .LVU266
 733 007a 0023     		movs	r3, #0
 734 007c 0593     		str	r3, [sp, #20]
  85:Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 735              		.loc 1 85 5 is_stmt 1 view .LVU267
  85:Core/Src/main.c ****     RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 736              		.loc 1 85 38 is_stmt 0 view .LVU268
 737 007e 4FF4A053 		mov	r3, #5120
 738 0082 0693     		str	r3, [sp, #24]
  86:Core/Src/main.c **** 
 739              		.loc 1 86 5 is_stmt 1 view .LVU269
  86:Core/Src/main.c **** 
 740              		.loc 1 86 38 is_stmt 0 view .LVU270
 741 0084 4FF48053 		mov	r3, #4096
 742 0088 0793     		str	r3, [sp, #28]
  88:Core/Src/main.c ****     {
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 23


 743              		.loc 1 88 5 is_stmt 1 view .LVU271
  88:Core/Src/main.c ****     {
 744              		.loc 1 88 9 is_stmt 0 view .LVU272
 745 008a 0521     		movs	r1, #5
 746 008c 03A8     		add	r0, sp, #12
 747 008e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 748              	.LVL26:
  88:Core/Src/main.c ****     {
 749              		.loc 1 88 8 view .LVU273
 750 0092 20B9     		cbnz	r0, .L22
  92:Core/Src/main.c **** 
 751              		.loc 1 92 1 view .LVU274
 752 0094 15B0     		add	sp, sp, #84
 753              		.cfi_remember_state
 754              		.cfi_def_cfa_offset 4
 755              		@ sp needed
 756 0096 5DF804FB 		ldr	pc, [sp], #4
 757              	.L21:
 758              		.cfi_restore_state
  77:Core/Src/main.c ****     }
 759              		.loc 1 77 9 is_stmt 1 view .LVU275
 760 009a FFF7FEFF 		bl	Error_Handler
 761              	.LVL27:
 762              	.L22:
  90:Core/Src/main.c ****     }
 763              		.loc 1 90 9 view .LVU276
 764 009e FFF7FEFF 		bl	Error_Handler
 765              	.LVL28:
 766              	.L24:
 767 00a2 00BF     		.align	2
 768              	.L23:
 769 00a4 00380240 		.word	1073887232
 770 00a8 00700040 		.word	1073770496
 771              		.cfi_endproc
 772              	.LFE134:
 774              		.section	.text.main,"ax",%progbits
 775              		.align	1
 776              		.global	main
 777              		.syntax unified
 778              		.thumb
 779              		.thumb_func
 781              	main:
 782              	.LFB133:
  28:Core/Src/main.c **** 
 783              		.loc 1 28 1 view -0
 784              		.cfi_startproc
 785              		@ Volatile: function does not return.
 786              		@ args = 0, pretend = 0, frame = 0
 787              		@ frame_needed = 0, uses_anonymous_args = 0
 788 0000 08B5     		push	{r3, lr}
 789              		.cfi_def_cfa_offset 8
 790              		.cfi_offset 3, -8
 791              		.cfi_offset 14, -4
  31:Core/Src/main.c **** 
 792              		.loc 1 31 5 view .LVU278
 793 0002 FFF7FEFF 		bl	HAL_Init
 794              	.LVL29:
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 24


  34:Core/Src/main.c **** 
 795              		.loc 1 34 5 view .LVU279
 796 0006 FFF7FEFF 		bl	SystemClock_Config
 797              	.LVL30:
  37:Core/Src/main.c ****     MX_TIM2_Init();
 798              		.loc 1 37 5 view .LVU280
 799 000a FFF7FEFF 		bl	MX_GPIO_Init
 800              	.LVL31:
  38:Core/Src/main.c **** 
 801              		.loc 1 38 5 view .LVU281
 802 000e FFF7FEFF 		bl	MX_TIM2_Init
 803              	.LVL32:
 804              	.L26:
  40:Core/Src/main.c ****     {
 805              		.loc 1 40 5 view .LVU282
  42:Core/Src/main.c ****         {
 806              		.loc 1 42 9 view .LVU283
  42:Core/Src/main.c ****         {
 807              		.loc 1 42 13 is_stmt 0 view .LVU284
 808 0012 0121     		movs	r1, #1
 809 0014 0548     		ldr	r0, .L29
 810 0016 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 811              	.LVL33:
  42:Core/Src/main.c ****         {
 812              		.loc 1 42 12 view .LVU285
 813 001a 0128     		cmp	r0, #1
 814 001c F9D1     		bne	.L26
  44:Core/Src/main.c ****         }
 815              		.loc 1 44 13 is_stmt 1 view .LVU286
 816 001e 4FF47041 		mov	r1, #61440
 817 0022 0348     		ldr	r0, .L29+4
 818 0024 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 819              	.LVL34:
 820 0028 F3E7     		b	.L26
 821              	.L30:
 822 002a 00BF     		.align	2
 823              	.L29:
 824 002c 00000240 		.word	1073872896
 825 0030 000C0240 		.word	1073875968
 826              		.cfi_endproc
 827              	.LFE133:
 829              		.global	htim2
 830              		.section	.bss.htim2,"aw",%nobits
 831              		.align	2
 832              		.set	.LANCHOR0,. + 0
 835              	htim2:
 836 0000 00000000 		.space	72
 836      00000000 
 836      00000000 
 836      00000000 
 836      00000000 
 837              		.text
 838              	.Letext0:
 839              		.file 3 "/Users/johannes/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/
 840              		.file 4 "/Users/johannes/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/
 841              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 842              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 25


 843              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 844              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 845              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 846              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 847              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 848              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 849              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 850              		.file 14 "<built-in>"
ARM GAS  /var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s 			page 26


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s:20     .text.MX_GPIO_Init:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s:462    .text.MX_GPIO_Init:00000000000001f8 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s:472    .text.Error_Handler:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s:478    .text.Error_Handler:0000000000000000 Error_Handler
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s:510    .text.MX_TIM2_Init:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s:515    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s:614    .text.MX_TIM2_Init:0000000000000064 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s:619    .text.SystemClock_Config:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s:625    .text.SystemClock_Config:0000000000000000 SystemClock_Config
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s:769    .text.SystemClock_Config:00000000000000a4 $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s:775    .text.main:0000000000000000 $t
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s:781    .text.main:0000000000000000 main
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s:824    .text.main:000000000000002c $d
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s:835    .bss.htim2:0000000000000000 htim2
/var/folders/0z/tsy30v1j4xl4_7kw94k978ww0000gn/T//cc02JWBP.s:831    .bss.htim2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_ReadPin
HAL_GPIO_TogglePin
