

================================================================
== Vitis HLS Report for 'fully_connected_6_Pipeline_VITIS_LOOP_58_2'
================================================================
* Date:           Tue Nov 26 16:15:56 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      375|      375|  3.750 us|  3.750 us|  375|  375|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_2  |      373|      373|        17|          3|          1|   120|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     176|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     146|    -|
|Register         |        -|     -|     453|     128|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     453|     450|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_175_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln59_2_fu_191_p2       |         +|   0|  0|  63|          63|          63|
    |add_ln59_fu_185_p2         |         +|   0|  0|  63|          63|          63|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io         |       and|   0|  0|   2|           1|           1|
    |icmp_ln58_fu_169_p2        |      icmp|   0|  0|  14|           7|           5|
    |ifzero_fu_207_p2           |      icmp|   0|  0|  14|           7|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 176|         151|         142|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  20|          4|    1|          4|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_3              |   9|          2|    7|         14|
    |ap_sig_allocacmp_sum_02_load      |   9|          2|   32|         64|
    |gmem_blk_n_AR                     |   9|          2|    1|          2|
    |gmem_blk_n_R                      |   9|          2|    1|          2|
    |j_fu_68                           |   9|          2|    7|         14|
    |sum_02_fu_64                      |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 146|         32|   89|        180|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |gmem_addr_read_reg_278            |  32|   0|   32|          0|
    |gmem_addr_reg_263                 |  64|   0|   64|          0|
    |icmp_ln58_reg_259                 |   1|   0|    1|          0|
    |ifzero_reg_269                    |   1|   0|    1|          0|
    |j_3_reg_249                       |   7|   0|    7|          0|
    |j_fu_68                           |   7|   0|    7|          0|
    |mul9_reg_293                      |  32|   0|   32|          0|
    |output_addr_reg_254               |   7|   0|    7|          0|
    |sum_02_fu_64                      |  32|   0|   32|          0|
    |icmp_ln58_reg_259                 |  64|  32|    1|          0|
    |ifzero_reg_269                    |  64|  32|    1|          0|
    |j_3_reg_249                       |  64|  32|    7|          0|
    |output_addr_reg_254               |  64|  32|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 453| 128|  213|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fully_connected.6_Pipeline_VITIS_LOOP_58_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fully_connected.6_Pipeline_VITIS_LOOP_58_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fully_connected.6_Pipeline_VITIS_LOOP_58_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fully_connected.6_Pipeline_VITIS_LOOP_58_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fully_connected.6_Pipeline_VITIS_LOOP_58_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fully_connected.6_Pipeline_VITIS_LOOP_58_2|  return value|
|grp_fu_253_p_din0    |  out|   32|  ap_ctrl_hs|  fully_connected.6_Pipeline_VITIS_LOOP_58_2|  return value|
|grp_fu_253_p_din1    |  out|   32|  ap_ctrl_hs|  fully_connected.6_Pipeline_VITIS_LOOP_58_2|  return value|
|grp_fu_253_p_opcode  |  out|    1|  ap_ctrl_hs|  fully_connected.6_Pipeline_VITIS_LOOP_58_2|  return value|
|grp_fu_253_p_dout0   |   in|   32|  ap_ctrl_hs|  fully_connected.6_Pipeline_VITIS_LOOP_58_2|  return value|
|grp_fu_253_p_ce      |  out|    1|  ap_ctrl_hs|  fully_connected.6_Pipeline_VITIS_LOOP_58_2|  return value|
|grp_fu_257_p_din0    |  out|   32|  ap_ctrl_hs|  fully_connected.6_Pipeline_VITIS_LOOP_58_2|  return value|
|grp_fu_257_p_din1    |  out|   32|  ap_ctrl_hs|  fully_connected.6_Pipeline_VITIS_LOOP_58_2|  return value|
|grp_fu_257_p_dout0   |   in|   32|  ap_ctrl_hs|  fully_connected.6_Pipeline_VITIS_LOOP_58_2|  return value|
|grp_fu_257_p_ce      |  out|    1|  ap_ctrl_hs|  fully_connected.6_Pipeline_VITIS_LOOP_58_2|  return value|
|sum                  |   in|   32|     ap_none|                                         sum|        scalar|
|output_r_address0    |  out|    7|   ap_memory|                                    output_r|         array|
|output_r_ce0         |  out|    1|   ap_memory|                                    output_r|         array|
|output_r_we0         |  out|    1|   ap_memory|                                    output_r|         array|
|output_r_d0          |  out|   32|   ap_memory|                                    output_r|         array|
|zext_ln56            |   in|    7|     ap_none|                                   zext_ln56|        scalar|
|input_r_address0     |  out|    7|   ap_memory|                                     input_r|         array|
|input_r_ce0          |  out|    1|   ap_memory|                                     input_r|         array|
|input_r_q0           |   in|   32|   ap_memory|                                     input_r|         array|
|sext_ln56            |   in|   62|     ap_none|                                   sext_ln56|        scalar|
|sext_ln57            |   in|   15|     ap_none|                                   sext_ln57|        scalar|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                        gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                        gmem|       pointer|
+---------------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 3, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.41>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sum_02 = alloca i32 1"   --->   Operation 20 'alloca' 'sum_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 21 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln57_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %sext_ln57"   --->   Operation 22 'read' 'sext_ln57_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln56_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln56"   --->   Operation 23 'read' 'sext_ln56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln56_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %zext_ln56"   --->   Operation 24 'read' 'zext_ln56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sum_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum"   --->   Operation 25 'read' 'sum_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln57_cast = sext i15 %sext_ln57_read"   --->   Operation 26 'sext' 'sext_ln57_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln56_cast = sext i62 %sext_ln56_read"   --->   Operation 27 'sext' 'sext_ln56_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln56_cast = zext i7 %zext_ln56_read"   --->   Operation 28 'zext' 'zext_ln56_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_21, i32 0, i32 0, void @empty_22, void @empty_24, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.40ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 31 [1/1] (0.40ns)   --->   "%store_ln0 = store i32 %sum_read, i32 %sum_02"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%j_3 = load i7 %j" [lenet_proj/lenet_support_1.cpp:58]   --->   Operation 33 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln56_cast" [lenet_proj/lenet_support_1.cpp:61]   --->   Operation 34 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.70ns)   --->   "%icmp_ln58 = icmp_eq  i7 %j_3, i7 120" [lenet_proj/lenet_support_1.cpp:58]   --->   Operation 36 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120"   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln58 = add i7 %j_3, i7 1" [lenet_proj/lenet_support_1.cpp:58]   --->   Operation 38 'add' 'add_ln58' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %for.inc.split, void %for.inc13.exitStub" [lenet_proj/lenet_support_1.cpp:58]   --->   Operation 39 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%j_cast = zext i7 %j_3" [lenet_proj/lenet_support_1.cpp:58]   --->   Operation 40 'zext' 'j_cast' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln59 = add i63 %j_cast, i63 %sext_ln56_cast" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 41 'add' 'add_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln59_2 = add i63 %add_ln59, i63 %sext_ln57_cast" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 42 'add' 'add_ln59_2' <Predicate = (!icmp_ln58)> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i63 %add_ln59_2" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 43 'sext' 'sext_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln59" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 44 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.70ns)   --->   "%ifzero = icmp_eq  i7 %add_ln58, i7 120" [lenet_proj/lenet_support_1.cpp:58]   --->   Operation 45 'icmp' 'ifzero' <Predicate = (!icmp_ln58)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %ifzero, void %ifFalse, void %ifTrue" [lenet_proj/lenet_support_1.cpp:58]   --->   Operation 46 'br' 'br_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.40ns)   --->   "%store_ln58 = store i7 %add_ln58, i7 %j" [lenet_proj/lenet_support_1.cpp:58]   --->   Operation 47 'store' 'store_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 48 [8/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 48 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 49 [7/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 49 'readreq' 'gmem_load_2_req' <Predicate = (!icmp_ln58)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 50 [6/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 50 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 51 [5/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 51 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 52 [4/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 52 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 53 [3/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 53 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 54 [2/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 54 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 55 [1/8] (7.30ns)   --->   "%gmem_load_2_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 55 'readreq' 'gmem_load_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%j_cast4 = zext i7 %j_3" [lenet_proj/lenet_support_1.cpp:58]   --->   Operation 56 'zext' 'j_cast4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %j_cast4" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 57 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [2/2] (1.09ns)   --->   "%input_load = load i7 %input_addr" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 58 'load' 'input_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_10 : Operation 59 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 59 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.18>
ST_11 : Operation 60 [1/2] (1.09ns)   --->   "%input_load = load i7 %input_addr" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 60 'load' 'input_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %gmem_addr_read" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 61 'bitcast' 'bitcast_ln59' <Predicate = true> <Delay = 0.00>
ST_11 : [1/1] (0.79ns)   --->   Input mux for Operation 62 '%mul9 = fmul i32 %input_load, i32 %bitcast_ln59'
ST_11 : Operation 62 [3/3] (5.28ns)   --->   "%mul9 = fmul i32 %input_load, i32 %bitcast_ln59" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 62 'fmul' 'mul9' <Predicate = true> <Delay = 5.28> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.08>
ST_12 : Operation 63 [2/3] (6.08ns)   --->   "%mul9 = fmul i32 %input_load, i32 %bitcast_ln59" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 63 'fmul' 'mul9' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.08>
ST_13 : Operation 64 [1/3] (6.08ns)   --->   "%mul9 = fmul i32 %input_load, i32 %bitcast_ln59" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 64 'fmul' 'mul9' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.71>
ST_14 : Operation 65 [1/1] (0.00ns)   --->   "%sum_02_load = load i32 %sum_02" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 65 'load' 'sum_02_load' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 66 '%sum_3 = fadd i32 %sum_02_load, i32 %mul9'
ST_14 : Operation 66 [4/4] (4.91ns)   --->   "%sum_3 = fadd i32 %sum_02_load, i32 %mul9" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 66 'fadd' 'sum_3' <Predicate = true> <Delay = 4.91> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 5.71>
ST_15 : Operation 67 [3/4] (5.71ns)   --->   "%sum_3 = fadd i32 %sum_02_load, i32 %mul9" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 67 'fadd' 'sum_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.71>
ST_16 : Operation 68 [2/4] (5.71ns)   --->   "%sum_3 = fadd i32 %sum_02_load, i32 %mul9" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 68 'fadd' 'sum_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.81>
ST_17 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [lenet_proj/lenet_support_1.cpp:58]   --->   Operation 69 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 70 [1/4] (5.71ns)   --->   "%sum_3 = fadd i32 %sum_02_load, i32 %mul9" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 70 'fadd' 'sum_3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 71 [1/1] (1.09ns)   --->   "%store_ln61 = store i32 %sum_3, i7 %output_addr" [lenet_proj/lenet_support_1.cpp:61]   --->   Operation 71 'store' 'store_ln61' <Predicate = (ifzero)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 84> <RAM>
ST_17 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 72 'br' 'br_ln0' <Predicate = (ifzero)> <Delay = 0.00>
ST_17 : Operation 73 [1/1] (0.40ns)   --->   "%store_ln59 = store i32 %sum_3, i32 %sum_02" [lenet_proj/lenet_support_1.cpp:59]   --->   Operation 73 'store' 'store_ln59' <Predicate = true> <Delay = 0.40>
ST_17 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 74 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sum]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ zext_ln56]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sext_ln56]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln57]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum_02                (alloca           ) [ 011111111111111111]
j                     (alloca           ) [ 010000000000000000]
sext_ln57_read        (read             ) [ 000000000000000000]
sext_ln56_read        (read             ) [ 000000000000000000]
zext_ln56_read        (read             ) [ 000000000000000000]
sum_read              (read             ) [ 000000000000000000]
sext_ln57_cast        (sext             ) [ 000000000000000000]
sext_ln56_cast        (sext             ) [ 000000000000000000]
zext_ln56_cast        (zext             ) [ 000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000]
store_ln0             (store            ) [ 000000000000000000]
store_ln0             (store            ) [ 000000000000000000]
br_ln0                (br               ) [ 000000000000000000]
j_3                   (load             ) [ 011111111110000000]
output_addr           (getelementptr    ) [ 011111111111111111]
specpipeline_ln0      (specpipeline     ) [ 000000000000000000]
icmp_ln58             (icmp             ) [ 011111111111111000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000]
add_ln58              (add              ) [ 000000000000000000]
br_ln58               (br               ) [ 000000000000000000]
j_cast                (zext             ) [ 000000000000000000]
add_ln59              (add              ) [ 000000000000000000]
add_ln59_2            (add              ) [ 000000000000000000]
sext_ln59             (sext             ) [ 000000000000000000]
gmem_addr             (getelementptr    ) [ 011111111110000000]
ifzero                (icmp             ) [ 011111111111111111]
br_ln58               (br               ) [ 000000000000000000]
store_ln58            (store            ) [ 000000000000000000]
gmem_load_2_req       (readreq          ) [ 000000000000000000]
j_cast4               (zext             ) [ 000000000000000000]
input_addr            (getelementptr    ) [ 001000000001000000]
gmem_addr_read        (read             ) [ 001000000001000000]
input_load            (load             ) [ 010100000000110000]
bitcast_ln59          (bitcast          ) [ 010100000000110000]
mul9                  (fmul             ) [ 011100000000001111]
sum_02_load           (load             ) [ 011100000000000111]
specloopname_ln58     (specloopname     ) [ 000000000000000000]
sum_3                 (fadd             ) [ 000000000000000000]
store_ln61            (store            ) [ 000000000000000000]
br_ln0                (br               ) [ 000000000000000000]
store_ln59            (store            ) [ 000000000000000000]
br_ln0                (br               ) [ 000000000000000000]
ret_ln0               (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sum">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln56">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln56">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln56"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sext_ln57">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln57"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="gmem">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="sum_02_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_02/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="j_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sext_ln57_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="15" slack="0"/>
<pin id="74" dir="0" index="1" bw="15" slack="0"/>
<pin id="75" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln57_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sext_ln56_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="62" slack="0"/>
<pin id="80" dir="0" index="1" bw="62" slack="0"/>
<pin id="81" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln56_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="zext_ln56_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="7" slack="0"/>
<pin id="86" dir="0" index="1" bw="7" slack="0"/>
<pin id="87" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln56_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sum_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_readreq_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="1"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_2_req/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="gmem_addr_read_read_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="9"/>
<pin id="106" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/10 "/>
</bind>
</comp>

<comp id="108" class="1004" name="output_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="7" slack="0"/>
<pin id="112" dir="1" index="3" bw="7" slack="16"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="input_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="7" slack="0"/>
<pin id="119" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/10 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="7" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/10 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln61_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="16"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/17 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="1"/>
<pin id="136" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3/14 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul9/11 "/>
</bind>
</comp>

<comp id="143" class="1004" name="sext_ln57_cast_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="15" slack="0"/>
<pin id="145" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57_cast/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="sext_ln56_cast_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="62" slack="0"/>
<pin id="149" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln56_cast/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="zext_ln56_cast_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_cast/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln0_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="7" slack="0"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln0_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="j_3_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln58_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="0" index="1" bw="7" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="add_ln58_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="j_cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln59_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="0"/>
<pin id="187" dir="0" index="1" bw="62" slack="0"/>
<pin id="188" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln59_2_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="63" slack="0"/>
<pin id="193" dir="0" index="1" bw="15" slack="0"/>
<pin id="194" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59_2/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sext_ln59_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="63" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln59/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="gmem_addr_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="64" slack="0"/>
<pin id="204" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="ifzero_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="0" index="1" bw="7" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln58_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="0" index="1" bw="7" slack="0"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln58/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="j_cast4_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="9"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast4/10 "/>
</bind>
</comp>

<comp id="222" class="1004" name="bitcast_ln59_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="1"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln59/11 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sum_02_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="13"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_02_load/14 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln59_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="16"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/17 "/>
</bind>
</comp>

<comp id="235" class="1005" name="sum_02_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum_02 "/>
</bind>
</comp>

<comp id="242" class="1005" name="j_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="249" class="1005" name="j_3_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="9"/>
<pin id="251" dir="1" index="1" bw="7" slack="9"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="254" class="1005" name="output_addr_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="16"/>
<pin id="256" dir="1" index="1" bw="7" slack="16"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="259" class="1005" name="icmp_ln58_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln58 "/>
</bind>
</comp>

<comp id="263" class="1005" name="gmem_addr_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="269" class="1005" name="ifzero_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="16"/>
<pin id="271" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="273" class="1005" name="input_addr_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="7" slack="1"/>
<pin id="275" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="278" class="1005" name="gmem_addr_read_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="283" class="1005" name="input_load_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="288" class="1005" name="bitcast_ln59_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln59 "/>
</bind>
</comp>

<comp id="293" class="1005" name="mul9_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul9 "/>
</bind>
</comp>

<comp id="298" class="1005" name="sum_02_load_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_02_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="56" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="107"><net_src comp="58" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="42" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="42" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="137"><net_src comp="133" pin="2"/><net_sink comp="128" pin=1"/></net>

<net id="142"><net_src comp="122" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="72" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="78" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="84" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="165"><net_src comp="90" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="173"><net_src comp="166" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="48" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="166" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="54" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="184"><net_src comp="166" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="147" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="143" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="175" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="48" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="175" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="218" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="225"><net_src comp="222" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="229"><net_src comp="226" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="234"><net_src comp="133" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="64" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="245"><net_src comp="68" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="252"><net_src comp="166" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="257"><net_src comp="108" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="262"><net_src comp="169" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="201" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="272"><net_src comp="207" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="115" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="281"><net_src comp="103" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="286"><net_src comp="122" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="291"><net_src comp="222" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="296"><net_src comp="138" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="301"><net_src comp="226" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="133" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {17 }
	Port: input_r | {}
	Port: gmem | {}
 - Input state : 
	Port: fully_connected.6_Pipeline_VITIS_LOOP_58_2 : sum | {1 }
	Port: fully_connected.6_Pipeline_VITIS_LOOP_58_2 : output_r | {}
	Port: fully_connected.6_Pipeline_VITIS_LOOP_58_2 : zext_ln56 | {1 }
	Port: fully_connected.6_Pipeline_VITIS_LOOP_58_2 : input_r | {10 11 }
	Port: fully_connected.6_Pipeline_VITIS_LOOP_58_2 : sext_ln56 | {1 }
	Port: fully_connected.6_Pipeline_VITIS_LOOP_58_2 : sext_ln57 | {1 }
	Port: fully_connected.6_Pipeline_VITIS_LOOP_58_2 : gmem | {2 3 4 5 6 7 8 9 10 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_3 : 1
		output_addr : 1
		icmp_ln58 : 2
		add_ln58 : 2
		br_ln58 : 3
		j_cast : 2
		add_ln59 : 3
		add_ln59_2 : 4
		sext_ln59 : 5
		gmem_addr : 6
		ifzero : 3
		br_ln58 : 4
		store_ln58 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		input_addr : 1
		input_load : 2
	State 11
		mul9 : 1
	State 12
	State 13
	State 14
		sum_3 : 1
	State 15
	State 16
	State 17
		store_ln61 : 1
		store_ln59 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |         grp_fu_133         |    2    |   227   |   218   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |         grp_fu_138         |    3    |   128   |   137   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln58_fu_175      |    0    |    0    |    14   |
|    add   |       add_ln59_fu_185      |    0    |    0    |    62   |
|          |      add_ln59_2_fu_191     |    0    |    0    |    63   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln58_fu_169      |    0    |    0    |    14   |
|          |        ifzero_fu_207       |    0    |    0    |    14   |
|----------|----------------------------|---------|---------|---------|
|          |  sext_ln57_read_read_fu_72 |    0    |    0    |    0    |
|          |  sext_ln56_read_read_fu_78 |    0    |    0    |    0    |
|   read   |  zext_ln56_read_read_fu_84 |    0    |    0    |    0    |
|          |     sum_read_read_fu_90    |    0    |    0    |    0    |
|          | gmem_addr_read_read_fu_103 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_96     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    sext_ln57_cast_fu_143   |    0    |    0    |    0    |
|   sext   |    sext_ln56_cast_fu_147   |    0    |    0    |    0    |
|          |      sext_ln59_fu_197      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    zext_ln56_cast_fu_151   |    0    |    0    |    0    |
|   zext   |        j_cast_fu_181       |    0    |    0    |    0    |
|          |       j_cast4_fu_218       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |   355   |   522   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| bitcast_ln59_reg_288 |   32   |
|gmem_addr_read_reg_278|   32   |
|   gmem_addr_reg_263  |   32   |
|   icmp_ln58_reg_259  |    1   |
|    ifzero_reg_269    |    1   |
|  input_addr_reg_273  |    7   |
|  input_load_reg_283  |   32   |
|      j_3_reg_249     |    7   |
|       j_reg_242      |    7   |
|     mul9_reg_293     |   32   |
|  output_addr_reg_254 |    7   |
|  sum_02_load_reg_298 |   32   |
|    sum_02_reg_235    |   32   |
+----------------------+--------+
|         Total        |   254  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_122 |  p0  |   2  |   7  |   14   ||    9    |
|     grp_fu_133    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_138    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_138    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   206  ||  1.608  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   522  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   254  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   609  |   558  |
+-----------+--------+--------+--------+--------+
