Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : { "/home/a-l-r/co/src/src/include" }

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xc6slx100-2-fgg676

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/a-l-r/co/src/src/datapath/pff.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/pff.h" included at line 1.
Parsing module <pff>.
Analyzing Verilog file "/home/a-l-r/co/src/src/control/pipelined3-hazard.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/instr-id.h" included at line 1.
Parsing verilog file "/home/a-l-r/co/src/src/include/pipelined3.h" included at line 2.
Parsing module <hazard>.
Analyzing Verilog file "/home/a-l-r/co/src/src/control/pipelined3-handler.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/pipelined3.h" included at line 1.
Parsing verilog file "/home/a-l-r/co/src/src/include/instr-id.h" included at line 2.
Parsing verilog file "/home/a-l-r/co/src/src/include/npc.h" included at line 4.
Parsing module <handler>.
Analyzing Verilog file "/home/a-l-r/co/src/src/control/pipelined3-forward.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/instr-id.h" included at line 1.
Parsing verilog file "/home/a-l-r/co/src/src/include/pipelined3.h" included at line 2.
Parsing module <forward>.
Analyzing Verilog file "/home/a-l-r/co/src/project/ipcore_dir/im_ipcore.v" into library work
Parsing module <im_ipcore>.
Analyzing Verilog file "/home/a-l-r/co/src/project/ipcore_dir/dm_ipcore.v" into library work
Parsing module <dm_ipcore>.
Analyzing Verilog file "/home/a-l-r/co/src/src/devices/nixie-decoder.v" into library work
Parsing module <nixie_decoder>.
Analyzing Verilog file "/home/a-l-r/co/src/src/datapath/rf.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/rf.h" included at line 1.
Parsing module <rf>.
Analyzing Verilog file "/home/a-l-r/co/src/src/datapath/pc.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/pc.h" included at line 1.
Parsing verilog file "/home/a-l-r/co/src/src/include/im.h" included at line 3.
Parsing module <pc>.
Analyzing Verilog file "/home/a-l-r/co/src/src/datapath/npc.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/npc.h" included at line 1.
Parsing verilog file "/home/a-l-r/co/src/src/include/alu.h" included at line 3.
Parsing verilog file "/home/a-l-r/co/src/src/include/cmp.h" included at line 4.
Parsing verilog file "/home/a-l-r/co/src/src/include/alu.h" included at line 4.
Parsing verilog file "/home/a-l-r/co/src/src/include/im.h" included at line 5.
Parsing module <npc>.
Analyzing Verilog file "/home/a-l-r/co/src/src/datapath/im.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/im.h" included at line 1.
Parsing verilog file "/home/a-l-r/co/src/src/include/npc.h" included at line 2.
Parsing module <im>.
Analyzing Verilog file "/home/a-l-r/co/src/src/datapath/ext.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/ext.h" included at line 1.
Parsing module <ext>.
Analyzing Verilog file "/home/a-l-r/co/src/src/datapath/dm.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/dm.h" included at line 1.
Parsing module <dm>.
Analyzing Verilog file "/home/a-l-r/co/src/src/datapath/cp0.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/cp0.h" included at line 1.
Parsing module <cp0>.
Analyzing Verilog file "/home/a-l-r/co/src/src/datapath/cmp.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/alu.h" included at line 1.
Parsing verilog file "/home/a-l-r/co/src/src/include/cmp.h" included at line 2.
Parsing module <cmp>.
Analyzing Verilog file "/home/a-l-r/co/src/src/datapath/alu.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/alu.h" included at line 1.
Parsing module <alu>.
Analyzing Verilog file "/home/a-l-r/co/src/src/control/pipelined3-function.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/instr-id.h" included at line 1.
Parsing verilog file "/home/a-l-r/co/src/src/include/pipelined3.h" included at line 2.
Parsing verilog file "/home/a-l-r/co/src/src/include/alu.h" included at line 4.
Parsing verilog file "/home/a-l-r/co/src/src/include/ac.h" included at line 5.
Parsing verilog file "/home/a-l-r/co/src/src/include/ext.h" included at line 6.
Parsing verilog file "/home/a-l-r/co/src/src/include/cp0.h" included at line 7.
Parsing verilog file "/home/a-l-r/co/src/src/include/npc.h" included at line 8.
Parsing verilog file "/home/a-l-r/co/src/src/include/md.h" included at line 9.
Parsing verilog file "/home/a-l-r/co/src/src/include/dm.h" included at line 10.
Parsing module <kind>.
Parsing module <control>.
Analyzing Verilog file "/home/a-l-r/co/src/src/devices/timer.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/timer.h" included at line 1.
Parsing module <timer>.
Analyzing Verilog file "/home/a-l-r/co/src/src/devices/switches.v" into library work
Parsing module <switches>.
Analyzing Verilog file "/home/a-l-r/co/src/src/devices/nixie.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/nixie.h" included at line 1.
Parsing module <nixie>.
Analyzing Verilog file "/home/a-l-r/co/src/src/devices/led.v" into library work
Parsing module <led>.
Analyzing Verilog file "/home/a-l-r/co/src/src/devices/buttons.v" into library work
Parsing module <buttons>.
Analyzing Verilog file "/home/a-l-r/co/src/src/cpu/pipelined3-cpu.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/pipelined3.h" included at line 1.
Parsing module <cpu>.
Analyzing Verilog file "/home/a-l-r/co/src/src/bridge/bridge.v" into library work
Parsing verilog file "/home/a-l-r/co/src/src/include/bridge.h" included at line 1.
Parsing verilog file "/home/a-l-r/co/src/src/include/dm.h" included at line 2.
Parsing module <bridge>.
Analyzing Verilog file "/home/a-l-r/co/src/src/mips/mips.v" into library work
Parsing module <mips>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mips>.

Elaborating module <cpu>.

Elaborating module <control>.

Elaborating module <kind>.

Elaborating module <pff(BIT_WIDTH=5)>.

Elaborating module <forward>.

Elaborating module <hazard>.

Elaborating module <pff(BIT_WIDTH=1)>.

Elaborating module <handler>.

Elaborating module <npc>.

Elaborating module <pc>.

Elaborating module <im>.

Elaborating module <im_ipcore>.
WARNING:HDLCompiler:1499 - "/home/a-l-r/co/src/project/ipcore_dir/im_ipcore.v" Line 39: Empty module <im_ipcore> remains a black box.

Elaborating module <pff(BIT_WIDTH=32)>.

Elaborating module <rf>.
"/home/a-l-r/co/src/src/datapath/rf.v" Line 34. $display  32'b................................ 5'b..... 32'b................................

Elaborating module <ext>.

Elaborating module <cmp>.

Elaborating module <alu>.

Elaborating module <dm>.

Elaborating module <dm_ipcore>.
WARNING:HDLCompiler:1499 - "/home/a-l-r/co/src/project/ipcore_dir/dm_ipcore.v" Line 39: Empty module <dm_ipcore> remains a black box.

Elaborating module <cp0>.

Elaborating module <bridge>.
WARNING:HDLCompiler:1127 - "/home/a-l-r/co/src/src/mips/mips.v" Line 101: Assignment to uart_addr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/a-l-r/co/src/src/mips/mips.v" Line 102: Assignment to uart_write_enable ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/a-l-r/co/src/src/mips/mips.v" Line 103: Assignment to uart_write_data ignored, since the identifier is never used

Elaborating module <timer>.

Elaborating module <switches>.

Elaborating module <led>.

Elaborating module <nixie>.

Elaborating module <nixie_decoder>.
WARNING:HDLCompiler:189 - "/home/a-l-r/co/src/src/mips/mips.v" Line 183: Size mismatch in connection of port <addr>. Formal port size is 32-bit while actual signal size is 1-bit.

Elaborating module <buttons>.
WARNING:HDLCompiler:634 - "/home/a-l-r/co/src/src/mips/mips.v" Line 47: Net <uart_read_result[31]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/a-l-r/co/src/src/mips/mips.v" Line 48: Net <uart_irq> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mips>.
    Related source file is "/home/a-l-r/co/src/src/mips/mips.v".
WARNING:Xst:647 - Input <uart_rxd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/a-l-r/co/src/src/mips/mips.v" line 62: Output port <test_addr> of the instance <cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/a-l-r/co/src/src/mips/mips.v" line 81: Output port <uart_addr> of the instance <bridge> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/a-l-r/co/src/src/mips/mips.v" line 81: Output port <uart_write_data> of the instance <bridge> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/a-l-r/co/src/src/mips/mips.v" line 81: Output port <uart_write_enable> of the instance <bridge> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <uart_read_result> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <uart_irq> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <mips> synthesized.

Synthesizing Unit <cpu>.
    Related source file is "/home/a-l-r/co/src/src/cpu/pipelined3-cpu.v".
INFO:Xst:3210 - "/home/a-l-r/co/src/src/cpu/pipelined3-cpu.v" line 103: Output port <cw_e_md_op> of the instance <control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/a-l-r/co/src/src/cpu/pipelined3-cpu.v" line 103: Output port <cw_e_md_stop> of the instance <control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/a-l-r/co/src/src/cpu/pipelined3-cpu.v" line 103: Output port <cw_e_md_restore> of the instance <control> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/a-l-r/co/src/src/cpu/pipelined3-cpu.v" line 272: Output port <reg2_sig_cmp> of the instance <cmp> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/a-l-r/co/src/src/cpu/pipelined3-cpu.v" line 350: Output port <cmp_result> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/a-l-r/co/src/src/cpu/pipelined3-cpu.v" line 350: Output port <sig_cmp_result> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/a-l-r/co/src/src/cpu/pipelined3-cpu.v" line 350: Output port <overflow> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/a-l-r/co/src/src/cpu/pipelined3-cpu.v" line 350: Output port <op_invalid> of the instance <alu> is unconnected or connected to loadless signal.
    Found 32-bit adder for signal <e_retaddr> created at line 291.
    Found 32-bit adder for signal <m_retaddr> created at line 397.
    Found 32-bit adder for signal <w_retaddr> created at line 502.
    Found 32-bit 7-to-1 multiplexer for signal <_n0191> created at line 72.
    Found 32-bit 7-to-1 multiplexer for signal <_n0193> created at line 72.
    Found 32-bit 4-to-1 multiplexer for signal <_n0198> created at line 87.
    Found 32-bit 7-to-1 multiplexer for signal <w_rf_write_data> created at line 98.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  28 Multiplexer(s).
Unit <cpu> synthesized.

Synthesizing Unit <control>.
    Related source file is "/home/a-l-r/co/src/src/control/pipelined3-function.v".
WARNING:Xst:647 - Input <d_pc_curr_pc<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128x3-bit Read Only RAM for signal <_n0592>
    Found 64x5-bit Read Only RAM for signal <_n0595>
    Found 128x5-bit Read Only RAM for signal <_n0598>
    Found 32-bit comparator greater for signal <cw_m_m_bridge> created at line 415
    Summary:
	inferred   3 RAM(s).
	inferred   1 Comparator(s).
	inferred  63 Multiplexer(s).
Unit <control> synthesized.

Synthesizing Unit <kind>.
    Related source file is "/home/a-l-r/co/src/src/control/pipelined3-function.v".
    Summary:
	inferred  47 Multiplexer(s).
Unit <kind> synthesized.

Synthesizing Unit <pff_1>.
    Related source file is "/home/a-l-r/co/src/src/datapath/pff.v".
        BIT_WIDTH = 5
    Found 5-bit register for signal <data>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <pff_1> synthesized.

Synthesizing Unit <forward>.
    Related source file is "/home/a-l-r/co/src/src/control/pipelined3-forward.v".
WARNING:Xst:647 - Input <dkind> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ekind<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mkind<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wkind> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_regw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_reg1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_reg1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_reg2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <e_instr<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <e_instr<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_instr<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_instr<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator equal for signal <d_reg1[4]_e_regw[4]_equal_10_o> created at line 48
    Found 5-bit comparator equal for signal <d_reg1[4]_m_regw[4]_equal_25_o> created at line 52
    Found 5-bit comparator equal for signal <d_reg1[4]_w_regw[4]_equal_28_o> created at line 53
    Found 5-bit comparator equal for signal <e_reg1[4]_m_regw[4]_equal_50_o> created at line 60
    Found 5-bit comparator equal for signal <e_reg1[4]_w_regw[4]_equal_53_o> created at line 61
    Found 5-bit comparator equal for signal <d_reg2[4]_e_regw[4]_equal_67_o> created at line 69
    Found 5-bit comparator equal for signal <d_reg2[4]_m_regw[4]_equal_82_o> created at line 73
    Found 5-bit comparator equal for signal <d_reg2[4]_w_regw[4]_equal_85_o> created at line 74
    Found 5-bit comparator equal for signal <e_reg2[4]_m_regw[4]_equal_107_o> created at line 81
    Found 5-bit comparator equal for signal <e_reg2[4]_w_regw[4]_equal_110_o> created at line 82
    Found 5-bit comparator equal for signal <m_reg2[4]_w_regw[4]_equal_117_o> created at line 86
    Summary:
	inferred  11 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <forward> synthesized.

Synthesizing Unit <hazard>.
    Related source file is "/home/a-l-r/co/src/src/control/pipelined3-hazard.v".
WARNING:Xst:647 - Input <dkind<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ekind<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mkind<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wkind> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_regw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <e_reg1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_reg1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_reg2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_reg1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_reg2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_regw> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <e_instr<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <e_instr<31:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <w_instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator equal for signal <d_reg1[4]_e_regw[4]_equal_35_o> created at line 68
    Found 3-bit comparator greater for signal <t_use_reg1[2]_t_new_e[2]_LessThan_37_o> created at line 68
    Found 5-bit comparator equal for signal <d_reg1[4]_m_regw[4]_equal_38_o> created at line 69
    Found 3-bit comparator greater for signal <t_use_reg1[2]_t_new_m[2]_LessThan_40_o> created at line 69
    Found 5-bit comparator equal for signal <d_reg2[4]_e_regw[4]_equal_41_o> created at line 70
    Found 3-bit comparator greater for signal <t_use_reg2[2]_t_new_e[2]_LessThan_43_o> created at line 70
    Found 5-bit comparator equal for signal <d_reg2[4]_m_regw[4]_equal_44_o> created at line 71
    Found 3-bit comparator greater for signal <t_use_reg2[2]_t_new_m[2]_LessThan_46_o> created at line 71
    Found 5-bit comparator equal for signal <e_reg2[4]_m_regw[4]_equal_55_o> created at line 80
    Found 3-bit comparator greater for signal <GND_7_o_t_new_m[2]_LessThan_57_o> created at line 81
    Summary:
	inferred  10 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <hazard> synthesized.

Synthesizing Unit <pff_2>.
    Related source file is "/home/a-l-r/co/src/src/datapath/pff.v".
        BIT_WIDTH = 1
    Found 1-bit register for signal <data>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <pff_2> synthesized.

Synthesizing Unit <handler>.
    Related source file is "/home/a-l-r/co/src/src/control/pipelined3-handler.v".
WARNING:Xst:647 - Input <dkind<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ekind<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mkind<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wkind> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_exc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <e_exc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_exc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <m_exc_final> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <handler> synthesized.

Synthesizing Unit <npc>.
    Related source file is "/home/a-l-r/co/src/src/datapath/npc.v".
    Found 32-bit adder for signal <b_target> created at line 29.
    Found 32-bit adder for signal <base[31]_GND_10_o_add_31_OUT> created at line 46.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  15 Multiplexer(s).
Unit <npc> synthesized.

Synthesizing Unit <pc>.
    Related source file is "/home/a-l-r/co/src/src/datapath/pc.v".
    Found 32-bit register for signal <saved_pc>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <pc> synthesized.

Synthesizing Unit <im>.
    Related source file is "/home/a-l-r/co/src/src/datapath/im.v".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit subtractor for signal <addr[31]_GND_12_o_sub_5_OUT> created at line 36.
    Found 32-bit comparator lessequal for signal <n0000> created at line 31
    Found 32-bit comparator lessequal for signal <n0002> created at line 32
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <im> synthesized.

Synthesizing Unit <pff_3>.
    Related source file is "/home/a-l-r/co/src/src/datapath/pff.v".
        BIT_WIDTH = 32
    Found 32-bit register for signal <data>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <pff_3> synthesized.

Synthesizing Unit <rf>.
    Related source file is "/home/a-l-r/co/src/src/datapath/rf.v".
WARNING:Xst:647 - Input <curr_pc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 992-bit register for signal <n0055[991:0]>.
    Found 32-bit 31-to-1 multiplexer for signal <read_addr1[4]_registers[31][31]_wide_mux_41_OUT> created at line 41.
    Found 32-bit 31-to-1 multiplexer for signal <read_addr2[4]_registers[31][31]_wide_mux_44_OUT> created at line 43.
    Summary:
	inferred 992 D-type flip-flop(s).
	inferred  35 Multiplexer(s).
Unit <rf> synthesized.

Synthesizing Unit <ext>.
    Related source file is "/home/a-l-r/co/src/src/datapath/ext.v".
    Found 32-bit 4-to-1 multiplexer for signal <_n0018> created at line 6.
    Summary:
	inferred   1 Multiplexer(s).
Unit <ext> synthesized.

Synthesizing Unit <cmp>.
    Related source file is "/home/a-l-r/co/src/src/datapath/cmp.v".
    Found 32-bit comparator greater for signal <reg2[31]_reg1[31]_LessThan_1_o> created at line 13
    Found 32-bit comparator greater for signal <reg1[31]_reg2[31]_LessThan_2_o> created at line 14
    Found 32-bit comparator greater for signal <reg1[31]_reg2[31]_LessThan_5_o> created at line 18
    Found 32-bit comparator greater for signal <reg2[31]_reg1[31]_LessThan_6_o> created at line 19
    Found 32-bit comparator greater for signal <reg2[31]_GND_17_o_LessThan_9_o> created at line 23
    Found 32-bit comparator greater for signal <GND_17_o_reg2[31]_LessThan_10_o> created at line 24
    Summary:
	inferred   6 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <cmp> synthesized.

Synthesizing Unit <alu>.
    Related source file is "/home/a-l-r/co/src/src/datapath/alu.v".
    Found 32-bit subtractor for signal <num1[31]_num2[31]_sub_174_OUT> created at line 131.
    Found 33-bit subtractor for signal <GND_18_o_GND_18_o_sub_215_OUT> created at line 153.
    Found 33-bit subtractor for signal <num1[31]_num2[31]_sub_221_OUT> created at line 160.
    Found 33-bit adder for signal <n1375> created at line 130.
    Found 33-bit adder for signal <num1[31]_num2[31]_add_218_OUT> created at line 159.
    Found 32-bit 32-to-1 multiplexer for signal <_n1484> created at line 17.
    Found 32-bit 32-to-1 multiplexer for signal <_n1487> created at line 17.
    Found 1-bit 17-to-1 multiplexer for signal <_n1535> created at line 17.
    Found 1-bit 21-to-1 multiplexer for signal <_n1538> created at line 17.
    Found 1-bit 21-to-1 multiplexer for signal <_n1541> created at line 17.
    Found 1-bit 22-to-1 multiplexer for signal <_n1544> created at line 17.
    Found 1-bit 22-to-1 multiplexer for signal <_n1547> created at line 17.
    Found 1-bit 24-to-1 multiplexer for signal <_n1550> created at line 17.
    Found 1-bit 24-to-1 multiplexer for signal <_n1553> created at line 17.
    Found 1-bit 25-to-1 multiplexer for signal <_n1556> created at line 17.
    Found 1-bit 25-to-1 multiplexer for signal <_n1559> created at line 17.
    Found 1-bit 28-to-1 multiplexer for signal <_n1562> created at line 17.
    Found 1-bit 28-to-1 multiplexer for signal <_n1565> created at line 17.
    Found 1-bit 29-to-1 multiplexer for signal <_n1568> created at line 17.
    Found 1-bit 29-to-1 multiplexer for signal <_n1571> created at line 17.
    Found 1-bit 31-to-1 multiplexer for signal <_n1574> created at line 17.
    Found 1-bit 31-to-1 multiplexer for signal <_n1577> created at line 17.
    Found 1-bit 32-to-1 multiplexer for signal <_n1580> created at line 17.
    Found 32-bit comparator greater for signal <num2[31]_num1[31]_LessThan_188_o> created at line 139
    Found 32-bit comparator greater for signal <num1[31]_num2[31]_LessThan_191_o> created at line 142
    Found 1-bit comparator not equal for signal <n1151> created at line 165
    Found 32-bit comparator equal for signal <num1[31]_num2[31]_equal_227_o> created at line 168
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred 190 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <dm>.
    Related source file is "/home/a-l-r/co/src/src/datapath/dm.v".
WARNING:Xst:647 - Input <curr_pc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit 4-to-1 multiplexer for signal <GND_19_o_dm_ipcore_read_result[7]_mux_50_OUT> created at line 149.
    Found 32-bit 4-to-1 multiplexer for signal <GND_19_o_GND_19_o_mux_59_OUT> created at line 156.
    Found 32-bit 8-to-1 multiplexer for signal <GND_19_o_dm_ipcore_read_result[31]_mux_64_OUT> created at line 142.
    Found 32-bit comparator lessequal for signal <n0003> created at line 45
    Summary:
	inferred   1 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <dm> synthesized.

Synthesizing Unit <cp0>.
    Related source file is "/home/a-l-r/co/src/src/datapath/cp0.v".
    Found 1-bit register for signal <sr<30>>.
    Found 1-bit register for signal <sr<29>>.
    Found 1-bit register for signal <sr<28>>.
    Found 1-bit register for signal <sr<27>>.
    Found 1-bit register for signal <sr<26>>.
    Found 1-bit register for signal <sr<25>>.
    Found 1-bit register for signal <sr<24>>.
    Found 1-bit register for signal <sr<23>>.
    Found 1-bit register for signal <sr<22>>.
    Found 1-bit register for signal <sr<21>>.
    Found 1-bit register for signal <sr<20>>.
    Found 1-bit register for signal <sr<19>>.
    Found 1-bit register for signal <sr<18>>.
    Found 1-bit register for signal <sr<17>>.
    Found 1-bit register for signal <sr<16>>.
    Found 1-bit register for signal <sr<15>>.
    Found 1-bit register for signal <sr<14>>.
    Found 1-bit register for signal <sr<13>>.
    Found 1-bit register for signal <sr<12>>.
    Found 1-bit register for signal <sr<11>>.
    Found 1-bit register for signal <sr<10>>.
    Found 1-bit register for signal <sr<9>>.
    Found 1-bit register for signal <sr<8>>.
    Found 1-bit register for signal <sr<7>>.
    Found 1-bit register for signal <sr<6>>.
    Found 1-bit register for signal <sr<5>>.
    Found 1-bit register for signal <sr<4>>.
    Found 1-bit register for signal <sr<3>>.
    Found 1-bit register for signal <sr<2>>.
    Found 1-bit register for signal <sr<1>>.
    Found 1-bit register for signal <sr<0>>.
    Found 1-bit register for signal <cause<31>>.
    Found 1-bit register for signal <cause<30>>.
    Found 1-bit register for signal <cause<29>>.
    Found 1-bit register for signal <cause<28>>.
    Found 1-bit register for signal <cause<27>>.
    Found 1-bit register for signal <cause<26>>.
    Found 1-bit register for signal <cause<25>>.
    Found 1-bit register for signal <cause<24>>.
    Found 1-bit register for signal <cause<23>>.
    Found 1-bit register for signal <cause<22>>.
    Found 1-bit register for signal <cause<21>>.
    Found 1-bit register for signal <cause<20>>.
    Found 1-bit register for signal <cause<19>>.
    Found 1-bit register for signal <cause<18>>.
    Found 1-bit register for signal <cause<17>>.
    Found 1-bit register for signal <cause<16>>.
    Found 1-bit register for signal <cause<15>>.
    Found 1-bit register for signal <cause<14>>.
    Found 1-bit register for signal <cause<13>>.
    Found 1-bit register for signal <cause<12>>.
    Found 1-bit register for signal <cause<11>>.
    Found 1-bit register for signal <cause<10>>.
    Found 1-bit register for signal <cause<9>>.
    Found 1-bit register for signal <cause<8>>.
    Found 1-bit register for signal <cause<7>>.
    Found 1-bit register for signal <cause<6>>.
    Found 1-bit register for signal <cause<5>>.
    Found 1-bit register for signal <cause<4>>.
    Found 1-bit register for signal <cause<3>>.
    Found 1-bit register for signal <cause<2>>.
    Found 1-bit register for signal <cause<1>>.
    Found 1-bit register for signal <cause<0>>.
    Found 32-bit register for signal <epc_i>.
    Found 1-bit register for signal <sr<31>>.
    Found 32-bit subtractor for signal <curr_pc[31]_GND_21_o_sub_25_OUT> created at line 82.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <cp0> synthesized.

Synthesizing Unit <bridge>.
    Related source file is "/home/a-l-r/co/src/src/bridge/bridge.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit subtractor for signal <addr[31]_GND_22_o_sub_33_OUT> created at line 103.
    Found 32-bit subtractor for signal <addr[31]_GND_22_o_sub_41_OUT> created at line 113.
    Found 32-bit subtractor for signal <addr[31]_GND_22_o_sub_49_OUT> created at line 123.
    Found 32-bit subtractor for signal <addr[31]_GND_22_o_sub_57_OUT> created at line 133.
    Found 32-bit subtractor for signal <addr[31]_GND_22_o_sub_65_OUT> created at line 143.
    Found 32-bit subtractor for signal <addr[31]_GND_22_o_sub_73_OUT> created at line 153.
    Found 32-bit 7-to-1 multiplexer for signal <_n0130> created at line 14.
    Found 32-bit comparator lessequal for signal <n0000> created at line 57
    Found 32-bit comparator lessequal for signal <n0002> created at line 57
    Found 32-bit comparator lessequal for signal <n0005> created at line 58
    Found 32-bit comparator lessequal for signal <n0007> created at line 58
    Found 32-bit comparator lessequal for signal <n0010> created at line 59
    Found 32-bit comparator lessequal for signal <n0012> created at line 59
    Found 32-bit comparator lessequal for signal <n0015> created at line 60
    Found 32-bit comparator lessequal for signal <n0017> created at line 60
    Found 32-bit comparator lessequal for signal <n0020> created at line 61
    Found 32-bit comparator lessequal for signal <n0022> created at line 61
    Found 32-bit comparator lessequal for signal <n0025> created at line 62
    Found 32-bit comparator lessequal for signal <n0027> created at line 62
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  12 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <bridge> synthesized.

Synthesizing Unit <timer>.
    Related source file is "/home/a-l-r/co/src/src/devices/timer.v".
    Found 32-bit register for signal <count>.
    Found 1-bit register for signal <allow_irq>.
    Found 2-bit register for signal <mode>.
    Found 1-bit register for signal <enable>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <irq_reg>.
    Found 32-bit register for signal <preset>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <count[31]_GND_23_o_sub_20_OUT> created at line 89.
    Found 32-bit 4-to-1 multiplexer for signal <read_result> created at line 17.
    Found 32-bit comparator greater for signal <GND_23_o_count[31]_LessThan_19_o> created at line 88
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  69 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <timer> synthesized.

Synthesizing Unit <switches>.
    Related source file is "/home/a-l-r/co/src/src/devices/switches.v".
WARNING:Xst:647 - Input <write_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <write_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64-bit register for signal <stored>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <switches> synthesized.

Synthesizing Unit <led>.
    Related source file is "/home/a-l-r/co/src/src/devices/led.v".
WARNING:Xst:647 - Input <addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <stored>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <led> synthesized.

Synthesizing Unit <nixie>.
    Related source file is "/home/a-l-r/co/src/src/devices/nixie.v".
    Found 4-bit register for signal <phase>.
    Found 16-bit register for signal <tube0>.
    Found 16-bit register for signal <tube1>.
    Found 8-bit register for signal <tube2>.
    Found 32-bit register for signal <ctr>.
    Found finite state machine <FSM_1> for signal <phase>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 1000                                           |
    | Power Up State     | 1000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <ctr[31]_GND_26_o_sub_11_OUT> created at line 71.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  72 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <nixie> synthesized.

Synthesizing Unit <nixie_decoder>.
    Related source file is "/home/a-l-r/co/src/src/devices/nixie-decoder.v".
    Summary:
	no macro.
Unit <nixie_decoder> synthesized.

Synthesizing Unit <buttons>.
    Related source file is "/home/a-l-r/co/src/src/devices/buttons.v".
WARNING:Xst:647 - Input <addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <write_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <write_enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <stored>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <buttons> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 128x3-bit single-port Read Only RAM                   : 1
 128x5-bit single-port Read Only RAM                   : 1
 64x5-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 19
 32-bit adder                                          : 5
 32-bit subtractor                                     : 11
 33-bit adder                                          : 1
 33-bit addsub                                         : 2
# Registers                                            : 110
 1-bit register                                        : 70
 2-bit register                                        : 1
 32-bit register                                       : 23
 5-bit register                                        : 12
 64-bit register                                       : 1
 8-bit register                                        : 2
 992-bit register                                      : 1
# Comparators                                          : 48
 1-bit comparator not equal                            : 1
 3-bit comparator greater                              : 5
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 10
 32-bit comparator lessequal                           : 15
 5-bit comparator equal                                : 16
# Multiplexers                                         : 599
 1-bit 17-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 154
 1-bit 21-to-1 multiplexer                             : 2
 1-bit 22-to-1 multiplexer                             : 2
 1-bit 24-to-1 multiplexer                             : 2
 1-bit 25-to-1 multiplexer                             : 2
 1-bit 28-to-1 multiplexer                             : 2
 1-bit 29-to-1 multiplexer                             : 2
 1-bit 31-to-1 multiplexer                             : 2
 1-bit 32-to-1 multiplexer                             : 1
 10-bit 2-to-1 multiplexer                             : 188
 2-bit 2-to-1 multiplexer                              : 5
 3-bit 2-to-1 multiplexer                              : 18
 32-bit 2-to-1 multiplexer                             : 97
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 5
 32-bit 7-to-1 multiplexer                             : 4
 32-bit 8-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 19
 4-bit 2-to-1 multiplexer                              : 62
 5-bit 2-to-1 multiplexer                              : 24
 7-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/im_ipcore.ngc>.
Reading core <ipcore_dir/dm_ipcore.ngc>.
Loading core <im_ipcore> for timing and area information for instance <im_ipcore>.
Loading core <dm_ipcore> for timing and area information for instance <dm_ipcore>.
WARNING:Xst:1290 - Hierarchical block <m_reg1_> is unconnected in block <control>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <w_reg1_> is unconnected in block <control>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <w_reg2_> is unconnected in block <control>.
   It will be removed from the design.
WARNING:Xst:1293 - FF/Latch <cause_29> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cause_28> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cause_26> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cause_25> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cause_24> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cause_23> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cause_22> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cause_21> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cause_18> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cause_20> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cause_19> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cause_17> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cause_16> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cause_9> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cause_8> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cause_7> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cause_1> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cause_0> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_31> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cause_14> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cause_15> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cause_13> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cause_12> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cause_11> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_30> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_29> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_28> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_27> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_26> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_25> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_22> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_24> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_23> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_21> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_20> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_19> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_18> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_17> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_16> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_7> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_9> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_8> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_6> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_5> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_4> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_3> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sr_2> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cause_30> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cause_27> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <control>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0592> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 3-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <dkind<6:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0595> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 5-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ekind<5:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0598> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 5-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ekind<6:0>>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <control> synthesized (advanced).

Synthesizing (advanced) Unit <nixie>.
The following registers are absorbed into counter <ctr>: 1 register on signal <ctr>.
Unit <nixie> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 128x3-bit single-port distributed Read Only RAM       : 1
 128x5-bit single-port distributed Read Only RAM       : 1
 64x5-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 18
 32-bit adder                                          : 6
 32-bit subtractor                                     : 10
 33-bit addsub                                         : 2
# Counters                                             : 1
 32-bit down counter                                   : 1
# Registers                                            : 1908
 Flip-Flops                                            : 1908
# Comparators                                          : 48
 1-bit comparator not equal                            : 1
 3-bit comparator greater                              : 5
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 10
 32-bit comparator lessequal                           : 15
 5-bit comparator equal                                : 16
# Multiplexers                                         : 709
 1-bit 17-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 274
 1-bit 21-to-1 multiplexer                             : 2
 1-bit 22-to-1 multiplexer                             : 2
 1-bit 24-to-1 multiplexer                             : 2
 1-bit 25-to-1 multiplexer                             : 2
 1-bit 28-to-1 multiplexer                             : 2
 1-bit 29-to-1 multiplexer                             : 2
 1-bit 31-to-1 multiplexer                             : 2
 1-bit 32-to-1 multiplexer                             : 1
 10-bit 2-to-1 multiplexer                             : 188
 2-bit 2-to-1 multiplexer                              : 5
 3-bit 2-to-1 multiplexer                              : 18
 32-bit 2-to-1 multiplexer                             : 93
 32-bit 31-to-1 multiplexer                            : 2
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 5
 32-bit 7-to-1 multiplexer                             : 4
 32-bit 8-to-1 multiplexer                             : 1
 33-bit 2-to-1 multiplexer                             : 19
 4-bit 2-to-1 multiplexer                              : 56
 5-bit 2-to-1 multiplexer                              : 24
 7-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <sr_2> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cause_30> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cause_27> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cause_29> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cause_28> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cause_26> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cause_25> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cause_24> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cause_23> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cause_22> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cause_21> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cause_18> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cause_20> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cause_19> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cause_17> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cause_16> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cause_9> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cause_8> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cause_7> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cause_1> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cause_0> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_31> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_30> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_29> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_28> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_27> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_26> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_25> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_22> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_24> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_23> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_21> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_20> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_19> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_18> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_17> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_16> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_7> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_9> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_8> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_6> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_5> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_4> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sr_3> has a constant value of 0 in block <cp0>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <timer/FSM_0> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 10
 011   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <nixie/FSM_1> on signal <phase[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 1000  | 00
 0100  | 01
 0010  | 11
 0001  | 10
-------------------
WARNING:Xst:1293 - FF/Latch <m_exc_/data_4> has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_exc_/data_4> has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <e_exc_/data_0> has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d_exc_/data_4> has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d_exc_/data_3> has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d_exc_/data_1> has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <d_exc_/data_0> has a constant value of 0 in block <control>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <e_exc_/data_3> in Unit <control> is equivalent to the following FF/Latch, which will be removed : <e_exc_/data_1> 

Optimizing unit <pc> ...

Optimizing unit <pff_3> ...

Optimizing unit <mips> ...

Optimizing unit <switches> ...

Optimizing unit <buttons> ...

Optimizing unit <cpu> ...

Optimizing unit <cp0> ...

Optimizing unit <control> ...

Optimizing unit <kind> ...

Optimizing unit <forward> ...

Optimizing unit <hazard> ...
