# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../4_beat_generator.srcs/sources_1/ipshared/xilinx.com/D_trigger_v1_0/320358bc/D_trigger.v"
verilog xil_defaultlib  "../../../4_beat_generator.ip_user_files/bd/design_1/ip/design_1_D_trigger_0_0/sim/design_1_D_trigger_0_0.v"
verilog xil_defaultlib  "../../../4_beat_generator.ip_user_files/bd/design_1/ip/design_1_D_trigger_1_0/sim/design_1_D_trigger_1_0.v"
verilog xil_defaultlib  "../../../4_beat_generator.ip_user_files/bd/design_1/ip/design_1_D_trigger_2_0/sim/design_1_D_trigger_2_0.v"
verilog xil_defaultlib  "../../../4_beat_generator.ip_user_files/bd/design_1/ip/design_1_D_trigger_3_0/sim/design_1_D_trigger_3_0.v"
verilog xil_defaultlib  "../../../4_beat_generator.ip_user_files/bd/design_1/hdl/design_1.v"
verilog xil_defaultlib  "../../../4_beat_generator.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v"
verilog xil_defaultlib  "../../../4_beat_generator.srcs/sim_1/new/test.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
