Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Oct 20 14:08:17 2023
| Host         : 20202012-p01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vending_machine_control_sets_placed.rpt
| Design       : vending_machine
| Device       : xc7s50
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            9 |
| No           | No                    | Yes                    |              42 |           17 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               6 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------------------+------------------+------------------+----------------+--------------+
|       Clock Signal      |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF               |                              | reset_IBUF       |                1 |              2 |         2.00 |
|  Ufsm_ctrlr/Q[0]        |                              |                  |                1 |              3 |         3.00 |
|  Ufsm_ctrlr/E[0]        |                              |                  |                2 |              6 |         3.00 |
|  out_reg_i_1_n_0        |                              |                  |                3 |              6 |         2.00 |
|  out_reg_i_1_n_0        | Ufsm_ctrlr/state_reg[1]_0[0] | reset_IBUF       |                5 |              6 |         1.20 |
|  Ussd/aa_l_reg_i_2_n_0  |                              |                  |                3 |              7 |         2.33 |
|  Uclk_wiz/inst/clk_out1 |                              | reset_IBUF       |                7 |             17 |         2.43 |
|  out_reg_i_1_n_0        |                              | reset_IBUF       |                9 |             23 |         2.56 |
+-------------------------+------------------------------+------------------+------------------+----------------+--------------+


