#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000021a651722b0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v0000021a651f77b0_0 .net "PC", 31 0, v0000021a651f0ba0_0;  1 drivers
v0000021a651f6db0_0 .var "clk", 0 0;
v0000021a651f6ef0_0 .net "clkout", 0 0, L_0000021a651f8990;  1 drivers
v0000021a651f7fd0_0 .net "cycles_consumed", 31 0, v0000021a651f6c70_0;  1 drivers
v0000021a651f6f90_0 .var "rst", 0 0;
S_0000021a65114190 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_0000021a651722b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000021a65190b70 .param/l "RType" 0 4 2, C4<000000>;
P_0000021a65190ba8 .param/l "add" 0 4 5, C4<100000>;
P_0000021a65190be0 .param/l "addi" 0 4 8, C4<001000>;
P_0000021a65190c18 .param/l "addu" 0 4 5, C4<100001>;
P_0000021a65190c50 .param/l "and_" 0 4 5, C4<100100>;
P_0000021a65190c88 .param/l "andi" 0 4 8, C4<001100>;
P_0000021a65190cc0 .param/l "beq" 0 4 10, C4<000100>;
P_0000021a65190cf8 .param/l "bne" 0 4 10, C4<000101>;
P_0000021a65190d30 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000021a65190d68 .param/l "j" 0 4 12, C4<000010>;
P_0000021a65190da0 .param/l "jal" 0 4 12, C4<000011>;
P_0000021a65190dd8 .param/l "jr" 0 4 6, C4<001000>;
P_0000021a65190e10 .param/l "lw" 0 4 8, C4<100011>;
P_0000021a65190e48 .param/l "nor_" 0 4 5, C4<100111>;
P_0000021a65190e80 .param/l "or_" 0 4 5, C4<100101>;
P_0000021a65190eb8 .param/l "ori" 0 4 8, C4<001101>;
P_0000021a65190ef0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000021a65190f28 .param/l "sll" 0 4 6, C4<000000>;
P_0000021a65190f60 .param/l "slt" 0 4 5, C4<101010>;
P_0000021a65190f98 .param/l "slti" 0 4 8, C4<101010>;
P_0000021a65190fd0 .param/l "srl" 0 4 6, C4<000010>;
P_0000021a65191008 .param/l "sub" 0 4 5, C4<100010>;
P_0000021a65191040 .param/l "subu" 0 4 5, C4<100011>;
P_0000021a65191078 .param/l "sw" 0 4 8, C4<101011>;
P_0000021a651910b0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000021a651910e8 .param/l "xori" 0 4 8, C4<001110>;
L_0000021a651f8b50 .functor NOT 1, v0000021a651f6f90_0, C4<0>, C4<0>, C4<0>;
L_0000021a651f88b0 .functor NOT 1, v0000021a651f6f90_0, C4<0>, C4<0>, C4<0>;
L_0000021a651f8370 .functor NOT 1, v0000021a651f6f90_0, C4<0>, C4<0>, C4<0>;
L_0000021a651f8a70 .functor NOT 1, v0000021a651f6f90_0, C4<0>, C4<0>, C4<0>;
L_0000021a651f8530 .functor NOT 1, v0000021a651f6f90_0, C4<0>, C4<0>, C4<0>;
L_0000021a651f8140 .functor NOT 1, v0000021a651f6f90_0, C4<0>, C4<0>, C4<0>;
L_0000021a651f9020 .functor NOT 1, v0000021a651f6f90_0, C4<0>, C4<0>, C4<0>;
L_0000021a651f8fb0 .functor NOT 1, v0000021a651f6f90_0, C4<0>, C4<0>, C4<0>;
L_0000021a651f8990 .functor OR 1, v0000021a651f6db0_0, v0000021a65179210_0, C4<0>, C4<0>;
L_0000021a651f8220 .functor OR 1, L_0000021a65242100, L_0000021a65241160, C4<0>, C4<0>;
L_0000021a651f8300 .functor AND 1, L_0000021a65241200, L_0000021a65241980, C4<1>, C4<1>;
L_0000021a651f8bc0 .functor NOT 1, v0000021a651f6f90_0, C4<0>, C4<0>, C4<0>;
L_0000021a651f87d0 .functor OR 1, L_0000021a65241a20, L_0000021a65242ba0, C4<0>, C4<0>;
L_0000021a651f8290 .functor OR 1, L_0000021a651f87d0, L_0000021a652422e0, C4<0>, C4<0>;
L_0000021a651f8450 .functor OR 1, L_0000021a65241de0, L_0000021a65254ee0, C4<0>, C4<0>;
L_0000021a651f8760 .functor AND 1, L_0000021a65241ca0, L_0000021a651f8450, C4<1>, C4<1>;
L_0000021a651f84c0 .functor OR 1, L_0000021a65254f80, L_0000021a65253220, C4<0>, C4<0>;
L_0000021a651f8610 .functor AND 1, L_0000021a65254a80, L_0000021a651f84c0, C4<1>, C4<1>;
L_0000021a651f8ca0 .functor NOT 1, L_0000021a651f8990, C4<0>, C4<0>, C4<0>;
v0000021a651f13c0_0 .net "ALUOp", 3 0, v0000021a651795d0_0;  1 drivers
v0000021a651f1500_0 .net "ALUResult", 31 0, v0000021a651f0d80_0;  1 drivers
v0000021a651f16e0_0 .net "ALUSrc", 0 0, v0000021a65178f90_0;  1 drivers
v0000021a651f3330_0 .net "ALUin2", 31 0, L_0000021a652544e0;  1 drivers
v0000021a651f3bf0_0 .net "MemReadEn", 0 0, v0000021a651797b0_0;  1 drivers
v0000021a651f3970_0 .net "MemWriteEn", 0 0, v0000021a6517a110_0;  1 drivers
v0000021a651f3510_0 .net "MemtoReg", 0 0, v0000021a65179c10_0;  1 drivers
v0000021a651f2430_0 .net "PC", 31 0, v0000021a651f0ba0_0;  alias, 1 drivers
v0000021a651f2390_0 .net "PCPlus1", 31 0, L_0000021a652418e0;  1 drivers
v0000021a651f2890_0 .net "PCsrc", 0 0, v0000021a651f1280_0;  1 drivers
v0000021a651f33d0_0 .net "RegDst", 0 0, v0000021a6517a250_0;  1 drivers
v0000021a651f2610_0 .net "RegWriteEn", 0 0, v0000021a65179030_0;  1 drivers
v0000021a651f2d90_0 .net "WriteRegister", 4 0, L_0000021a65241660;  1 drivers
v0000021a651f3a10_0 .net *"_ivl_0", 0 0, L_0000021a651f8b50;  1 drivers
L_0000021a651f9150 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021a651f35b0_0 .net/2u *"_ivl_10", 4 0, L_0000021a651f9150;  1 drivers
L_0000021a651f9540 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a651f3830_0 .net *"_ivl_101", 15 0, L_0000021a651f9540;  1 drivers
v0000021a651f2930_0 .net *"_ivl_102", 31 0, L_0000021a652412a0;  1 drivers
L_0000021a651f9588 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a651f3ab0_0 .net *"_ivl_105", 25 0, L_0000021a651f9588;  1 drivers
L_0000021a651f95d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a651f21b0_0 .net/2u *"_ivl_106", 31 0, L_0000021a651f95d0;  1 drivers
v0000021a651f3650_0 .net *"_ivl_108", 0 0, L_0000021a65241200;  1 drivers
L_0000021a651f9618 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000021a651f2bb0_0 .net/2u *"_ivl_110", 5 0, L_0000021a651f9618;  1 drivers
v0000021a651f2110_0 .net *"_ivl_112", 0 0, L_0000021a65241980;  1 drivers
v0000021a651f2570_0 .net *"_ivl_115", 0 0, L_0000021a651f8300;  1 drivers
v0000021a651f29d0_0 .net *"_ivl_116", 47 0, L_0000021a65241ac0;  1 drivers
L_0000021a651f9660 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a651f3f10_0 .net *"_ivl_119", 15 0, L_0000021a651f9660;  1 drivers
L_0000021a651f9198 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000021a651f2a70_0 .net/2u *"_ivl_12", 5 0, L_0000021a651f9198;  1 drivers
v0000021a651f3fb0_0 .net *"_ivl_120", 47 0, L_0000021a65242920;  1 drivers
L_0000021a651f96a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a651f2250_0 .net *"_ivl_123", 15 0, L_0000021a651f96a8;  1 drivers
v0000021a651f24d0_0 .net *"_ivl_125", 0 0, L_0000021a65242380;  1 drivers
v0000021a651f3290_0 .net *"_ivl_126", 31 0, L_0000021a65241c00;  1 drivers
v0000021a651f2b10_0 .net *"_ivl_128", 47 0, L_0000021a65242420;  1 drivers
v0000021a651f22f0_0 .net *"_ivl_130", 47 0, L_0000021a65242240;  1 drivers
v0000021a651f2c50_0 .net *"_ivl_132", 47 0, L_0000021a65242560;  1 drivers
v0000021a651f26b0_0 .net *"_ivl_134", 47 0, L_0000021a652413e0;  1 drivers
v0000021a651f3dd0_0 .net *"_ivl_14", 0 0, L_0000021a651f7030;  1 drivers
v0000021a651f2750_0 .net *"_ivl_140", 0 0, L_0000021a651f8bc0;  1 drivers
L_0000021a651f9738 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a651f3b50_0 .net/2u *"_ivl_142", 31 0, L_0000021a651f9738;  1 drivers
L_0000021a651f9810 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000021a651f27f0_0 .net/2u *"_ivl_146", 5 0, L_0000021a651f9810;  1 drivers
v0000021a651f2cf0_0 .net *"_ivl_148", 0 0, L_0000021a65241a20;  1 drivers
L_0000021a651f9858 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000021a651f3e70_0 .net/2u *"_ivl_150", 5 0, L_0000021a651f9858;  1 drivers
v0000021a651f38d0_0 .net *"_ivl_152", 0 0, L_0000021a65242ba0;  1 drivers
v0000021a651f2e30_0 .net *"_ivl_155", 0 0, L_0000021a651f87d0;  1 drivers
L_0000021a651f98a0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000021a651f36f0_0 .net/2u *"_ivl_156", 5 0, L_0000021a651f98a0;  1 drivers
v0000021a651f3d30_0 .net *"_ivl_158", 0 0, L_0000021a652422e0;  1 drivers
L_0000021a651f91e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000021a651f3470_0 .net/2u *"_ivl_16", 4 0, L_0000021a651f91e0;  1 drivers
v0000021a651f2ed0_0 .net *"_ivl_161", 0 0, L_0000021a651f8290;  1 drivers
L_0000021a651f98e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a651f2f70_0 .net/2u *"_ivl_162", 15 0, L_0000021a651f98e8;  1 drivers
v0000021a651f3010_0 .net *"_ivl_164", 31 0, L_0000021a65242c40;  1 drivers
v0000021a651f30b0_0 .net *"_ivl_167", 0 0, L_0000021a65241d40;  1 drivers
v0000021a651f3150_0 .net *"_ivl_168", 15 0, L_0000021a65242ce0;  1 drivers
v0000021a651f31f0_0 .net *"_ivl_170", 31 0, L_0000021a652421a0;  1 drivers
v0000021a651f3790_0 .net *"_ivl_174", 31 0, L_0000021a65241b60;  1 drivers
L_0000021a651f9930 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a651f3c90_0 .net *"_ivl_177", 25 0, L_0000021a651f9930;  1 drivers
L_0000021a651f9978 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a651f53e0_0 .net/2u *"_ivl_178", 31 0, L_0000021a651f9978;  1 drivers
v0000021a651f5d40_0 .net *"_ivl_180", 0 0, L_0000021a65241ca0;  1 drivers
L_0000021a651f99c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000021a651f4940_0 .net/2u *"_ivl_182", 5 0, L_0000021a651f99c0;  1 drivers
v0000021a651f46c0_0 .net *"_ivl_184", 0 0, L_0000021a65241de0;  1 drivers
L_0000021a651f9a08 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000021a651f4440_0 .net/2u *"_ivl_186", 5 0, L_0000021a651f9a08;  1 drivers
v0000021a651f41c0_0 .net *"_ivl_188", 0 0, L_0000021a65254ee0;  1 drivers
v0000021a651f43a0_0 .net *"_ivl_19", 4 0, L_0000021a651f7850;  1 drivers
v0000021a651f4f80_0 .net *"_ivl_191", 0 0, L_0000021a651f8450;  1 drivers
v0000021a651f4120_0 .net *"_ivl_193", 0 0, L_0000021a651f8760;  1 drivers
L_0000021a651f9a50 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000021a651f58e0_0 .net/2u *"_ivl_194", 5 0, L_0000021a651f9a50;  1 drivers
v0000021a651f4760_0 .net *"_ivl_196", 0 0, L_0000021a65253180;  1 drivers
L_0000021a651f9a98 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021a651f52a0_0 .net/2u *"_ivl_198", 31 0, L_0000021a651f9a98;  1 drivers
L_0000021a651f9108 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000021a651f4300_0 .net/2u *"_ivl_2", 5 0, L_0000021a651f9108;  1 drivers
v0000021a651f5c00_0 .net *"_ivl_20", 4 0, L_0000021a651f7990;  1 drivers
v0000021a651f5200_0 .net *"_ivl_200", 31 0, L_0000021a652546c0;  1 drivers
v0000021a651f5980_0 .net *"_ivl_204", 31 0, L_0000021a65253a40;  1 drivers
L_0000021a651f9ae0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a651f5520_0 .net *"_ivl_207", 25 0, L_0000021a651f9ae0;  1 drivers
L_0000021a651f9b28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a651f5e80_0 .net/2u *"_ivl_208", 31 0, L_0000021a651f9b28;  1 drivers
v0000021a651f4260_0 .net *"_ivl_210", 0 0, L_0000021a65254a80;  1 drivers
L_0000021a651f9b70 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000021a651f4a80_0 .net/2u *"_ivl_212", 5 0, L_0000021a651f9b70;  1 drivers
v0000021a651f5de0_0 .net *"_ivl_214", 0 0, L_0000021a65254f80;  1 drivers
L_0000021a651f9bb8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000021a651f4580_0 .net/2u *"_ivl_216", 5 0, L_0000021a651f9bb8;  1 drivers
v0000021a651f44e0_0 .net *"_ivl_218", 0 0, L_0000021a65253220;  1 drivers
v0000021a651f5480_0 .net *"_ivl_221", 0 0, L_0000021a651f84c0;  1 drivers
v0000021a651f4620_0 .net *"_ivl_223", 0 0, L_0000021a651f8610;  1 drivers
L_0000021a651f9c00 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000021a651f5f20_0 .net/2u *"_ivl_224", 5 0, L_0000021a651f9c00;  1 drivers
v0000021a651f4d00_0 .net *"_ivl_226", 0 0, L_0000021a65254760;  1 drivers
v0000021a651f5840_0 .net *"_ivl_228", 31 0, L_0000021a65254800;  1 drivers
v0000021a651f48a0_0 .net *"_ivl_24", 0 0, L_0000021a651f8370;  1 drivers
L_0000021a651f9228 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021a651f4800_0 .net/2u *"_ivl_26", 4 0, L_0000021a651f9228;  1 drivers
v0000021a651f49e0_0 .net *"_ivl_29", 4 0, L_0000021a651f7ad0;  1 drivers
v0000021a651f4da0_0 .net *"_ivl_32", 0 0, L_0000021a651f8a70;  1 drivers
L_0000021a651f9270 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000021a651f5fc0_0 .net/2u *"_ivl_34", 4 0, L_0000021a651f9270;  1 drivers
v0000021a651f5ac0_0 .net *"_ivl_37", 4 0, L_0000021a651f7cb0;  1 drivers
v0000021a651f5340_0 .net *"_ivl_40", 0 0, L_0000021a651f8530;  1 drivers
L_0000021a651f92b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a651f4b20_0 .net/2u *"_ivl_42", 15 0, L_0000021a651f92b8;  1 drivers
v0000021a651f5b60_0 .net *"_ivl_45", 15 0, L_0000021a652417a0;  1 drivers
v0000021a651f4bc0_0 .net *"_ivl_48", 0 0, L_0000021a651f8140;  1 drivers
v0000021a651f55c0_0 .net *"_ivl_5", 5 0, L_0000021a651f7530;  1 drivers
L_0000021a651f9300 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a651f4c60_0 .net/2u *"_ivl_50", 36 0, L_0000021a651f9300;  1 drivers
L_0000021a651f9348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a651f5660_0 .net/2u *"_ivl_52", 31 0, L_0000021a651f9348;  1 drivers
v0000021a651f4e40_0 .net *"_ivl_55", 4 0, L_0000021a65241700;  1 drivers
v0000021a651f4ee0_0 .net *"_ivl_56", 36 0, L_0000021a65242ec0;  1 drivers
v0000021a651f5020_0 .net *"_ivl_58", 36 0, L_0000021a65242060;  1 drivers
v0000021a651f5ca0_0 .net *"_ivl_62", 0 0, L_0000021a651f9020;  1 drivers
L_0000021a651f9390 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000021a651f50c0_0 .net/2u *"_ivl_64", 5 0, L_0000021a651f9390;  1 drivers
v0000021a651f5160_0 .net *"_ivl_67", 5 0, L_0000021a652429c0;  1 drivers
v0000021a651f5700_0 .net *"_ivl_70", 0 0, L_0000021a651f8fb0;  1 drivers
L_0000021a651f93d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a651f57a0_0 .net/2u *"_ivl_72", 57 0, L_0000021a651f93d8;  1 drivers
L_0000021a651f9420 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a651f5a20_0 .net/2u *"_ivl_74", 31 0, L_0000021a651f9420;  1 drivers
v0000021a651f6d10_0 .net *"_ivl_77", 25 0, L_0000021a65242880;  1 drivers
v0000021a651f66d0_0 .net *"_ivl_78", 57 0, L_0000021a65241340;  1 drivers
v0000021a651f7e90_0 .net *"_ivl_8", 0 0, L_0000021a651f88b0;  1 drivers
v0000021a651f7d50_0 .net *"_ivl_80", 57 0, L_0000021a65241fc0;  1 drivers
L_0000021a651f9468 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000021a651f6630_0 .net/2u *"_ivl_84", 31 0, L_0000021a651f9468;  1 drivers
L_0000021a651f94b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000021a651f6e50_0 .net/2u *"_ivl_88", 5 0, L_0000021a651f94b0;  1 drivers
v0000021a651f75d0_0 .net *"_ivl_90", 0 0, L_0000021a65242100;  1 drivers
L_0000021a651f94f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000021a651f6770_0 .net/2u *"_ivl_92", 5 0, L_0000021a651f94f8;  1 drivers
v0000021a651f7c10_0 .net *"_ivl_94", 0 0, L_0000021a65241160;  1 drivers
v0000021a651f63b0_0 .net *"_ivl_97", 0 0, L_0000021a651f8220;  1 drivers
v0000021a651f7350_0 .net *"_ivl_98", 47 0, L_0000021a652415c0;  1 drivers
v0000021a651f6450_0 .net "adderResult", 31 0, L_0000021a652424c0;  1 drivers
v0000021a651f64f0_0 .net "address", 31 0, L_0000021a65243000;  1 drivers
v0000021a651f6810_0 .net "clk", 0 0, L_0000021a651f8990;  alias, 1 drivers
v0000021a651f6c70_0 .var "cycles_consumed", 31 0;
v0000021a651f68b0_0 .net "extImm", 31 0, L_0000021a65242d80;  1 drivers
v0000021a651f6130_0 .net "funct", 5 0, L_0000021a652427e0;  1 drivers
v0000021a651f7670_0 .net "hlt", 0 0, v0000021a65179210_0;  1 drivers
v0000021a651f7710_0 .net "imm", 15 0, L_0000021a65241f20;  1 drivers
v0000021a651f78f0_0 .net "immediate", 31 0, L_0000021a65255020;  1 drivers
v0000021a651f69f0_0 .net "input_clk", 0 0, v0000021a651f6db0_0;  1 drivers
v0000021a651f73f0_0 .net "instruction", 31 0, L_0000021a65242740;  1 drivers
v0000021a651f7170_0 .net "memoryReadData", 31 0, v0000021a651f09c0_0;  1 drivers
v0000021a651f6950_0 .net "nextPC", 31 0, L_0000021a65241e80;  1 drivers
v0000021a651f61d0_0 .net "opcode", 5 0, L_0000021a651f6310;  1 drivers
v0000021a651f70d0_0 .net "rd", 4 0, L_0000021a651f7a30;  1 drivers
v0000021a651f6590_0 .net "readData1", 31 0, L_0000021a651f86f0;  1 drivers
v0000021a651f7df0_0 .net "readData1_w", 31 0, L_0000021a652532c0;  1 drivers
v0000021a651f7490_0 .net "readData2", 31 0, L_0000021a651f81b0;  1 drivers
v0000021a651f6a90_0 .net "rs", 4 0, L_0000021a651f7b70;  1 drivers
v0000021a651f7f30_0 .net "rst", 0 0, v0000021a651f6f90_0;  1 drivers
v0000021a651f6270_0 .net "rt", 4 0, L_0000021a65241520;  1 drivers
v0000021a651f7210_0 .net "shamt", 31 0, L_0000021a65241840;  1 drivers
v0000021a651f72b0_0 .net "wire_instruction", 31 0, L_0000021a651f8920;  1 drivers
v0000021a651f6b30_0 .net "writeData", 31 0, L_0000021a65254580;  1 drivers
v0000021a651f6bd0_0 .net "zero", 0 0, L_0000021a65253540;  1 drivers
L_0000021a651f7530 .part L_0000021a65242740, 26, 6;
L_0000021a651f6310 .functor MUXZ 6, L_0000021a651f7530, L_0000021a651f9108, L_0000021a651f8b50, C4<>;
L_0000021a651f7030 .cmp/eq 6, L_0000021a651f6310, L_0000021a651f9198;
L_0000021a651f7850 .part L_0000021a65242740, 11, 5;
L_0000021a651f7990 .functor MUXZ 5, L_0000021a651f7850, L_0000021a651f91e0, L_0000021a651f7030, C4<>;
L_0000021a651f7a30 .functor MUXZ 5, L_0000021a651f7990, L_0000021a651f9150, L_0000021a651f88b0, C4<>;
L_0000021a651f7ad0 .part L_0000021a65242740, 21, 5;
L_0000021a651f7b70 .functor MUXZ 5, L_0000021a651f7ad0, L_0000021a651f9228, L_0000021a651f8370, C4<>;
L_0000021a651f7cb0 .part L_0000021a65242740, 16, 5;
L_0000021a65241520 .functor MUXZ 5, L_0000021a651f7cb0, L_0000021a651f9270, L_0000021a651f8a70, C4<>;
L_0000021a652417a0 .part L_0000021a65242740, 0, 16;
L_0000021a65241f20 .functor MUXZ 16, L_0000021a652417a0, L_0000021a651f92b8, L_0000021a651f8530, C4<>;
L_0000021a65241700 .part L_0000021a65242740, 6, 5;
L_0000021a65242ec0 .concat [ 5 32 0 0], L_0000021a65241700, L_0000021a651f9348;
L_0000021a65242060 .functor MUXZ 37, L_0000021a65242ec0, L_0000021a651f9300, L_0000021a651f8140, C4<>;
L_0000021a65241840 .part L_0000021a65242060, 0, 32;
L_0000021a652429c0 .part L_0000021a65242740, 0, 6;
L_0000021a652427e0 .functor MUXZ 6, L_0000021a652429c0, L_0000021a651f9390, L_0000021a651f9020, C4<>;
L_0000021a65242880 .part L_0000021a65242740, 0, 26;
L_0000021a65241340 .concat [ 26 32 0 0], L_0000021a65242880, L_0000021a651f9420;
L_0000021a65241fc0 .functor MUXZ 58, L_0000021a65241340, L_0000021a651f93d8, L_0000021a651f8fb0, C4<>;
L_0000021a65243000 .part L_0000021a65241fc0, 0, 32;
L_0000021a652418e0 .arith/sum 32, v0000021a651f0ba0_0, L_0000021a651f9468;
L_0000021a65242100 .cmp/eq 6, L_0000021a651f6310, L_0000021a651f94b0;
L_0000021a65241160 .cmp/eq 6, L_0000021a651f6310, L_0000021a651f94f8;
L_0000021a652415c0 .concat [ 32 16 0 0], L_0000021a65243000, L_0000021a651f9540;
L_0000021a652412a0 .concat [ 6 26 0 0], L_0000021a651f6310, L_0000021a651f9588;
L_0000021a65241200 .cmp/eq 32, L_0000021a652412a0, L_0000021a651f95d0;
L_0000021a65241980 .cmp/eq 6, L_0000021a652427e0, L_0000021a651f9618;
L_0000021a65241ac0 .concat [ 32 16 0 0], L_0000021a651f86f0, L_0000021a651f9660;
L_0000021a65242920 .concat [ 32 16 0 0], v0000021a651f0ba0_0, L_0000021a651f96a8;
L_0000021a65242380 .part L_0000021a65241f20, 15, 1;
LS_0000021a65241c00_0_0 .concat [ 1 1 1 1], L_0000021a65242380, L_0000021a65242380, L_0000021a65242380, L_0000021a65242380;
LS_0000021a65241c00_0_4 .concat [ 1 1 1 1], L_0000021a65242380, L_0000021a65242380, L_0000021a65242380, L_0000021a65242380;
LS_0000021a65241c00_0_8 .concat [ 1 1 1 1], L_0000021a65242380, L_0000021a65242380, L_0000021a65242380, L_0000021a65242380;
LS_0000021a65241c00_0_12 .concat [ 1 1 1 1], L_0000021a65242380, L_0000021a65242380, L_0000021a65242380, L_0000021a65242380;
LS_0000021a65241c00_0_16 .concat [ 1 1 1 1], L_0000021a65242380, L_0000021a65242380, L_0000021a65242380, L_0000021a65242380;
LS_0000021a65241c00_0_20 .concat [ 1 1 1 1], L_0000021a65242380, L_0000021a65242380, L_0000021a65242380, L_0000021a65242380;
LS_0000021a65241c00_0_24 .concat [ 1 1 1 1], L_0000021a65242380, L_0000021a65242380, L_0000021a65242380, L_0000021a65242380;
LS_0000021a65241c00_0_28 .concat [ 1 1 1 1], L_0000021a65242380, L_0000021a65242380, L_0000021a65242380, L_0000021a65242380;
LS_0000021a65241c00_1_0 .concat [ 4 4 4 4], LS_0000021a65241c00_0_0, LS_0000021a65241c00_0_4, LS_0000021a65241c00_0_8, LS_0000021a65241c00_0_12;
LS_0000021a65241c00_1_4 .concat [ 4 4 4 4], LS_0000021a65241c00_0_16, LS_0000021a65241c00_0_20, LS_0000021a65241c00_0_24, LS_0000021a65241c00_0_28;
L_0000021a65241c00 .concat [ 16 16 0 0], LS_0000021a65241c00_1_0, LS_0000021a65241c00_1_4;
L_0000021a65242420 .concat [ 16 32 0 0], L_0000021a65241f20, L_0000021a65241c00;
L_0000021a65242240 .arith/sum 48, L_0000021a65242920, L_0000021a65242420;
L_0000021a65242560 .functor MUXZ 48, L_0000021a65242240, L_0000021a65241ac0, L_0000021a651f8300, C4<>;
L_0000021a652413e0 .functor MUXZ 48, L_0000021a65242560, L_0000021a652415c0, L_0000021a651f8220, C4<>;
L_0000021a652424c0 .part L_0000021a652413e0, 0, 32;
L_0000021a65241e80 .functor MUXZ 32, L_0000021a652418e0, L_0000021a652424c0, v0000021a651f1280_0, C4<>;
L_0000021a65242740 .functor MUXZ 32, L_0000021a651f8920, L_0000021a651f9738, L_0000021a651f8bc0, C4<>;
L_0000021a65241a20 .cmp/eq 6, L_0000021a651f6310, L_0000021a651f9810;
L_0000021a65242ba0 .cmp/eq 6, L_0000021a651f6310, L_0000021a651f9858;
L_0000021a652422e0 .cmp/eq 6, L_0000021a651f6310, L_0000021a651f98a0;
L_0000021a65242c40 .concat [ 16 16 0 0], L_0000021a65241f20, L_0000021a651f98e8;
L_0000021a65241d40 .part L_0000021a65241f20, 15, 1;
LS_0000021a65242ce0_0_0 .concat [ 1 1 1 1], L_0000021a65241d40, L_0000021a65241d40, L_0000021a65241d40, L_0000021a65241d40;
LS_0000021a65242ce0_0_4 .concat [ 1 1 1 1], L_0000021a65241d40, L_0000021a65241d40, L_0000021a65241d40, L_0000021a65241d40;
LS_0000021a65242ce0_0_8 .concat [ 1 1 1 1], L_0000021a65241d40, L_0000021a65241d40, L_0000021a65241d40, L_0000021a65241d40;
LS_0000021a65242ce0_0_12 .concat [ 1 1 1 1], L_0000021a65241d40, L_0000021a65241d40, L_0000021a65241d40, L_0000021a65241d40;
L_0000021a65242ce0 .concat [ 4 4 4 4], LS_0000021a65242ce0_0_0, LS_0000021a65242ce0_0_4, LS_0000021a65242ce0_0_8, LS_0000021a65242ce0_0_12;
L_0000021a652421a0 .concat [ 16 16 0 0], L_0000021a65241f20, L_0000021a65242ce0;
L_0000021a65242d80 .functor MUXZ 32, L_0000021a652421a0, L_0000021a65242c40, L_0000021a651f8290, C4<>;
L_0000021a65241b60 .concat [ 6 26 0 0], L_0000021a651f6310, L_0000021a651f9930;
L_0000021a65241ca0 .cmp/eq 32, L_0000021a65241b60, L_0000021a651f9978;
L_0000021a65241de0 .cmp/eq 6, L_0000021a652427e0, L_0000021a651f99c0;
L_0000021a65254ee0 .cmp/eq 6, L_0000021a652427e0, L_0000021a651f9a08;
L_0000021a65253180 .cmp/eq 6, L_0000021a651f6310, L_0000021a651f9a50;
L_0000021a652546c0 .functor MUXZ 32, L_0000021a65242d80, L_0000021a651f9a98, L_0000021a65253180, C4<>;
L_0000021a65255020 .functor MUXZ 32, L_0000021a652546c0, L_0000021a65241840, L_0000021a651f8760, C4<>;
L_0000021a65253a40 .concat [ 6 26 0 0], L_0000021a651f6310, L_0000021a651f9ae0;
L_0000021a65254a80 .cmp/eq 32, L_0000021a65253a40, L_0000021a651f9b28;
L_0000021a65254f80 .cmp/eq 6, L_0000021a652427e0, L_0000021a651f9b70;
L_0000021a65253220 .cmp/eq 6, L_0000021a652427e0, L_0000021a651f9bb8;
L_0000021a65254760 .cmp/eq 6, L_0000021a651f6310, L_0000021a651f9c00;
L_0000021a65254800 .functor MUXZ 32, L_0000021a651f86f0, v0000021a651f0ba0_0, L_0000021a65254760, C4<>;
L_0000021a652532c0 .functor MUXZ 32, L_0000021a65254800, L_0000021a651f81b0, L_0000021a651f8610, C4<>;
S_0000021a65114320 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000021a65114190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021a65184050 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000021a651f8ae0 .functor NOT 1, v0000021a65178f90_0, C4<0>, C4<0>, C4<0>;
v0000021a65179df0_0 .net *"_ivl_0", 0 0, L_0000021a651f8ae0;  1 drivers
v0000021a65179ad0_0 .net "in1", 31 0, L_0000021a651f81b0;  alias, 1 drivers
v0000021a65179670_0 .net "in2", 31 0, L_0000021a65255020;  alias, 1 drivers
v0000021a6517a930_0 .net "out", 31 0, L_0000021a652544e0;  alias, 1 drivers
v0000021a65179b70_0 .net "s", 0 0, v0000021a65178f90_0;  alias, 1 drivers
L_0000021a652544e0 .functor MUXZ 32, L_0000021a65255020, L_0000021a651f81b0, L_0000021a651f8ae0, C4<>;
S_0000021a650c29c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000021a65114190;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000021a651a91b0 .param/l "RType" 0 4 2, C4<000000>;
P_0000021a651a91e8 .param/l "add" 0 4 5, C4<100000>;
P_0000021a651a9220 .param/l "addi" 0 4 8, C4<001000>;
P_0000021a651a9258 .param/l "addu" 0 4 5, C4<100001>;
P_0000021a651a9290 .param/l "and_" 0 4 5, C4<100100>;
P_0000021a651a92c8 .param/l "andi" 0 4 8, C4<001100>;
P_0000021a651a9300 .param/l "beq" 0 4 10, C4<000100>;
P_0000021a651a9338 .param/l "bne" 0 4 10, C4<000101>;
P_0000021a651a9370 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000021a651a93a8 .param/l "j" 0 4 12, C4<000010>;
P_0000021a651a93e0 .param/l "jal" 0 4 12, C4<000011>;
P_0000021a651a9418 .param/l "jr" 0 4 6, C4<001000>;
P_0000021a651a9450 .param/l "lw" 0 4 8, C4<100011>;
P_0000021a651a9488 .param/l "nor_" 0 4 5, C4<100111>;
P_0000021a651a94c0 .param/l "or_" 0 4 5, C4<100101>;
P_0000021a651a94f8 .param/l "ori" 0 4 8, C4<001101>;
P_0000021a651a9530 .param/l "sgt" 0 4 6, C4<101011>;
P_0000021a651a9568 .param/l "sll" 0 4 6, C4<000000>;
P_0000021a651a95a0 .param/l "slt" 0 4 5, C4<101010>;
P_0000021a651a95d8 .param/l "slti" 0 4 8, C4<101010>;
P_0000021a651a9610 .param/l "srl" 0 4 6, C4<000010>;
P_0000021a651a9648 .param/l "sub" 0 4 5, C4<100010>;
P_0000021a651a9680 .param/l "subu" 0 4 5, C4<100011>;
P_0000021a651a96b8 .param/l "sw" 0 4 8, C4<101011>;
P_0000021a651a96f0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000021a651a9728 .param/l "xori" 0 4 8, C4<001110>;
v0000021a651795d0_0 .var "ALUOp", 3 0;
v0000021a65178f90_0 .var "ALUSrc", 0 0;
v0000021a651797b0_0 .var "MemReadEn", 0 0;
v0000021a6517a110_0 .var "MemWriteEn", 0 0;
v0000021a65179c10_0 .var "MemtoReg", 0 0;
v0000021a6517a250_0 .var "RegDst", 0 0;
v0000021a65179030_0 .var "RegWriteEn", 0 0;
v0000021a65179cb0_0 .net "funct", 5 0, L_0000021a652427e0;  alias, 1 drivers
v0000021a65179210_0 .var "hlt", 0 0;
v0000021a6517a430_0 .net "opcode", 5 0, L_0000021a651f6310;  alias, 1 drivers
v0000021a6517a2f0_0 .net "rst", 0 0, v0000021a651f6f90_0;  alias, 1 drivers
E_0000021a65183d10 .event anyedge, v0000021a6517a2f0_0, v0000021a6517a430_0, v0000021a65179cb0_0;
S_0000021a650c2b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000021a65114190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000021a651841d0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000021a651f8920 .functor BUFZ 32, L_0000021a65241480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021a651798f0_0 .net "Data_Out", 31 0, L_0000021a651f8920;  alias, 1 drivers
v0000021a65179990 .array "InstMem", 2047 0, 31 0;
v0000021a6517a4d0_0 .net *"_ivl_0", 31 0, L_0000021a65241480;  1 drivers
v0000021a6517a9d0_0 .net *"_ivl_3", 10 0, L_0000021a65242600;  1 drivers
v0000021a65179f30_0 .net *"_ivl_4", 12 0, L_0000021a652426a0;  1 drivers
L_0000021a651f96f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021a65179fd0_0 .net *"_ivl_7", 1 0, L_0000021a651f96f0;  1 drivers
v0000021a6517a070_0 .net "addr", 31 0, v0000021a651f0ba0_0;  alias, 1 drivers
v0000021a651792b0_0 .var/i "i", 31 0;
L_0000021a65241480 .array/port v0000021a65179990, L_0000021a652426a0;
L_0000021a65242600 .part v0000021a651f0ba0_0, 0, 11;
L_0000021a652426a0 .concat [ 11 2 0 0], L_0000021a65242600, L_0000021a651f96f0;
S_0000021a65112840 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000021a65114190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000021a651f86f0 .functor BUFZ 32, L_0000021a65242e20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000021a651f81b0 .functor BUFZ 32, L_0000021a65242a60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000021a6517a890_0 .net *"_ivl_0", 31 0, L_0000021a65242e20;  1 drivers
v0000021a6517a7f0_0 .net *"_ivl_10", 6 0, L_0000021a65242b00;  1 drivers
L_0000021a651f97c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021a65155760_0 .net *"_ivl_13", 1 0, L_0000021a651f97c8;  1 drivers
v0000021a65156520_0 .net *"_ivl_2", 6 0, L_0000021a65242f60;  1 drivers
L_0000021a651f9780 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000021a651f11e0_0 .net *"_ivl_5", 1 0, L_0000021a651f9780;  1 drivers
v0000021a651f1e60_0 .net *"_ivl_8", 31 0, L_0000021a65242a60;  1 drivers
v0000021a651f1fa0_0 .net "clk", 0 0, L_0000021a651f8990;  alias, 1 drivers
v0000021a651f1be0_0 .var/i "i", 31 0;
v0000021a651f0560_0 .net "readData1", 31 0, L_0000021a651f86f0;  alias, 1 drivers
v0000021a651f04c0_0 .net "readData2", 31 0, L_0000021a651f81b0;  alias, 1 drivers
v0000021a651f0600_0 .net "readRegister1", 4 0, L_0000021a651f7b70;  alias, 1 drivers
v0000021a651f1b40_0 .net "readRegister2", 4 0, L_0000021a65241520;  alias, 1 drivers
v0000021a651f0c40 .array "registers", 31 0, 31 0;
v0000021a651f0ce0_0 .net "rst", 0 0, v0000021a651f6f90_0;  alias, 1 drivers
v0000021a651f1140_0 .net "we", 0 0, v0000021a65179030_0;  alias, 1 drivers
v0000021a651f02e0_0 .net "writeData", 31 0, L_0000021a65254580;  alias, 1 drivers
v0000021a651f10a0_0 .net "writeRegister", 4 0, L_0000021a65241660;  alias, 1 drivers
E_0000021a65184110/0 .event negedge, v0000021a6517a2f0_0;
E_0000021a65184110/1 .event posedge, v0000021a651f1fa0_0;
E_0000021a65184110 .event/or E_0000021a65184110/0, E_0000021a65184110/1;
L_0000021a65242e20 .array/port v0000021a651f0c40, L_0000021a65242f60;
L_0000021a65242f60 .concat [ 5 2 0 0], L_0000021a651f7b70, L_0000021a651f9780;
L_0000021a65242a60 .array/port v0000021a651f0c40, L_0000021a65242b00;
L_0000021a65242b00 .concat [ 5 2 0 0], L_0000021a65241520, L_0000021a651f97c8;
S_0000021a651129d0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000021a65112840;
 .timescale 0 0;
v0000021a6517a570_0 .var/i "i", 31 0;
S_0000021a65145eb0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000021a65114190;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000021a65184290 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000021a651f83e0 .functor NOT 1, v0000021a6517a250_0, C4<0>, C4<0>, C4<0>;
v0000021a651f06a0_0 .net *"_ivl_0", 0 0, L_0000021a651f83e0;  1 drivers
v0000021a651f0740_0 .net "in1", 4 0, L_0000021a65241520;  alias, 1 drivers
v0000021a651f1dc0_0 .net "in2", 4 0, L_0000021a651f7a30;  alias, 1 drivers
v0000021a651f0100_0 .net "out", 4 0, L_0000021a65241660;  alias, 1 drivers
v0000021a651f01a0_0 .net "s", 0 0, v0000021a6517a250_0;  alias, 1 drivers
L_0000021a65241660 .functor MUXZ 5, L_0000021a651f7a30, L_0000021a65241520, L_0000021a651f83e0, C4<>;
S_0000021a65146040 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000021a65114190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000021a65184310 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000021a651f8a00 .functor NOT 1, v0000021a65179c10_0, C4<0>, C4<0>, C4<0>;
v0000021a651f18c0_0 .net *"_ivl_0", 0 0, L_0000021a651f8a00;  1 drivers
v0000021a651f1640_0 .net "in1", 31 0, v0000021a651f0d80_0;  alias, 1 drivers
v0000021a651f1a00_0 .net "in2", 31 0, v0000021a651f09c0_0;  alias, 1 drivers
v0000021a651f1960_0 .net "out", 31 0, L_0000021a65254580;  alias, 1 drivers
v0000021a651f0380_0 .net "s", 0 0, v0000021a65179c10_0;  alias, 1 drivers
L_0000021a65254580 .functor MUXZ 32, v0000021a651f09c0_0, v0000021a651f0d80_0, L_0000021a651f8a00, C4<>;
S_0000021a65130690 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000021a65114190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000021a65130820 .param/l "ADD" 0 9 12, C4<0000>;
P_0000021a65130858 .param/l "AND" 0 9 12, C4<0010>;
P_0000021a65130890 .param/l "NOR" 0 9 12, C4<0101>;
P_0000021a651308c8 .param/l "OR" 0 9 12, C4<0011>;
P_0000021a65130900 .param/l "SGT" 0 9 12, C4<0111>;
P_0000021a65130938 .param/l "SLL" 0 9 12, C4<1000>;
P_0000021a65130970 .param/l "SLT" 0 9 12, C4<0110>;
P_0000021a651309a8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000021a651309e0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000021a65130a18 .param/l "XOR" 0 9 12, C4<0100>;
P_0000021a65130a50 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000021a65130a88 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000021a651f9c48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021a651f0240_0 .net/2u *"_ivl_0", 31 0, L_0000021a651f9c48;  1 drivers
v0000021a651f1aa0_0 .net "opSel", 3 0, v0000021a651795d0_0;  alias, 1 drivers
v0000021a651f0e20_0 .net "operand1", 31 0, L_0000021a652532c0;  alias, 1 drivers
v0000021a651f1c80_0 .net "operand2", 31 0, L_0000021a652544e0;  alias, 1 drivers
v0000021a651f0d80_0 .var "result", 31 0;
v0000021a651f1820_0 .net "zero", 0 0, L_0000021a65253540;  alias, 1 drivers
E_0000021a65184350 .event anyedge, v0000021a651795d0_0, v0000021a651f0e20_0, v0000021a6517a930_0;
L_0000021a65253540 .cmp/eq 32, v0000021a651f0d80_0, L_0000021a651f9c48;
S_0000021a650f6ac0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000021a65114190;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000021a651a9770 .param/l "RType" 0 4 2, C4<000000>;
P_0000021a651a97a8 .param/l "add" 0 4 5, C4<100000>;
P_0000021a651a97e0 .param/l "addi" 0 4 8, C4<001000>;
P_0000021a651a9818 .param/l "addu" 0 4 5, C4<100001>;
P_0000021a651a9850 .param/l "and_" 0 4 5, C4<100100>;
P_0000021a651a9888 .param/l "andi" 0 4 8, C4<001100>;
P_0000021a651a98c0 .param/l "beq" 0 4 10, C4<000100>;
P_0000021a651a98f8 .param/l "bne" 0 4 10, C4<000101>;
P_0000021a651a9930 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000021a651a9968 .param/l "j" 0 4 12, C4<000010>;
P_0000021a651a99a0 .param/l "jal" 0 4 12, C4<000011>;
P_0000021a651a99d8 .param/l "jr" 0 4 6, C4<001000>;
P_0000021a651a9a10 .param/l "lw" 0 4 8, C4<100011>;
P_0000021a651a9a48 .param/l "nor_" 0 4 5, C4<100111>;
P_0000021a651a9a80 .param/l "or_" 0 4 5, C4<100101>;
P_0000021a651a9ab8 .param/l "ori" 0 4 8, C4<001101>;
P_0000021a651a9af0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000021a651a9b28 .param/l "sll" 0 4 6, C4<000000>;
P_0000021a651a9b60 .param/l "slt" 0 4 5, C4<101010>;
P_0000021a651a9b98 .param/l "slti" 0 4 8, C4<101010>;
P_0000021a651a9bd0 .param/l "srl" 0 4 6, C4<000010>;
P_0000021a651a9c08 .param/l "sub" 0 4 5, C4<100010>;
P_0000021a651a9c40 .param/l "subu" 0 4 5, C4<100011>;
P_0000021a651a9c78 .param/l "sw" 0 4 8, C4<101011>;
P_0000021a651a9cb0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000021a651a9ce8 .param/l "xori" 0 4 8, C4<001110>;
v0000021a651f1280_0 .var "PCsrc", 0 0;
v0000021a651f1460_0 .net "funct", 5 0, L_0000021a652427e0;  alias, 1 drivers
v0000021a651f07e0_0 .net "opcode", 5 0, L_0000021a651f6310;  alias, 1 drivers
v0000021a651f1d20_0 .net "operand1", 31 0, L_0000021a651f86f0;  alias, 1 drivers
v0000021a651f1f00_0 .net "operand2", 31 0, L_0000021a652544e0;  alias, 1 drivers
v0000021a651f0b00_0 .net "rst", 0 0, v0000021a651f6f90_0;  alias, 1 drivers
E_0000021a65184850/0 .event anyedge, v0000021a6517a2f0_0, v0000021a6517a430_0, v0000021a651f0560_0, v0000021a6517a930_0;
E_0000021a65184850/1 .event anyedge, v0000021a65179cb0_0;
E_0000021a65184850 .event/or E_0000021a65184850/0, E_0000021a65184850/1;
S_0000021a651a9d30 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000021a65114190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000021a651f0420 .array "DataMem", 2047 0, 31 0;
v0000021a651f1780_0 .net "address", 31 0, v0000021a651f0d80_0;  alias, 1 drivers
v0000021a651f0f60_0 .net "clock", 0 0, L_0000021a651f8ca0;  1 drivers
v0000021a651f0920_0 .net "data", 31 0, L_0000021a651f81b0;  alias, 1 drivers
v0000021a651f0880_0 .var/i "i", 31 0;
v0000021a651f09c0_0 .var "q", 31 0;
v0000021a651f0a60_0 .net "rden", 0 0, v0000021a651797b0_0;  alias, 1 drivers
v0000021a651f1320_0 .net "wren", 0 0, v0000021a6517a110_0;  alias, 1 drivers
E_0000021a65185810 .event posedge, v0000021a651f0f60_0;
S_0000021a650f6c50 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000021a65114190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000021a65184650 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000021a651f15a0_0 .net "PCin", 31 0, L_0000021a65241e80;  alias, 1 drivers
v0000021a651f0ba0_0 .var "PCout", 31 0;
v0000021a651f0ec0_0 .net "clk", 0 0, L_0000021a651f8990;  alias, 1 drivers
v0000021a651f1000_0 .net "rst", 0 0, v0000021a651f6f90_0;  alias, 1 drivers
    .scope S_0000021a650f6ac0;
T_0 ;
    %wait E_0000021a65184850;
    %load/vec4 v0000021a651f0b00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a651f1280_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021a651f07e0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000021a651f1d20_0;
    %load/vec4 v0000021a651f1f00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000021a651f07e0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000021a651f1d20_0;
    %load/vec4 v0000021a651f1f00_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000021a651f07e0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000021a651f07e0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000021a651f07e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000021a651f1460_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000021a651f1280_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000021a650f6c50;
T_1 ;
    %wait E_0000021a65184110;
    %load/vec4 v0000021a651f1000_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000021a651f0ba0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000021a651f15a0_0;
    %assign/vec4 v0000021a651f0ba0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000021a650c2b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a651792b0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000021a651792b0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021a651792b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %load/vec4 v0000021a651792b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021a651792b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537722900, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %pushi/vec4 22560, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %pushi/vec4 23111718, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %pushi/vec4 24608, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %pushi/vec4 25210918, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %pushi/vec4 2393374720, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %pushi/vec4 2395537408, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %pushi/vec4 17387562, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %pushi/vec4 289406982, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %pushi/vec4 16783392, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %pushi/vec4 18890784, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %pushi/vec4 6309920, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %pushi/vec4 2930245632, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %pushi/vec4 2932408320, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %pushi/vec4 562823169, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %pushi/vec4 26038314, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %pushi/vec4 356581364, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %pushi/vec4 23941162, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %pushi/vec4 356581359, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a65179990, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000021a650c29c0;
T_3 ;
    %wait E_0000021a65183d10;
    %load/vec4 v0000021a6517a2f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000021a65179210_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000021a651795d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a65178f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a65179030_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a6517a110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a65179c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000021a651797b0_0, 0;
    %assign/vec4 v0000021a6517a250_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000021a65179210_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000021a651795d0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000021a65178f90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000021a65179030_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000021a6517a110_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000021a65179c10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000021a651797b0_0, 0, 1;
    %store/vec4 v0000021a6517a250_0, 0, 1;
    %load/vec4 v0000021a6517a430_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a65179210_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a6517a250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a65179030_0, 0;
    %load/vec4 v0000021a65179cb0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021a651795d0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021a651795d0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021a651795d0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021a651795d0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021a651795d0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021a651795d0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021a651795d0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000021a651795d0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021a651795d0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000021a651795d0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a65178f90_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000021a651795d0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a65178f90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000021a651795d0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021a651795d0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a65179030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a6517a250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a65178f90_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a65179030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021a6517a250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a65178f90_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000021a651795d0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a65179030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a65178f90_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000021a651795d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a65179030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a65178f90_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000021a651795d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a65179030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a65178f90_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000021a651795d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a65179030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a65178f90_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a651797b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a65179030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a65178f90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a65179c10_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a6517a110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000021a65178f90_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021a651795d0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000021a651795d0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000021a65112840;
T_4 ;
    %wait E_0000021a65184110;
    %fork t_1, S_0000021a651129d0;
    %jmp t_0;
    .scope S_0000021a651129d0;
t_1 ;
    %load/vec4 v0000021a651f0ce0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a6517a570_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000021a6517a570_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021a6517a570_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0c40, 0, 4;
    %load/vec4 v0000021a6517a570_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021a6517a570_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000021a651f1140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000021a651f02e0_0;
    %load/vec4 v0000021a651f10a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0c40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0c40, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000021a65112840;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000021a65112840;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a651f1be0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000021a651f1be0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000021a651f1be0_0;
    %ix/getv/s 4, v0000021a651f1be0_0;
    %load/vec4a v0000021a651f0c40, 4;
    %ix/getv/s 4, v0000021a651f1be0_0;
    %load/vec4a v0000021a651f0c40, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000021a651f1be0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021a651f1be0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000021a65130690;
T_6 ;
    %wait E_0000021a65184350;
    %load/vec4 v0000021a651f1aa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000021a651f0d80_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000021a651f0e20_0;
    %load/vec4 v0000021a651f1c80_0;
    %add;
    %assign/vec4 v0000021a651f0d80_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000021a651f0e20_0;
    %load/vec4 v0000021a651f1c80_0;
    %sub;
    %assign/vec4 v0000021a651f0d80_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000021a651f0e20_0;
    %load/vec4 v0000021a651f1c80_0;
    %and;
    %assign/vec4 v0000021a651f0d80_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000021a651f0e20_0;
    %load/vec4 v0000021a651f1c80_0;
    %or;
    %assign/vec4 v0000021a651f0d80_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000021a651f0e20_0;
    %load/vec4 v0000021a651f1c80_0;
    %xor;
    %assign/vec4 v0000021a651f0d80_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000021a651f0e20_0;
    %load/vec4 v0000021a651f1c80_0;
    %or;
    %inv;
    %assign/vec4 v0000021a651f0d80_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000021a651f0e20_0;
    %load/vec4 v0000021a651f1c80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000021a651f0d80_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000021a651f1c80_0;
    %load/vec4 v0000021a651f0e20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000021a651f0d80_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000021a651f0e20_0;
    %ix/getv 4, v0000021a651f1c80_0;
    %shiftl 4;
    %assign/vec4 v0000021a651f0d80_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000021a651f0e20_0;
    %ix/getv 4, v0000021a651f1c80_0;
    %shiftr 4;
    %assign/vec4 v0000021a651f0d80_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000021a651a9d30;
T_7 ;
    %wait E_0000021a65185810;
    %load/vec4 v0000021a651f0a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000021a651f1780_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0000021a651f0420, 4;
    %assign/vec4 v0000021a651f09c0_0, 0;
T_7.0 ;
    %load/vec4 v0000021a651f1320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000021a651f0920_0;
    %ix/getv 3, v0000021a651f1780_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0420, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000021a651a9d30;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a651f0880_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000021a651f0880_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000021a651f0880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0420, 0, 4;
    %load/vec4 v0000021a651f0880_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021a651f0880_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0420, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0420, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0420, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0420, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0420, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0420, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0420, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0420, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0420, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0420, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0420, 0, 4;
    %pushi/vec4 171, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0420, 0, 4;
    %pushi/vec4 173, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0420, 0, 4;
    %pushi/vec4 153, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0420, 0, 4;
    %pushi/vec4 51, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0420, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0420, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0420, 0, 4;
    %pushi/vec4 34, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0420, 0, 4;
    %pushi/vec4 121, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021a651f0420, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000021a651a9d30;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021a651f0880_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000021a651f0880_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000021a651f0880_0;
    %load/vec4a v0000021a651f0420, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000021a651f0880_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000021a651f0880_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021a651f0880_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000021a65114190;
T_10 ;
    %wait E_0000021a65184110;
    %load/vec4 v0000021a651f7f30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000021a651f6c70_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000021a651f6c70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000021a651f6c70_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000021a651722b0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a651f6db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a651f6f90_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000021a651722b0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000021a651f6db0_0;
    %inv;
    %assign/vec4 v0000021a651f6db0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000021a651722b0;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./SelectionSort/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021a651f6f90_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021a651f6f90_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v0000021a651f7fd0_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
