-- ==============================================================
-- File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2015.1
-- Copyright (C) 2015 Xilinx Inc. All rights reserved.
-- 
-- ==============================================================

library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity DCT_MAT_Multiply_1_Loop_LoadRow_pr_Tinv_rom is 
    generic(
             dwidth     : integer := 32; 
             awidth     : integer := 6; 
             mem_size    : integer := 64
    ); 
    port (
          addr0      : in std_logic_vector(awidth-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(dwidth-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of DCT_MAT_Multiply_1_Loop_LoadRow_pr_Tinv_rom is 

signal addr0_tmp : std_logic_vector(awidth-1 downto 0); 
type mem_array is array (0 to mem_size-1) of std_logic_vector (dwidth-1 downto 0); 
signal mem : mem_array := (
    0 => "00111110101101010000010011110011", 
    1 => "00111110111110110001010010111110", 
    2 => "00111110111011001000001101011111", 
    3 => "00111110110101001101101100110001", 
    4 => "00111110101101010000010011110011", 
    5 => "00111110100011100011100111011010", 
    6 => "00111110010000111110111100010101", 
    7 => "00111101110001111100010111000010", 
    8 => "00111110101101010000010011110011", 
    9 => "00111110110101001101101100110001", 
    10 => "00111110010000111110111100010101", 
    11 => "10111101110001111100010111000010", 
    12 => "10111110101101010000010011110011", 
    13 => "10111110111110110001010010111110", 
    14 => "10111110111011001000001101011111", 
    15 => "10111110100011100011100111011010", 
    16 => "00111110101101010000010011110011", 
    17 => "00111110100011100011100111011010", 
    18 => "10111110010000111110111100010101", 
    19 => "10111110111110110001010010111110", 
    20 => "10111110101101010000010011110011", 
    21 => "00111101110001111100010111000010", 
    22 => "00111110111011001000001101011111", 
    23 => "00111110110101001101101100110001", 
    24 => "00111110101101010000010011110011", 
    25 => "00111101110001111100010111000010", 
    26 => "10111110111011001000001101011111", 
    27 => "10111110100011100011100111011010", 
    28 => "00111110101101010000010011110011", 
    29 => "00111110110101001101101100110001", 
    30 => "10111110010000111110111100010101", 
    31 => "10111110111110110001010010111110", 
    32 => "00111110101101010000010011110011", 
    33 => "10111101110001111100010111000010", 
    34 => "10111110111011001000001101011111", 
    35 => "00111110100011100011100111011010", 
    36 => "00111110101101010000010011110011", 
    37 => "10111110110101001101101100110001", 
    38 => "10111110010000111110111100010101", 
    39 => "00111110111110110001010010111110", 
    40 => "00111110101101010000010011110011", 
    41 => "10111110100011100011100111011010", 
    42 => "10111110010000111110111100010101", 
    43 => "00111110111110110001010010111110", 
    44 => "10111110101101010000010011110011", 
    45 => "10111101110001111100010111000010", 
    46 => "00111110111011001000001101011111", 
    47 => "10111110110101001101101100110001", 
    48 => "00111110101101010000010011110011", 
    49 => "10111110110101001101101100110001", 
    50 => "00111110010000111110111100010101", 
    51 => "00111101110001111100010111000010", 
    52 => "10111110101101010000010011110011", 
    53 => "00111110111110110001010010111110", 
    54 => "10111110111011001000001101011111", 
    55 => "00111110100011100011100111011010", 
    56 => "00111110101101010000010011110011", 
    57 => "10111110111110110001010010111110", 
    58 => "00111110111011001000001101011111", 
    59 => "10111110110101001101101100110001", 
    60 => "00111110101101010000010011110011", 
    61 => "10111110100011100011100111011010", 
    62 => "00111110010000111110111100010101", 
    63 => "10111101110001111100010111000010" );


attribute EQUIVALENT_REGISTER_REMOVAL : string;
begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;


Library IEEE;
use IEEE.std_logic_1164.all;

entity DCT_MAT_Multiply_1_Loop_LoadRow_pr_Tinv is
    generic (
        DataWidth : INTEGER := 32;
        AddressRange : INTEGER := 64;
        AddressWidth : INTEGER := 6);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of DCT_MAT_Multiply_1_Loop_LoadRow_pr_Tinv is
    component DCT_MAT_Multiply_1_Loop_LoadRow_pr_Tinv_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    DCT_MAT_Multiply_1_Loop_LoadRow_pr_Tinv_rom_U :  component DCT_MAT_Multiply_1_Loop_LoadRow_pr_Tinv_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


