###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Wed Nov 30 20:22:29 2022
#  Design:            Integrator
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix Integrator_postCTS -outDir ../Reports/timingReports
###############################################################
Path 1: MET Setup Check with Pin Delay2_reg_reg[0][21]/C 
Endpoint:   Delay2_reg_reg[0][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.010
- Setup                         0.561
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.449
- Arrival Time                 20.671
= Slack Time                   28.778
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   28.778 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   28.779 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.698 |   0.700 |   29.478 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.701 |   29.478 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.770 |   1.470 |   30.248 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.470 |   30.248 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.868 |   2.339 |   31.117 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.339 |   31.117 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.886 |   3.225 |   32.003 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.226 |   32.003 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.071 |   4.297 |   33.074 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.297 |   33.075 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   5.193 |   33.971 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.194 |   33.972 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   6.120 |   34.898 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.120 |   34.898 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |   7.054 |   35.832 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.055 |   35.833 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |   7.944 |   36.722 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.945 |   36.722 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |   8.899 |   37.676 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.899 |   37.677 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |   9.823 |   38.601 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.823 |   38.601 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  10.871 |   39.649 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.872 |   39.650 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  11.754 |   40.531 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.754 |   40.532 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  12.593 |   41.370 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.593 |   41.371 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  13.433 |   42.210 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.433 |   42.211 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.835 |  14.268 |   43.046 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.268 |   43.046 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  15.106 |   43.884 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.106 |   43.884 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.875 |  15.982 |   44.759 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.001 |  15.982 |   44.760 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.860 |  16.842 |   45.620 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  16.842 |   45.620 | 
     | add_123_40/g520/CO                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.842 |  17.685 |   46.462 | 
     | add_123_40/g519/CI                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  17.685 |   46.463 | 
     | add_123_40/g519/CO                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.841 |  18.526 |   47.304 | 
     | add_123_40/g518/CI                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  18.527 |   47.304 | 
     | add_123_40/g518/CO                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.833 |  19.360 |   48.137 | 
     | add_123_40/g517/CI                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  19.360 |   48.138 | 
     | add_123_40/g517/CO                 |   v   | add_123_40/n_40                  | FA_5VX1    | 0.740 |  20.100 |   48.878 | 
     | add_123_40/g516/A                  |   v   | add_123_40/n_40                  | EO3_5VX1   | 0.000 |  20.100 |   48.878 | 
     | add_123_40/g516/Q                  |   v   | Out[21]                          | EO3_5VX1   | 0.571 |  20.671 |   49.449 | 
     | Delay2_reg_reg[0][21]/D            |   v   | Out[21]                          | DFRRQ_5VX1 | 0.000 |  20.671 |   49.449 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -28.778 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -28.777 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -28.309 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -28.305 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.531 |   1.004 |  -27.774 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.010 |  -27.768 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin Delay2_reg_reg[0][20]/C 
Endpoint:   Delay2_reg_reg[0][20]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.010
- Setup                         0.425
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.584
- Arrival Time                 20.494
= Slack Time                   29.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   29.090 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   29.092 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.698 |   0.700 |   29.790 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.701 |   29.791 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.770 |   1.470 |   30.560 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.471 |   30.561 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.868 |   2.339 |   31.429 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.339 |   31.429 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.886 |   3.225 |   32.315 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.226 |   32.316 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.071 |   4.297 |   33.387 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.298 |   33.388 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   5.193 |   34.284 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.194 |   34.284 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   6.120 |   35.210 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.121 |   35.211 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |   7.054 |   36.144 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.055 |   36.145 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |   7.944 |   37.034 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.945 |   37.035 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |   8.899 |   37.989 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.899 |   37.989 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |   9.823 |   38.913 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.823 |   38.913 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  10.871 |   39.961 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.872 |   39.962 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  11.754 |   40.844 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.754 |   40.844 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  12.593 |   41.683 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.593 |   41.683 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  13.433 |   42.523 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.433 |   42.523 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.835 |  14.268 |   43.358 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.268 |   43.358 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  15.106 |   44.196 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.106 |   44.197 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.875 |  15.982 |   45.072 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.001 |  15.982 |   45.072 | 
     | add_123_40/g521/CO                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.860 |  16.842 |   45.932 | 
     | add_123_40/g520/CI                 |   v   | add_123_40/n_32                  | FA_5VX1    | 0.000 |  16.842 |   45.932 | 
     | add_123_40/g520/CO                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.842 |  17.685 |   46.775 | 
     | add_123_40/g519/CI                 |   v   | add_123_40/n_34                  | FA_5VX1    | 0.000 |  17.685 |   46.775 | 
     | add_123_40/g519/CO                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.841 |  18.526 |   47.616 | 
     | add_123_40/g518/CI                 |   v   | add_123_40/n_36                  | FA_5VX1    | 0.000 |  18.527 |   47.617 | 
     | add_123_40/g518/CO                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.833 |  19.360 |   48.450 | 
     | add_123_40/g517/CI                 |   v   | add_123_40/n_38                  | FA_5VX1    | 0.000 |  19.360 |   48.450 | 
     | add_123_40/g517/S                  |   ^   | Out[20]                          | FA_5VX1    | 1.134 |  20.494 |   49.584 | 
     | Delay2_reg_reg[0][20]/D            |   ^   | Out[20]                          | DFRRQ_5VX1 | 0.000 |  20.494 |   49.584 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -29.090 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -29.089 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -28.621 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -28.617 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.531 |   1.004 |  -28.086 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.010 |  -28.080 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin Delay2_reg_reg[0][19]/C 
Endpoint:   Delay2_reg_reg[0][19]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.010
- Setup                         0.424
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.585
- Arrival Time                 19.705
= Slack Time                   29.881
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   29.881 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   29.883 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.698 |   0.700 |   30.581 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.701 |   30.582 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.770 |   1.470 |   31.351 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.471 |   31.351 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.868 |   2.339 |   32.220 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.339 |   32.220 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.886 |   3.225 |   33.106 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.226 |   33.107 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.858 |   4.083 |   33.964 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.001 |   4.084 |   33.965 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.854 |   4.938 |   34.819 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.001 |   4.939 |   34.819 | 
     | csa_tree_add_110_31_groupi/g501/CO |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.835 |   5.773 |   35.654 | 
     | csa_tree_add_110_31_groupi/g500/CI |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.000 |   5.774 |   35.654 | 
     | csa_tree_add_110_31_groupi/g500/CO |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.836 |   6.610 |   36.491 | 
     | csa_tree_add_110_31_groupi/g499/CI |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.000 |   6.610 |   36.491 | 
     | csa_tree_add_110_31_groupi/g499/CO |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.872 |   7.482 |   37.363 | 
     | csa_tree_add_110_31_groupi/g498/CI |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.001 |   7.483 |   37.363 | 
     | csa_tree_add_110_31_groupi/g498/CO |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.869 |   8.352 |   38.233 | 
     | csa_tree_add_110_31_groupi/g497/CI |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.000 |   8.352 |   38.233 | 
     | csa_tree_add_110_31_groupi/g497/CO |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.947 |   9.299 |   39.180 | 
     | csa_tree_add_110_31_groupi/g496/CI |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.001 |   9.300 |   39.181 | 
     | csa_tree_add_110_31_groupi/g496/CO |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.870 |  10.169 |   40.050 | 
     | csa_tree_add_110_31_groupi/g495/CI |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.000 |  10.170 |   40.051 | 
     | csa_tree_add_110_31_groupi/g495/CO |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.823 |  10.993 |   40.874 | 
     | csa_tree_add_110_31_groupi/g494/CI |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.000 |  10.993 |   40.874 | 
     | csa_tree_add_110_31_groupi/g494/CO |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.845 |  11.838 |   41.719 | 
     | csa_tree_add_110_31_groupi/g493/CI |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.000 |  11.838 |   41.719 | 
     | csa_tree_add_110_31_groupi/g493/CO |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.852 |  12.691 |   42.571 | 
     | csa_tree_add_110_31_groupi/g492/CI |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.000 |  12.691 |   42.572 | 
     | csa_tree_add_110_31_groupi/g492/CO |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.969 |  13.660 |   43.541 | 
     | csa_tree_add_110_31_groupi/g491/CI |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.001 |  13.661 |   43.542 | 
     | csa_tree_add_110_31_groupi/g491/CO |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.924 |  14.585 |   44.466 | 
     | csa_tree_add_110_31_groupi/g490/CI |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.001 |  14.586 |   44.467 | 
     | csa_tree_add_110_31_groupi/g490/CO |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.891 |  15.477 |   45.358 | 
     | csa_tree_add_110_31_groupi/g489/CI |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.001 |  15.478 |   45.359 | 
     | csa_tree_add_110_31_groupi/g489/CO |   v   | csa_tree_add_110_31_groupi/n_491 | FA_5VX1    | 0.868 |  16.345 |   46.226 | 
     | csa_tree_add_110_31_groupi/g488/CI |   v   | csa_tree_add_110_31_groupi/n_491 | FA_5VX1    | 0.000 |  16.346 |   46.227 | 
     | csa_tree_add_110_31_groupi/g488/CO |   v   | csa_tree_add_110_31_groupi/n_492 | FA_5VX1    | 0.843 |  17.189 |   47.069 | 
     | csa_tree_add_110_31_groupi/g487/CI |   v   | csa_tree_add_110_31_groupi/n_492 | FA_5VX1    | 0.000 |  17.189 |   47.070 | 
     | csa_tree_add_110_31_groupi/g487/S  |   ^   | Sum1_add_cast[19]                | FA_5VX1    | 1.338 |  18.527 |   48.408 | 
     | add_123_40/g518/A                  |   ^   | Sum1_add_cast[19]                | FA_5VX1    | 0.001 |  18.528 |   48.409 | 
     | add_123_40/g518/S                  |   ^   | Out[19]                          | FA_5VX1    | 1.176 |  19.704 |   49.585 | 
     | Delay2_reg_reg[0][19]/D            |   ^   | Out[19]                          | DFRRQ_5VX1 | 0.000 |  19.705 |   49.585 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -29.881 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -29.880 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -29.412 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -29.408 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.531 |   1.004 |  -28.877 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.010 |  -28.871 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin Delay2_reg_reg[0][18]/C 
Endpoint:   Delay2_reg_reg[0][18]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.010
- Setup                         0.425
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.585
- Arrival Time                 18.824
= Slack Time                   30.761
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   30.761 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   30.763 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.698 |   0.700 |   31.461 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.701 |   31.462 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.770 |   1.470 |   32.231 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.471 |   32.231 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.868 |   2.339 |   33.100 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.339 |   33.100 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.886 |   3.226 |   33.986 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.226 |   33.987 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.858 |   4.083 |   34.844 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.001 |   4.084 |   34.845 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.854 |   4.938 |   35.699 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.001 |   4.939 |   35.700 | 
     | csa_tree_add_110_31_groupi/g501/CO |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.835 |   5.773 |   36.534 | 
     | csa_tree_add_110_31_groupi/g500/CI |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.000 |   5.774 |   36.535 | 
     | csa_tree_add_110_31_groupi/g500/CO |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.836 |   6.610 |   37.371 | 
     | csa_tree_add_110_31_groupi/g499/CI |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.000 |   6.610 |   37.371 | 
     | csa_tree_add_110_31_groupi/g499/CO |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.872 |   7.482 |   38.243 | 
     | csa_tree_add_110_31_groupi/g498/CI |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.001 |   7.483 |   38.244 | 
     | csa_tree_add_110_31_groupi/g498/CO |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.869 |   8.352 |   39.113 | 
     | csa_tree_add_110_31_groupi/g497/CI |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.000 |   8.352 |   39.113 | 
     | csa_tree_add_110_31_groupi/g497/CO |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.947 |   9.299 |   40.060 | 
     | csa_tree_add_110_31_groupi/g496/CI |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.001 |   9.300 |   40.061 | 
     | csa_tree_add_110_31_groupi/g496/CO |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.870 |  10.170 |   40.930 | 
     | csa_tree_add_110_31_groupi/g495/CI |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.000 |  10.170 |   40.931 | 
     | csa_tree_add_110_31_groupi/g495/CO |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.823 |  10.993 |   41.754 | 
     | csa_tree_add_110_31_groupi/g494/CI |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.000 |  10.994 |   41.754 | 
     | csa_tree_add_110_31_groupi/g494/CO |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.845 |  11.838 |   42.599 | 
     | csa_tree_add_110_31_groupi/g493/CI |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.000 |  11.839 |   42.599 | 
     | csa_tree_add_110_31_groupi/g493/CO |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.852 |  12.691 |   43.452 | 
     | csa_tree_add_110_31_groupi/g492/CI |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.000 |  12.691 |   43.452 | 
     | csa_tree_add_110_31_groupi/g492/CO |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.969 |  13.660 |   44.421 | 
     | csa_tree_add_110_31_groupi/g491/CI |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.001 |  13.662 |   44.422 | 
     | csa_tree_add_110_31_groupi/g491/CO |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.924 |  14.586 |   45.346 | 
     | csa_tree_add_110_31_groupi/g490/CI |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.001 |  14.586 |   45.347 | 
     | csa_tree_add_110_31_groupi/g490/CO |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.891 |  15.477 |   46.238 | 
     | csa_tree_add_110_31_groupi/g489/CI |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.001 |  15.478 |   46.239 | 
     | csa_tree_add_110_31_groupi/g489/CO |   v   | csa_tree_add_110_31_groupi/n_491 | FA_5VX1    | 0.868 |  16.346 |   47.106 | 
     | csa_tree_add_110_31_groupi/g488/CI |   v   | csa_tree_add_110_31_groupi/n_491 | FA_5VX1    | 0.000 |  16.346 |   47.107 | 
     | csa_tree_add_110_31_groupi/g488/S  |   ^   | Sum1_add_cast[18]                | FA_5VX1    | 1.304 |  17.651 |   48.411 | 
     | add_123_40/g519/A                  |   ^   | Sum1_add_cast[18]                | FA_5VX1    | 0.001 |  17.652 |   48.413 | 
     | add_123_40/g519/S                  |   ^   | Out[18]                          | FA_5VX1    | 1.172 |  18.824 |   49.584 | 
     | Delay2_reg_reg[0][18]/D            |   ^   | Out[18]                          | DFRRQ_5VX1 | 0.000 |  18.824 |   49.585 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -30.761 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -30.760 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -30.292 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -30.288 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.531 |   1.004 |  -29.757 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.010 |  -29.751 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.009
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.588
- Arrival Time                 17.953
= Slack Time                   31.636
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   31.636 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   31.638 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.698 |   0.700 |   32.336 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.701 |   32.336 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.770 |   1.470 |   33.106 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.471 |   33.106 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.868 |   2.339 |   33.975 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.339 |   33.975 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.886 |   3.225 |   34.861 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.226 |   34.861 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.858 |   4.083 |   35.719 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.001 |   4.084 |   35.719 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.854 |   4.938 |   36.574 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.001 |   4.939 |   36.574 | 
     | csa_tree_add_110_31_groupi/g501/CO |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.835 |   5.773 |   37.409 | 
     | csa_tree_add_110_31_groupi/g500/CI |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.000 |   5.774 |   37.409 | 
     | csa_tree_add_110_31_groupi/g500/CO |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.836 |   6.610 |   38.246 | 
     | csa_tree_add_110_31_groupi/g499/CI |   v   | csa_tree_add_110_31_groupi/n_480 | FA_5VX1    | 0.000 |   6.610 |   38.246 | 
     | csa_tree_add_110_31_groupi/g499/CO |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.872 |   7.482 |   39.118 | 
     | csa_tree_add_110_31_groupi/g498/CI |   v   | csa_tree_add_110_31_groupi/n_481 | FA_5VX1    | 0.001 |   7.483 |   39.118 | 
     | csa_tree_add_110_31_groupi/g498/CO |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.869 |   8.352 |   39.988 | 
     | csa_tree_add_110_31_groupi/g497/CI |   v   | csa_tree_add_110_31_groupi/n_482 | FA_5VX1    | 0.000 |   8.352 |   39.988 | 
     | csa_tree_add_110_31_groupi/g497/CO |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.947 |   9.299 |   40.935 | 
     | csa_tree_add_110_31_groupi/g496/CI |   v   | csa_tree_add_110_31_groupi/n_483 | FA_5VX1    | 0.001 |   9.300 |   40.936 | 
     | csa_tree_add_110_31_groupi/g496/CO |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.870 |  10.169 |   41.805 | 
     | csa_tree_add_110_31_groupi/g495/CI |   v   | csa_tree_add_110_31_groupi/n_484 | FA_5VX1    | 0.000 |  10.170 |   41.806 | 
     | csa_tree_add_110_31_groupi/g495/CO |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.823 |  10.993 |   42.629 | 
     | csa_tree_add_110_31_groupi/g494/CI |   v   | csa_tree_add_110_31_groupi/n_485 | FA_5VX1    | 0.000 |  10.993 |   42.629 | 
     | csa_tree_add_110_31_groupi/g494/CO |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.845 |  11.838 |   43.474 | 
     | csa_tree_add_110_31_groupi/g493/CI |   v   | csa_tree_add_110_31_groupi/n_486 | FA_5VX1    | 0.000 |  11.839 |   43.474 | 
     | csa_tree_add_110_31_groupi/g493/CO |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.852 |  12.691 |   44.326 | 
     | csa_tree_add_110_31_groupi/g492/CI |   v   | csa_tree_add_110_31_groupi/n_487 | FA_5VX1    | 0.000 |  12.691 |   44.327 | 
     | csa_tree_add_110_31_groupi/g492/CO |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.969 |  13.660 |   45.296 | 
     | csa_tree_add_110_31_groupi/g491/CI |   v   | csa_tree_add_110_31_groupi/n_488 | FA_5VX1    | 0.001 |  13.661 |   45.297 | 
     | csa_tree_add_110_31_groupi/g491/CO |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.924 |  14.585 |   46.221 | 
     | csa_tree_add_110_31_groupi/g490/CI |   v   | csa_tree_add_110_31_groupi/n_489 | FA_5VX1    | 0.001 |  14.586 |   46.222 | 
     | csa_tree_add_110_31_groupi/g490/CO |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.891 |  15.477 |   47.113 | 
     | csa_tree_add_110_31_groupi/g489/CI |   v   | csa_tree_add_110_31_groupi/n_490 | FA_5VX1    | 0.001 |  15.478 |   47.114 | 
     | csa_tree_add_110_31_groupi/g489/S  |   ^   | Sum1_add_cast[17]                | FA_5VX1    | 1.329 |  16.807 |   48.443 | 
     | add_123_40/g520/A                  |   ^   | Sum1_add_cast[17]                | FA_5VX1    | 0.001 |  16.808 |   48.444 | 
     | add_123_40/g520/S                  |   ^   | Out[17]                          | FA_5VX1    | 1.144 |  17.952 |   49.588 | 
     | Delay2_reg_reg[0][17]/D            |   ^   | Out[17]                          | DFRRQ_5VX1 | 0.000 |  17.953 |   49.588 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -31.636 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -31.635 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -31.167 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -31.163 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.531 |   1.004 |  -30.632 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.009 |  -30.627 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin Delay2_reg_reg[0][16]/C 
Endpoint:   Delay2_reg_reg[0][16]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.008
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.587
- Arrival Time                 17.102
= Slack Time                   32.486
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   32.486 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   32.487 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.698 |   0.700 |   33.186 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.701 |   33.186 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.770 |   1.470 |   33.956 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.471 |   33.956 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.868 |   2.339 |   34.825 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.339 |   34.825 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.886 |   3.225 |   35.711 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.226 |   35.711 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.071 |   4.297 |   36.782 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.298 |   36.783 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   5.193 |   37.679 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.194 |   37.680 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   6.120 |   38.606 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.120 |   38.606 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |   7.054 |   39.540 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.055 |   39.541 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |   7.944 |   40.430 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.945 |   40.430 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |   8.899 |   41.384 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.899 |   41.385 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |   9.823 |   42.308 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.823 |   42.309 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  10.871 |   43.356 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.872 |   43.358 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  11.754 |   44.239 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.754 |   44.240 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  12.593 |   45.078 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.593 |   45.079 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  13.433 |   45.918 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.433 |   45.919 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.835 |  14.268 |   46.754 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.268 |   46.754 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  15.106 |   47.592 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.106 |   47.592 | 
     | add_123_40/g522/CO                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.875 |  15.982 |   48.467 | 
     | add_123_40/g521/CI                 |   v   | add_123_40/n_30                  | FA_5VX1    | 0.001 |  15.982 |   48.468 | 
     | add_123_40/g521/S                  |   ^   | Out[16]                          | FA_5VX1    | 1.119 |  17.101 |   49.587 | 
     | Delay2_reg_reg[0][16]/D            |   ^   | Out[16]                          | DFRRQ_5VX1 | 0.000 |  17.102 |   49.587 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -32.486 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -32.485 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -32.017 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -32.013 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.531 |   1.004 |  -31.482 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   1.008 |  -31.477 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin Delay2_reg_reg[0][15]/C 
Endpoint:   Delay2_reg_reg[0][15]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.006
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.584
- Arrival Time                 16.221
= Slack Time                   33.364
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   33.364 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   33.365 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.698 |   0.700 |   34.064 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.701 |   34.064 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.770 |   1.470 |   34.834 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.470 |   34.834 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.868 |   2.339 |   35.703 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.339 |   35.703 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.886 |   3.225 |   36.589 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.226 |   36.589 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.071 |   4.297 |   37.660 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.297 |   37.661 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   5.193 |   38.557 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.194 |   38.558 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   6.120 |   39.484 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.120 |   39.484 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |   7.054 |   40.418 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.055 |   40.419 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |   7.944 |   41.308 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.945 |   41.308 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |   8.898 |   42.262 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.899 |   42.263 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |   9.823 |   43.186 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.823 |   43.187 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  10.871 |   44.234 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.872 |   44.236 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  11.754 |   45.117 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.754 |   45.118 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  12.593 |   45.956 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.593 |   45.957 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  13.433 |   46.796 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.433 |   46.797 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.835 |  14.268 |   47.632 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.268 |   47.632 | 
     | add_123_40/g523/CO                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.838 |  15.106 |   48.470 | 
     | add_123_40/g522/CI                 |   v   | add_123_40/n_28                  | FA_5VX1    | 0.000 |  15.106 |   48.470 | 
     | add_123_40/g522/S                  |   ^   | Out[15]                          | FA_5VX1    | 1.114 |  16.220 |   49.584 | 
     | Delay2_reg_reg[0][15]/D            |   ^   | Out[15]                          | DFRRQ_5VX1 | 0.000 |  16.221 |   49.584 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -33.364 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -33.363 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -32.895 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -32.891 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.530 |   1.003 |  -32.361 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.006 |  -32.357 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin Delay2_reg_reg[0][14]/C 
Endpoint:   Delay2_reg_reg[0][14]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.006
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.584
- Arrival Time                 15.379
= Slack Time                   34.205
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   34.205 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   34.207 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.698 |   0.700 |   34.905 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.701 |   34.905 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.770 |   1.470 |   35.675 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.470 |   35.675 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.868 |   2.339 |   36.544 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.339 |   36.544 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.886 |   3.225 |   37.430 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.226 |   37.430 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.071 |   4.297 |   38.501 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.297 |   38.502 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   5.193 |   39.398 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.194 |   39.399 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   6.120 |   40.325 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.120 |   40.325 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |   7.054 |   41.259 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.055 |   41.260 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |   7.944 |   42.149 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.945 |   42.150 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |   8.898 |   43.103 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.899 |   43.104 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |   9.823 |   44.028 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.823 |   44.028 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  10.871 |   45.076 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.872 |   45.077 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  11.754 |   45.959 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.754 |   45.959 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  12.593 |   46.797 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.593 |   46.798 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  13.433 |   47.637 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.433 |   47.638 | 
     | add_123_40/g524/CO                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.835 |  14.268 |   48.473 | 
     | add_123_40/g523/CI                 |   v   | add_123_40/n_26                  | FA_5VX1    | 0.000 |  14.268 |   48.473 | 
     | add_123_40/g523/S                  |   ^   | Out[14]                          | FA_5VX1    | 1.111 |  15.379 |   49.584 | 
     | Delay2_reg_reg[0][14]/D            |   ^   | Out[14]                          | DFRRQ_5VX1 | 0.000 |  15.379 |   49.584 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -34.205 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -34.204 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -33.736 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -33.732 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.530 |   1.003 |  -33.202 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   1.006 |  -33.199 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin Delay2_reg_reg[0][13]/C 
Endpoint:   Delay2_reg_reg[0][13]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.007
- Setup                         0.422
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.585
- Arrival Time                 14.547
= Slack Time                   35.038
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   35.038 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   35.040 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.698 |   0.700 |   35.738 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.701 |   35.738 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.770 |   1.470 |   36.508 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.471 |   36.508 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.868 |   2.339 |   37.377 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.339 |   37.377 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.886 |   3.225 |   38.263 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.226 |   38.263 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.071 |   4.297 |   39.334 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.298 |   39.335 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   5.193 |   40.231 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.194 |   40.232 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   6.120 |   41.158 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.120 |   41.158 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |   7.054 |   42.092 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.055 |   42.093 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |   7.944 |   42.982 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.945 |   42.983 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |   8.899 |   43.936 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.899 |   43.937 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |   9.823 |   44.861 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.823 |   44.861 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  10.871 |   45.909 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.872 |   45.910 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  11.754 |   46.792 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.754 |   46.792 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  12.593 |   47.630 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.593 |   47.631 | 
     | add_123_40/g525/CO                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.840 |  13.433 |   48.470 | 
     | add_123_40/g524/CI                 |   v   | add_123_40/n_24                  | FA_5VX1    | 0.000 |  13.433 |   48.471 | 
     | add_123_40/g524/S                  |   ^   | Out[13]                          | FA_5VX1    | 1.114 |  14.547 |   49.585 | 
     | Delay2_reg_reg[0][13]/D            |   ^   | Out[13]                          | DFRRQ_5VX1 | 0.000 |  14.547 |   49.585 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -35.038 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -35.037 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -34.569 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -34.565 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.530 |   1.003 |  -34.035 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.007 |  -34.031 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin Delay2_reg_reg[0][12]/C 
Endpoint:   Delay2_reg_reg[0][12]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.007
- Setup                         0.423
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.584
- Arrival Time                 13.714
= Slack Time                   35.871
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   35.870 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   35.872 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.698 |   0.700 |   36.570 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.701 |   36.571 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.770 |   1.470 |   37.341 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.470 |   37.341 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.868 |   2.339 |   38.209 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.339 |   38.210 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.886 |   3.225 |   39.096 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.226 |   39.096 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.071 |   4.297 |   40.167 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.297 |   40.168 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   5.193 |   41.064 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.194 |   41.064 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   6.120 |   41.990 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.120 |   41.991 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |   7.054 |   42.925 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.055 |   42.925 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |   7.944 |   43.815 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.945 |   43.815 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |   8.898 |   44.769 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.899 |   44.770 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |   9.823 |   45.693 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.823 |   45.694 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  10.871 |   46.741 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.872 |   46.743 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  11.754 |   47.624 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.754 |   47.624 | 
     | add_123_40/g526/CO                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.839 |  12.593 |   48.463 | 
     | add_123_40/g525/CI                 |   v   | add_123_40/n_22                  | FA_5VX1    | 0.000 |  12.593 |   48.463 | 
     | add_123_40/g525/S                  |   ^   | Out[12]                          | FA_5VX1    | 1.121 |  13.714 |   49.584 | 
     | Delay2_reg_reg[0][12]/D            |   ^   | Out[12]                          | DFRRQ_5VX1 | 0.000 |  13.714 |   49.584 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -35.871 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -35.870 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -35.401 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -35.398 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.530 |   1.003 |  -34.868 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.007 |  -34.864 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin Delay2_reg_reg[0][11]/C 
Endpoint:   Delay2_reg_reg[0][11]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.007
- Setup                         0.421
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.586
- Arrival Time                 12.856
= Slack Time                   36.730
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   36.730 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   36.732 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.698 |   0.700 |   37.430 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.701 |   37.430 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.770 |   1.470 |   38.200 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.470 |   38.200 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.868 |   2.339 |   39.069 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.339 |   39.069 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.886 |   3.225 |   39.955 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.226 |   39.955 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.071 |   4.297 |   41.026 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.297 |   41.027 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   5.193 |   41.923 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.194 |   41.924 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   6.120 |   42.850 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.120 |   42.850 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |   7.054 |   43.784 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.055 |   43.785 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |   7.944 |   44.674 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.945 |   44.675 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |   8.898 |   45.628 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.899 |   45.629 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |   9.823 |   46.553 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.823 |   46.553 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  10.871 |   47.601 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.872 |   47.602 | 
     | add_123_40/g527/CO                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.882 |  11.754 |   48.484 | 
     | add_123_40/g526/CI                 |   v   | add_123_40/n_20                  | FA_5VX1    | 0.000 |  11.754 |   48.484 | 
     | add_123_40/g526/S                  |   ^   | Out[11]                          | FA_5VX1    | 1.102 |  12.856 |   49.586 | 
     | Delay2_reg_reg[0][11]/D            |   ^   | Out[11]                          | DFRRQ_5VX1 | 0.000 |  12.856 |   49.586 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -36.730 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -36.729 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -36.261 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -36.257 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.530 |   1.003 |  -35.727 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.007 |  -35.723 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                   (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.007
- Setup                         0.427
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.580
- Arrival Time                 12.078
= Slack Time                   37.503
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   37.503 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   37.504 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.698 |   0.700 |   38.203 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.701 |   38.203 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.770 |   1.470 |   38.973 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.470 |   38.973 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.868 |   2.339 |   39.841 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.339 |   39.842 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.886 |   3.225 |   40.728 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.226 |   40.728 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.071 |   4.297 |   41.799 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.297 |   41.800 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   5.193 |   42.696 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.194 |   42.696 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   6.120 |   43.622 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.120 |   43.623 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |   7.054 |   44.557 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.055 |   44.557 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |   7.944 |   45.447 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.945 |   45.447 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |   8.898 |   46.401 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.899 |   46.402 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |   9.823 |   47.325 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.823 |   47.326 | 
     | add_123_40/g528/CO                 |   v   | add_123_40/n_18                  | FA_5VX1    | 1.048 |  10.871 |   48.373 | 
     | add_123_40/g527/CI                 |   v   | add_123_40/n_18                  | FA_5VX1    | 0.001 |  10.872 |   48.375 | 
     | add_123_40/g527/S                  |   ^   | Out[10]                          | FA_5VX1    | 1.205 |  12.077 |   49.580 | 
     | Delay2_reg_reg[0][10]/D            |   ^   | Out[10]                          | DFRRQ_5VX1 | 0.000 |  12.078 |   49.580 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -37.503 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -37.502 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -37.034 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -37.030 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.530 |   1.003 |  -36.500 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.007 |  -36.496 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin Delay2_reg_reg[0][9]/C 
Endpoint:   Delay2_reg_reg[0][9]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.017
- Setup                         0.458
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.560
- Arrival Time                 11.248
= Slack Time                   38.311
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   38.311 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   38.313 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.698 |   0.700 |   39.011 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.701 |   39.012 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.770 |   1.470 |   39.781 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.471 |   39.782 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.868 |   2.339 |   40.650 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.339 |   40.650 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.886 |   3.225 |   41.536 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.226 |   41.537 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.071 |   4.297 |   42.608 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.298 |   42.609 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   5.193 |   43.505 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.194 |   43.505 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   6.120 |   44.431 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.120 |   44.432 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |   7.054 |   45.365 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.055 |   45.366 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |   7.944 |   46.255 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.945 |   46.256 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |   8.898 |   47.210 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.899 |   47.210 | 
     | add_123_40/g529/CO                 |   v   | add_123_40/n_16                  | FA_5VX1    | 0.924 |   9.823 |   48.134 | 
     | add_123_40/g528/A                  |   v   | add_123_40/n_16                  | FA_5VX1    | 0.000 |   9.823 |   48.134 | 
     | add_123_40/g528/S                  |   ^   | Out[9]                           | FA_5VX1    | 1.424 |  11.248 |   49.559 | 
     | Delay2_reg_reg[0][9]/D             |   ^   | Out[9]                           | DFRRQ_5VX1 | 0.001 |  11.248 |   49.560 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -38.311 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -38.310 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -37.842 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -37.838 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -37.299 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.017 |  -37.294 | 
     +---------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin Delay2_reg_reg[0][8]/C 
Endpoint:   Delay2_reg_reg[0][8]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.003
- Setup                         0.446
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.557
- Arrival Time                 10.247
= Slack Time                   39.309
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   39.309 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   39.311 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.698 |   0.700 |   40.009 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.701 |   40.010 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.770 |   1.470 |   40.779 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.470 |   40.780 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.868 |   2.339 |   41.648 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.339 |   41.648 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.886 |   3.225 |   42.535 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.226 |   42.535 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.071 |   4.297 |   43.606 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.297 |   43.607 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   5.193 |   44.503 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.194 |   44.503 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   6.120 |   45.429 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.120 |   45.430 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |   7.054 |   46.364 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.055 |   46.364 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |   7.944 |   47.254 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.945 |   47.254 | 
     | add_123_40/g530/CO                 |   v   | add_123_40/n_14                  | FA_5VX1    | 0.954 |   8.898 |   48.208 | 
     | add_123_40/g529/A                  |   v   | add_123_40/n_14                  | FA_5VX1    | 0.001 |   8.899 |   48.209 | 
     | add_123_40/g529/S                  |   ^   | Out[8]                           | FA_5VX1    | 1.347 |  10.247 |   49.556 | 
     | Delay2_reg_reg[0][8]/D             |   ^   | Out[8]                           | DFRRQ_5VX1 | 0.001 |  10.247 |   49.557 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -39.309 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -39.308 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -38.840 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -38.835 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.527 |   1.001 |  -38.308 | 
     | Delay2_reg_reg[0][8]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.003 |  -38.306 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin Delay2_reg_reg[0][7]/C 
Endpoint:   Delay2_reg_reg[0][7]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.003
- Setup                         0.436
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.567
- Arrival Time                  9.197
= Slack Time                   40.370
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   40.370 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   40.372 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.698 |   0.700 |   41.070 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.701 |   41.071 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.770 |   1.470 |   41.840 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.471 |   41.841 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.868 |   2.339 |   42.709 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.339 |   42.709 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.886 |   3.225 |   43.595 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.226 |   43.596 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.071 |   4.297 |   44.667 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.298 |   44.668 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   5.193 |   45.563 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.194 |   45.564 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   6.120 |   46.490 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.121 |   46.491 | 
     | add_123_40/g532/CO                 |   v   | add_123_40/n_10                  | FA_5VX1    | 0.934 |   7.054 |   47.424 | 
     | add_123_40/g531/A                  |   v   | add_123_40/n_10                  | FA_5VX1    | 0.001 |   7.055 |   47.425 | 
     | add_123_40/g531/CO                 |   v   | add_123_40/n_12                  | FA_5VX1    | 0.889 |   7.944 |   48.314 | 
     | add_123_40/g530/A                  |   v   | add_123_40/n_12                  | FA_5VX1    | 0.000 |   7.945 |   48.315 | 
     | add_123_40/g530/S                  |   ^   | Out[7]                           | FA_5VX1    | 1.252 |   9.197 |   49.567 | 
     | Delay2_reg_reg[0][7]/D             |   ^   | Out[7]                           | DFRRQ_5VX1 | 0.001 |   9.197 |   49.567 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -40.370 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -40.369 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -39.901 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -39.896 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.527 |   1.001 |  -39.369 | 
     | Delay2_reg_reg[0][7]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.003 |  -39.367 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin Delay2_reg_reg[0][6]/C 
Endpoint:   Delay2_reg_reg[0][6]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.003
- Setup                         0.428
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.575
- Arrival Time                  8.279
= Slack Time                   41.295
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   41.295 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   41.297 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.698 |   0.700 |   41.995 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.701 |   41.996 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.770 |   1.470 |   42.765 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.471 |   42.766 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.868 |   2.339 |   43.634 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.339 |   43.634 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.886 |   3.225 |   44.521 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.226 |   44.521 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.858 |   4.083 |   45.378 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.001 |   4.084 |   45.379 | 
     | csa_tree_add_110_31_groupi/g502/CO |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.854 |   4.938 |   46.233 | 
     | csa_tree_add_110_31_groupi/g501/CI |   v   | csa_tree_add_110_31_groupi/n_478 | FA_5VX1    | 0.001 |   4.939 |   46.234 | 
     | csa_tree_add_110_31_groupi/g501/CO |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.835 |   5.773 |   47.069 | 
     | csa_tree_add_110_31_groupi/g500/CI |   v   | csa_tree_add_110_31_groupi/n_479 | FA_5VX1    | 0.000 |   5.774 |   47.069 | 
     | csa_tree_add_110_31_groupi/g500/S  |   ^   | Sum1_add_cast[6]                 | FA_5VX1    | 1.268 |   7.041 |   48.337 | 
     | add_123_40/g531/B                  |   ^   | Sum1_add_cast[6]                 | FA_5VX1    | 0.001 |   7.042 |   48.337 | 
     | add_123_40/g531/S                  |   ^   | Out[6]                           | FA_5VX1    | 1.237 |   8.279 |   49.575 | 
     | Delay2_reg_reg[0][6]/D             |   ^   | Out[6]                           | DFRRQ_5VX1 | 0.000 |   8.279 |   49.575 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -41.295 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -41.294 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -40.826 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -40.821 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.527 |   1.001 |  -40.294 | 
     | Delay2_reg_reg[0][6]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.003 |  -40.292 | 
     +---------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin Delay2_reg_reg[0][5]/C 
Endpoint:   Delay2_reg_reg[0][5]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.003
- Setup                         0.431
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.572
- Arrival Time                  7.365
= Slack Time                   42.206
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   42.206 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   42.208 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.698 |   0.700 |   42.906 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.701 |   42.907 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.770 |   1.470 |   43.676 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.471 |   43.677 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.868 |   2.339 |   44.545 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.339 |   44.545 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.886 |   3.225 |   45.432 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.226 |   45.432 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 1.071 |   4.297 |   46.503 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.298 |   46.504 | 
     | add_123_40/g534/CO                 |   v   | add_123_40/n_6                   | FA_5VX1    | 0.896 |   5.193 |   47.400 | 
     | add_123_40/g533/A                  |   v   | add_123_40/n_6                   | FA_5VX1    | 0.001 |   5.194 |   47.400 | 
     | add_123_40/g533/CO                 |   v   | add_123_40/n_8                   | FA_5VX1    | 0.926 |   6.120 |   48.326 | 
     | add_123_40/g532/B                  |   v   | add_123_40/n_8                   | FA_5VX1    | 0.001 |   6.120 |   48.327 | 
     | add_123_40/g532/S                  |   ^   | Out[5]                           | FA_5VX1    | 1.244 |   7.365 |   49.571 | 
     | Delay2_reg_reg[0][5]/D             |   ^   | Out[5]                           | DFRRQ_5VX1 | 0.000 |   7.365 |   49.572 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -42.206 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -42.205 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -41.737 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -41.732 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.527 |   1.001 |  -41.205 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.003 |  -41.203 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin Delay2_reg_reg[0][4]/C 
Endpoint:   Delay2_reg_reg[0][4]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.003
- Setup                         0.428
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.576
- Arrival Time                  6.558
= Slack Time                   43.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   43.017 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   43.019 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.698 |   0.700 |   43.717 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.701 |   43.718 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.770 |   1.470 |   44.487 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.470 |   44.487 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.868 |   2.339 |   45.356 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.339 |   45.356 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.886 |   3.225 |   46.242 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.226 |   46.243 | 
     | csa_tree_add_110_31_groupi/g503/CO |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.858 |   4.083 |   47.100 | 
     | csa_tree_add_110_31_groupi/g502/CI |   v   | csa_tree_add_110_31_groupi/n_477 | FA_5VX1    | 0.001 |   4.084 |   47.101 | 
     | csa_tree_add_110_31_groupi/g502/S  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 1.251 |   5.335 |   48.352 | 
     | add_123_40/g533/B                  |   ^   | Sum1_add_cast[4]                 | FA_5VX1    | 0.001 |   5.336 |   48.353 | 
     | add_123_40/g533/S                  |   ^   | Out[4]                           | FA_5VX1    | 1.222 |   6.558 |   49.575 | 
     | Delay2_reg_reg[0][4]/D             |   ^   | Out[4]                           | DFRRQ_5VX1 | 0.000 |   6.558 |   49.576 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -43.017 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -43.016 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -42.548 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -42.543 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.527 |   1.001 |  -42.016 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.003 |  -42.014 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin Delay2_reg_reg[0][3]/C 
Endpoint:   Delay2_reg_reg[0][3]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.003
- Setup                         0.427
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.576
- Arrival Time                  5.736
= Slack Time                   43.840
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   43.840 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   43.842 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.698 |   0.700 |   44.540 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.701 |   44.541 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.770 |   1.470 |   45.310 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.470 |   45.311 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.868 |   2.339 |   46.179 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.339 |   46.179 | 
     | csa_tree_add_110_31_groupi/g504/CO |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.886 |   3.225 |   47.066 | 
     | csa_tree_add_110_31_groupi/g503/CI |   v   | csa_tree_add_110_31_groupi/n_476 | FA_5VX1    | 0.000 |   3.226 |   47.066 | 
     | csa_tree_add_110_31_groupi/g503/S  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 1.278 |   4.504 |   48.344 | 
     | add_123_40/g534/B                  |   ^   | Sum1_add_cast[3]                 | FA_5VX1    | 0.001 |   4.505 |   48.345 | 
     | add_123_40/g534/S                  |   ^   | Out[3]                           | FA_5VX1    | 1.230 |   5.735 |   49.576 | 
     | Delay2_reg_reg[0][3]/D             |   ^   | Out[3]                           | DFRRQ_5VX1 | 0.000 |   5.736 |   49.576 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -43.840 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -43.839 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -43.371 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -43.366 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.527 |   1.001 |  -42.839 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.003 |  -42.837 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin Delay2_reg_reg[0][2]/C 
Endpoint:   Delay2_reg_reg[0][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.003
- Setup                         0.425
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.578
- Arrival Time                  4.858
= Slack Time                   44.720
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   44.720 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   44.722 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.698 |   0.700 |   45.420 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.701 |   45.421 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.770 |   1.470 |   46.191 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.471 |   46.191 | 
     | csa_tree_add_110_31_groupi/g505/CO |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.868 |   2.339 |   47.059 | 
     | csa_tree_add_110_31_groupi/g504/A  |   v   | csa_tree_add_110_31_groupi/n_475 | FA_5VX1    | 0.000 |   2.339 |   47.060 | 
     | csa_tree_add_110_31_groupi/g504/S  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 1.303 |   3.642 |   48.362 | 
     | add_123_40/g535/B                  |   ^   | Sum1_add_cast[2]                 | FA_5VX1    | 0.001 |   3.643 |   48.363 | 
     | add_123_40/g535/S                  |   ^   | Out[2]                           | FA_5VX1    | 1.215 |   4.857 |   49.578 | 
     | Delay2_reg_reg[0][2]/D             |   ^   | Out[2]                           | DFRRQ_5VX1 | 0.000 |   4.858 |   49.578 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -44.720 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -44.719 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -44.251 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -44.246 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.527 |   1.001 |  -43.719 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.002 |   1.003 |  -43.717 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin Delay2_reg_reg[0][1]/C 
Endpoint:   Delay2_reg_reg[0][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.018
- Setup                         0.428
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.590
- Arrival Time                  3.909
= Slack Time                   45.681
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |   45.681 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                            | IN_5VX1    | 0.002 |   0.002 |   45.682 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0   | IN_5VX1    | 0.698 |   0.700 |   46.381 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0   | HA_5VX1    | 0.001 |   0.701 |   46.381 | 
     | csa_tree_add_110_31_groupi/g506/CO |   v   | csa_tree_add_110_31_groupi/n_474 | HA_5VX1    | 0.770 |   1.470 |   47.151 | 
     | csa_tree_add_110_31_groupi/g505/A  |   v   | csa_tree_add_110_31_groupi/n_474 | FA_5VX1    | 0.000 |   1.470 |   47.151 | 
     | csa_tree_add_110_31_groupi/g505/S  |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 1.262 |   2.732 |   48.413 | 
     | add_123_40/g536/A                  |   ^   | Sum1_add_cast[1]                 | FA_5VX1    | 0.001 |   2.733 |   48.414 | 
     | add_123_40/g536/S                  |   ^   | Out[1]                           | FA_5VX1    | 1.176 |   3.909 |   49.590 | 
     | Delay2_reg_reg[0][1]/D             |   ^   | Out[1]                           | DFRRQ_5VX1 | 0.000 |   3.909 |   49.590 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -45.681 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.680 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.212 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.208 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -44.668 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.018 |  -44.663 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Recovery Check with Pin Delay_out1_reg[16]/C 
Endpoint:   Delay_out1_reg[16]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.646
= Slack Time                   45.848
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.848 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.848 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.383 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.397 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.467 | 
     | Delay_out1_reg[16]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.027 |   3.646 |   49.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.848 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.847 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.379 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.374 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.538 |   1.011 |  -44.836 | 
     | Delay_out1_reg[16]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   1.016 |  -44.832 | 
     +-------------------------------------------------------------------------------------+ 
Path 23: MET Recovery Check with Pin Delay1_out1_reg[15]/C 
Endpoint:   Delay1_out1_reg[15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.015
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.646
= Slack Time                   45.848
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   45.848 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.848 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.383 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.397 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.467 | 
     | Delay1_out1_reg[15]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.027 |   3.646 |   49.494 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -45.848 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.847 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.379 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.374 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.538 |   1.011 |  -44.836 | 
     | Delay1_out1_reg[15]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   1.015 |  -44.832 | 
     +--------------------------------------------------------------------------------------+ 
Path 24: MET Recovery Check with Pin Delay2_reg_reg[0][10]/C 
Endpoint:   Delay2_reg_reg[0][10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.007
- Recovery                      0.523
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.485
- Arrival Time                  3.637
= Slack Time                   45.848
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                          |       |             |            |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset       |            |       |   0.000 |   45.848 | 
     | g62/A                    |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.848 | 
     | g62/Q                    |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.383 | 
     | FE_OFC0_n_0/A            |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.397 | 
     | FE_OFC0_n_0/Q            |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.467 | 
     | Delay2_reg_reg[0][10]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.018 |   3.637 |   49.485 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -45.848 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.847 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.379 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.375 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.530 |   1.003 |  -44.845 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.007 |  -44.841 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Recovery Check with Pin Delay1_out1_reg[10]/C 
Endpoint:   Delay1_out1_reg[10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.646
= Slack Time                   45.848
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   45.848 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.849 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.384 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.398 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.467 | 
     | Delay1_out1_reg[10]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.646 |   49.494 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -45.848 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.847 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.379 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.374 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.838 | 
     | Delay1_out1_reg[10]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.005 |   1.016 |  -44.833 | 
     +--------------------------------------------------------------------------------------+ 
Path 26: MET Recovery Check with Pin Delay1_out1_reg[9]/C 
Endpoint:   Delay1_out1_reg[9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.646
= Slack Time                   45.848
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.848 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   45.849 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   47.384 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.398 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.467 | 
     | Delay1_out1_reg[9]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.027 |   3.646 |   49.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.848 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.847 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.379 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.375 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.538 |   1.011 |  -44.837 | 
     | Delay1_out1_reg[9]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   1.016 |  -44.832 | 
     +-------------------------------------------------------------------------------------+ 
Path 27: MET Recovery Check with Pin Delay_out1_reg[14]/C 
Endpoint:   Delay_out1_reg[14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.646
= Slack Time                   45.848
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.848 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.849 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.384 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.398 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.467 | 
     | Delay_out1_reg[14]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.646 |   49.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.848 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.847 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.379 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.474 |  -45.375 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.538 |   1.011 |  -44.837 | 
     | Delay_out1_reg[14]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   1.016 |  -44.833 | 
     +-------------------------------------------------------------------------------------+ 
Path 28: MET Recovery Check with Pin Delay1_out1_reg[13]/C 
Endpoint:   Delay1_out1_reg[13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.646
= Slack Time                   45.848
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   45.848 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.849 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.384 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.398 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.468 | 
     | Delay1_out1_reg[13]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.646 |   49.494 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -45.848 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.847 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.379 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.375 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.538 |   1.011 |  -44.837 | 
     | Delay1_out1_reg[13]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   1.016 |  -44.833 | 
     +--------------------------------------------------------------------------------------+ 
Path 29: MET Recovery Check with Pin Delay_out1_reg[9]/C 
Endpoint:   Delay_out1_reg[9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.645
= Slack Time                   45.849
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   45.849 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.849 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.384 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.398 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.468 | 
     | Delay_out1_reg[9]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.645 |   49.494 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -45.849 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.848 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.380 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.375 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.838 | 
     | Delay_out1_reg[9]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.005 |   1.016 |  -44.833 | 
     +------------------------------------------------------------------------------------+ 
Path 30: MET Recovery Check with Pin Delay_out1_reg[13]/C 
Endpoint:   Delay_out1_reg[13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.645
= Slack Time                   45.849
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.849 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.849 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.384 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.398 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.468 | 
     | Delay_out1_reg[13]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.645 |   49.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.849 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.848 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.380 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.375 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.838 | 
     | Delay_out1_reg[13]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.005 |   1.016 |  -44.833 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: MET Recovery Check with Pin Delay1_out1_reg[14]/C 
Endpoint:   Delay1_out1_reg[14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.645
= Slack Time                   45.849
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   45.849 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.849 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.384 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.398 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.468 | 
     | Delay1_out1_reg[14]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.026 |   3.645 |   49.494 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -45.849 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.848 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.380 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.375 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.838 | 
     | Delay1_out1_reg[14]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.005 |   1.016 |  -44.833 | 
     +--------------------------------------------------------------------------------------+ 
Path 32: MET Recovery Check with Pin Delay_out1_reg[12]/C 
Endpoint:   Delay_out1_reg[12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.645
= Slack Time                   45.850
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.850 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   45.850 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   47.385 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.400 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.469 | 
     | Delay_out1_reg[12]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.025 |   3.645 |   49.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.850 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.849 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.381 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.376 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.839 | 
     | Delay_out1_reg[12]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -44.834 | 
     +-------------------------------------------------------------------------------------+ 
Path 33: MET Recovery Check with Pin Delay_out1_reg[11]/C 
Endpoint:   Delay_out1_reg[11]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.644
= Slack Time                   45.851
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.851 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.851 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.386 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.400 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.470 | 
     | Delay_out1_reg[11]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.025 |   3.644 |   49.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.851 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.850 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.382 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.376 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.840 | 
     | Delay_out1_reg[11]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -44.834 | 
     +-------------------------------------------------------------------------------------+ 
Path 34: MET Recovery Check with Pin Delay1_out1_reg[12]/C 
Endpoint:   Delay1_out1_reg[12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.644
= Slack Time                   45.851
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |             |            |       |  Time   |   Time   | 
     |------------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset       |            |       |   0.000 |   45.851 | 
     | g62/A                  |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   45.851 | 
     | g62/Q                  |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   47.386 | 
     | FE_OFC0_n_0/A          |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.400 | 
     | FE_OFC0_n_0/Q          |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.470 | 
     | Delay1_out1_reg[12]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.024 |   3.644 |   49.494 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |  -45.851 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.850 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.382 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.376 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.840 | 
     | Delay1_out1_reg[12]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -44.834 | 
     +--------------------------------------------------------------------------------------+ 
Path 35: MET Recovery Check with Pin Delay_out1_reg[8]/C 
Endpoint:   Delay_out1_reg[8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.643
= Slack Time                   45.851
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   45.851 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   45.851 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   47.386 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.401 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.470 | 
     | Delay_out1_reg[8]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.024 |   3.643 |   49.494 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -45.851 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.850 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.382 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.377 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.840 | 
     | Delay_out1_reg[8]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -44.835 | 
     +------------------------------------------------------------------------------------+ 
Path 36: MET Recovery Check with Pin Delay_out1_reg[10]/C 
Endpoint:   Delay_out1_reg[10]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.643
= Slack Time                   45.851
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.851 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.852 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.387 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.401 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.470 | 
     | Delay_out1_reg[10]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.024 |   3.643 |   49.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.851 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.850 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.382 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.377 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.841 | 
     | Delay_out1_reg[10]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -44.835 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: MET Recovery Check with Pin Delay_out1_reg[7]/C 
Endpoint:   Delay_out1_reg[7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.641
= Slack Time                   45.853
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   45.853 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   45.854 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   47.389 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.403 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.472 | 
     | Delay_out1_reg[7]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.022 |   3.641 |   49.494 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -45.853 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.852 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.384 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.379 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.843 | 
     | Delay_out1_reg[7]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -44.837 | 
     +------------------------------------------------------------------------------------+ 
Path 38: MET Recovery Check with Pin Delay1_out1_reg[7]/C 
Endpoint:   Delay1_out1_reg[7]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.641
= Slack Time                   45.853
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.853 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.854 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.389 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.403 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.472 | 
     | Delay1_out1_reg[7]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.022 |   3.641 |   49.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.853 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.852 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.384 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.379 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.843 | 
     | Delay1_out1_reg[7]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -44.837 | 
     +-------------------------------------------------------------------------------------+ 
Path 39: MET Recovery Check with Pin Delay1_out1_reg[8]/C 
Endpoint:   Delay1_out1_reg[8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.641
= Slack Time                   45.854
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.854 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   45.854 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   47.389 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.403 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.473 | 
     | Delay1_out1_reg[8]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.022 |   3.641 |   49.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.854 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.853 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.385 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.379 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.843 | 
     | Delay1_out1_reg[8]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -44.837 | 
     +-------------------------------------------------------------------------------------+ 
Path 40: MET Recovery Check with Pin Delay_out1_reg[4]/C 
Endpoint:   Delay_out1_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.641
= Slack Time                   45.854
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   45.854 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   45.854 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   47.389 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.403 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.473 | 
     | Delay_out1_reg[4]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.022 |   3.641 |   49.494 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -45.854 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.853 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.385 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.380 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.843 | 
     | Delay_out1_reg[4]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -44.837 | 
     +------------------------------------------------------------------------------------+ 
Path 41: MET Recovery Check with Pin Delay_out1_reg[5]/C 
Endpoint:   Delay_out1_reg[5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.640
= Slack Time                   45.854
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   45.854 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   45.855 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   47.390 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.404 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.473 | 
     | Delay_out1_reg[5]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.021 |   3.640 |   49.494 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -45.854 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.853 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.385 | 
     | clk__L2_I2/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.474 |  -45.380 | 
     | clk__L2_I2/Q        |   ^   | clk__L2_N2 | IN_5VX16   | 0.536 |   1.010 |  -44.844 | 
     | Delay_out1_reg[5]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.016 |  -44.838 | 
     +------------------------------------------------------------------------------------+ 
Path 42: MET Recovery Check with Pin Delay1_out1_reg[4]/C 
Endpoint:   Delay1_out1_reg[4]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.017
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.495
- Arrival Time                  3.640
= Slack Time                   45.855
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.855 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   45.856 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   47.391 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.405 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.474 | 
     | Delay1_out1_reg[4]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.021 |   3.640 |   49.495 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.855 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.854 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.386 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.382 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -44.843 | 
     | Delay1_out1_reg[4]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.017 |  -44.839 | 
     +-------------------------------------------------------------------------------------+ 
Path 43: MET Recovery Check with Pin Delay_out1_reg[6]/C 
Endpoint:   Delay_out1_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.495
- Arrival Time                  3.638
= Slack Time                   45.856
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   45.856 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.001 |   45.857 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.535 |   1.536 |   47.392 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.406 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.475 | 
     | Delay_out1_reg[6]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.019 |   3.638 |   49.495 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -45.856 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.855 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.387 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.384 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -44.844 | 
     | Delay_out1_reg[6]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.016 |  -44.840 | 
     +------------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin Delay1_out1_reg[3]/C 
Endpoint:   Delay1_out1_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.495
- Arrival Time                  3.638
= Slack Time                   45.857
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.857 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.857 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.392 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.407 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.476 | 
     | Delay1_out1_reg[3]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.019 |   3.638 |   49.495 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.857 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.856 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.388 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.384 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -44.845 | 
     | Delay1_out1_reg[3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.016 |  -44.841 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin Delay_out1_reg[3]/C 
Endpoint:   Delay_out1_reg[3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.495
- Arrival Time                  3.637
= Slack Time                   45.857
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   45.857 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.858 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.393 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.407 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.477 | 
     | Delay_out1_reg[3]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.018 |   3.637 |   49.495 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -45.858 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.857 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.388 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.385 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -44.845 | 
     | Delay_out1_reg[3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.016 |  -44.841 | 
     +------------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin Delay_out1_reg[2]/C 
Endpoint:   Delay_out1_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.637
= Slack Time                   45.858
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |             |            |       |  Time   |   Time   | 
     |----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                |   v   | reset       |            |       |   0.000 |   45.858 | 
     | g62/A                |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.858 | 
     | g62/Q                |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.393 | 
     | FE_OFC0_n_0/A        |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.408 | 
     | FE_OFC0_n_0/Q        |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.477 | 
     | Delay_out1_reg[2]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.017 |   3.637 |   49.494 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |  -45.858 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.857 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.389 | 
     | clk__L2_I0/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.385 | 
     | clk__L2_I0/Q        |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -44.846 | 
     | Delay_out1_reg[2]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.016 |  -44.842 | 
     +------------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin Delay1_out1_reg[5]/C 
Endpoint:   Delay1_out1_reg[5]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.634
= Slack Time                   45.861
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.861 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.861 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.396 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.410 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.480 | 
     | Delay1_out1_reg[5]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.014 |   3.634 |   49.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.861 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.860 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.392 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.388 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -44.848 | 
     | Delay1_out1_reg[5]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.016 |  -44.845 | 
     +-------------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin Delay1_out1_reg[6]/C 
Endpoint:   Delay1_out1_reg[6]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.015
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.493
- Arrival Time                  3.631
= Slack Time                   45.862
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.862 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.862 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.397 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.412 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.481 | 
     | Delay1_out1_reg[6]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.012 |   3.631 |   49.493 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.862 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.861 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.393 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.389 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -44.850 | 
     | Delay1_out1_reg[6]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.002 |   1.015 |  -44.847 | 
     +-------------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin Delay1_out1_reg[2]/C 
Endpoint:   Delay1_out1_reg[2]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.016
- Recovery                      0.522
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.494
- Arrival Time                  3.631
= Slack Time                   45.863
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |             |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset       |            |       |   0.000 |   45.863 | 
     | g62/A                 |   v   | reset       | IN_5VX4    | 0.001 |   0.000 |   45.864 | 
     | g62/Q                 |   ^   | n_0         | IN_5VX4    | 1.535 |   1.535 |   47.399 | 
     | FE_OFC0_n_0/A         |   ^   | n_0         | BU_5VX2    | 0.014 |   1.550 |   47.413 | 
     | FE_OFC0_n_0/Q         |   ^   | FE_OFN0_n_0 | BU_5VX2    | 2.069 |   3.619 |   49.482 | 
     | Delay1_out1_reg[2]/RN |   ^   | FE_OFN0_n_0 | DFRRQ_5VX1 | 0.012 |   3.631 |   49.494 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |  -45.863 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -45.862 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -45.394 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -45.390 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -44.851 | 
     | Delay1_out1_reg[2]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   1.015 |  -44.848 | 
     +-------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin Delay2_reg_reg[0][0]/C 
Endpoint:   Delay2_reg_reg[0][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: TYPview
Other End Arrival Time          1.018
- Setup                         0.500
+ Phase Shift                  50.000
- Uncertainty                   1.000
= Required Time                49.518
- Arrival Time                  2.430
= Slack Time                   47.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |              Net               |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                |            |       |  Time   |   Time   | 
     |------------------------------------+-------+--------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                          |            |       |   0.000 |   47.088 | 
     | csa_tree_add_110_31_groupi/g7556/A |   ^   | In[0]                          | IN_5VX1    | 0.002 |   0.002 |   47.090 | 
     | csa_tree_add_110_31_groupi/g7556/Q |   v   | csa_tree_add_110_31_groupi/n_0 | IN_5VX1    | 0.698 |   0.700 |   47.788 | 
     | csa_tree_add_110_31_groupi/g506/B  |   v   | csa_tree_add_110_31_groupi/n_0 | HA_5VX1    | 0.001 |   0.701 |   47.788 | 
     | csa_tree_add_110_31_groupi/g506/S  |   v   | Sum1_add_cast[0]               | HA_5VX1    | 0.987 |   1.688 |   48.776 | 
     | add_123_40/g537/B                  |   v   | Sum1_add_cast[0]               | HA_5VX1    | 0.000 |   1.688 |   48.776 | 
     | add_123_40/g537/S                  |   v   | Out[0]                         | HA_5VX1    | 0.741 |   2.430 |   49.518 | 
     | Delay2_reg_reg[0][0]/D             |   v   | Out[0]                         | DFRRQ_5VX1 | 0.000 |   2.430 |   49.518 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |  -47.088 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.001 |   0.001 |  -47.087 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.468 |   0.469 |  -46.619 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.473 |  -46.615 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.539 |   1.012 |  -46.076 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.018 |  -46.070 | 
     +---------------------------------------------------------------------------------------+ 

