# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work  {./include/types.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:57:18 on Jan 28,2020
# vlog -sv -work work ./include/types.sv 
# -- Compiling package mult_types
# 
# Top level modules:
# 	--none--
# End time: 15:57:18 on Jan 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work  {./hdl/add_shift_multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:57:18 on Jan 28,2020
# vlog -sv -work work ./hdl/add_shift_multiplier.sv 
# -- Compiling package add_shift_multiplier_sv_unit
# -- Importing package mult_types
# -- Compiling module add_shift_multiplier
# 
# Top level modules:
# 	add_shift_multiplier
# End time: 15:57:18 on Jan 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work  {./hvl/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:57:18 on Jan 28,2020
# vlog -sv -work work ./hvl/top.sv 
# -- Compiling package top_sv_unit
# -- Importing package mult_types
# -- Compiling interface multiplier_itf
# -- Compiling module testbench
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:57:19 on Jan 28,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work  {./hvl/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:57:19 on Jan 28,2020
# vlog -sv -work work ./hvl/testbench.sv 
# -- Compiling package testbench_sv_unit
# -- Importing package mult_types
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:57:19 on Jan 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work  {./grader/grader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:57:19 on Jan 28,2020
# vlog -sv -work work ./grader/grader.sv 
# -- Compiling package grader_sv_unit
# -- Importing package mult_types
# -- Compiling module grader
# 
# Top level modules:
# 	grader
# End time: 15:57:19 on Jan 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixv_ver -L stratixv_hssi_ver -L stratixv_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  top
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixv_ver -L stratixv_hssi_ver -L stratixv_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" top 
# Start time: 15:57:19 on Jan 28,2020
# Loading sv_std.std
# Loading work.mult_types
# Loading work.top_sv_unit
# Loading work.top
# Loading work.multiplier_itf
# Loading work.grader_sv_unit
# Loading work.grader
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.add_shift_multiplier_sv_unit
# Loading work.add_shift_multiplier
# 
# run -all
# GDR: Grader Running
# The value of DONE1 is: 0
# The value of ready1 is: 0
# The value of reset1 is: 1
# We maed it
# oops
# The value of DONE is: 0
# The value of ready is: 1
# The value of reset is: 0
# The value of DONE1 is: 0
# The value of ready1 is: 1
# The value of reset1 is: 0
# We maed it
# oops
# The value of DONE is: 0
# The value of ready is: 1
# The value of reset is: 0
# ** Note: $finish    : include/multiplier_itf.sv(45)
#    Time: 11142450 ps  Iteration: 0  Instance: /top/tb
# GDR: Cleaning-up Test Run
# End time: 15:57:26 on Jan 28,2020, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
