# Authors of 16-bit  Computer in Verilog

# Engineers
* John Pluchino
* Eytan Hazi

# Artifacts

## Instruction Set Architecture (ISA)
* John Pluchino (30%)
* Eytan Hazi (70%)

## CPU Implementation in Verilog

### Memory
* John Pluchino (50%)
* Eytan Hazi (50%)

### Register File
* John Pluchino (80%)
* Eytan Hazi (20%)

### ALU
* John Pluchino (60%)
* Eytan Hazi (40%)

### Controller
* John Pluchino 60%)
* Eytan Hazi (40%)

### Datapath
* John Pluchino (70%)
* Eytan Hazi (30%)

### Verilog Test Bench for Computer
< including program load into imem >
* John Pluchino (50%)
* Eytan Hazi (50%)

## Compilation of Assembly Code into Machine Code
* John Pluchino (50%)
* Eytan Hazi (50%)

## Timing Diagrams

### R-Type Instruction example
* John Pluchino (40%)
* Eytan Hazi (60%)

### I-Type Instruction example
* John Pluchino (40%)
* Eytan Hazi (60%)

### J-Type Instruction example
* John Pluchino (40%)
* Eytan Hazi (60%)


