digraph "func" {
"473128" [label = "sub sp , sp , # address" ]
"473132" [label = "str x0 , [ sp ]" ]
"473136" [label = "str x1 , [ sp , # address ]" ]
"473140" [label = "ldr x8 , [ sp ]" ]
"473144" [label = "cmp x8 , # 0" ]
"473148" [label = "cset w9 , gt" ]
"473152" [label = "mov w10 , # address" ]
"473156" [label = "and w9 , w9 , w10" ]
"473160" [label = "ldr x8 , [ sp ]" ]
"473164" [label = "cmp x8 , # 0" ]
"473168" [label = "cset w11 , lt" ]
"473172" [label = "and w11 , w11 , w10" ]
"473176" [label = "subs w9 , w9 , w11" ]
"473180" [label = "ldr x8 , [ sp ]" ]
"473184" [label = "cmp x8 , # 0" ]
"473188" [label = "cset w11 , ne" ]
"473192" [label = "mvn w11 , w11" ]
"473196" [label = "and w11 , w11 , w10" ]
"473200" [label = "ldr x8 , [ sp , # address ]" ]
"473204" [label = "cmp x8 , # 0" ]
"473208" [label = "cset w12 , ne" ]
"473212" [label = "mvn w12 , w12" ]
"473216" [label = "mvn w12 , w12" ]
"473220" [label = "and w10 , w12 , w10" ]
"473224" [label = "and w10 , w11 , w10" ]
"473228" [label = "add w0 , w9 , w10" ]
"473232" [label = "add sp , sp , # address" ]
"473236" [label = "ret" ]
"473128" -> "473132" [ label = "CFG" ]
"473132" -> "473136" [ label = "CFG" ]
"473132" -> "473140" [ label = "DFG" ]
"473132" -> "473160" [ label = "DFG" ]
"473132" -> "473180" [ label = "DFG" ]
"473136" -> "473140" [ label = "CFG" ]
"473136" -> "473200" [ label = "DFG" ]
"473140" -> "473144" [ label = "CFG" ]
"473140" -> "473148" [ label = "DFG" ]
"473144" -> "473148" [ label = "CFG" ]
"473148" -> "473152" [ label = "CFG" ]
"473148" -> "473156" [ label = "DFG" ]
"473148" -> "473176" [ label = "DFG" ]
"473152" -> "473156" [ label = "CFG" ]
"473156" -> "473160" [ label = "CFG" ]
"473156" -> "473176" [ label = "DFG" ]
"473160" -> "473164" [ label = "CFG" ]
"473160" -> "473168" [ label = "DFG" ]
"473164" -> "473168" [ label = "CFG" ]
"473168" -> "473172" [ label = "DFG" ]
"473168" -> "473176" [ label = "DFG" ]
"473172" -> "473176" [ label = "DFG" ]
"473176" -> "473180" [ label = "CFG" ]
"473176" -> "473228" [ label = "DFG" ]
"473180" -> "473184" [ label = "CFG" ]
"473180" -> "473188" [ label = "DFG" ]
"473184" -> "473188" [ label = "CFG" ]
"473188" -> "473192" [ label = "DFG" ]
"473188" -> "473196" [ label = "DFG" ]
"473192" -> "473196" [ label = "DFG" ]
"473196" -> "473200" [ label = "CFG" ]
"473196" -> "473224" [ label = "DFG" ]
"473200" -> "473204" [ label = "CFG" ]
"473200" -> "473208" [ label = "DFG" ]
"473204" -> "473208" [ label = "CFG" ]
"473208" -> "473212" [ label = "DFG" ]
"473208" -> "473216" [ label = "DFG" ]
"473212" -> "473216" [ label = "DFG" ]
"473216" -> "473220" [ label = "DFG" ]
"473220" -> "473224" [ label = "DFG" ]
"473224" -> "473228" [ label = "DFG" ]
"473228" -> "473232" [ label = "CFG" ]
"473228" -> "473236" [ label = "DFG" ]
"473232" -> "473236" [ label = "CFG" ]
}
