
*** Running vivado
    with args -log design_1_tlast_2_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_tlast_2_0.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Nov 14 14:44:46 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_tlast_2_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/ip_repo/tlast_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_tlast_2_0
Command: synth_design -top design_1_tlast_2_0 -part xczu48dr-ffvg1517-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15594
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2782.102 ; gain = 353.801 ; free physical = 2604 ; free virtual = 14652
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_tlast_2_0' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_tlast_2_0/synth/design_1_tlast_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'tlast' [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ipshared/c418/hdl/tlast.v:3]
INFO: [Synth 8-6155] done synthesizing module 'tlast' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ipshared/c418/hdl/tlast.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_tlast_2_0' (0#1) [/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.gen/sources_1/bd/design_1/ip/design_1_tlast_2_0/synth/design_1_tlast_2_0.v:53]
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module tlast is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module tlast is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tlast in module tlast is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_aclk in module tlast is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_aresetn in module tlast is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_tstrb[1] in module tlast is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_tstrb[0] in module tlast is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_tlast in module tlast is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_tvalid in module tlast is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aclk in module tlast is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aresetn in module tlast is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2843.039 ; gain = 414.738 ; free physical = 1281 ; free virtual = 13337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2860.852 ; gain = 432.551 ; free physical = 1199 ; free virtual = 13258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2860.852 ; gain = 432.551 ; free physical = 1199 ; free virtual = 13258
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2860.852 ; gain = 0.000 ; free physical = 1181 ; free virtual = 13241
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2977.727 ; gain = 0.000 ; free physical = 802 ; free virtual = 12859
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3000.539 ; gain = 22.812 ; free physical = 794 ; free virtual = 12852
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3000.539 ; gain = 572.238 ; free physical = 332 ; free virtual = 11329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu48dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3008.543 ; gain = 580.242 ; free physical = 320 ; free virtual = 11317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3008.543 ; gain = 580.242 ; free physical = 320 ; free virtual = 11317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3008.543 ; gain = 580.242 ; free physical = 262 ; free virtual = 11260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_tlast_2_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_tlast_2_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_tlast_2_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design design_1_tlast_2_0 has port m00_axis_tstrb[0] driven by constant 1
WARNING: [Synth 8-7129] Port s00_axis_tstrb[1] in module design_1_tlast_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tstrb[0] in module design_1_tlast_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axis_tlast in module design_1_tlast_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_aclk in module design_1_tlast_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_aresetn in module design_1_tlast_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_tstrb[1] in module design_1_tlast_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_tstrb[0] in module design_1_tlast_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_tlast in module design_1_tlast_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s01_axis_tvalid in module design_1_tlast_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aclk in module design_1_tlast_2_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axis_aresetn in module design_1_tlast_2_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3008.543 ; gain = 580.242 ; free physical = 262 ; free virtual = 10970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3318.910 ; gain = 890.609 ; free physical = 232 ; free virtual = 9936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3318.910 ; gain = 890.609 ; free physical = 232 ; free virtual = 9936
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 3338.941 ; gain = 910.641 ; free physical = 271 ; free virtual = 9931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3344.879 ; gain = 916.578 ; free physical = 335 ; free virtual = 9650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3344.879 ; gain = 916.578 ; free physical = 336 ; free virtual = 9650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3344.879 ; gain = 916.578 ; free physical = 337 ; free virtual = 9651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3344.879 ; gain = 916.578 ; free physical = 337 ; free virtual = 9651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3344.879 ; gain = 916.578 ; free physical = 337 ; free virtual = 9651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3344.879 ; gain = 916.578 ; free physical = 335 ; free virtual = 9649
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     3|
|2     |LUT1   |     2|
|3     |LUT2   |    18|
|4     |LUT4   |     4|
|5     |LUT5   |     1|
|6     |LUT6   |     1|
|7     |FDRE   |    19|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3344.879 ; gain = 916.578 ; free physical = 335 ; free virtual = 9649
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3344.879 ; gain = 776.891 ; free physical = 259 ; free virtual = 9577
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3344.879 ; gain = 916.578 ; free physical = 259 ; free virtual = 9577
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3344.879 ; gain = 0.000 ; free physical = 513 ; free virtual = 9830
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3354.609 ; gain = 0.000 ; free physical = 290 ; free virtual = 9609
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c5c5d1b5
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 3354.609 ; gain = 1913.453 ; free physical = 284 ; free virtual = 9603
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2293.932; main = 2293.932; forked = 305.463
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4086.789; main = 3354.613; forked = 1031.945
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3378.621 ; gain = 0.000 ; free physical = 260 ; free virtual = 9579
INFO: [Common 17-1381] The checkpoint '/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_tlast_2_0_synth_1/design_1_tlast_2_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_tlast_2_0, cache-ID = f4a3709688413d7c
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3378.621 ; gain = 0.000 ; free physical = 277 ; free virtual = 9469
INFO: [Common 17-1381] The checkpoint '/home/olt/ADL5960_RFSoC_VNA/VNA_Vivado_Project/VNA_Vivado_Project.runs/design_1_tlast_2_0_synth_1/design_1_tlast_2_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_tlast_2_0_utilization_synth.rpt -pb design_1_tlast_2_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 14:45:11 2024...
