// Seed: 2196698905
module module_0;
  assign id_1 = id_1;
  assign module_2.id_4 = 0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = -1;
  module_0 modCall_1 ();
  assign id_2 = -1'b0;
  if (id_3 || (-1)) always id_2 <= (-1);
  assign id_3 = 1 - 1;
endmodule
