<profile>

<section name = "Vitis HLS Report for 'main'" level="0">
<item name = "Date">Mon Aug 12 18:57:28 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">trVecAccum</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 5.091 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">134671, 1441295, 0.686 ms, 7.338 ms, 134672, 1441296, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_main_Pipeline_VITIS_LOOP_24_1_fu_122">main_Pipeline_VITIS_LOOP_24_1, 65538, 65538, 0.328 ms, 0.328 ms, 65538, 65538, no</column>
<column name="grp_main_Pipeline_loop_1_fu_132">main_Pipeline_loop_1, 2, 2554, 10.182 ns, 13.002 us, 2, 2554, no</column>
<column name="grp_main_Pipeline_VITIS_LOOP_46_2_fu_141">main_Pipeline_VITIS_LOOP_46_2, 65544, 65544, 0.328 ms, 0.328 ms, 65544, 65544, no</column>
<column name="grp_main_Pipeline_loop_11_fu_148">main_Pipeline_loop_11, 2, 2554, 10.182 ns, 13.002 us, 2, 2554, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_0">1792, 655104, 7 ~ 2559, -, -, 256, no</column>
<column name="- loop_0">1792, 655104, 7 ~ 2559, -, -, 256, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 144, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 1128, 1231, -</column>
<column name="Memory">384, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 338, -</column>
<column name="Register">-, -, 248, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">137, 1, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_10_full_dsp_1_U23">fadd_32ns_32ns_32_10_full_dsp_1, 0, 2, 365, 421, 0</column>
<column name="grp_main_Pipeline_VITIS_LOOP_24_1_fu_122">main_Pipeline_VITIS_LOOP_24_1, 0, 0, 54, 92, 0</column>
<column name="grp_main_Pipeline_VITIS_LOOP_46_2_fu_141">main_Pipeline_VITIS_LOOP_46_2, 0, 0, 473, 392, 0</column>
<column name="grp_main_Pipeline_loop_1_fu_132">main_Pipeline_loop_1, 0, 0, 118, 163, 0</column>
<column name="grp_main_Pipeline_loop_11_fu_148">main_Pipeline_loop_11, 0, 0, 118, 163, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_9ns_9ns_3ns_16_4_1_U21">mac_muladd_9ns_9ns_3ns_16_4_1, i0 * i0 + i1</column>
<column name="mac_muladd_9ns_9ns_3ns_16_4_1_U22">mac_muladd_9ns_9ns_3ns_16_4_1, i0 * i0 + i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="array_U">array_RAM_AUTO_1R1W, 128, 0, 0, 0, 65536, 32, 1, 2097152</column>
<column name="result_U">array_RAM_AUTO_1R1W, 128, 0, 0, 0, 65536, 32, 1, 2097152</column>
<column name="gold_U">array_RAM_AUTO_1R1W, 128, 0, 0, 0, 65536, 32, 1, 2097152</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln12_fu_255_p2">+, 0, 0, 14, 9, 1</column>
<column name="add_ln18_fu_270_p2">+, 0, 0, 24, 17, 9</column>
<column name="add_ln33_fu_187_p2">+, 0, 0, 14, 9, 1</column>
<column name="add_ln39_fu_202_p2">+, 0, 0, 24, 17, 9</column>
<column name="icmp_ln12_fu_249_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="icmp_ln33_fu_181_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="icmp_ln49_fu_296_p2">icmp, 0, 0, 25, 17, 18</column>
<column name="select_ln49_fu_302_p3">select, 0, 0, 17, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 15, 1, 15</column>
<column name="array_address0">20, 4, 16, 64</column>
<column name="array_ce0">20, 4, 1, 4</column>
<column name="array_we0">9, 2, 1, 2</column>
<column name="gold_address0">25, 5, 16, 80</column>
<column name="gold_ce0">20, 4, 1, 4</column>
<column name="gold_d0">14, 3, 32, 96</column>
<column name="gold_we0">14, 3, 1, 3</column>
<column name="grp_fu_454_ce">14, 3, 1, 3</column>
<column name="grp_fu_454_p0">14, 3, 32, 96</column>
<column name="grp_fu_454_p1">14, 3, 32, 96</column>
<column name="i_1_fu_48">9, 2, 9, 18</column>
<column name="i_2_fu_80">9, 2, 9, 18</column>
<column name="ii_1_fu_76">9, 2, 17, 34</column>
<column name="ii_fu_44">9, 2, 17, 34</column>
<column name="result_address0">25, 5, 16, 80</column>
<column name="result_ce0">20, 4, 1, 4</column>
<column name="result_d0">14, 3, 32, 96</column>
<column name="result_we0">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln17_reg_449">16, 0, 16, 0</column>
<column name="add_ln18_reg_439">17, 0, 17, 0</column>
<column name="add_ln38_reg_410">16, 0, 16, 0</column>
<column name="add_ln39_reg_386">17, 0, 17, 0</column>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="grp_main_Pipeline_VITIS_LOOP_24_1_fu_122_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_main_Pipeline_VITIS_LOOP_46_2_fu_141_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_main_Pipeline_loop_11_fu_148_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_main_Pipeline_loop_1_fu_132_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_fu_48">9, 0, 9, 0</column>
<column name="i_2_fu_80">9, 0, 9, 0</column>
<column name="ii_1_fu_76">17, 0, 17, 0</column>
<column name="ii_fu_44">17, 0, 17, 0</column>
<column name="s_4_reg_444">32, 0, 32, 0</column>
<column name="s_reg_405">32, 0, 32, 0</column>
<column name="trunc_ln12_1_reg_420">8, 0, 8, 0</column>
<column name="trunc_ln12_reg_415">16, 0, 16, 0</column>
<column name="trunc_ln33_1_reg_367">8, 0, 8, 0</column>
<column name="trunc_ln33_reg_362">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, main, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, main, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, main, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, main, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, main, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, main, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, main, return value</column>
</table>
</item>
</section>
</profile>
