$date
	Fri Jan  7 16:15:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_mux9_4bits $end
$scope module U0 $end
$var wire 4 ! D0 [3:0] $end
$upscope $end
$upscope $end
$scope module tb_mux9_4bits $end
$scope module U0 $end
$var wire 4 " D1 [3:0] $end
$upscope $end
$upscope $end
$scope module tb_mux9_4bits $end
$scope module U0 $end
$var wire 4 # D2 [3:0] $end
$upscope $end
$upscope $end
$scope module tb_mux9_4bits $end
$scope module U0 $end
$var wire 4 $ D3 [3:0] $end
$upscope $end
$upscope $end
$scope module tb_mux9_4bits $end
$scope module U0 $end
$var wire 4 % D4 [3:0] $end
$upscope $end
$upscope $end
$scope module tb_mux9_4bits $end
$scope module U0 $end
$var wire 4 & D5 [3:0] $end
$upscope $end
$upscope $end
$scope module tb_mux9_4bits $end
$scope module U0 $end
$var wire 4 ' D6 [3:0] $end
$upscope $end
$upscope $end
$scope module tb_mux9_4bits $end
$scope module U0 $end
$var wire 4 ( D7 [3:0] $end
$upscope $end
$upscope $end
$scope module tb_mux9_4bits $end
$scope module U0 $end
$var wire 4 ) D8 [3:0] $end
$upscope $end
$upscope $end
$scope module tb_mux9_4bits $end
$scope module U0 $end
$var wire 4 * sel [3:0] $end
$upscope $end
$upscope $end
$scope module tb_mux9_4bits $end
$scope module U0 $end
$var reg 4 + Y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b110 +
b0 *
b101 )
b1010 (
b1100 '
b1110 &
b1000 %
b111 $
b10 #
b1011 "
b110 !
$end
#5
b1011 +
b1 *
#10
b10 +
b10 *
#15
b111 +
b11 *
#20
b1000 +
b100 *
#25
b1110 +
b101 *
#30
b1100 +
b110 *
#35
b1010 +
b111 *
#40
b101 +
b1000 *
#45
b1111 +
b1001 *
#50
b1010 *
#55
b1011 *
#60
b1100 *
#65
b1101 *
#70
b1110 *
#75
b1111 *
#85
