irun: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	irun	15.20-s039: Started on Sep 01, 2023 at 10:37:31 CST
irun
	/home/ic_contest/F14071156/CPU/./sim/top_tb.sv
	+incdir+/home/ic_contest/F14071156/CPU/./src+/home/ic_contest/F14071156/CPU/./include+/home/ic_contest/F14071156/CPU/./sim
	+define+prog0+FSDB_ALL
	-define CYCLE=8.5
	-define MAX=100000
	+access+r
	+prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0

   User defined plus("+") options:
	+prog_path=/home/ic_contest/F14071156/CPU/./sim/prog0

ncvlog: *W,NOTIND: unable to access -INCDIR /home/ic_contest/F14071156/CPU/./include (No such file or directory).
file: /home/ic_contest/F14071156/CPU/./sim/top_tb.sv
`define CYCLE 20.0 // Cycle time
                                |
ncvlog: *W,MACNDF (/home/ic_contest/F14071156/CPU/./sim/top_tb.sv,2|32): The text macro 'CYCLE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define MAX 100000 // Max cycle number
                                      |
ncvlog: *W,MACNDF (/home/ic_contest/F14071156/CPU/./sim/top_tb.sv,3|38): The text macro 'MAX' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
	module worklib.ID:sv
		errors: 0, warnings: 0
	module worklib.EX:sv
		errors: 0, warnings: 0
	module worklib.MEM:sv
		errors: 0, warnings: 0
	module worklib.Forward_Hazard:sv
		errors: 0, warnings: 0
	module worklib.CPU:sv
		errors: 0, warnings: 0
	module worklib.top:sv
		errors: 0, warnings: 0
    $value$plusargs("prog_path=%s", prog_path);
                  |
ncvlog: *W,NOSYST (/home/ic_contest/F14071156/CPU/./sim/top_tb.sv,35|18): System function '$value$plusargs' invoked as a task. Return value will be ignored.
      $fscanf(gf, "%h\n", GOLDEN[num]);
            |
ncvlog: *W,NOSYST (/home/ic_contest/F14071156/CPU/./sim/top_tb.sv,50|12): System function '$fscanf' invoked as a task. Return value will be ignored.
	module worklib.top_tb:sv
		errors: 0, warnings: 2
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 3
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
MEM MEM(
      |
ncelab: *W,CUVWSP (../src/CPU.sv,194|6): 1 output port was not connected:
ncelab: (../src/MEM.sv,24): rd_from_pc_comb

	Top level design units:
		top_tb
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
    $readmemh({prog_path, "/main0.hex"}, TOP.IM1.i_SRAM.Memory_byte0);
                                                                   |
ncelab: *W,MEMODR (../sim/top_tb.sv,38|67): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/main0.hex"}, TOP.DM1.i_SRAM.Memory_byte0); 
                                                                   |
ncelab: *W,MEMODR (../sim/top_tb.sv,39|67): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/main1.hex"}, TOP.IM1.i_SRAM.Memory_byte1);
                                                                   |
ncelab: *W,MEMODR (../sim/top_tb.sv,40|67): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/main1.hex"}, TOP.DM1.i_SRAM.Memory_byte1); 
                                                                   |
ncelab: *W,MEMODR (../sim/top_tb.sv,41|67): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/main2.hex"}, TOP.IM1.i_SRAM.Memory_byte2);
                                                                   |
ncelab: *W,MEMODR (../sim/top_tb.sv,42|67): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/main2.hex"}, TOP.DM1.i_SRAM.Memory_byte2); 
                                                                   |
ncelab: *W,MEMODR (../sim/top_tb.sv,43|67): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/main3.hex"}, TOP.IM1.i_SRAM.Memory_byte3);
                                                                   |
ncelab: *W,MEMODR (../sim/top_tb.sv,44|67): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/main3.hex"}, TOP.DM1.i_SRAM.Memory_byte3); 
                                                                   |
ncelab: *W,MEMODR (../sim/top_tb.sv,45|67): $readmem default memory order incompatible with IEEE1364.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.CPU:sv <0x4f346f35>
			streams:  88, words: 17305
		worklib.EX:sv <0x295b046c>
			streams:  18, words:  6184
		worklib.Forward_Hazard:sv <0x27929347>
			streams:   6, words:  2546
		worklib.ID:sv <0x380e6b05>
			streams:  22, words: 18278
		worklib.MEM:sv <0x3ffef17d>
			streams:  10, words:  5978
		worklib.top:sv <0x32b55a5d>
			streams:  15, words:  3543
		worklib.top_tb:sv <0x2de218bd>
			streams:   4, words: 27243
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 13      11
		Registers:              146     138
		Scalar wires:           211       -
		Expanded wires:         164       8
		Vectored wires:         114       -
		Always blocks:           32      30
		Initial blocks:           2       2
		Cont. assignments:      102      87
		Pseudo assignments:     103     103
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.top_tb:sv
Loading snapshot worklib.top_tb:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'top.fsdb'
*Verdi* : Begin traversing the scope (top_tb.TOP), layer (0).
*Verdi* : Enable +struct and +mda dumping.
*Verdi* : End of traversing.

Done

DM[8192] = fffffff0, pass
DM[8193] = fffffff8, pass
DM[8194] = 00000008, pass
DM[8195] = 00000001, pass
DM[8196] = 00000001, pass
DM[8197] = 78787878, pass
DM[8198] = 000091a2, pass
DM[8199] = 00000003, pass
DM[8200] = fefcfefd, pass
DM[8201] = 10305070, pass
DM[8202] = cccccccc, pass
DM[8203] = ffffffcc, pass
DM[8204] = ffffcccc, pass
DM[8205] = 000000cc, pass
DM[8206] = 0000cccc, pass
DM[8207] = 00000d9d, pass
DM[8208] = 00000004, pass
DM[8209] = 00000003, pass
DM[8210] = 000001a6, pass
DM[8211] = 00000ec6, pass
DM[8212] = 2468b7a8, pass
DM[8213] = 5dbf9f00, pass
DM[8214] = 00012b38, pass
DM[8215] = fa2817b7, pass
DM[8216] = ff000000, pass
DM[8217] = 12345678, pass
DM[8218] = 0000f000, pass
DM[8219] = 00000f00, pass
DM[8220] = 000000f0, pass
DM[8221] = 0000000f, pass
DM[8222] = 56780000, pass
DM[8223] = 78000000, pass
DM[8224] = 00005678, pass
DM[8225] = 00000078, pass
DM[8226] = 12345678, pass
DM[8227] = ce780000, pass
DM[8228] = fffff000, pass
DM[8229] = fffff000, pass
DM[8230] = fffff000, pass
DM[8231] = fffff000, pass
DM[8232] = fffff000, pass
DM[8233] = fffff000, pass
DM[8234] = 1357a064, pass
DM[8235] = 13578000, pass
DM[8236] = fffff004, pass




        ****************************               
        **                        **       |__||  
        **  Congratulations !!    **      / O.O  | 
        **                        **    /_____   | 
        **  Simulation PASS!!     **   /^ ^ ^ \  |
        **                        **  |^ ^ ^ ^ |w| 
        ****************************   \m___m__|_|


Simulation complete via $finish(1) at time 62054250 PS + 2
../sim/top_tb.sv:72     $finish;
ncsim> exit
TOOL:	irun	15.20-s039: Exiting on Sep 01, 2023 at 10:38:53 CST  (total: 00:01:22)
