# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../clk_wiz_0_sim_netlist.vhdl" \
"../../../../top.vhd" \

# Do not sort compile order
nosort
