
usb_cdc_adc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015260  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000374  08015500  08015500  00025500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08015874  08015874  00025874  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801587c  0801587c  0002587c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08015880  08015880  00025880  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000150  24000000  08015884  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00066fcc  24000150  080159d4  00030150  2**2
                  ALLOC
  8 ._user_heap_stack 00006004  2406711c  080159d4  0003711c  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00030150  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002eb08  00000000  00000000  0003017e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00006723  00000000  00000000  0005ec86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002290  00000000  00000000  000653b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001fc8  00000000  00000000  00067640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00043c84  00000000  00000000  00069608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00036549  00000000  00000000  000ad28c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00185e38  00000000  00000000  000e37d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  0026960d  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00009400  00000000  00000000  00269660  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000150 	.word	0x24000150
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080154e8 	.word	0x080154e8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000154 	.word	0x24000154
 80002dc:	080154e8 	.word	0x080154e8

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <__aeabi_uldivmod>:
 8000380:	b953      	cbnz	r3, 8000398 <__aeabi_uldivmod+0x18>
 8000382:	b94a      	cbnz	r2, 8000398 <__aeabi_uldivmod+0x18>
 8000384:	2900      	cmp	r1, #0
 8000386:	bf08      	it	eq
 8000388:	2800      	cmpeq	r0, #0
 800038a:	bf1c      	itt	ne
 800038c:	f04f 31ff 	movne.w	r1, #4294967295
 8000390:	f04f 30ff 	movne.w	r0, #4294967295
 8000394:	f000 b974 	b.w	8000680 <__aeabi_idiv0>
 8000398:	f1ad 0c08 	sub.w	ip, sp, #8
 800039c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003a0:	f000 f806 	bl	80003b0 <__udivmoddi4>
 80003a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ac:	b004      	add	sp, #16
 80003ae:	4770      	bx	lr

080003b0 <__udivmoddi4>:
 80003b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003b4:	9d08      	ldr	r5, [sp, #32]
 80003b6:	4604      	mov	r4, r0
 80003b8:	468e      	mov	lr, r1
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d14d      	bne.n	800045a <__udivmoddi4+0xaa>
 80003be:	428a      	cmp	r2, r1
 80003c0:	4694      	mov	ip, r2
 80003c2:	d969      	bls.n	8000498 <__udivmoddi4+0xe8>
 80003c4:	fab2 f282 	clz	r2, r2
 80003c8:	b152      	cbz	r2, 80003e0 <__udivmoddi4+0x30>
 80003ca:	fa01 f302 	lsl.w	r3, r1, r2
 80003ce:	f1c2 0120 	rsb	r1, r2, #32
 80003d2:	fa20 f101 	lsr.w	r1, r0, r1
 80003d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80003da:	ea41 0e03 	orr.w	lr, r1, r3
 80003de:	4094      	lsls	r4, r2
 80003e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003e4:	0c21      	lsrs	r1, r4, #16
 80003e6:	fbbe f6f8 	udiv	r6, lr, r8
 80003ea:	fa1f f78c 	uxth.w	r7, ip
 80003ee:	fb08 e316 	mls	r3, r8, r6, lr
 80003f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80003f6:	fb06 f107 	mul.w	r1, r6, r7
 80003fa:	4299      	cmp	r1, r3
 80003fc:	d90a      	bls.n	8000414 <__udivmoddi4+0x64>
 80003fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000402:	f106 30ff 	add.w	r0, r6, #4294967295
 8000406:	f080 811f 	bcs.w	8000648 <__udivmoddi4+0x298>
 800040a:	4299      	cmp	r1, r3
 800040c:	f240 811c 	bls.w	8000648 <__udivmoddi4+0x298>
 8000410:	3e02      	subs	r6, #2
 8000412:	4463      	add	r3, ip
 8000414:	1a5b      	subs	r3, r3, r1
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb3 f0f8 	udiv	r0, r3, r8
 800041c:	fb08 3310 	mls	r3, r8, r0, r3
 8000420:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000424:	fb00 f707 	mul.w	r7, r0, r7
 8000428:	42a7      	cmp	r7, r4
 800042a:	d90a      	bls.n	8000442 <__udivmoddi4+0x92>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 33ff 	add.w	r3, r0, #4294967295
 8000434:	f080 810a 	bcs.w	800064c <__udivmoddi4+0x29c>
 8000438:	42a7      	cmp	r7, r4
 800043a:	f240 8107 	bls.w	800064c <__udivmoddi4+0x29c>
 800043e:	4464      	add	r4, ip
 8000440:	3802      	subs	r0, #2
 8000442:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000446:	1be4      	subs	r4, r4, r7
 8000448:	2600      	movs	r6, #0
 800044a:	b11d      	cbz	r5, 8000454 <__udivmoddi4+0xa4>
 800044c:	40d4      	lsrs	r4, r2
 800044e:	2300      	movs	r3, #0
 8000450:	e9c5 4300 	strd	r4, r3, [r5]
 8000454:	4631      	mov	r1, r6
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	428b      	cmp	r3, r1
 800045c:	d909      	bls.n	8000472 <__udivmoddi4+0xc2>
 800045e:	2d00      	cmp	r5, #0
 8000460:	f000 80ef 	beq.w	8000642 <__udivmoddi4+0x292>
 8000464:	2600      	movs	r6, #0
 8000466:	e9c5 0100 	strd	r0, r1, [r5]
 800046a:	4630      	mov	r0, r6
 800046c:	4631      	mov	r1, r6
 800046e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000472:	fab3 f683 	clz	r6, r3
 8000476:	2e00      	cmp	r6, #0
 8000478:	d14a      	bne.n	8000510 <__udivmoddi4+0x160>
 800047a:	428b      	cmp	r3, r1
 800047c:	d302      	bcc.n	8000484 <__udivmoddi4+0xd4>
 800047e:	4282      	cmp	r2, r0
 8000480:	f200 80f9 	bhi.w	8000676 <__udivmoddi4+0x2c6>
 8000484:	1a84      	subs	r4, r0, r2
 8000486:	eb61 0303 	sbc.w	r3, r1, r3
 800048a:	2001      	movs	r0, #1
 800048c:	469e      	mov	lr, r3
 800048e:	2d00      	cmp	r5, #0
 8000490:	d0e0      	beq.n	8000454 <__udivmoddi4+0xa4>
 8000492:	e9c5 4e00 	strd	r4, lr, [r5]
 8000496:	e7dd      	b.n	8000454 <__udivmoddi4+0xa4>
 8000498:	b902      	cbnz	r2, 800049c <__udivmoddi4+0xec>
 800049a:	deff      	udf	#255	; 0xff
 800049c:	fab2 f282 	clz	r2, r2
 80004a0:	2a00      	cmp	r2, #0
 80004a2:	f040 8092 	bne.w	80005ca <__udivmoddi4+0x21a>
 80004a6:	eba1 010c 	sub.w	r1, r1, ip
 80004aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004ae:	fa1f fe8c 	uxth.w	lr, ip
 80004b2:	2601      	movs	r6, #1
 80004b4:	0c20      	lsrs	r0, r4, #16
 80004b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80004ba:	fb07 1113 	mls	r1, r7, r3, r1
 80004be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004c2:	fb0e f003 	mul.w	r0, lr, r3
 80004c6:	4288      	cmp	r0, r1
 80004c8:	d908      	bls.n	80004dc <__udivmoddi4+0x12c>
 80004ca:	eb1c 0101 	adds.w	r1, ip, r1
 80004ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80004d2:	d202      	bcs.n	80004da <__udivmoddi4+0x12a>
 80004d4:	4288      	cmp	r0, r1
 80004d6:	f200 80cb 	bhi.w	8000670 <__udivmoddi4+0x2c0>
 80004da:	4643      	mov	r3, r8
 80004dc:	1a09      	subs	r1, r1, r0
 80004de:	b2a4      	uxth	r4, r4
 80004e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e4:	fb07 1110 	mls	r1, r7, r0, r1
 80004e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80004ec:	fb0e fe00 	mul.w	lr, lr, r0
 80004f0:	45a6      	cmp	lr, r4
 80004f2:	d908      	bls.n	8000506 <__udivmoddi4+0x156>
 80004f4:	eb1c 0404 	adds.w	r4, ip, r4
 80004f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80004fc:	d202      	bcs.n	8000504 <__udivmoddi4+0x154>
 80004fe:	45a6      	cmp	lr, r4
 8000500:	f200 80bb 	bhi.w	800067a <__udivmoddi4+0x2ca>
 8000504:	4608      	mov	r0, r1
 8000506:	eba4 040e 	sub.w	r4, r4, lr
 800050a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800050e:	e79c      	b.n	800044a <__udivmoddi4+0x9a>
 8000510:	f1c6 0720 	rsb	r7, r6, #32
 8000514:	40b3      	lsls	r3, r6
 8000516:	fa22 fc07 	lsr.w	ip, r2, r7
 800051a:	ea4c 0c03 	orr.w	ip, ip, r3
 800051e:	fa20 f407 	lsr.w	r4, r0, r7
 8000522:	fa01 f306 	lsl.w	r3, r1, r6
 8000526:	431c      	orrs	r4, r3
 8000528:	40f9      	lsrs	r1, r7
 800052a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800052e:	fa00 f306 	lsl.w	r3, r0, r6
 8000532:	fbb1 f8f9 	udiv	r8, r1, r9
 8000536:	0c20      	lsrs	r0, r4, #16
 8000538:	fa1f fe8c 	uxth.w	lr, ip
 800053c:	fb09 1118 	mls	r1, r9, r8, r1
 8000540:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000544:	fb08 f00e 	mul.w	r0, r8, lr
 8000548:	4288      	cmp	r0, r1
 800054a:	fa02 f206 	lsl.w	r2, r2, r6
 800054e:	d90b      	bls.n	8000568 <__udivmoddi4+0x1b8>
 8000550:	eb1c 0101 	adds.w	r1, ip, r1
 8000554:	f108 3aff 	add.w	sl, r8, #4294967295
 8000558:	f080 8088 	bcs.w	800066c <__udivmoddi4+0x2bc>
 800055c:	4288      	cmp	r0, r1
 800055e:	f240 8085 	bls.w	800066c <__udivmoddi4+0x2bc>
 8000562:	f1a8 0802 	sub.w	r8, r8, #2
 8000566:	4461      	add	r1, ip
 8000568:	1a09      	subs	r1, r1, r0
 800056a:	b2a4      	uxth	r4, r4
 800056c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000570:	fb09 1110 	mls	r1, r9, r0, r1
 8000574:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000578:	fb00 fe0e 	mul.w	lr, r0, lr
 800057c:	458e      	cmp	lr, r1
 800057e:	d908      	bls.n	8000592 <__udivmoddi4+0x1e2>
 8000580:	eb1c 0101 	adds.w	r1, ip, r1
 8000584:	f100 34ff 	add.w	r4, r0, #4294967295
 8000588:	d26c      	bcs.n	8000664 <__udivmoddi4+0x2b4>
 800058a:	458e      	cmp	lr, r1
 800058c:	d96a      	bls.n	8000664 <__udivmoddi4+0x2b4>
 800058e:	3802      	subs	r0, #2
 8000590:	4461      	add	r1, ip
 8000592:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000596:	fba0 9402 	umull	r9, r4, r0, r2
 800059a:	eba1 010e 	sub.w	r1, r1, lr
 800059e:	42a1      	cmp	r1, r4
 80005a0:	46c8      	mov	r8, r9
 80005a2:	46a6      	mov	lr, r4
 80005a4:	d356      	bcc.n	8000654 <__udivmoddi4+0x2a4>
 80005a6:	d053      	beq.n	8000650 <__udivmoddi4+0x2a0>
 80005a8:	b15d      	cbz	r5, 80005c2 <__udivmoddi4+0x212>
 80005aa:	ebb3 0208 	subs.w	r2, r3, r8
 80005ae:	eb61 010e 	sbc.w	r1, r1, lr
 80005b2:	fa01 f707 	lsl.w	r7, r1, r7
 80005b6:	fa22 f306 	lsr.w	r3, r2, r6
 80005ba:	40f1      	lsrs	r1, r6
 80005bc:	431f      	orrs	r7, r3
 80005be:	e9c5 7100 	strd	r7, r1, [r5]
 80005c2:	2600      	movs	r6, #0
 80005c4:	4631      	mov	r1, r6
 80005c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	40d8      	lsrs	r0, r3
 80005d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80005d4:	fa21 f303 	lsr.w	r3, r1, r3
 80005d8:	4091      	lsls	r1, r2
 80005da:	4301      	orrs	r1, r0
 80005dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80005e0:	fa1f fe8c 	uxth.w	lr, ip
 80005e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80005e8:	fb07 3610 	mls	r6, r7, r0, r3
 80005ec:	0c0b      	lsrs	r3, r1, #16
 80005ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80005f2:	fb00 f60e 	mul.w	r6, r0, lr
 80005f6:	429e      	cmp	r6, r3
 80005f8:	fa04 f402 	lsl.w	r4, r4, r2
 80005fc:	d908      	bls.n	8000610 <__udivmoddi4+0x260>
 80005fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000602:	f100 38ff 	add.w	r8, r0, #4294967295
 8000606:	d22f      	bcs.n	8000668 <__udivmoddi4+0x2b8>
 8000608:	429e      	cmp	r6, r3
 800060a:	d92d      	bls.n	8000668 <__udivmoddi4+0x2b8>
 800060c:	3802      	subs	r0, #2
 800060e:	4463      	add	r3, ip
 8000610:	1b9b      	subs	r3, r3, r6
 8000612:	b289      	uxth	r1, r1
 8000614:	fbb3 f6f7 	udiv	r6, r3, r7
 8000618:	fb07 3316 	mls	r3, r7, r6, r3
 800061c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000620:	fb06 f30e 	mul.w	r3, r6, lr
 8000624:	428b      	cmp	r3, r1
 8000626:	d908      	bls.n	800063a <__udivmoddi4+0x28a>
 8000628:	eb1c 0101 	adds.w	r1, ip, r1
 800062c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000630:	d216      	bcs.n	8000660 <__udivmoddi4+0x2b0>
 8000632:	428b      	cmp	r3, r1
 8000634:	d914      	bls.n	8000660 <__udivmoddi4+0x2b0>
 8000636:	3e02      	subs	r6, #2
 8000638:	4461      	add	r1, ip
 800063a:	1ac9      	subs	r1, r1, r3
 800063c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000640:	e738      	b.n	80004b4 <__udivmoddi4+0x104>
 8000642:	462e      	mov	r6, r5
 8000644:	4628      	mov	r0, r5
 8000646:	e705      	b.n	8000454 <__udivmoddi4+0xa4>
 8000648:	4606      	mov	r6, r0
 800064a:	e6e3      	b.n	8000414 <__udivmoddi4+0x64>
 800064c:	4618      	mov	r0, r3
 800064e:	e6f8      	b.n	8000442 <__udivmoddi4+0x92>
 8000650:	454b      	cmp	r3, r9
 8000652:	d2a9      	bcs.n	80005a8 <__udivmoddi4+0x1f8>
 8000654:	ebb9 0802 	subs.w	r8, r9, r2
 8000658:	eb64 0e0c 	sbc.w	lr, r4, ip
 800065c:	3801      	subs	r0, #1
 800065e:	e7a3      	b.n	80005a8 <__udivmoddi4+0x1f8>
 8000660:	4646      	mov	r6, r8
 8000662:	e7ea      	b.n	800063a <__udivmoddi4+0x28a>
 8000664:	4620      	mov	r0, r4
 8000666:	e794      	b.n	8000592 <__udivmoddi4+0x1e2>
 8000668:	4640      	mov	r0, r8
 800066a:	e7d1      	b.n	8000610 <__udivmoddi4+0x260>
 800066c:	46d0      	mov	r8, sl
 800066e:	e77b      	b.n	8000568 <__udivmoddi4+0x1b8>
 8000670:	3b02      	subs	r3, #2
 8000672:	4461      	add	r1, ip
 8000674:	e732      	b.n	80004dc <__udivmoddi4+0x12c>
 8000676:	4630      	mov	r0, r6
 8000678:	e709      	b.n	800048e <__udivmoddi4+0xde>
 800067a:	4464      	add	r4, ip
 800067c:	3802      	subs	r0, #2
 800067e:	e742      	b.n	8000506 <__udivmoddi4+0x156>

08000680 <__aeabi_idiv0>:
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop

08000684 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b08a      	sub	sp, #40	; 0x28
 8000688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800068a:	f107 031c 	add.w	r3, r7, #28
 800068e:	2200      	movs	r2, #0
 8000690:	601a      	str	r2, [r3, #0]
 8000692:	605a      	str	r2, [r3, #4]
 8000694:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000696:	463b      	mov	r3, r7
 8000698:	2200      	movs	r2, #0
 800069a:	601a      	str	r2, [r3, #0]
 800069c:	605a      	str	r2, [r3, #4]
 800069e:	609a      	str	r2, [r3, #8]
 80006a0:	60da      	str	r2, [r3, #12]
 80006a2:	611a      	str	r2, [r3, #16]
 80006a4:	615a      	str	r2, [r3, #20]
 80006a6:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80006a8:	4b77      	ldr	r3, [pc, #476]	; (8000888 <MX_ADC1_Init+0x204>)
 80006aa:	4a78      	ldr	r2, [pc, #480]	; (800088c <MX_ADC1_Init+0x208>)
 80006ac:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80006ae:	4b76      	ldr	r3, [pc, #472]	; (8000888 <MX_ADC1_Init+0x204>)
 80006b0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80006b4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 80006b6:	4b74      	ldr	r3, [pc, #464]	; (8000888 <MX_ADC1_Init+0x204>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80006bc:	4b72      	ldr	r3, [pc, #456]	; (8000888 <MX_ADC1_Init+0x204>)
 80006be:	2201      	movs	r2, #1
 80006c0:	60da      	str	r2, [r3, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006c2:	4b71      	ldr	r3, [pc, #452]	; (8000888 <MX_ADC1_Init+0x204>)
 80006c4:	2204      	movs	r2, #4
 80006c6:	611a      	str	r2, [r3, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80006c8:	4b6f      	ldr	r3, [pc, #444]	; (8000888 <MX_ADC1_Init+0x204>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80006ce:	4b6e      	ldr	r3, [pc, #440]	; (8000888 <MX_ADC1_Init+0x204>)
 80006d0:	2201      	movs	r2, #1
 80006d2:	755a      	strb	r2, [r3, #21]
  hadc1.Init.NbrOfConversion = ADC1_NUM;
 80006d4:	4b6c      	ldr	r3, [pc, #432]	; (8000888 <MX_ADC1_Init+0x204>)
 80006d6:	220a      	movs	r2, #10
 80006d8:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006da:	4b6b      	ldr	r3, [pc, #428]	; (8000888 <MX_ADC1_Init+0x204>)
 80006dc:	2200      	movs	r2, #0
 80006de:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006e0:	4b69      	ldr	r3, [pc, #420]	; (8000888 <MX_ADC1_Init+0x204>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIG_EDGE_NONE;
 80006e6:	4b68      	ldr	r3, [pc, #416]	; (8000888 <MX_ADC1_Init+0x204>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;
 80006ec:	4b66      	ldr	r3, [pc, #408]	; (8000888 <MX_ADC1_Init+0x204>)
 80006ee:	2203      	movs	r2, #3
 80006f0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80006f2:	4b65      	ldr	r3, [pc, #404]	; (8000888 <MX_ADC1_Init+0x204>)
 80006f4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80006f8:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 80006fa:	4b63      	ldr	r3, [pc, #396]	; (8000888 <MX_ADC1_Init+0x204>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000700:	4b61      	ldr	r3, [pc, #388]	; (8000888 <MX_ADC1_Init+0x204>)
 8000702:	2200      	movs	r2, #0
 8000704:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
//  hadc1.Init.Oversampling.Ratio = 8;
//  hadc1.Init.Oversampling.RightBitShift         = ADC_LEFTBITSHIFT_3;         /* Right shift of the oversampled summation */
//  hadc1.Init.Oversampling.TriggeredMode         = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;         /* Specifies whether or not a trigger is needed for each sample */
//  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE; /* Specifies whether or not the oversampling buffer is maintained during injection sequence */

  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000708:	485f      	ldr	r0, [pc, #380]	; (8000888 <MX_ADC1_Init+0x204>)
 800070a:	f003 fba3 	bl	8003e54 <HAL_ADC_Init>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8000714:	f001 faa6 	bl	8001c64 <Error_Handler>
  }
  
   /* 校准ADC，采用偏移校准 */
   if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK)
 8000718:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800071c:	2100      	movs	r1, #0
 800071e:	485a      	ldr	r0, [pc, #360]	; (8000888 <MX_ADC1_Init+0x204>)
 8000720:	f004 fc26 	bl	8004f70 <HAL_ADCEx_Calibration_Start>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <MX_ADC1_Init+0xaa>
   {
       Error_Handler();
 800072a:	f001 fa9b 	bl	8001c64 <Error_Handler>
   }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800072e:	4b58      	ldr	r3, [pc, #352]	; (8000890 <MX_ADC1_Init+0x20c>)
 8000730:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000732:	2306      	movs	r3, #6
 8000734:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 8000736:	2307      	movs	r3, #7
 8000738:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800073a:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800073e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000740:	2304      	movs	r3, #4
 8000742:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000744:	2300      	movs	r3, #0
 8000746:	617b      	str	r3, [r7, #20]
  sConfig.OffsetRightShift       = DISABLE;           /* 禁止右移 */
 8000748:	2300      	movs	r3, #0
 800074a:	763b      	strb	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 800074c:	2300      	movs	r3, #0
 800074e:	767b      	strb	r3, [r7, #25]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000750:	463b      	mov	r3, r7
 8000752:	4619      	mov	r1, r3
 8000754:	484c      	ldr	r0, [pc, #304]	; (8000888 <MX_ADC1_Init+0x204>)
 8000756:	f003 fe01 	bl	800435c <HAL_ADC_ConfigChannel>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8000760:	f001 fa80 	bl	8001c64 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000764:	4b4b      	ldr	r3, [pc, #300]	; (8000894 <MX_ADC1_Init+0x210>)
 8000766:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000768:	230c      	movs	r3, #12
 800076a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800076c:	463b      	mov	r3, r7
 800076e:	4619      	mov	r1, r3
 8000770:	4845      	ldr	r0, [pc, #276]	; (8000888 <MX_ADC1_Init+0x204>)
 8000772:	f003 fdf3 	bl	800435c <HAL_ADC_ConfigChannel>
 8000776:	4603      	mov	r3, r0
 8000778:	2b00      	cmp	r3, #0
 800077a:	d001      	beq.n	8000780 <MX_ADC1_Init+0xfc>
  {
    Error_Handler();
 800077c:	f001 fa72 	bl	8001c64 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000780:	4b45      	ldr	r3, [pc, #276]	; (8000898 <MX_ADC1_Init+0x214>)
 8000782:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000784:	2312      	movs	r3, #18
 8000786:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000788:	463b      	mov	r3, r7
 800078a:	4619      	mov	r1, r3
 800078c:	483e      	ldr	r0, [pc, #248]	; (8000888 <MX_ADC1_Init+0x204>)
 800078e:	f003 fde5 	bl	800435c <HAL_ADC_ConfigChannel>
 8000792:	4603      	mov	r3, r0
 8000794:	2b00      	cmp	r3, #0
 8000796:	d001      	beq.n	800079c <MX_ADC1_Init+0x118>
  {
    Error_Handler();
 8000798:	f001 fa64 	bl	8001c64 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800079c:	4b3f      	ldr	r3, [pc, #252]	; (800089c <MX_ADC1_Init+0x218>)
 800079e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80007a0:	2318      	movs	r3, #24
 80007a2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007a4:	463b      	mov	r3, r7
 80007a6:	4619      	mov	r1, r3
 80007a8:	4837      	ldr	r0, [pc, #220]	; (8000888 <MX_ADC1_Init+0x204>)
 80007aa:	f003 fdd7 	bl	800435c <HAL_ADC_ConfigChannel>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <MX_ADC1_Init+0x134>
  {
    Error_Handler();
 80007b4:	f001 fa56 	bl	8001c64 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80007b8:	4b39      	ldr	r3, [pc, #228]	; (80008a0 <MX_ADC1_Init+0x21c>)
 80007ba:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80007bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80007c0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007c2:	463b      	mov	r3, r7
 80007c4:	4619      	mov	r1, r3
 80007c6:	4830      	ldr	r0, [pc, #192]	; (8000888 <MX_ADC1_Init+0x204>)
 80007c8:	f003 fdc8 	bl	800435c <HAL_ADC_ConfigChannel>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <MX_ADC1_Init+0x152>
  {
    Error_Handler();
 80007d2:	f001 fa47 	bl	8001c64 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 80007d6:	4b33      	ldr	r3, [pc, #204]	; (80008a4 <MX_ADC1_Init+0x220>)
 80007d8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80007da:	f44f 7383 	mov.w	r3, #262	; 0x106
 80007de:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007e0:	463b      	mov	r3, r7
 80007e2:	4619      	mov	r1, r3
 80007e4:	4828      	ldr	r0, [pc, #160]	; (8000888 <MX_ADC1_Init+0x204>)
 80007e6:	f003 fdb9 	bl	800435c <HAL_ADC_ConfigChannel>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 80007f0:	f001 fa38 	bl	8001c64 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 80007f4:	4b2c      	ldr	r3, [pc, #176]	; (80008a8 <MX_ADC1_Init+0x224>)
 80007f6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80007f8:	f44f 7386 	mov.w	r3, #268	; 0x10c
 80007fc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007fe:	463b      	mov	r3, r7
 8000800:	4619      	mov	r1, r3
 8000802:	4821      	ldr	r0, [pc, #132]	; (8000888 <MX_ADC1_Init+0x204>)
 8000804:	f003 fdaa 	bl	800435c <HAL_ADC_ConfigChannel>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <MX_ADC1_Init+0x18e>
  {
    Error_Handler();
 800080e:	f001 fa29 	bl	8001c64 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8000812:	4b26      	ldr	r3, [pc, #152]	; (80008ac <MX_ADC1_Init+0x228>)
 8000814:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8000816:	f44f 7389 	mov.w	r3, #274	; 0x112
 800081a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800081c:	463b      	mov	r3, r7
 800081e:	4619      	mov	r1, r3
 8000820:	4819      	ldr	r0, [pc, #100]	; (8000888 <MX_ADC1_Init+0x204>)
 8000822:	f003 fd9b 	bl	800435c <HAL_ADC_ConfigChannel>
 8000826:	4603      	mov	r3, r0
 8000828:	2b00      	cmp	r3, #0
 800082a:	d001      	beq.n	8000830 <MX_ADC1_Init+0x1ac>
  {
    Error_Handler();
 800082c:	f001 fa1a 	bl	8001c64 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8000830:	4b1f      	ldr	r3, [pc, #124]	; (80008b0 <MX_ADC1_Init+0x22c>)
 8000832:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 8000834:	f44f 738c 	mov.w	r3, #280	; 0x118
 8000838:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800083a:	463b      	mov	r3, r7
 800083c:	4619      	mov	r1, r3
 800083e:	4812      	ldr	r0, [pc, #72]	; (8000888 <MX_ADC1_Init+0x204>)
 8000840:	f003 fd8c 	bl	800435c <HAL_ADC_ConfigChannel>
 8000844:	4603      	mov	r3, r0
 8000846:	2b00      	cmp	r3, #0
 8000848:	d001      	beq.n	800084e <MX_ADC1_Init+0x1ca>
  {
    Error_Handler();
 800084a:	f001 fa0b 	bl	8001c64 <Error_Handler>
  }
  
  sConfig.Channel = ADC_CHANNEL_4;
 800084e:	4b19      	ldr	r3, [pc, #100]	; (80008b4 <MX_ADC1_Init+0x230>)
 8000850:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8000852:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000856:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000858:	463b      	mov	r3, r7
 800085a:	4619      	mov	r1, r3
 800085c:	480a      	ldr	r0, [pc, #40]	; (8000888 <MX_ADC1_Init+0x204>)
 800085e:	f003 fd7d 	bl	800435c <HAL_ADC_ConfigChannel>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d001      	beq.n	800086c <MX_ADC1_Init+0x1e8>
  {
    Error_Handler();
 8000868:	f001 f9fc 	bl	8001c64 <Error_Handler>
  }

  /* USER CODE BEGIN ADC1_Init 2 */
    /* 启动ADC的DMA方式传输 */
    if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *)ADCxValues, ADC1_NUM) != HAL_OK)
 800086c:	220a      	movs	r2, #10
 800086e:	4912      	ldr	r1, [pc, #72]	; (80008b8 <MX_ADC1_Init+0x234>)
 8000870:	4805      	ldr	r0, [pc, #20]	; (8000888 <MX_ADC1_Init+0x204>)
 8000872:	f003 fc91 	bl	8004198 <HAL_ADC_Start_DMA>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <MX_ADC1_Init+0x1fc>
    {
        Error_Handler();
 800087c:	f001 f9f2 	bl	8001c64 <Error_Handler>
    }
  /* USER CODE END ADC1_Init 2 */

}
 8000880:	bf00      	nop
 8000882:	3728      	adds	r7, #40	; 0x28
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	2400018c 	.word	0x2400018c
 800088c:	40022000 	.word	0x40022000
 8000890:	0c900008 	.word	0x0c900008
 8000894:	14f00020 	.word	0x14f00020
 8000898:	1d500080 	.word	0x1d500080
 800089c:	2a000400 	.word	0x2a000400
 80008a0:	2e300800 	.word	0x2e300800
 80008a4:	3ac04000 	.word	0x3ac04000
 80008a8:	3ef08000 	.word	0x3ef08000
 80008ac:	43210000 	.word	0x43210000
 80008b0:	47520000 	.word	0x47520000
 80008b4:	10c00010 	.word	0x10c00010
 80008b8:	2400016c 	.word	0x2400016c

080008bc <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b088      	sub	sp, #32
 80008c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008c2:	1d3b      	adds	r3, r7, #4
 80008c4:	2200      	movs	r2, #0
 80008c6:	601a      	str	r2, [r3, #0]
 80008c8:	605a      	str	r2, [r3, #4]
 80008ca:	609a      	str	r2, [r3, #8]
 80008cc:	60da      	str	r2, [r3, #12]
 80008ce:	611a      	str	r2, [r3, #16]
 80008d0:	615a      	str	r2, [r3, #20]
 80008d2:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config
  */
  hadc3.Instance = ADC3;
 80008d4:	4b3c      	ldr	r3, [pc, #240]	; (80009c8 <MX_ADC3_Init+0x10c>)
 80008d6:	4a3d      	ldr	r2, [pc, #244]	; (80009cc <MX_ADC3_Init+0x110>)
 80008d8:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;;
 80008da:	4b3b      	ldr	r3, [pc, #236]	; (80009c8 <MX_ADC3_Init+0x10c>)
 80008dc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80008e0:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_16B;
 80008e2:	4b39      	ldr	r3, [pc, #228]	; (80009c8 <MX_ADC3_Init+0x10c>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;;
 80008e8:	4b37      	ldr	r3, [pc, #220]	; (80009c8 <MX_ADC3_Init+0x10c>)
 80008ea:	2201      	movs	r2, #1
 80008ec:	60da      	str	r2, [r3, #12]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80008ee:	4b36      	ldr	r3, [pc, #216]	; (80009c8 <MX_ADC3_Init+0x10c>)
 80008f0:	2204      	movs	r2, #4
 80008f2:	611a      	str	r2, [r3, #16]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80008f4:	4b34      	ldr	r3, [pc, #208]	; (80009c8 <MX_ADC3_Init+0x10c>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	751a      	strb	r2, [r3, #20]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80008fa:	4b33      	ldr	r3, [pc, #204]	; (80009c8 <MX_ADC3_Init+0x10c>)
 80008fc:	2201      	movs	r2, #1
 80008fe:	755a      	strb	r2, [r3, #21]
  hadc3.Init.NbrOfConversion = ADC3_NUM;
 8000900:	4b31      	ldr	r3, [pc, #196]	; (80009c8 <MX_ADC3_Init+0x10c>)
 8000902:	2202      	movs	r2, #2
 8000904:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000906:	4b30      	ldr	r3, [pc, #192]	; (80009c8 <MX_ADC3_Init+0x10c>)
 8000908:	2200      	movs	r2, #0
 800090a:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800090c:	4b2e      	ldr	r3, [pc, #184]	; (80009c8 <MX_ADC3_Init+0x10c>)
 800090e:	2200      	movs	r2, #0
 8000910:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000912:	4b2d      	ldr	r3, [pc, #180]	; (80009c8 <MX_ADC3_Init+0x10c>)
 8000914:	2200      	movs	r2, #0
 8000916:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DMA_CIRCULAR;;
 8000918:	4b2b      	ldr	r3, [pc, #172]	; (80009c8 <MX_ADC3_Init+0x10c>)
 800091a:	2203      	movs	r2, #3
 800091c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;;
 800091e:	4b2a      	ldr	r3, [pc, #168]	; (80009c8 <MX_ADC3_Init+0x10c>)
 8000920:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000924:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000926:	4b28      	ldr	r3, [pc, #160]	; (80009c8 <MX_ADC3_Init+0x10c>)
 8000928:	2200      	movs	r2, #0
 800092a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 800092c:	4b26      	ldr	r3, [pc, #152]	; (80009c8 <MX_ADC3_Init+0x10c>)
 800092e:	2200      	movs	r2, #0
 8000930:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
//  hadc3.Init.Oversampling.Ratio = 8;
//  hadc3.Init.Oversampling.RightBitShift         = ADC_RIGHTBITSHIFT_3;         /* Right shift of the oversampled summation */
//  hadc3.Init.Oversampling.TriggeredMode         = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;         /* Specifies whether or not a trigger is needed for each sample */
//  hadc3.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE; /* Specifies whether or not the oversampling buffer is maintained during injection sequence */
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000934:	4824      	ldr	r0, [pc, #144]	; (80009c8 <MX_ADC3_Init+0x10c>)
 8000936:	f003 fa8d 	bl	8003e54 <HAL_ADC_Init>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <MX_ADC3_Init+0x88>
  {
    Error_Handler();
 8000940:	f001 f990 	bl	8001c64 <Error_Handler>
  }
  
    /* 校准ADC，采用偏移校准 */
   if (HAL_ADCEx_Calibration_Start(&hadc3, ADC_CALIB_OFFSET, ADC_SINGLE_ENDED) != HAL_OK)
 8000944:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8000948:	2100      	movs	r1, #0
 800094a:	481f      	ldr	r0, [pc, #124]	; (80009c8 <MX_ADC3_Init+0x10c>)
 800094c:	f004 fb10 	bl	8004f70 <HAL_ADCEx_Calibration_Start>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <MX_ADC3_Init+0x9e>
   {
       Error_Handler();
 8000956:	f001 f985 	bl	8001c64 <Error_Handler>
   }
   
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800095a:	2301      	movs	r3, #1
 800095c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800095e:	2306      	movs	r3, #6
 8000960:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_810CYCLES_5;
 8000962:	2307      	movs	r3, #7
 8000964:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000966:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800096a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800096c:	2304      	movs	r3, #4
 800096e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000970:	2300      	movs	r3, #0
 8000972:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000974:	2300      	movs	r3, #0
 8000976:	777b      	strb	r3, [r7, #29]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000978:	1d3b      	adds	r3, r7, #4
 800097a:	4619      	mov	r1, r3
 800097c:	4812      	ldr	r0, [pc, #72]	; (80009c8 <MX_ADC3_Init+0x10c>)
 800097e:	f003 fced 	bl	800435c <HAL_ADC_ConfigChannel>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <MX_ADC3_Init+0xd0>
  {
    Error_Handler();
 8000988:	f001 f96c 	bl	8001c64 <Error_Handler>
  }
   /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800098c:	4b10      	ldr	r3, [pc, #64]	; (80009d0 <MX_ADC3_Init+0x114>)
 800098e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000990:	230c      	movs	r3, #12
 8000992:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000994:	1d3b      	adds	r3, r7, #4
 8000996:	4619      	mov	r1, r3
 8000998:	480b      	ldr	r0, [pc, #44]	; (80009c8 <MX_ADC3_Init+0x10c>)
 800099a:	f003 fcdf 	bl	800435c <HAL_ADC_ConfigChannel>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d001      	beq.n	80009a8 <MX_ADC3_Init+0xec>
  {
    Error_Handler();
 80009a4:	f001 f95e 	bl	8001c64 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */
    /* 启动ADC的DMA方式传输 */
    if (HAL_ADC_Start_DMA(&hadc3, (uint32_t *)(ADCxValues + ADC1_NUM), ADC3_NUM) != HAL_OK)
 80009a8:	4b0a      	ldr	r3, [pc, #40]	; (80009d4 <MX_ADC3_Init+0x118>)
 80009aa:	2202      	movs	r2, #2
 80009ac:	4619      	mov	r1, r3
 80009ae:	4806      	ldr	r0, [pc, #24]	; (80009c8 <MX_ADC3_Init+0x10c>)
 80009b0:	f003 fbf2 	bl	8004198 <HAL_ADC_Start_DMA>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <MX_ADC3_Init+0x102>
    {
        Error_Handler();
 80009ba:	f001 f953 	bl	8001c64 <Error_Handler>
    }
  /* USER CODE END ADC3_Init 2 */

}
 80009be:	bf00      	nop
 80009c0:	3720      	adds	r7, #32
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	240001f0 	.word	0x240001f0
 80009cc:	58026000 	.word	0x58026000
 80009d0:	04300002 	.word	0x04300002
 80009d4:	24000180 	.word	0x24000180

080009d8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b092      	sub	sp, #72	; 0x48
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80009e4:	2200      	movs	r2, #0
 80009e6:	601a      	str	r2, [r3, #0]
 80009e8:	605a      	str	r2, [r3, #4]
 80009ea:	609a      	str	r2, [r3, #8]
 80009ec:	60da      	str	r2, [r3, #12]
 80009ee:	611a      	str	r2, [r3, #16]
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig= {0};
 80009f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009f4:	2200      	movs	r2, #0
 80009f6:	601a      	str	r2, [r3, #0]
 80009f8:	605a      	str	r2, [r3, #4]
 80009fa:	609a      	str	r2, [r3, #8]
 80009fc:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	4a83      	ldr	r2, [pc, #524]	; (8000c10 <HAL_ADC_MspInit+0x238>)
 8000a04:	4293      	cmp	r3, r2
 8000a06:	f040 80a0 	bne.w	8000b4a <HAL_ADC_MspInit+0x172>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000a0a:	4b82      	ldr	r3, [pc, #520]	; (8000c14 <HAL_ADC_MspInit+0x23c>)
 8000a0c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000a10:	4a80      	ldr	r2, [pc, #512]	; (8000c14 <HAL_ADC_MspInit+0x23c>)
 8000a12:	f043 0320 	orr.w	r3, r3, #32
 8000a16:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000a1a:	4b7e      	ldr	r3, [pc, #504]	; (8000c14 <HAL_ADC_MspInit+0x23c>)
 8000a1c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000a20:	f003 0320 	and.w	r3, r3, #32
 8000a24:	623b      	str	r3, [r7, #32]
 8000a26:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a28:	4b7a      	ldr	r3, [pc, #488]	; (8000c14 <HAL_ADC_MspInit+0x23c>)
 8000a2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a2e:	4a79      	ldr	r2, [pc, #484]	; (8000c14 <HAL_ADC_MspInit+0x23c>)
 8000a30:	f043 0304 	orr.w	r3, r3, #4
 8000a34:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a38:	4b76      	ldr	r3, [pc, #472]	; (8000c14 <HAL_ADC_MspInit+0x23c>)
 8000a3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a3e:	f003 0304 	and.w	r3, r3, #4
 8000a42:	61fb      	str	r3, [r7, #28]
 8000a44:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a46:	4b73      	ldr	r3, [pc, #460]	; (8000c14 <HAL_ADC_MspInit+0x23c>)
 8000a48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a4c:	4a71      	ldr	r2, [pc, #452]	; (8000c14 <HAL_ADC_MspInit+0x23c>)
 8000a4e:	f043 0301 	orr.w	r3, r3, #1
 8000a52:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a56:	4b6f      	ldr	r3, [pc, #444]	; (8000c14 <HAL_ADC_MspInit+0x23c>)
 8000a58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a5c:	f003 0301 	and.w	r3, r3, #1
 8000a60:	61bb      	str	r3, [r7, #24]
 8000a62:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a64:	4b6b      	ldr	r3, [pc, #428]	; (8000c14 <HAL_ADC_MspInit+0x23c>)
 8000a66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a6a:	4a6a      	ldr	r2, [pc, #424]	; (8000c14 <HAL_ADC_MspInit+0x23c>)
 8000a6c:	f043 0302 	orr.w	r3, r3, #2
 8000a70:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a74:	4b67      	ldr	r3, [pc, #412]	; (8000c14 <HAL_ADC_MspInit+0x23c>)
 8000a76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a7a:	f003 0302 	and.w	r3, r3, #2
 8000a7e:	617b      	str	r3, [r7, #20]
 8000a80:	697b      	ldr	r3, [r7, #20]
    PA3     ------> ADC1_INP15
    PA6     ------> ADC1_INP3
    PA7     ------> ADC1_INP7
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000a82:	2303      	movs	r3, #3
 8000a84:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a86:	2303      	movs	r3, #3
 8000a88:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a8e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000a92:	4619      	mov	r1, r3
 8000a94:	4860      	ldr	r0, [pc, #384]	; (8000c18 <HAL_ADC_MspInit+0x240>)
 8000a96:	f007 fc53 	bl	8008340 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000a9a:	23cf      	movs	r3, #207	; 0xcf
 8000a9c:	637b      	str	r3, [r7, #52]	; 0x34
                          |GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a9e:	2303      	movs	r3, #3
 8000aa0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000aaa:	4619      	mov	r1, r3
 8000aac:	485b      	ldr	r0, [pc, #364]	; (8000c1c <HAL_ADC_MspInit+0x244>)
 8000aae:	f007 fc47 	bl	8008340 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ab2:	2302      	movs	r3, #2
 8000ab4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ab6:	2303      	movs	r3, #3
 8000ab8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aba:	2300      	movs	r3, #0
 8000abc:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000abe:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	4856      	ldr	r0, [pc, #344]	; (8000c20 <HAL_ADC_MspInit+0x248>)
 8000ac6:	f007 fc3b 	bl	8008340 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    __HAL_RCC_DMA1_CLK_ENABLE();
 8000aca:	4b52      	ldr	r3, [pc, #328]	; (8000c14 <HAL_ADC_MspInit+0x23c>)
 8000acc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000ad0:	4a50      	ldr	r2, [pc, #320]	; (8000c14 <HAL_ADC_MspInit+0x23c>)
 8000ad2:	f043 0301 	orr.w	r3, r3, #1
 8000ad6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000ada:	4b4e      	ldr	r3, [pc, #312]	; (8000c14 <HAL_ADC_MspInit+0x23c>)
 8000adc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000ae0:	f003 0301 	and.w	r3, r3, #1
 8000ae4:	613b      	str	r3, [r7, #16]
 8000ae6:	693b      	ldr	r3, [r7, #16]
    hdma_adc1.Instance = DMA1_Stream0;
 8000ae8:	4b4e      	ldr	r3, [pc, #312]	; (8000c24 <HAL_ADC_MspInit+0x24c>)
 8000aea:	4a4f      	ldr	r2, [pc, #316]	; (8000c28 <HAL_ADC_MspInit+0x250>)
 8000aec:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000aee:	4b4d      	ldr	r3, [pc, #308]	; (8000c24 <HAL_ADC_MspInit+0x24c>)
 8000af0:	2209      	movs	r2, #9
 8000af2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000af4:	4b4b      	ldr	r3, [pc, #300]	; (8000c24 <HAL_ADC_MspInit+0x24c>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000afa:	4b4a      	ldr	r3, [pc, #296]	; (8000c24 <HAL_ADC_MspInit+0x24c>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000b00:	4b48      	ldr	r3, [pc, #288]	; (8000c24 <HAL_ADC_MspInit+0x24c>)
 8000b02:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000b06:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000b08:	4b46      	ldr	r3, [pc, #280]	; (8000c24 <HAL_ADC_MspInit+0x24c>)
 8000b0a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b0e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000b10:	4b44      	ldr	r3, [pc, #272]	; (8000c24 <HAL_ADC_MspInit+0x24c>)
 8000b12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b16:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000b18:	4b42      	ldr	r3, [pc, #264]	; (8000c24 <HAL_ADC_MspInit+0x24c>)
 8000b1a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b1e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000b20:	4b40      	ldr	r3, [pc, #256]	; (8000c24 <HAL_ADC_MspInit+0x24c>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000b26:	4b3f      	ldr	r3, [pc, #252]	; (8000c24 <HAL_ADC_MspInit+0x24c>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000b2c:	483d      	ldr	r0, [pc, #244]	; (8000c24 <HAL_ADC_MspInit+0x24c>)
 8000b2e:	f004 fd79 	bl	8005624 <HAL_DMA_Init>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b00      	cmp	r3, #0
 8000b36:	d001      	beq.n	8000b3c <HAL_ADC_MspInit+0x164>
    {
      Error_Handler();
 8000b38:	f001 f894 	bl	8001c64 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	4a39      	ldr	r2, [pc, #228]	; (8000c24 <HAL_ADC_MspInit+0x24c>)
 8000b40:	64da      	str	r2, [r3, #76]	; 0x4c
 8000b42:	4a38      	ldr	r2, [pc, #224]	; (8000c24 <HAL_ADC_MspInit+0x24c>)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 8000b48:	e05e      	b.n	8000c08 <HAL_ADC_MspInit+0x230>
  else if(adcHandle->Instance==ADC3)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	4a37      	ldr	r2, [pc, #220]	; (8000c2c <HAL_ADC_MspInit+0x254>)
 8000b50:	4293      	cmp	r3, r2
 8000b52:	d159      	bne.n	8000c08 <HAL_ADC_MspInit+0x230>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8000b54:	4b2f      	ldr	r3, [pc, #188]	; (8000c14 <HAL_ADC_MspInit+0x23c>)
 8000b56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b5a:	4a2e      	ldr	r2, [pc, #184]	; (8000c14 <HAL_ADC_MspInit+0x23c>)
 8000b5c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000b60:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b64:	4b2b      	ldr	r3, [pc, #172]	; (8000c14 <HAL_ADC_MspInit+0x23c>)
 8000b66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000b6e:	60fb      	str	r3, [r7, #12]
 8000b70:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b72:	4b28      	ldr	r3, [pc, #160]	; (8000c14 <HAL_ADC_MspInit+0x23c>)
 8000b74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b78:	4a26      	ldr	r2, [pc, #152]	; (8000c14 <HAL_ADC_MspInit+0x23c>)
 8000b7a:	f043 0304 	orr.w	r3, r3, #4
 8000b7e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b82:	4b24      	ldr	r3, [pc, #144]	; (8000c14 <HAL_ADC_MspInit+0x23c>)
 8000b84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b88:	f003 0304 	and.w	r3, r3, #4
 8000b8c:	60bb      	str	r3, [r7, #8]
 8000b8e:	68bb      	ldr	r3, [r7, #8]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_OPEN);
 8000b90:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
 8000b94:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8000b98:	f002 ff38 	bl	8003a0c <HAL_SYSCFG_AnalogSwitchConfig>
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 8000b9c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8000ba0:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8000ba4:	f002 ff32 	bl	8003a0c <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Instance = DMA1_Stream1;
 8000ba8:	4b21      	ldr	r3, [pc, #132]	; (8000c30 <HAL_ADC_MspInit+0x258>)
 8000baa:	4a22      	ldr	r2, [pc, #136]	; (8000c34 <HAL_ADC_MspInit+0x25c>)
 8000bac:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8000bae:	4b20      	ldr	r3, [pc, #128]	; (8000c30 <HAL_ADC_MspInit+0x258>)
 8000bb0:	2273      	movs	r2, #115	; 0x73
 8000bb2:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000bb4:	4b1e      	ldr	r3, [pc, #120]	; (8000c30 <HAL_ADC_MspInit+0x258>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bba:	4b1d      	ldr	r3, [pc, #116]	; (8000c30 <HAL_ADC_MspInit+0x258>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8000bc0:	4b1b      	ldr	r3, [pc, #108]	; (8000c30 <HAL_ADC_MspInit+0x258>)
 8000bc2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000bc6:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000bc8:	4b19      	ldr	r3, [pc, #100]	; (8000c30 <HAL_ADC_MspInit+0x258>)
 8000bca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000bce:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000bd0:	4b17      	ldr	r3, [pc, #92]	; (8000c30 <HAL_ADC_MspInit+0x258>)
 8000bd2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000bd6:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8000bd8:	4b15      	ldr	r3, [pc, #84]	; (8000c30 <HAL_ADC_MspInit+0x258>)
 8000bda:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000bde:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8000be0:	4b13      	ldr	r3, [pc, #76]	; (8000c30 <HAL_ADC_MspInit+0x258>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000be6:	4b12      	ldr	r3, [pc, #72]	; (8000c30 <HAL_ADC_MspInit+0x258>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8000bec:	4810      	ldr	r0, [pc, #64]	; (8000c30 <HAL_ADC_MspInit+0x258>)
 8000bee:	f004 fd19 	bl	8005624 <HAL_DMA_Init>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d001      	beq.n	8000bfc <HAL_ADC_MspInit+0x224>
      Error_Handler();
 8000bf8:	f001 f834 	bl	8001c64 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	4a0c      	ldr	r2, [pc, #48]	; (8000c30 <HAL_ADC_MspInit+0x258>)
 8000c00:	64da      	str	r2, [r3, #76]	; 0x4c
 8000c02:	4a0b      	ldr	r2, [pc, #44]	; (8000c30 <HAL_ADC_MspInit+0x258>)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	6393      	str	r3, [r2, #56]	; 0x38
}
 8000c08:	bf00      	nop
 8000c0a:	3748      	adds	r7, #72	; 0x48
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	40022000 	.word	0x40022000
 8000c14:	58024400 	.word	0x58024400
 8000c18:	58020800 	.word	0x58020800
 8000c1c:	58020000 	.word	0x58020000
 8000c20:	58020400 	.word	0x58020400
 8000c24:	24000254 	.word	0x24000254
 8000c28:	40020010 	.word	0x40020010
 8000c2c:	58026000 	.word	0x58026000
 8000c30:	240002cc 	.word	0x240002cc
 8000c34:	40020028 	.word	0x40020028

08000c38 <bsp_GetAdcValues>:
  }
}

/* USER CODE BEGIN 1 */
void bsp_GetAdcValues(void)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b085      	sub	sp, #20
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	4b16      	ldr	r3, [pc, #88]	; (8000c98 <bsp_GetAdcValues+0x60>)
 8000c40:	60fb      	str	r3, [r7, #12]
 8000c42:	2320      	movs	r3, #32
 8000c44:	60bb      	str	r3, [r7, #8]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8000c46:	68bb      	ldr	r3, [r7, #8]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	dd1d      	ble.n	8000c88 <bsp_GetAdcValues+0x50>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	f003 021f 	and.w	r2, r3, #31
 8000c52:	68bb      	ldr	r3, [r7, #8]
 8000c54:	4413      	add	r3, r2
 8000c56:	607b      	str	r3, [r7, #4]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	603b      	str	r3, [r7, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000c5c:	f3bf 8f4f 	dsb	sy
}
 8000c60:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000c62:	4a0e      	ldr	r2, [pc, #56]	; (8000c9c <bsp_GetAdcValues+0x64>)
 8000c64:	683b      	ldr	r3, [r7, #0]
 8000c66:	f8c2 325c 	str.w	r3, [r2, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	3320      	adds	r3, #32
 8000c6e:	603b      	str	r3, [r7, #0]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	3b20      	subs	r3, #32
 8000c74:	607b      	str	r3, [r7, #4]
      } while ( op_size > 0 );
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	dcf2      	bgt.n	8000c62 <bsp_GetAdcValues+0x2a>
  __ASM volatile ("dsb 0xF":::"memory");
 8000c7c:	f3bf 8f4f 	dsb	sy
}
 8000c80:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000c82:	f3bf 8f6f 	isb	sy
}
 8000c86:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 8000c88:	bf00      	nop
    /*
       使用此函数要特别注意，第1个参数地址要32字节对齐，第2个参数要是32字节的整数倍
    */
    SCB_InvalidateDCache_by_Addr((uint32_t *)ADCxValues,  sizeof(ADCxValues));
}
 8000c8a:	bf00      	nop
 8000c8c:	3714      	adds	r7, #20
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop
 8000c98:	2400016c 	.word	0x2400016c
 8000c9c:	e000ed00 	.word	0xe000ed00

08000ca0 <ring_8_reset>:
#include "circular_buffer.h"

/********************* 1字节单元缓冲区 *******************/
/* 清空缓冲区 */
void ring_8_reset(BUF_RING_8 *RING)
{
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	b082      	sub	sp, #8
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
	memset(RING, 0, sizeof(*RING));
 8000ca8:	f44f 6281 	mov.w	r2, #1032	; 0x408
 8000cac:	2100      	movs	r1, #0
 8000cae:	6878      	ldr	r0, [r7, #4]
 8000cb0:	f013 ffb2 	bl	8014c18 <memset>
}
 8000cb4:	bf00      	nop
 8000cb6:	3708      	adds	r7, #8
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}

08000cbc <ring_8_sz>:

/* 返回缓冲区中保存的元素个数 */
unsigned int ring_8_sz(BUF_RING_8 *RING)
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
	return (RING->start - RING->end + BUF_SZ) % BUF_SZ;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8000cd0:	1ad3      	subs	r3, r2, r3
 8000cd2:	f3c3 0309 	ubfx	r3, r3, #0, #10
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	370c      	adds	r7, #12
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr

08000ce2 <ring_8_remain>:

/* 返回缓冲区中剩余空间的元素个数 */
unsigned int ring_8_remain(BUF_RING_8 *RING)
{
 8000ce2:	b480      	push	{r7}
 8000ce4:	b083      	sub	sp, #12
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	6078      	str	r0, [r7, #4]
	return (RING->end - RING->start - 1 + BUF_SZ) % BUF_SZ;
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8000cf6:	1ad3      	subs	r3, r2, r3
 8000cf8:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 8000cfc:	f3c3 0309 	ubfx	r3, r3, #0, #10
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	370c      	adds	r7, #12
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr

08000d0c <ring_8_push_n>:
	return RETURN_FALSE;
}

/* 向缓冲区写入n个元素 */
int32_t ring_8_push_n(BUF_RING_8 *RING, unsigned char *buf, unsigned int n)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b086      	sub	sp, #24
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	60f8      	str	r0, [r7, #12]
 8000d14:	60b9      	str	r1, [r7, #8]
 8000d16:	607a      	str	r2, [r7, #4]

	uint32_t i = 0;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	617b      	str	r3, [r7, #20]


	if (ring_8_remain(RING) < n)
 8000d1c:	68f8      	ldr	r0, [r7, #12]
 8000d1e:	f7ff ffe0 	bl	8000ce2 <ring_8_remain>
 8000d22:	4602      	mov	r2, r0
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	4293      	cmp	r3, r2
 8000d28:	d902      	bls.n	8000d30 <ring_8_push_n+0x24>
		return RETURN_ERROR;
 8000d2a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d2e:	e01c      	b.n	8000d6a <ring_8_push_n+0x5e>

	for (i = 0; i < n; i++) {
 8000d30:	2300      	movs	r3, #0
 8000d32:	617b      	str	r3, [r7, #20]
 8000d34:	e014      	b.n	8000d60 <ring_8_push_n+0x54>
		RING->buf[RING->start] = buf[i];
 8000d36:	68ba      	ldr	r2, [r7, #8]
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	441a      	add	r2, r3
 8000d3c:	68fb      	ldr	r3, [r7, #12]
 8000d3e:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8000d42:	7811      	ldrb	r1, [r2, #0]
 8000d44:	68fa      	ldr	r2, [r7, #12]
 8000d46:	54d1      	strb	r1, [r2, r3]
		RING->start = (RING->start + 1) % BUF_SZ;
 8000d48:	68fb      	ldr	r3, [r7, #12]
 8000d4a:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8000d4e:	3301      	adds	r3, #1
 8000d50:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8000d54:	68fb      	ldr	r3, [r7, #12]
 8000d56:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
	for (i = 0; i < n; i++) {
 8000d5a:	697b      	ldr	r3, [r7, #20]
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	617b      	str	r3, [r7, #20]
 8000d60:	697a      	ldr	r2, [r7, #20]
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	429a      	cmp	r2, r3
 8000d66:	d3e6      	bcc.n	8000d36 <ring_8_push_n+0x2a>
	}

	return n;
 8000d68:	687b      	ldr	r3, [r7, #4]
}
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	3718      	adds	r7, #24
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}

08000d72 <ring_8_pop_n>:

/* 从缓冲区提取n个元素 */
int32_t ring_8_pop_n(BUF_RING_8 *RING, unsigned char *buf, unsigned int n)
{
 8000d72:	b580      	push	{r7, lr}
 8000d74:	b086      	sub	sp, #24
 8000d76:	af00      	add	r7, sp, #0
 8000d78:	60f8      	str	r0, [r7, #12]
 8000d7a:	60b9      	str	r1, [r7, #8]
 8000d7c:	607a      	str	r2, [r7, #4]

	uint32_t i = 0;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	617b      	str	r3, [r7, #20]


	if (ring_8_sz(RING) < n || buf == NULL || n <= 0)
 8000d82:	68f8      	ldr	r0, [r7, #12]
 8000d84:	f7ff ff9a 	bl	8000cbc <ring_8_sz>
 8000d88:	4602      	mov	r2, r0
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	4293      	cmp	r3, r2
 8000d8e:	d805      	bhi.n	8000d9c <ring_8_pop_n+0x2a>
 8000d90:	68bb      	ldr	r3, [r7, #8]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d002      	beq.n	8000d9c <ring_8_pop_n+0x2a>
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d102      	bne.n	8000da2 <ring_8_pop_n+0x30>
		return RETURN_ERROR;
 8000d9c:	f04f 33ff 	mov.w	r3, #4294967295
 8000da0:	e01c      	b.n	8000ddc <ring_8_pop_n+0x6a>

	for (i = 0; i < n; i++) {
 8000da2:	2300      	movs	r3, #0
 8000da4:	617b      	str	r3, [r7, #20]
 8000da6:	e014      	b.n	8000dd2 <ring_8_pop_n+0x60>
		buf[i] = RING->buf[RING->end];
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8000dae:	68b9      	ldr	r1, [r7, #8]
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	440b      	add	r3, r1
 8000db4:	68f9      	ldr	r1, [r7, #12]
 8000db6:	5c8a      	ldrb	r2, [r1, r2]
 8000db8:	701a      	strb	r2, [r3, #0]
		RING->end = (RING->end + 1) % BUF_SZ;
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8000dc0:	3301      	adds	r3, #1
 8000dc2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
	for (i = 0; i < n; i++) {
 8000dcc:	697b      	ldr	r3, [r7, #20]
 8000dce:	3301      	adds	r3, #1
 8000dd0:	617b      	str	r3, [r7, #20]
 8000dd2:	697a      	ldr	r2, [r7, #20]
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	429a      	cmp	r2, r3
 8000dd8:	d3e6      	bcc.n	8000da8 <ring_8_pop_n+0x36>
	}

	return n;
 8000dda:	687b      	ldr	r3, [r7, #4]
}
 8000ddc:	4618      	mov	r0, r3
 8000dde:	3718      	adds	r7, #24
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bd80      	pop	{r7, pc}

08000de4 <ring_8_reset_large>:

/********************* 1字节单元缓冲区 *******************/
/* 清空缓冲区 */
void ring_8_reset_large(BUF_RING_8_LARGE *RING)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
	memset(RING, 0, sizeof(*RING));
 8000dec:	4a04      	ldr	r2, [pc, #16]	; (8000e00 <ring_8_reset_large+0x1c>)
 8000dee:	2100      	movs	r1, #0
 8000df0:	6878      	ldr	r0, [r7, #4]
 8000df2:	f013 ff11 	bl	8014c18 <memset>
}
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
 8000dfe:	bf00      	nop
 8000e00:	00061a88 	.word	0x00061a88

08000e04 <ring_8_sz_large>:

/* 返回缓冲区中保存的元素个数 */
unsigned int ring_8_sz_large(BUF_RING_8_LARGE *RING)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
	return (RING->start - RING->end + BUF_SZ_LARGE) % BUF_SZ_LARGE;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	f503 23c2 	add.w	r3, r3, #397312	; 0x61000
 8000e12:	f8d3 2a80 	ldr.w	r2, [r3, #2688]	; 0xa80
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	f503 23c2 	add.w	r3, r3, #397312	; 0x61000
 8000e1c:	f8d3 3a84 	ldr.w	r3, [r3, #2692]	; 0xa84
 8000e20:	1ad2      	subs	r2, r2, r3
 8000e22:	4b09      	ldr	r3, [pc, #36]	; (8000e48 <ring_8_sz_large+0x44>)
 8000e24:	4413      	add	r3, r2
 8000e26:	09da      	lsrs	r2, r3, #7
 8000e28:	4908      	ldr	r1, [pc, #32]	; (8000e4c <ring_8_sz_large+0x48>)
 8000e2a:	fba1 1202 	umull	r1, r2, r1, r2
 8000e2e:	0912      	lsrs	r2, r2, #4
 8000e30:	4905      	ldr	r1, [pc, #20]	; (8000e48 <ring_8_sz_large+0x44>)
 8000e32:	fb01 f202 	mul.w	r2, r1, r2
 8000e36:	1a9a      	subs	r2, r3, r2
 8000e38:	4613      	mov	r3, r2
}
 8000e3a:	4618      	mov	r0, r3
 8000e3c:	370c      	adds	r7, #12
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop
 8000e48:	00061a80 	.word	0x00061a80
 8000e4c:	014f8b59 	.word	0x014f8b59

08000e50 <ring_8_remain_large>:

/* 返回缓冲区中剩余空间的元素个数 */
unsigned int ring_8_remain_large(BUF_RING_8_LARGE *RING)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
	return (RING->end - RING->start - 1 + BUF_SZ_LARGE) % BUF_SZ_LARGE;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	f503 23c2 	add.w	r3, r3, #397312	; 0x61000
 8000e5e:	f8d3 2a84 	ldr.w	r2, [r3, #2692]	; 0xa84
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	f503 23c2 	add.w	r3, r3, #397312	; 0x61000
 8000e68:	f8d3 3a80 	ldr.w	r3, [r3, #2688]	; 0xa80
 8000e6c:	1ad2      	subs	r2, r2, r3
 8000e6e:	4b09      	ldr	r3, [pc, #36]	; (8000e94 <ring_8_remain_large+0x44>)
 8000e70:	4413      	add	r3, r2
 8000e72:	09da      	lsrs	r2, r3, #7
 8000e74:	4908      	ldr	r1, [pc, #32]	; (8000e98 <ring_8_remain_large+0x48>)
 8000e76:	fba1 1202 	umull	r1, r2, r1, r2
 8000e7a:	0912      	lsrs	r2, r2, #4
 8000e7c:	4907      	ldr	r1, [pc, #28]	; (8000e9c <ring_8_remain_large+0x4c>)
 8000e7e:	fb01 f202 	mul.w	r2, r1, r2
 8000e82:	1a9a      	subs	r2, r3, r2
 8000e84:	4613      	mov	r3, r2
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	370c      	adds	r7, #12
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	00061a7f 	.word	0x00061a7f
 8000e98:	014f8b59 	.word	0x014f8b59
 8000e9c:	00061a80 	.word	0x00061a80

08000ea0 <ring_8_push_n_large>:
	return RETURN_FALSE;
}

/* 向缓冲区写入n个元素 */
int32_t ring_8_push_n_large(BUF_RING_8_LARGE *RING, unsigned char *buf, unsigned int n)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b086      	sub	sp, #24
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	60f8      	str	r0, [r7, #12]
 8000ea8:	60b9      	str	r1, [r7, #8]
 8000eaa:	607a      	str	r2, [r7, #4]

	uint32_t i = 0;
 8000eac:	2300      	movs	r3, #0
 8000eae:	617b      	str	r3, [r7, #20]


	if (ring_8_remain_large(RING) < n)
 8000eb0:	68f8      	ldr	r0, [r7, #12]
 8000eb2:	f7ff ffcd 	bl	8000e50 <ring_8_remain_large>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	4293      	cmp	r3, r2
 8000ebc:	d902      	bls.n	8000ec4 <ring_8_push_n_large+0x24>
		return RETURN_ERROR;
 8000ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8000ec2:	e029      	b.n	8000f18 <ring_8_push_n_large+0x78>

	for (i = 0; i < n; i++) {
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	617b      	str	r3, [r7, #20]
 8000ec8:	e021      	b.n	8000f0e <ring_8_push_n_large+0x6e>
		RING->buf[RING->start] = buf[i];
 8000eca:	68ba      	ldr	r2, [r7, #8]
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	441a      	add	r2, r3
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	f503 23c2 	add.w	r3, r3, #397312	; 0x61000
 8000ed6:	f8d3 3a80 	ldr.w	r3, [r3, #2688]	; 0xa80
 8000eda:	7811      	ldrb	r1, [r2, #0]
 8000edc:	68fa      	ldr	r2, [r7, #12]
 8000ede:	54d1      	strb	r1, [r2, r3]
		RING->start = (RING->start + 1) % BUF_SZ_LARGE;
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	f503 23c2 	add.w	r3, r3, #397312	; 0x61000
 8000ee6:	f8d3 3a80 	ldr.w	r3, [r3, #2688]	; 0xa80
 8000eea:	1c5a      	adds	r2, r3, #1
 8000eec:	09d3      	lsrs	r3, r2, #7
 8000eee:	490c      	ldr	r1, [pc, #48]	; (8000f20 <ring_8_push_n_large+0x80>)
 8000ef0:	fba1 1303 	umull	r1, r3, r1, r3
 8000ef4:	091b      	lsrs	r3, r3, #4
 8000ef6:	490b      	ldr	r1, [pc, #44]	; (8000f24 <ring_8_push_n_large+0x84>)
 8000ef8:	fb01 f303 	mul.w	r3, r1, r3
 8000efc:	1ad3      	subs	r3, r2, r3
 8000efe:	68fa      	ldr	r2, [r7, #12]
 8000f00:	f502 22c2 	add.w	r2, r2, #397312	; 0x61000
 8000f04:	f8c2 3a80 	str.w	r3, [r2, #2688]	; 0xa80
	for (i = 0; i < n; i++) {
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	3301      	adds	r3, #1
 8000f0c:	617b      	str	r3, [r7, #20]
 8000f0e:	697a      	ldr	r2, [r7, #20]
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	429a      	cmp	r2, r3
 8000f14:	d3d9      	bcc.n	8000eca <ring_8_push_n_large+0x2a>
	}

	return n;
 8000f16:	687b      	ldr	r3, [r7, #4]
}
 8000f18:	4618      	mov	r0, r3
 8000f1a:	3718      	adds	r7, #24
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	014f8b59 	.word	0x014f8b59
 8000f24:	00061a80 	.word	0x00061a80

08000f28 <ring_8_pop_n_large>:

/* 从缓冲区提取n个元素 */
int32_t ring_8_pop_n_large(BUF_RING_8_LARGE *RING, unsigned char *buf, unsigned int n)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b086      	sub	sp, #24
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	60f8      	str	r0, [r7, #12]
 8000f30:	60b9      	str	r1, [r7, #8]
 8000f32:	607a      	str	r2, [r7, #4]

	uint32_t i = 0;
 8000f34:	2300      	movs	r3, #0
 8000f36:	617b      	str	r3, [r7, #20]


	if (ring_8_sz_large(RING) < n || buf == NULL || n <= 0)
 8000f38:	68f8      	ldr	r0, [r7, #12]
 8000f3a:	f7ff ff63 	bl	8000e04 <ring_8_sz_large>
 8000f3e:	4602      	mov	r2, r0
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d805      	bhi.n	8000f52 <ring_8_pop_n_large+0x2a>
 8000f46:	68bb      	ldr	r3, [r7, #8]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d002      	beq.n	8000f52 <ring_8_pop_n_large+0x2a>
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d102      	bne.n	8000f58 <ring_8_pop_n_large+0x30>
		return RETURN_ERROR;
 8000f52:	f04f 33ff 	mov.w	r3, #4294967295
 8000f56:	e029      	b.n	8000fac <ring_8_pop_n_large+0x84>

	for (i = 0; i < n; i++) {
 8000f58:	2300      	movs	r3, #0
 8000f5a:	617b      	str	r3, [r7, #20]
 8000f5c:	e021      	b.n	8000fa2 <ring_8_pop_n_large+0x7a>
		buf[i] = RING->buf[RING->end];
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	f503 23c2 	add.w	r3, r3, #397312	; 0x61000
 8000f64:	f8d3 2a84 	ldr.w	r2, [r3, #2692]	; 0xa84
 8000f68:	68b9      	ldr	r1, [r7, #8]
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	440b      	add	r3, r1
 8000f6e:	68f9      	ldr	r1, [r7, #12]
 8000f70:	5c8a      	ldrb	r2, [r1, r2]
 8000f72:	701a      	strb	r2, [r3, #0]
		RING->end = (RING->end + 1) % BUF_SZ_LARGE;
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	f503 23c2 	add.w	r3, r3, #397312	; 0x61000
 8000f7a:	f8d3 3a84 	ldr.w	r3, [r3, #2692]	; 0xa84
 8000f7e:	1c5a      	adds	r2, r3, #1
 8000f80:	09d3      	lsrs	r3, r2, #7
 8000f82:	490c      	ldr	r1, [pc, #48]	; (8000fb4 <ring_8_pop_n_large+0x8c>)
 8000f84:	fba1 1303 	umull	r1, r3, r1, r3
 8000f88:	091b      	lsrs	r3, r3, #4
 8000f8a:	490b      	ldr	r1, [pc, #44]	; (8000fb8 <ring_8_pop_n_large+0x90>)
 8000f8c:	fb01 f303 	mul.w	r3, r1, r3
 8000f90:	1ad3      	subs	r3, r2, r3
 8000f92:	68fa      	ldr	r2, [r7, #12]
 8000f94:	f502 22c2 	add.w	r2, r2, #397312	; 0x61000
 8000f98:	f8c2 3a84 	str.w	r3, [r2, #2692]	; 0xa84
	for (i = 0; i < n; i++) {
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	617b      	str	r3, [r7, #20]
 8000fa2:	697a      	ldr	r2, [r7, #20]
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	429a      	cmp	r2, r3
 8000fa8:	d3d9      	bcc.n	8000f5e <ring_8_pop_n_large+0x36>
	}

	return n;
 8000faa:	687b      	ldr	r3, [r7, #4]
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3718      	adds	r7, #24
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	014f8b59 	.word	0x014f8b59
 8000fb8:	00061a80 	.word	0x00061a80

08000fbc <MX_DAC1_Init>:

DAC_HandleTypeDef hdac1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b08a      	sub	sp, #40	; 0x28
 8000fc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000fc2:	1d3b      	adds	r3, r7, #4
 8000fc4:	2224      	movs	r2, #36	; 0x24
 8000fc6:	2100      	movs	r1, #0
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f013 fe25 	bl	8014c18 <memset>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000fce:	4b1b      	ldr	r3, [pc, #108]	; (800103c <MX_DAC1_Init+0x80>)
 8000fd0:	4a1b      	ldr	r2, [pc, #108]	; (8001040 <MX_DAC1_Init+0x84>)
 8000fd2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000fd4:	4819      	ldr	r0, [pc, #100]	; (800103c <MX_DAC1_Init+0x80>)
 8000fd6:	f004 f95b 	bl	8005290 <HAL_DAC_Init>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000fe0:	f000 fe40 	bl	8001c64 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8000fec:	2302      	movs	r3, #2
 8000fee:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000ff8:	1d3b      	adds	r3, r7, #4
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	480f      	ldr	r0, [pc, #60]	; (800103c <MX_DAC1_Init+0x80>)
 8001000:	f004 f9e0 	bl	80053c4 <HAL_DAC_ConfigChannel>
 8001004:	4603      	mov	r3, r0
 8001006:	2b00      	cmp	r3, #0
 8001008:	d001      	beq.n	800100e <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 800100a:	f000 fe2b 	bl	8001c64 <Error_Handler>
  }
  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800100e:	1d3b      	adds	r3, r7, #4
 8001010:	2210      	movs	r2, #16
 8001012:	4619      	mov	r1, r3
 8001014:	4809      	ldr	r0, [pc, #36]	; (800103c <MX_DAC1_Init+0x80>)
 8001016:	f004 f9d5 	bl	80053c4 <HAL_DAC_ConfigChannel>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <MX_DAC1_Init+0x68>
  {
    Error_Handler();
 8001020:	f000 fe20 	bl	8001c64 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);  //开启DAC通道1
 8001024:	2100      	movs	r1, #0
 8001026:	4805      	ldr	r0, [pc, #20]	; (800103c <MX_DAC1_Init+0x80>)
 8001028:	f004 f954 	bl	80052d4 <HAL_DAC_Start>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);  //开启DAC通道2
 800102c:	2110      	movs	r1, #16
 800102e:	4803      	ldr	r0, [pc, #12]	; (800103c <MX_DAC1_Init+0x80>)
 8001030:	f004 f950 	bl	80052d4 <HAL_DAC_Start>
  /* USER CODE END DAC1_Init 2 */

}
 8001034:	bf00      	nop
 8001036:	3728      	adds	r7, #40	; 0x28
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}
 800103c:	24000344 	.word	0x24000344
 8001040:	40007400 	.word	0x40007400

08001044 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b08a      	sub	sp, #40	; 0x28
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800104c:	f107 0314 	add.w	r3, r7, #20
 8001050:	2200      	movs	r2, #0
 8001052:	601a      	str	r2, [r3, #0]
 8001054:	605a      	str	r2, [r3, #4]
 8001056:	609a      	str	r2, [r3, #8]
 8001058:	60da      	str	r2, [r3, #12]
 800105a:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4a18      	ldr	r2, [pc, #96]	; (80010c4 <HAL_DAC_MspInit+0x80>)
 8001062:	4293      	cmp	r3, r2
 8001064:	d129      	bne.n	80010ba <HAL_DAC_MspInit+0x76>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 8001066:	4b18      	ldr	r3, [pc, #96]	; (80010c8 <HAL_DAC_MspInit+0x84>)
 8001068:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800106c:	4a16      	ldr	r2, [pc, #88]	; (80010c8 <HAL_DAC_MspInit+0x84>)
 800106e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001072:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001076:	4b14      	ldr	r3, [pc, #80]	; (80010c8 <HAL_DAC_MspInit+0x84>)
 8001078:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800107c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001080:	613b      	str	r3, [r7, #16]
 8001082:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001084:	4b10      	ldr	r3, [pc, #64]	; (80010c8 <HAL_DAC_MspInit+0x84>)
 8001086:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800108a:	4a0f      	ldr	r2, [pc, #60]	; (80010c8 <HAL_DAC_MspInit+0x84>)
 800108c:	f043 0301 	orr.w	r3, r3, #1
 8001090:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001094:	4b0c      	ldr	r3, [pc, #48]	; (80010c8 <HAL_DAC_MspInit+0x84>)
 8001096:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800109a:	f003 0301 	and.w	r3, r3, #1
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80010a2:	2330      	movs	r3, #48	; 0x30
 80010a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010a6:	2303      	movs	r3, #3
 80010a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010aa:	2300      	movs	r3, #0
 80010ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ae:	f107 0314 	add.w	r3, r7, #20
 80010b2:	4619      	mov	r1, r3
 80010b4:	4805      	ldr	r0, [pc, #20]	; (80010cc <HAL_DAC_MspInit+0x88>)
 80010b6:	f007 f943 	bl	8008340 <HAL_GPIO_Init>

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 80010ba:	bf00      	nop
 80010bc:	3728      	adds	r7, #40	; 0x28
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	40007400 	.word	0x40007400
 80010c8:	58024400 	.word	0x58024400
 80010cc:	58020000 	.word	0x58020000

080010d0 <DAC_CH1_Set_Vol>:

/* USER CODE BEGIN 1 */
//设置通道1输出电压
//vol:0~3300,代表0~3.3V
void DAC_CH1_Set_Vol(uint16_t vol) /* PA4 */
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b084      	sub	sp, #16
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	80fb      	strh	r3, [r7, #6]
	double temp=vol;
 80010da:	88fb      	ldrh	r3, [r7, #6]
 80010dc:	ee07 3a90 	vmov	s15, r3
 80010e0:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80010e4:	ed87 7b02 	vstr	d7, [r7, #8]
	temp /= 1000;
 80010e8:	ed97 6b02 	vldr	d6, [r7, #8]
 80010ec:	ed9f 5b10 	vldr	d5, [pc, #64]	; 8001130 <DAC_CH1_Set_Vol+0x60>
 80010f0:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80010f4:	ed87 7b02 	vstr	d7, [r7, #8]
	temp = temp * 4096 / 3.3;
 80010f8:	ed97 7b02 	vldr	d7, [r7, #8]
 80010fc:	ed9f 6b0e 	vldr	d6, [pc, #56]	; 8001138 <DAC_CH1_Set_Vol+0x68>
 8001100:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001104:	ed9f 5b0e 	vldr	d5, [pc, #56]	; 8001140 <DAC_CH1_Set_Vol+0x70>
 8001108:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800110c:	ed87 7b02 	vstr	d7, [r7, #8]
	
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, temp);//12位右对齐数据格式设置DAC值
 8001110:	ed97 7b02 	vldr	d7, [r7, #8]
 8001114:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001118:	ee17 3a90 	vmov	r3, s15
 800111c:	2200      	movs	r2, #0
 800111e:	2100      	movs	r1, #0
 8001120:	4809      	ldr	r0, [pc, #36]	; (8001148 <DAC_CH1_Set_Vol+0x78>)
 8001122:	f004 f929 	bl	8005378 <HAL_DAC_SetValue>
}
 8001126:	bf00      	nop
 8001128:	3710      	adds	r7, #16
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	00000000 	.word	0x00000000
 8001134:	408f4000 	.word	0x408f4000
 8001138:	00000000 	.word	0x00000000
 800113c:	40b00000 	.word	0x40b00000
 8001140:	66666666 	.word	0x66666666
 8001144:	400a6666 	.word	0x400a6666
 8001148:	24000344 	.word	0x24000344
 800114c:	00000000 	.word	0x00000000

08001150 <DAC_CH2_Set_Vol>:
void DAC_CH2_Set_Vol(uint16_t vol) /* PA5 */
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b084      	sub	sp, #16
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	80fb      	strh	r3, [r7, #6]
	double temp=vol;
 800115a:	88fb      	ldrh	r3, [r7, #6]
 800115c:	ee07 3a90 	vmov	s15, r3
 8001160:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001164:	ed87 7b02 	vstr	d7, [r7, #8]
	temp /= 1000;
 8001168:	ed97 6b02 	vldr	d6, [r7, #8]
 800116c:	ed9f 5b10 	vldr	d5, [pc, #64]	; 80011b0 <DAC_CH2_Set_Vol+0x60>
 8001170:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001174:	ed87 7b02 	vstr	d7, [r7, #8]
	temp = temp * 4096 / 3.3;
 8001178:	ed97 7b02 	vldr	d7, [r7, #8]
 800117c:	ed9f 6b0e 	vldr	d6, [pc, #56]	; 80011b8 <DAC_CH2_Set_Vol+0x68>
 8001180:	ee27 6b06 	vmul.f64	d6, d7, d6
 8001184:	ed9f 5b0e 	vldr	d5, [pc, #56]	; 80011c0 <DAC_CH2_Set_Vol+0x70>
 8001188:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800118c:	ed87 7b02 	vstr	d7, [r7, #8]
	
	HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, temp);//12位右对齐数据格式设置DAC值
 8001190:	ed97 7b02 	vldr	d7, [r7, #8]
 8001194:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001198:	ee17 3a90 	vmov	r3, s15
 800119c:	2200      	movs	r2, #0
 800119e:	2110      	movs	r1, #16
 80011a0:	4809      	ldr	r0, [pc, #36]	; (80011c8 <DAC_CH2_Set_Vol+0x78>)
 80011a2:	f004 f8e9 	bl	8005378 <HAL_DAC_SetValue>
}
 80011a6:	bf00      	nop
 80011a8:	3710      	adds	r7, #16
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	00000000 	.word	0x00000000
 80011b4:	408f4000 	.word	0x408f4000
 80011b8:	00000000 	.word	0x00000000
 80011bc:	40b00000 	.word	0x40b00000
 80011c0:	66666666 	.word	0x66666666
 80011c4:	400a6666 	.word	0x400a6666
 80011c8:	24000344 	.word	0x24000344

080011cc <delay_init>:
//初始化延迟函数
//当使用ucos的时候,此函数会初始化ucos的时钟节拍
//SYSTICK的时钟固定为AHB时钟的1/8
//SYSCLK:系统时钟频率
void delay_init(uint16_t SYSCLK)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b082      	sub	sp, #8
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	80fb      	strh	r3, [r7, #6]
    HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);//SysTick频率为HCLK
 80011d6:	2004      	movs	r0, #4
 80011d8:	f004 f83e 	bl	8005258 <HAL_SYSTICK_CLKSourceConfig>
	fac_us=SYSCLK;						    //不论是否使用OS,fac_us都需要使用
 80011dc:	88fb      	ldrh	r3, [r7, #6]
 80011de:	4a03      	ldr	r2, [pc, #12]	; (80011ec <delay_init+0x20>)
 80011e0:	6013      	str	r3, [r2, #0]
}								    
 80011e2:	bf00      	nop
 80011e4:	3708      	adds	r7, #8
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	24000358 	.word	0x24000358

080011f0 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b08c      	sub	sp, #48	; 0x30
 80011f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f6:	f107 031c 	add.w	r3, r7, #28
 80011fa:	2200      	movs	r2, #0
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	605a      	str	r2, [r3, #4]
 8001200:	609a      	str	r2, [r3, #8]
 8001202:	60da      	str	r2, [r3, #12]
 8001204:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001206:	4b56      	ldr	r3, [pc, #344]	; (8001360 <MX_GPIO_Init+0x170>)
 8001208:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800120c:	4a54      	ldr	r2, [pc, #336]	; (8001360 <MX_GPIO_Init+0x170>)
 800120e:	f043 0310 	orr.w	r3, r3, #16
 8001212:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001216:	4b52      	ldr	r3, [pc, #328]	; (8001360 <MX_GPIO_Init+0x170>)
 8001218:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800121c:	f003 0310 	and.w	r3, r3, #16
 8001220:	61bb      	str	r3, [r7, #24]
 8001222:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001224:	4b4e      	ldr	r3, [pc, #312]	; (8001360 <MX_GPIO_Init+0x170>)
 8001226:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800122a:	4a4d      	ldr	r2, [pc, #308]	; (8001360 <MX_GPIO_Init+0x170>)
 800122c:	f043 0304 	orr.w	r3, r3, #4
 8001230:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001234:	4b4a      	ldr	r3, [pc, #296]	; (8001360 <MX_GPIO_Init+0x170>)
 8001236:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800123a:	f003 0304 	and.w	r3, r3, #4
 800123e:	617b      	str	r3, [r7, #20]
 8001240:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001242:	4b47      	ldr	r3, [pc, #284]	; (8001360 <MX_GPIO_Init+0x170>)
 8001244:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001248:	4a45      	ldr	r2, [pc, #276]	; (8001360 <MX_GPIO_Init+0x170>)
 800124a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800124e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001252:	4b43      	ldr	r3, [pc, #268]	; (8001360 <MX_GPIO_Init+0x170>)
 8001254:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001258:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800125c:	613b      	str	r3, [r7, #16]
 800125e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001260:	4b3f      	ldr	r3, [pc, #252]	; (8001360 <MX_GPIO_Init+0x170>)
 8001262:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001266:	4a3e      	ldr	r2, [pc, #248]	; (8001360 <MX_GPIO_Init+0x170>)
 8001268:	f043 0301 	orr.w	r3, r3, #1
 800126c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001270:	4b3b      	ldr	r3, [pc, #236]	; (8001360 <MX_GPIO_Init+0x170>)
 8001272:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	60fb      	str	r3, [r7, #12]
 800127c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800127e:	4b38      	ldr	r3, [pc, #224]	; (8001360 <MX_GPIO_Init+0x170>)
 8001280:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001284:	4a36      	ldr	r2, [pc, #216]	; (8001360 <MX_GPIO_Init+0x170>)
 8001286:	f043 0302 	orr.w	r3, r3, #2
 800128a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800128e:	4b34      	ldr	r3, [pc, #208]	; (8001360 <MX_GPIO_Init+0x170>)
 8001290:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001294:	f003 0302 	and.w	r3, r3, #2
 8001298:	60bb      	str	r3, [r7, #8]
 800129a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800129c:	4b30      	ldr	r3, [pc, #192]	; (8001360 <MX_GPIO_Init+0x170>)
 800129e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012a2:	4a2f      	ldr	r2, [pc, #188]	; (8001360 <MX_GPIO_Init+0x170>)
 80012a4:	f043 0308 	orr.w	r3, r3, #8
 80012a8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80012ac:	4b2c      	ldr	r3, [pc, #176]	; (8001360 <MX_GPIO_Init+0x170>)
 80012ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80012b2:	f003 0308 	and.w	r3, r3, #8
 80012b6:	607b      	str	r3, [r7, #4]
 80012b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE10 PE11 PE12
                           PE13 PE14 PE15 PE0
                           PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80012ba:	f64f 437f 	movw	r3, #64639	; 0xfc7f
 80012be:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_6|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
                          |GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012c0:	2303      	movs	r3, #3
 80012c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c4:	2300      	movs	r3, #0
 80012c6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012c8:	f107 031c 	add.w	r3, r7, #28
 80012cc:	4619      	mov	r1, r3
 80012ce:	4825      	ldr	r0, [pc, #148]	; (8001364 <MX_GPIO_Init+0x174>)
 80012d0:	f007 f836 	bl	8008340 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 PC6
                           PC7 PC8 PC9 PC10
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_6
 80012d4:	f64f 53c0 	movw	r3, #64960	; 0xfdc0
 80012d8:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_10
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012da:	2303      	movs	r3, #3
 80012dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012de:	2300      	movs	r3, #0
 80012e0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012e2:	f107 031c 	add.w	r3, r7, #28
 80012e6:	4619      	mov	r1, r3
 80012e8:	481f      	ldr	r0, [pc, #124]	; (8001368 <MX_GPIO_Init+0x178>)
 80012ea:	f007 f829 	bl	8008340 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB10 PB11 PB12
                           PB13 PB14 PB15 PB3
                           PB4 PB5 PB6 PB7
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12
 80012ee:	f64f 73fc 	movw	r3, #65532	; 0xfffc
 80012f2:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012f4:	2303      	movs	r3, #3
 80012f6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f8:	2300      	movs	r3, #0
 80012fa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012fc:	f107 031c 	add.w	r3, r7, #28
 8001300:	4619      	mov	r1, r3
 8001302:	481a      	ldr	r0, [pc, #104]	; (800136c <MX_GPIO_Init+0x17c>)
 8001304:	f007 f81c 	bl	8008340 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD0 PD1 PD2 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001308:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800130c:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800130e:	2303      	movs	r3, #3
 8001310:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001312:	2300      	movs	r3, #0
 8001314:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001316:	f107 031c 	add.w	r3, r7, #28
 800131a:	4619      	mov	r1, r3
 800131c:	4814      	ldr	r0, [pc, #80]	; (8001370 <MX_GPIO_Init+0x180>)
 800131e:	f007 f80f 	bl	8008340 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 8001322:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001326:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001328:	2303      	movs	r3, #3
 800132a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132c:	2300      	movs	r3, #0
 800132e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001330:	f107 031c 	add.w	r3, r7, #28
 8001334:	4619      	mov	r1, r3
 8001336:	480f      	ldr	r0, [pc, #60]	; (8001374 <MX_GPIO_Init+0x184>)
 8001338:	f007 f802 	bl	8008340 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7;
 800133c:	2380      	movs	r3, #128	; 0x80
 800133e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001340:	2301      	movs	r3, #1
 8001342:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001344:	2300      	movs	r3, #0
 8001346:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001348:	2300      	movs	r3, #0
 800134a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800134c:	f107 031c 	add.w	r3, r7, #28
 8001350:	4619      	mov	r1, r3
 8001352:	4805      	ldr	r0, [pc, #20]	; (8001368 <MX_GPIO_Init+0x178>)
 8001354:	f006 fff4 	bl	8008340 <HAL_GPIO_Init>
}
 8001358:	bf00      	nop
 800135a:	3730      	adds	r7, #48	; 0x30
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	58024400 	.word	0x58024400
 8001364:	58021000 	.word	0x58021000
 8001368:	58020800 	.word	0x58020800
 800136c:	58020400 	.word	0x58020400
 8001370:	58020c00 	.word	0x58020c00
 8001374:	58020000 	.word	0x58020000

08001378 <config_read>:
/* 标识是否启动ADC数据传输 */
int8_t sig_usb_adc_data_transfer = RETURN_UNKNOWN;

/* 在指定地址开始读出指定个数的数据 */
void config_read(uint32_t ReadAddr, uint8_t *pBuffer, uint32_t NumToRead)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	60f8      	str	r0, [r7, #12]
 8001380:	60b9      	str	r1, [r7, #8]
 8001382:	607a      	str	r2, [r7, #4]
    NORFLASH_Read(pBuffer, ReadAddr, NumToRead);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	b29b      	uxth	r3, r3
 8001388:	461a      	mov	r2, r3
 800138a:	68f9      	ldr	r1, [r7, #12]
 800138c:	68b8      	ldr	r0, [r7, #8]
 800138e:	f000 fd79 	bl	8001e84 <NORFLASH_Read>
}
 8001392:	bf00      	nop
 8001394:	3710      	adds	r7, #16
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <config_write>:

/* 在指定地址开始写入指定个数的数据 */
void config_write(uint32_t WriteAddr, uint8_t *pBuffer, uint32_t NumToWrite)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	b084      	sub	sp, #16
 800139e:	af00      	add	r7, sp, #0
 80013a0:	60f8      	str	r0, [r7, #12]
 80013a2:	60b9      	str	r1, [r7, #8]
 80013a4:	607a      	str	r2, [r7, #4]
    NORFLASH_Write(pBuffer, WriteAddr, NumToWrite);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	b29b      	uxth	r3, r3
 80013aa:	461a      	mov	r2, r3
 80013ac:	68f9      	ldr	r1, [r7, #12]
 80013ae:	68b8      	ldr	r0, [r7, #8]
 80013b0:	f000 fdd2 	bl	8001f58 <NORFLASH_Write>
}
 80013b4:	bf00      	nop
 80013b6:	3710      	adds	r7, #16
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}

080013bc <config_init>:

/* 参数初始化 */
void config_init(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
	int32_t ret = RETURN_UNKNOWN;
 80013c2:	2302      	movs	r3, #2
 80013c4:	607b      	str	r3, [r7, #4]
	memset(modbus_reg, 0, sizeof(uint16_t) * REG_NUM_HOLD);
 80013c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013ca:	2100      	movs	r1, #0
 80013cc:	4858      	ldr	r0, [pc, #352]	; (8001530 <config_init+0x174>)
 80013ce:	f013 fc23 	bl	8014c18 <memset>
	config_read(CONFIG_BASE_ADDR, (uint8_t *)modbus_reg, sizeof(uint16_t) * REG_NUM_HOLD);
 80013d2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80013d6:	4956      	ldr	r1, [pc, #344]	; (8001530 <config_init+0x174>)
 80013d8:	2000      	movs	r0, #0
 80013da:	f7ff ffcd 	bl	8001378 <config_read>
    
    if (modbus_reg[MODBUS_HOLD_DAC1_VOL] > 3300) {
 80013de:	4b54      	ldr	r3, [pc, #336]	; (8001530 <config_init+0x174>)
 80013e0:	881b      	ldrh	r3, [r3, #0]
 80013e2:	f640 42e4 	movw	r2, #3300	; 0xce4
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d904      	bls.n	80013f4 <config_init+0x38>
        modbus_reg[MODBUS_HOLD_DAC1_VOL] = 100;
 80013ea:	4b51      	ldr	r3, [pc, #324]	; (8001530 <config_init+0x174>)
 80013ec:	2264      	movs	r2, #100	; 0x64
 80013ee:	801a      	strh	r2, [r3, #0]
        ret = RETURN_TRUE;
 80013f0:	2301      	movs	r3, #1
 80013f2:	607b      	str	r3, [r7, #4]
    }
    if (modbus_reg[MODBUS_HOLD_DAC2_VOL] > 3300) {
 80013f4:	4b4e      	ldr	r3, [pc, #312]	; (8001530 <config_init+0x174>)
 80013f6:	885b      	ldrh	r3, [r3, #2]
 80013f8:	f640 42e4 	movw	r2, #3300	; 0xce4
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d904      	bls.n	800140a <config_init+0x4e>
        modbus_reg[MODBUS_HOLD_DAC2_VOL] = 100;
 8001400:	4b4b      	ldr	r3, [pc, #300]	; (8001530 <config_init+0x174>)
 8001402:	2264      	movs	r2, #100	; 0x64
 8001404:	805a      	strh	r2, [r3, #2]
        ret = RETURN_TRUE;
 8001406:	2301      	movs	r3, #1
 8001408:	607b      	str	r3, [r7, #4]
    } 
    
    if (modbus_reg[MODBUS_HOLD_PWM_PSC] == 0 || modbus_reg[MODBUS_HOLD_PWM_PSC] == 0xFFFF) {
 800140a:	4b49      	ldr	r3, [pc, #292]	; (8001530 <config_init+0x174>)
 800140c:	889b      	ldrh	r3, [r3, #4]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d005      	beq.n	800141e <config_init+0x62>
 8001412:	4b47      	ldr	r3, [pc, #284]	; (8001530 <config_init+0x174>)
 8001414:	889b      	ldrh	r3, [r3, #4]
 8001416:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800141a:	4293      	cmp	r3, r2
 800141c:	d104      	bne.n	8001428 <config_init+0x6c>
        modbus_reg[MODBUS_HOLD_PWM_PSC] = 240;
 800141e:	4b44      	ldr	r3, [pc, #272]	; (8001530 <config_init+0x174>)
 8001420:	22f0      	movs	r2, #240	; 0xf0
 8001422:	809a      	strh	r2, [r3, #4]
        ret = RETURN_TRUE;
 8001424:	2301      	movs	r3, #1
 8001426:	607b      	str	r3, [r7, #4]
    }
    
    if (modbus_reg[MODBUS_HOLD_PWM_ARR] == 0 || modbus_reg[MODBUS_HOLD_PWM_ARR] == 0xFFFF) {
 8001428:	4b41      	ldr	r3, [pc, #260]	; (8001530 <config_init+0x174>)
 800142a:	88db      	ldrh	r3, [r3, #6]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d005      	beq.n	800143c <config_init+0x80>
 8001430:	4b3f      	ldr	r3, [pc, #252]	; (8001530 <config_init+0x174>)
 8001432:	88db      	ldrh	r3, [r3, #6]
 8001434:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001438:	4293      	cmp	r3, r2
 800143a:	d105      	bne.n	8001448 <config_init+0x8c>
        modbus_reg[MODBUS_HOLD_PWM_ARR] = 500;
 800143c:	4b3c      	ldr	r3, [pc, #240]	; (8001530 <config_init+0x174>)
 800143e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001442:	80da      	strh	r2, [r3, #6]
        ret = RETURN_TRUE;
 8001444:	2301      	movs	r3, #1
 8001446:	607b      	str	r3, [r7, #4]
    }
    
    if (modbus_reg[MODBUS_HOLD_PWM_COMPARE] == 0 || modbus_reg[MODBUS_HOLD_PWM_COMPARE] == 0xFFFF) {
 8001448:	4b39      	ldr	r3, [pc, #228]	; (8001530 <config_init+0x174>)
 800144a:	891b      	ldrh	r3, [r3, #8]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d005      	beq.n	800145c <config_init+0xa0>
 8001450:	4b37      	ldr	r3, [pc, #220]	; (8001530 <config_init+0x174>)
 8001452:	891b      	ldrh	r3, [r3, #8]
 8001454:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001458:	4293      	cmp	r3, r2
 800145a:	d107      	bne.n	800146c <config_init+0xb0>
        modbus_reg[MODBUS_HOLD_PWM_COMPARE] = modbus_reg[MODBUS_HOLD_PWM_ARR] / 2;
 800145c:	4b34      	ldr	r3, [pc, #208]	; (8001530 <config_init+0x174>)
 800145e:	88db      	ldrh	r3, [r3, #6]
 8001460:	085b      	lsrs	r3, r3, #1
 8001462:	b29a      	uxth	r2, r3
 8001464:	4b32      	ldr	r3, [pc, #200]	; (8001530 <config_init+0x174>)
 8001466:	811a      	strh	r2, [r3, #8]
        ret = RETURN_TRUE;
 8001468:	2301      	movs	r3, #1
 800146a:	607b      	str	r3, [r7, #4]
    }
    
    if (modbus_reg[MODBUS_HOLD_PGA1_GAIN] != 2 && modbus_reg[MODBUS_HOLD_PGA1_GAIN] != 4
 800146c:	4b30      	ldr	r3, [pc, #192]	; (8001530 <config_init+0x174>)
 800146e:	895b      	ldrh	r3, [r3, #10]
 8001470:	2b02      	cmp	r3, #2
 8001472:	d010      	beq.n	8001496 <config_init+0xda>
 8001474:	4b2e      	ldr	r3, [pc, #184]	; (8001530 <config_init+0x174>)
 8001476:	895b      	ldrh	r3, [r3, #10]
 8001478:	2b04      	cmp	r3, #4
 800147a:	d00c      	beq.n	8001496 <config_init+0xda>
        && modbus_reg[MODBUS_HOLD_PGA1_GAIN] != 8  && modbus_reg[MODBUS_HOLD_PGA1_GAIN] != 16) {
 800147c:	4b2c      	ldr	r3, [pc, #176]	; (8001530 <config_init+0x174>)
 800147e:	895b      	ldrh	r3, [r3, #10]
 8001480:	2b08      	cmp	r3, #8
 8001482:	d008      	beq.n	8001496 <config_init+0xda>
 8001484:	4b2a      	ldr	r3, [pc, #168]	; (8001530 <config_init+0x174>)
 8001486:	895b      	ldrh	r3, [r3, #10]
 8001488:	2b10      	cmp	r3, #16
 800148a:	d004      	beq.n	8001496 <config_init+0xda>
        modbus_reg[MODBUS_HOLD_PGA1_GAIN] = 2;
 800148c:	4b28      	ldr	r3, [pc, #160]	; (8001530 <config_init+0x174>)
 800148e:	2202      	movs	r2, #2
 8001490:	815a      	strh	r2, [r3, #10]
        ret = RETURN_TRUE;
 8001492:	2301      	movs	r3, #1
 8001494:	607b      	str	r3, [r7, #4]
    }
    
    if (modbus_reg[MODBUS_HOLD_PGA2_GAIN] != 2 && modbus_reg[MODBUS_HOLD_PGA2_GAIN] != 4
 8001496:	4b26      	ldr	r3, [pc, #152]	; (8001530 <config_init+0x174>)
 8001498:	899b      	ldrh	r3, [r3, #12]
 800149a:	2b02      	cmp	r3, #2
 800149c:	d010      	beq.n	80014c0 <config_init+0x104>
 800149e:	4b24      	ldr	r3, [pc, #144]	; (8001530 <config_init+0x174>)
 80014a0:	899b      	ldrh	r3, [r3, #12]
 80014a2:	2b04      	cmp	r3, #4
 80014a4:	d00c      	beq.n	80014c0 <config_init+0x104>
        && modbus_reg[MODBUS_HOLD_PGA2_GAIN] != 8  && modbus_reg[MODBUS_HOLD_PGA2_GAIN] != 16) {
 80014a6:	4b22      	ldr	r3, [pc, #136]	; (8001530 <config_init+0x174>)
 80014a8:	899b      	ldrh	r3, [r3, #12]
 80014aa:	2b08      	cmp	r3, #8
 80014ac:	d008      	beq.n	80014c0 <config_init+0x104>
 80014ae:	4b20      	ldr	r3, [pc, #128]	; (8001530 <config_init+0x174>)
 80014b0:	899b      	ldrh	r3, [r3, #12]
 80014b2:	2b10      	cmp	r3, #16
 80014b4:	d004      	beq.n	80014c0 <config_init+0x104>
        modbus_reg[MODBUS_HOLD_PGA2_GAIN] = 2;
 80014b6:	4b1e      	ldr	r3, [pc, #120]	; (8001530 <config_init+0x174>)
 80014b8:	2202      	movs	r2, #2
 80014ba:	819a      	strh	r2, [r3, #12]
        ret = RETURN_TRUE;
 80014bc:	2301      	movs	r3, #1
 80014be:	607b      	str	r3, [r7, #4]
    }
        
    if (modbus_reg[MODBUS_HOLD_ADC_TIM_PSC] == 0 || modbus_reg[MODBUS_HOLD_ADC_TIM_PSC] == 0xFFFF) {
 80014c0:	4b1b      	ldr	r3, [pc, #108]	; (8001530 <config_init+0x174>)
 80014c2:	89db      	ldrh	r3, [r3, #14]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d005      	beq.n	80014d4 <config_init+0x118>
 80014c8:	4b19      	ldr	r3, [pc, #100]	; (8001530 <config_init+0x174>)
 80014ca:	89db      	ldrh	r3, [r3, #14]
 80014cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d104      	bne.n	80014de <config_init+0x122>
        modbus_reg[MODBUS_HOLD_ADC_TIM_PSC] = 24000/100;
 80014d4:	4b16      	ldr	r3, [pc, #88]	; (8001530 <config_init+0x174>)
 80014d6:	22f0      	movs	r2, #240	; 0xf0
 80014d8:	81da      	strh	r2, [r3, #14]
        ret = RETURN_TRUE;
 80014da:	2301      	movs	r3, #1
 80014dc:	607b      	str	r3, [r7, #4]
    }
    
    if (modbus_reg[MODBUS_HOLD_ADC_TIM_ARR] == 0 || modbus_reg[MODBUS_HOLD_ADC_TIM_ARR] == 0xFFFF) {
 80014de:	4b14      	ldr	r3, [pc, #80]	; (8001530 <config_init+0x174>)
 80014e0:	8a1b      	ldrh	r3, [r3, #16]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d005      	beq.n	80014f2 <config_init+0x136>
 80014e6:	4b12      	ldr	r3, [pc, #72]	; (8001530 <config_init+0x174>)
 80014e8:	8a1b      	ldrh	r3, [r3, #16]
 80014ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014ee:	4293      	cmp	r3, r2
 80014f0:	d104      	bne.n	80014fc <config_init+0x140>
        modbus_reg[MODBUS_HOLD_ADC_TIM_ARR] = 10000/100;
 80014f2:	4b0f      	ldr	r3, [pc, #60]	; (8001530 <config_init+0x174>)
 80014f4:	2264      	movs	r2, #100	; 0x64
 80014f6:	821a      	strh	r2, [r3, #16]
        ret = RETURN_TRUE;
 80014f8:	2301      	movs	r3, #1
 80014fa:	607b      	str	r3, [r7, #4]
    }
    
    if (modbus_reg[MODBUS_HOLD_BEGIN] != 2) {
 80014fc:	4b0c      	ldr	r3, [pc, #48]	; (8001530 <config_init+0x174>)
 80014fe:	8a5b      	ldrh	r3, [r3, #18]
 8001500:	2b02      	cmp	r3, #2
 8001502:	d004      	beq.n	800150e <config_init+0x152>
            modbus_reg[MODBUS_HOLD_BEGIN] = 2;
 8001504:	4b0a      	ldr	r3, [pc, #40]	; (8001530 <config_init+0x174>)
 8001506:	2202      	movs	r2, #2
 8001508:	825a      	strh	r2, [r3, #18]
            ret = RETURN_TRUE;
 800150a:	2301      	movs	r3, #1
 800150c:	607b      	str	r3, [r7, #4]
    }


	if (ret == RETURN_TRUE) {
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	2b01      	cmp	r3, #1
 8001512:	d108      	bne.n	8001526 <config_init+0x16a>
		config_write(CONFIG_BASE_ADDR, (uint8_t *)modbus_reg, sizeof(uint16_t) * REG_NUM_HOLD);
 8001514:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001518:	4905      	ldr	r1, [pc, #20]	; (8001530 <config_init+0x174>)
 800151a:	2000      	movs	r0, #0
 800151c:	f7ff ff3d 	bl	800139a <config_write>
        uart_debug_str("config_init\r\n");
 8001520:	4804      	ldr	r0, [pc, #16]	; (8001534 <config_init+0x178>)
 8001522:	f002 f959 	bl	80037d8 <uart_debug_str>
	}
}
 8001526:	bf00      	nop
 8001528:	3708      	adds	r7, #8
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}
 800152e:	bf00      	nop
 8001530:	24062a30 	.word	0x24062a30
 8001534:	08015500 	.word	0x08015500

08001538 <io_data_avail_check>:

/* 标识接口是否有数据 */
int32_t io_data_avail_usb = 0;
/* 检查接口数据状态，每隔一段时间，重置解析流程 */
void io_data_avail_check(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
	io_data_avail_usb--;
 800153c:	4b06      	ldr	r3, [pc, #24]	; (8001558 <io_data_avail_check+0x20>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	3b01      	subs	r3, #1
 8001542:	4a05      	ldr	r2, [pc, #20]	; (8001558 <io_data_avail_check+0x20>)
 8001544:	6013      	str	r3, [r2, #0]
	if (io_data_avail_usb == 0) {
 8001546:	4b04      	ldr	r3, [pc, #16]	; (8001558 <io_data_avail_check+0x20>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d102      	bne.n	8001554 <io_data_avail_check+0x1c>
		modbus_frame_analysis_data_rst(&analysis_data_modbus_rtu_usb);
 800154e:	4803      	ldr	r0, [pc, #12]	; (800155c <io_data_avail_check+0x24>)
 8001550:	f000 ff42 	bl	80023d8 <modbus_frame_analysis_data_rst>
	}
}
 8001554:	bf00      	nop
 8001556:	bd80      	pop	{r7, pc}
 8001558:	24062b30 	.word	0x24062b30
 800155c:	240629fc 	.word	0x240629fc

08001560 <sys_buf_init>:
}


/* 缓冲区初始化 */
void sys_buf_init(void)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
	/* 循环缓冲区初始化 */
	ring_8_reset(&ring_buf_debug);
 8001564:	4808      	ldr	r0, [pc, #32]	; (8001588 <sys_buf_init+0x28>)
 8001566:	f7ff fb9b 	bl	8000ca0 <ring_8_reset>
    ring_8_reset(&ring_buf_modbus_usb);
 800156a:	4808      	ldr	r0, [pc, #32]	; (800158c <sys_buf_init+0x2c>)
 800156c:	f7ff fb98 	bl	8000ca0 <ring_8_reset>
    ring_8_reset(&ring_buf_adc_usb);
 8001570:	4807      	ldr	r0, [pc, #28]	; (8001590 <sys_buf_init+0x30>)
 8001572:	f7ff fb95 	bl	8000ca0 <ring_8_reset>
    ring_8_reset_large(&ring_buf_adc_quick_store);
 8001576:	4807      	ldr	r0, [pc, #28]	; (8001594 <sys_buf_init+0x34>)
 8001578:	f7ff fc34 	bl	8000de4 <ring_8_reset_large>
    
    bsp_GetAdcValues();
 800157c:	f7ff fb5c 	bl	8000c38 <bsp_GetAdcValues>

    /* 参数初始化 */
    config_init();
 8001580:	f7ff ff1c 	bl	80013bc <config_init>
}
 8001584:	bf00      	nop
 8001586:	bd80      	pop	{r7, pc}
 8001588:	2400035c 	.word	0x2400035c
 800158c:	24000764 	.word	0x24000764
 8001590:	24000b6c 	.word	0x24000b6c
 8001594:	24000f74 	.word	0x24000f74

08001598 <io_data_deal>:

/* 处理接口数据 */
void io_data_deal(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	f6ad 0d08 	subw	sp, sp, #2056	; 0x808
 800159e:	af00      	add	r7, sp, #0
	int32_t i = 0;
 80015a0:	2300      	movs	r3, #0
 80015a2:	f8c7 3800 	str.w	r3, [r7, #2048]	; 0x800
	uint32_t data_len = 0;
 80015a6:	2300      	movs	r3, #0
 80015a8:	f8c7 3804 	str.w	r3, [r7, #2052]	; 0x804
	uint8_t buf[COM_BUF_SZ];
    
	/* 处理USB Modbus数据 */
	data_len = ring_8_sz(&ring_buf_modbus_usb);
 80015ac:	4816      	ldr	r0, [pc, #88]	; (8001608 <io_data_deal+0x70>)
 80015ae:	f7ff fb85 	bl	8000cbc <ring_8_sz>
 80015b2:	f8c7 0804 	str.w	r0, [r7, #2052]	; 0x804
	if (data_len > 0) {
 80015b6:	f8d7 3804 	ldr.w	r3, [r7, #2052]	; 0x804
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d01e      	beq.n	80015fc <io_data_deal+0x64>
		unsigned char buf[COM_BUF_SZ];
		if (data_len > COM_BUF_SZ)
 80015be:	f8d7 3804 	ldr.w	r3, [r7, #2052]	; 0x804
 80015c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80015c6:	d903      	bls.n	80015d0 <io_data_deal+0x38>
			data_len = COM_BUF_SZ;
 80015c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015cc:	f8c7 3804 	str.w	r3, [r7, #2052]	; 0x804
		memset(buf, 0, COM_BUF_SZ);
 80015d0:	463b      	mov	r3, r7
 80015d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015d6:	2100      	movs	r1, #0
 80015d8:	4618      	mov	r0, r3
 80015da:	f013 fb1d 	bl	8014c18 <memset>
		ring_8_pop_n(&ring_buf_modbus_usb, buf, data_len);
 80015de:	463b      	mov	r3, r7
 80015e0:	f8d7 2804 	ldr.w	r2, [r7, #2052]	; 0x804
 80015e4:	4619      	mov	r1, r3
 80015e6:	4808      	ldr	r0, [pc, #32]	; (8001608 <io_data_deal+0x70>)
 80015e8:	f7ff fbc3 	bl	8000d72 <ring_8_pop_n>
		modbus_data_deal(buf, data_len, 0);
 80015ec:	f8d7 3804 	ldr.w	r3, [r7, #2052]	; 0x804
 80015f0:	b299      	uxth	r1, r3
 80015f2:	463b      	mov	r3, r7
 80015f4:	2200      	movs	r2, #0
 80015f6:	4618      	mov	r0, r3
 80015f8:	f001 f9c0 	bl	800297c <modbus_data_deal>
	}
    
}
 80015fc:	bf00      	nop
 80015fe:	f607 0708 	addw	r7, r7, #2056	; 0x808
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	24000764 	.word	0x24000764

0800160c <adc_data_store_quick>:
uint64_t sin_data_index = 0;
#define PI 3.14159265
#define ADC_frame_size (2 + 2 * 2 + 2)
/* 存储高速ADC数据 */
void adc_data_store_quick(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b086      	sub	sp, #24
 8001610:	af00      	add	r7, sp, #0
    int32_t len = ADC_frame_size;
 8001612:	2308      	movs	r3, #8
 8001614:	617b      	str	r3, [r7, #20]
    uint8_t frame[ADC_frame_size] = {0};
 8001616:	2300      	movs	r3, #0
 8001618:	60bb      	str	r3, [r7, #8]
 800161a:	2300      	movs	r3, #0
 800161c:	60fb      	str	r3, [r7, #12]
    int32_t index = 0;
 800161e:	2300      	movs	r3, #0
 8001620:	613b      	str	r3, [r7, #16]
    frame[index++] = ADC_FRAME_HEAD_1;
 8001622:	693b      	ldr	r3, [r7, #16]
 8001624:	1c5a      	adds	r2, r3, #1
 8001626:	613a      	str	r2, [r7, #16]
 8001628:	3318      	adds	r3, #24
 800162a:	443b      	add	r3, r7
 800162c:	22a0      	movs	r2, #160	; 0xa0
 800162e:	f803 2c10 	strb.w	r2, [r3, #-16]
    frame[index++] = ADC_FRAME_HEAD_2;
 8001632:	693b      	ldr	r3, [r7, #16]
 8001634:	1c5a      	adds	r2, r3, #1
 8001636:	613a      	str	r2, [r7, #16]
 8001638:	3318      	adds	r3, #24
 800163a:	443b      	add	r3, r7
 800163c:	22a1      	movs	r2, #161	; 0xa1
 800163e:	f803 2c10 	strb.w	r2, [r3, #-16]

    /* ADCxValues[8]为PGA1输出数值 ADCxValues[2]为PGA2输出数值*/

    *(uint16_t *)(frame + index) = ADCxValues[2]; index += 2;
 8001642:	693b      	ldr	r3, [r7, #16]
 8001644:	f107 0208 	add.w	r2, r7, #8
 8001648:	4413      	add	r3, r2
 800164a:	4a18      	ldr	r2, [pc, #96]	; (80016ac <adc_data_store_quick+0xa0>)
 800164c:	8892      	ldrh	r2, [r2, #4]
 800164e:	801a      	strh	r2, [r3, #0]
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	3302      	adds	r3, #2
 8001654:	613b      	str	r3, [r7, #16]
    *(uint16_t *)(frame + index) = ADCxValues[8]; index += 2;
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	f107 0208 	add.w	r2, r7, #8
 800165c:	4413      	add	r3, r2
 800165e:	4a13      	ldr	r2, [pc, #76]	; (80016ac <adc_data_store_quick+0xa0>)
 8001660:	8a12      	ldrh	r2, [r2, #16]
 8001662:	801a      	strh	r2, [r3, #0]
 8001664:	693b      	ldr	r3, [r7, #16]
 8001666:	3302      	adds	r3, #2
 8001668:	613b      	str	r3, [r7, #16]
    *(uint16_t *)(frame + index) = 0; index += 2;
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	f107 0208 	add.w	r2, r7, #8
 8001670:	4413      	add	r3, r2
 8001672:	2200      	movs	r2, #0
 8001674:	801a      	strh	r2, [r3, #0]
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	3302      	adds	r3, #2
 800167a:	613b      	str	r3, [r7, #16]
    //*(double *)(frame + index) = sin(PI * sin_data_index / 360); index += 8; sin_data_index++;
    //*(uint64_t *)(frame + index) = sin_data_index; index += 8; sin_data_index++;

    
    /* 将串口数据存入缓冲区 */
    if (ring_8_remain_large(&ring_buf_adc_quick_store) < len) {
 800167c:	480c      	ldr	r0, [pc, #48]	; (80016b0 <adc_data_store_quick+0xa4>)
 800167e:	f7ff fbe7 	bl	8000e50 <ring_8_remain_large>
 8001682:	4602      	mov	r2, r0
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	429a      	cmp	r2, r3
 8001688:	d205      	bcs.n	8001696 <adc_data_store_quick+0x8a>
        uint8_t tmp[ADC_frame_size];
        ring_8_pop_n_large(&ring_buf_adc_quick_store, tmp, len);
 800168a:	697a      	ldr	r2, [r7, #20]
 800168c:	463b      	mov	r3, r7
 800168e:	4619      	mov	r1, r3
 8001690:	4807      	ldr	r0, [pc, #28]	; (80016b0 <adc_data_store_quick+0xa4>)
 8001692:	f7ff fc49 	bl	8000f28 <ring_8_pop_n_large>
    }  
    ring_8_push_n_large(&ring_buf_adc_quick_store, frame, len);
 8001696:	697a      	ldr	r2, [r7, #20]
 8001698:	f107 0308 	add.w	r3, r7, #8
 800169c:	4619      	mov	r1, r3
 800169e:	4804      	ldr	r0, [pc, #16]	; (80016b0 <adc_data_store_quick+0xa4>)
 80016a0:	f7ff fbfe 	bl	8000ea0 <ring_8_push_n_large>
}
 80016a4:	bf00      	nop
 80016a6:	3718      	adds	r7, #24
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	2400016c 	.word	0x2400016c
 80016b0:	24000f74 	.word	0x24000f74

080016b4 <sensor_data_usb_send>:
/* 推送ADC数据 */
/* 如果需要将某些ADC通道，组成低速帧传输，可以设置一个计数器，当高速帧累计N次后，
   自动组一个低速帧，紧接着高速帧后发出去，缓存区中始终保存有所有通道的高速数据 */
uint8_t frame_send[10 * (ADC_frame_size)];
void sensor_data_usb_send(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
	int32_t timeout = 0;
 80016ba:	2300      	movs	r3, #0
 80016bc:	607b      	str	r3, [r7, #4]
	int32_t len = 10 * (ADC_frame_size);
 80016be:	2350      	movs	r3, #80	; 0x50
 80016c0:	603b      	str	r3, [r7, #0]
	if (sig_usb_adc_data_transfer != RETURN_TRUE)
 80016c2:	4b1e      	ldr	r3, [pc, #120]	; (800173c <sensor_data_usb_send+0x88>)
 80016c4:	f993 3000 	ldrsb.w	r3, [r3]
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d12f      	bne.n	800172c <sensor_data_usb_send+0x78>
	    return;

	while (1) {
	    memset(frame_send, 0, len);
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	461a      	mov	r2, r3
 80016d0:	2100      	movs	r1, #0
 80016d2:	481b      	ldr	r0, [pc, #108]	; (8001740 <sensor_data_usb_send+0x8c>)
 80016d4:	f013 faa0 	bl	8014c18 <memset>
	    if (sig_usb_adc_data_transfer != RETURN_TRUE)
 80016d8:	4b18      	ldr	r3, [pc, #96]	; (800173c <sensor_data_usb_send+0x88>)
 80016da:	f993 3000 	ldrsb.w	r3, [r3]
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d126      	bne.n	8001730 <sensor_data_usb_send+0x7c>
	        break;
	    if (ring_8_sz_large(&ring_buf_adc_quick_store) >= len) {
 80016e2:	4818      	ldr	r0, [pc, #96]	; (8001744 <sensor_data_usb_send+0x90>)
 80016e4:	f7ff fb8e 	bl	8000e04 <ring_8_sz_large>
 80016e8:	4602      	mov	r2, r0
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d321      	bcc.n	8001734 <sensor_data_usb_send+0x80>
	        ring_8_pop_n_large(&ring_buf_adc_quick_store, frame_send, len);
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	461a      	mov	r2, r3
 80016f4:	4912      	ldr	r1, [pc, #72]	; (8001740 <sensor_data_usb_send+0x8c>)
 80016f6:	4813      	ldr	r0, [pc, #76]	; (8001744 <sensor_data_usb_send+0x90>)
 80016f8:	f7ff fc16 	bl	8000f28 <ring_8_pop_n_large>
	        sig_sensor_data_usb_send = RETURN_TRUE;
 80016fc:	4b12      	ldr	r3, [pc, #72]	; (8001748 <sensor_data_usb_send+0x94>)
 80016fe:	2201      	movs	r2, #1
 8001700:	701a      	strb	r2, [r3, #0]
	        uart1_send_data(frame_send, len);
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	4619      	mov	r1, r3
 8001706:	480e      	ldr	r0, [pc, #56]	; (8001740 <sensor_data_usb_send+0x8c>)
 8001708:	f002 f852 	bl	80037b0 <uart1_send_data>
	    } else {
	        break;
	    }
	    sig_sensor_data_usb_send = RETURN_UNKNOWN;
 800170c:	4b0e      	ldr	r3, [pc, #56]	; (8001748 <sensor_data_usb_send+0x94>)
 800170e:	2202      	movs	r2, #2
 8001710:	701a      	strb	r2, [r3, #0]
	    IWDG_Feed();
 8001712:	f000 f921 	bl	8001958 <IWDG_Feed>
	    timeout++;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	3301      	adds	r3, #1
 800171a:	607b      	str	r3, [r7, #4]
	    if (timeout >= 1) {
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2b00      	cmp	r3, #0
 8001720:	ddd4      	ble.n	80016cc <sensor_data_usb_send+0x18>
	        timeout = 0;
 8001722:	2300      	movs	r3, #0
 8001724:	607b      	str	r3, [r7, #4]
	        io_data_deal();
 8001726:	f7ff ff37 	bl	8001598 <io_data_deal>
	    memset(frame_send, 0, len);
 800172a:	e7cf      	b.n	80016cc <sensor_data_usb_send+0x18>
	    return;
 800172c:	bf00      	nop
 800172e:	e002      	b.n	8001736 <sensor_data_usb_send+0x82>
	        break;
 8001730:	bf00      	nop
 8001732:	e000      	b.n	8001736 <sensor_data_usb_send+0x82>
	        break;
 8001734:	bf00      	nop

	    }
	}
}
 8001736:	3708      	adds	r7, #8
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	24000000 	.word	0x24000000
 8001740:	24062b34 	.word	0x24062b34
 8001744:	24000f74 	.word	0x24000f74
 8001748:	24000001 	.word	0x24000001

0800174c <sensor_data_get>:



/* 传感器数据采集 */
void sensor_data_get(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
    //bsp_GetAdcValues();
}
 8001750:	bf00      	nop
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr
	...

0800175c <modbus_hold_reg_data_compare>:



/* 比较保持寄存器数据是否变更 */
void modbus_hold_reg_data_compare(uint16_t *data_old, uint16_t *data_new)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
 8001764:	6039      	str	r1, [r7, #0]
    if (data_old[MODBUS_HOLD_DAC1_VOL] != data_new[MODBUS_HOLD_DAC1_VOL]) {
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	881a      	ldrh	r2, [r3, #0]
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	881b      	ldrh	r3, [r3, #0]
 800176e:	429a      	cmp	r2, r3
 8001770:	d007      	beq.n	8001782 <modbus_hold_reg_data_compare+0x26>
        DAC_CH1_Set_Vol(data_new[MODBUS_HOLD_DAC1_VOL]);
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	881b      	ldrh	r3, [r3, #0]
 8001776:	4618      	mov	r0, r3
 8001778:	f7ff fcaa 	bl	80010d0 <DAC_CH1_Set_Vol>
        uart_debug_str("DAC_CH1_Set\r\n");
 800177c:	485e      	ldr	r0, [pc, #376]	; (80018f8 <modbus_hold_reg_data_compare+0x19c>)
 800177e:	f002 f82b 	bl	80037d8 <uart_debug_str>
    }
    
    if (data_old[MODBUS_HOLD_DAC2_VOL] != data_new[MODBUS_HOLD_DAC2_VOL]) {
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	3302      	adds	r3, #2
 8001786:	881a      	ldrh	r2, [r3, #0]
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	3302      	adds	r3, #2
 800178c:	881b      	ldrh	r3, [r3, #0]
 800178e:	429a      	cmp	r2, r3
 8001790:	d008      	beq.n	80017a4 <modbus_hold_reg_data_compare+0x48>
        DAC_CH2_Set_Vol(data_new[MODBUS_HOLD_DAC2_VOL]);
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	3302      	adds	r3, #2
 8001796:	881b      	ldrh	r3, [r3, #0]
 8001798:	4618      	mov	r0, r3
 800179a:	f7ff fcd9 	bl	8001150 <DAC_CH2_Set_Vol>
        uart_debug_str("DAC_CH2_Set\r\n");
 800179e:	4857      	ldr	r0, [pc, #348]	; (80018fc <modbus_hold_reg_data_compare+0x1a0>)
 80017a0:	f002 f81a 	bl	80037d8 <uart_debug_str>
    }
    
    if (data_old[MODBUS_HOLD_PWM_PSC] != data_new[MODBUS_HOLD_PWM_PSC]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	3304      	adds	r3, #4
 80017a8:	881a      	ldrh	r2, [r3, #0]
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	3304      	adds	r3, #4
 80017ae:	881b      	ldrh	r3, [r3, #0]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d107      	bne.n	80017c4 <modbus_hold_reg_data_compare+0x68>
         || data_old[MODBUS_HOLD_PWM_ARR] != data_new[MODBUS_HOLD_PWM_ARR]) {
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	3306      	adds	r3, #6
 80017b8:	881a      	ldrh	r2, [r3, #0]
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	3306      	adds	r3, #6
 80017be:	881b      	ldrh	r3, [r3, #0]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d010      	beq.n	80017e6 <modbus_hold_reg_data_compare+0x8a>
        TIM3_PWM_Init(data_new[MODBUS_HOLD_PWM_ARR] - 1, data_new[MODBUS_HOLD_PWM_PSC] - 1);
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	3306      	adds	r3, #6
 80017c8:	881b      	ldrh	r3, [r3, #0]
 80017ca:	3b01      	subs	r3, #1
 80017cc:	b29a      	uxth	r2, r3
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	3304      	adds	r3, #4
 80017d2:	881b      	ldrh	r3, [r3, #0]
 80017d4:	3b01      	subs	r3, #1
 80017d6:	b29b      	uxth	r3, r3
 80017d8:	4619      	mov	r1, r3
 80017da:	4610      	mov	r0, r2
 80017dc:	f001 fdda 	bl	8003394 <TIM3_PWM_Init>
        uart_debug_str("PWM_Set\r\n");
 80017e0:	4847      	ldr	r0, [pc, #284]	; (8001900 <modbus_hold_reg_data_compare+0x1a4>)
 80017e2:	f001 fff9 	bl	80037d8 <uart_debug_str>
    }  

    if (data_old[MODBUS_HOLD_PWM_COMPARE] != data_new[MODBUS_HOLD_PWM_COMPARE]) {
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	3308      	adds	r3, #8
 80017ea:	881a      	ldrh	r2, [r3, #0]
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	3308      	adds	r3, #8
 80017f0:	881b      	ldrh	r3, [r3, #0]
 80017f2:	429a      	cmp	r2, r3
 80017f4:	d008      	beq.n	8001808 <modbus_hold_reg_data_compare+0xac>
        TIM_SetTIM3Compare4(data_new[MODBUS_HOLD_PWM_COMPARE]);
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	3308      	adds	r3, #8
 80017fa:	881b      	ldrh	r3, [r3, #0]
 80017fc:	4618      	mov	r0, r3
 80017fe:	f001 fee7 	bl	80035d0 <TIM_SetTIM3Compare4>
        uart_debug_str("PWM_Compare_Set\r\n");
 8001802:	4840      	ldr	r0, [pc, #256]	; (8001904 <modbus_hold_reg_data_compare+0x1a8>)
 8001804:	f001 ffe8 	bl	80037d8 <uart_debug_str>
    }   

    if (data_old[MODBUS_HOLD_PGA1_GAIN] != data_new[MODBUS_HOLD_PGA1_GAIN]) {
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	330a      	adds	r3, #10
 800180c:	881a      	ldrh	r2, [r3, #0]
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	330a      	adds	r3, #10
 8001812:	881b      	ldrh	r3, [r3, #0]
 8001814:	429a      	cmp	r2, r3
 8001816:	d01d      	beq.n	8001854 <modbus_hold_reg_data_compare+0xf8>
        if (data_new[MODBUS_HOLD_PGA2_GAIN] != 2 && data_new[MODBUS_HOLD_PGA2_GAIN] != 4
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	330c      	adds	r3, #12
 800181c:	881b      	ldrh	r3, [r3, #0]
 800181e:	2b02      	cmp	r3, #2
 8001820:	d013      	beq.n	800184a <modbus_hold_reg_data_compare+0xee>
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	330c      	adds	r3, #12
 8001826:	881b      	ldrh	r3, [r3, #0]
 8001828:	2b04      	cmp	r3, #4
 800182a:	d00e      	beq.n	800184a <modbus_hold_reg_data_compare+0xee>
            && data_new[MODBUS_HOLD_PGA2_GAIN] != 8 && data_new[MODBUS_HOLD_PGA2_GAIN] != 16) {
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	330c      	adds	r3, #12
 8001830:	881b      	ldrh	r3, [r3, #0]
 8001832:	2b08      	cmp	r3, #8
 8001834:	d009      	beq.n	800184a <modbus_hold_reg_data_compare+0xee>
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	330c      	adds	r3, #12
 800183a:	881b      	ldrh	r3, [r3, #0]
 800183c:	2b10      	cmp	r3, #16
 800183e:	d004      	beq.n	800184a <modbus_hold_reg_data_compare+0xee>
            data_new[MODBUS_HOLD_PGA2_GAIN] = data_old[MODBUS_HOLD_PGA1_GAIN];
 8001840:	683b      	ldr	r3, [r7, #0]
 8001842:	330c      	adds	r3, #12
 8001844:	687a      	ldr	r2, [r7, #4]
 8001846:	8952      	ldrh	r2, [r2, #10]
 8001848:	801a      	strh	r2, [r3, #0]
        }
        MX_OPAMP1_Init();
 800184a:	f000 fc35 	bl	80020b8 <MX_OPAMP1_Init>
        uart_debug_str("MX_OPAMP1_Set\r\n");
 800184e:	482e      	ldr	r0, [pc, #184]	; (8001908 <modbus_hold_reg_data_compare+0x1ac>)
 8001850:	f001 ffc2 	bl	80037d8 <uart_debug_str>
    } 

    if (data_old[MODBUS_HOLD_PGA2_GAIN] != data_new[MODBUS_HOLD_PGA2_GAIN]) {
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	330c      	adds	r3, #12
 8001858:	881a      	ldrh	r2, [r3, #0]
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	330c      	adds	r3, #12
 800185e:	881b      	ldrh	r3, [r3, #0]
 8001860:	429a      	cmp	r2, r3
 8001862:	d01d      	beq.n	80018a0 <modbus_hold_reg_data_compare+0x144>
        if (data_new[MODBUS_HOLD_PGA2_GAIN] != 2 && data_new[MODBUS_HOLD_PGA2_GAIN] != 4
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	330c      	adds	r3, #12
 8001868:	881b      	ldrh	r3, [r3, #0]
 800186a:	2b02      	cmp	r3, #2
 800186c:	d013      	beq.n	8001896 <modbus_hold_reg_data_compare+0x13a>
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	330c      	adds	r3, #12
 8001872:	881b      	ldrh	r3, [r3, #0]
 8001874:	2b04      	cmp	r3, #4
 8001876:	d00e      	beq.n	8001896 <modbus_hold_reg_data_compare+0x13a>
            && data_new[MODBUS_HOLD_PGA2_GAIN] != 8 && data_new[MODBUS_HOLD_PGA2_GAIN] != 16) {
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	330c      	adds	r3, #12
 800187c:	881b      	ldrh	r3, [r3, #0]
 800187e:	2b08      	cmp	r3, #8
 8001880:	d009      	beq.n	8001896 <modbus_hold_reg_data_compare+0x13a>
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	330c      	adds	r3, #12
 8001886:	881b      	ldrh	r3, [r3, #0]
 8001888:	2b10      	cmp	r3, #16
 800188a:	d004      	beq.n	8001896 <modbus_hold_reg_data_compare+0x13a>
            data_new[MODBUS_HOLD_PGA2_GAIN] = data_old[MODBUS_HOLD_PGA2_GAIN];
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	330c      	adds	r3, #12
 8001890:	687a      	ldr	r2, [r7, #4]
 8001892:	8992      	ldrh	r2, [r2, #12]
 8001894:	801a      	strh	r2, [r3, #0]
        }
        MX_OPAMP2_Init();
 8001896:	f000 fc61 	bl	800215c <MX_OPAMP2_Init>
        uart_debug_str("MX_OPAMP2_Set\r\n");
 800189a:	481c      	ldr	r0, [pc, #112]	; (800190c <modbus_hold_reg_data_compare+0x1b0>)
 800189c:	f001 ff9c 	bl	80037d8 <uart_debug_str>
    }    

    if (data_old[MODBUS_HOLD_ADC_TIM_PSC] != data_new[MODBUS_HOLD_ADC_TIM_PSC]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	330e      	adds	r3, #14
 80018a4:	881a      	ldrh	r2, [r3, #0]
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	330e      	adds	r3, #14
 80018aa:	881b      	ldrh	r3, [r3, #0]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d107      	bne.n	80018c0 <modbus_hold_reg_data_compare+0x164>
         || data_old[MODBUS_HOLD_ADC_TIM_ARR] != data_new[MODBUS_HOLD_ADC_TIM_ARR]) {
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	3310      	adds	r3, #16
 80018b4:	881a      	ldrh	r2, [r3, #0]
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	3310      	adds	r3, #16
 80018ba:	881b      	ldrh	r3, [r3, #0]
 80018bc:	429a      	cmp	r2, r3
 80018be:	d004      	beq.n	80018ca <modbus_hold_reg_data_compare+0x16e>
        MX_TIM5_Init();
 80018c0:	f001 fec0 	bl	8003644 <MX_TIM5_Init>
        uart_debug_str("ADC_CAPTURE_INTERVAL_Set\r\n");
 80018c4:	4812      	ldr	r0, [pc, #72]	; (8001910 <modbus_hold_reg_data_compare+0x1b4>)
 80018c6:	f001 ff87 	bl	80037d8 <uart_debug_str>
    }      

    if (data_new[MODBUS_HOLD_BEGIN] == 1) {
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	3312      	adds	r3, #18
 80018ce:	881b      	ldrh	r3, [r3, #0]
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	d105      	bne.n	80018e0 <modbus_hold_reg_data_compare+0x184>
    	sig_usb_adc_data_transfer = RETURN_TRUE;
 80018d4:	4b0f      	ldr	r3, [pc, #60]	; (8001914 <modbus_hold_reg_data_compare+0x1b8>)
 80018d6:	2201      	movs	r2, #1
 80018d8:	701a      	strb	r2, [r3, #0]
    	ring_8_reset_large(&ring_buf_adc_quick_store);
 80018da:	480f      	ldr	r0, [pc, #60]	; (8001918 <modbus_hold_reg_data_compare+0x1bc>)
 80018dc:	f7ff fa82 	bl	8000de4 <ring_8_reset_large>
        }
    if(data_new[MODBUS_HOLD_BEGIN] != 1){
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	3312      	adds	r3, #18
 80018e4:	881b      	ldrh	r3, [r3, #0]
 80018e6:	2b01      	cmp	r3, #1
 80018e8:	d002      	beq.n	80018f0 <modbus_hold_reg_data_compare+0x194>
    	sig_usb_adc_data_transfer = RETURN_UNKNOWN;
 80018ea:	4b0a      	ldr	r3, [pc, #40]	; (8001914 <modbus_hold_reg_data_compare+0x1b8>)
 80018ec:	2202      	movs	r2, #2
 80018ee:	701a      	strb	r2, [r3, #0]
    }


}
 80018f0:	bf00      	nop
 80018f2:	3708      	adds	r7, #8
 80018f4:	46bd      	mov	sp, r7
 80018f6:	bd80      	pop	{r7, pc}
 80018f8:	08015548 	.word	0x08015548
 80018fc:	08015558 	.word	0x08015558
 8001900:	08015568 	.word	0x08015568
 8001904:	08015574 	.word	0x08015574
 8001908:	08015588 	.word	0x08015588
 800190c:	08015598 	.word	0x08015598
 8001910:	080155a8 	.word	0x080155a8
 8001914:	24000000 	.word	0x24000000
 8001918:	24000f74 	.word	0x24000f74

0800191c <MX_IWDG1_Init>:

IWDG_HandleTypeDef hiwdg1;

/* IWDG1 init function */
void MX_IWDG1_Init(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG1_Init 0 */

  /* USER CODE BEGIN IWDG1_Init 1 */

  /* USER CODE END IWDG1_Init 1 */
  hiwdg1.Instance = IWDG1;
 8001920:	4b0b      	ldr	r3, [pc, #44]	; (8001950 <MX_IWDG1_Init+0x34>)
 8001922:	4a0c      	ldr	r2, [pc, #48]	; (8001954 <MX_IWDG1_Init+0x38>)
 8001924:	601a      	str	r2, [r3, #0]
  hiwdg1.Init.Prescaler = IWDG_PRESCALER_64;
 8001926:	4b0a      	ldr	r3, [pc, #40]	; (8001950 <MX_IWDG1_Init+0x34>)
 8001928:	2204      	movs	r2, #4
 800192a:	605a      	str	r2, [r3, #4]
  hiwdg1.Init.Window = 4095;
 800192c:	4b08      	ldr	r3, [pc, #32]	; (8001950 <MX_IWDG1_Init+0x34>)
 800192e:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001932:	60da      	str	r2, [r3, #12]
  hiwdg1.Init.Reload = 4095;
 8001934:	4b06      	ldr	r3, [pc, #24]	; (8001950 <MX_IWDG1_Init+0x34>)
 8001936:	f640 72ff 	movw	r2, #4095	; 0xfff
 800193a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg1) != HAL_OK)
 800193c:	4804      	ldr	r0, [pc, #16]	; (8001950 <MX_IWDG1_Init+0x34>)
 800193e:	f006 feaf 	bl	80086a0 <HAL_IWDG_Init>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <MX_IWDG1_Init+0x30>
  {
    Error_Handler();
 8001948:	f000 f98c 	bl	8001c64 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG1_Init 2 */

  /* USER CODE END IWDG1_Init 2 */

}
 800194c:	bf00      	nop
 800194e:	bd80      	pop	{r7, pc}
 8001950:	24062b84 	.word	0x24062b84
 8001954:	58004800 	.word	0x58004800

08001958 <IWDG_Feed>:

/* USER CODE BEGIN 1 */
//喂独立看门狗
void IWDG_Feed(void)
{   
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
    HAL_IWDG_Refresh(&hiwdg1); //重装载
 800195c:	4802      	ldr	r0, [pc, #8]	; (8001968 <IWDG_Feed+0x10>)
 800195e:	f006 feee 	bl	800873e <HAL_IWDG_Refresh>
}
 8001962:	bf00      	nop
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	24062b84 	.word	0x24062b84

0800196c <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b0a2      	sub	sp, #136	; 0x88
 8001970:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001972:	f001 ff65 	bl	8003840 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001976:	f000 f8c3 	bl	8001b00 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800197a:	f000 f947 	bl	8001c0c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800197e:	f7ff fc37 	bl	80011f0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001982:	f7fe fe7f 	bl	8000684 <MX_ADC1_Init>
  MX_ADC3_Init();
 8001986:	f7fe ff99 	bl	80008bc <MX_ADC3_Init>
  //MX_DMA_Init();
  MX_USB_DEVICE_Init();
 800198a:	f012 fb9f 	bl	80140cc <MX_USB_DEVICE_Init>
  MX_DAC1_Init();
 800198e:	f7ff fb15 	bl	8000fbc <MX_DAC1_Init>
  MX_USART1_UART_Init();
 8001992:	f001 fe8f 	bl	80036b4 <MX_USART1_UART_Init>
  MX_IWDG1_Init();
 8001996:	f7ff ffc1 	bl	800191c <MX_IWDG1_Init>
  MX_TIM4_Init();
 800199a:	f001 fe29 	bl	80035f0 <MX_TIM4_Init>
  MX_QUADSPI_Init();
 800199e:	f001 f985 	bl	8002cac <MX_QUADSPI_Init>
  /* USER CODE BEGIN 2 */
  /* 延时函数初始化 */
  delay_init(480);
 80019a2:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 80019a6:	f7ff fc11 	bl	80011cc <delay_init>
  /* 初始化SPI FLASH */
  NORFLASH_Init();
 80019aa:	f000 f961 	bl	8001c70 <NORFLASH_Init>
  if (NORFLASH_ReadID()==W25Q64) {
 80019ae:	f000 fa41 	bl	8001e34 <NORFLASH_ReadID>
      //uart_debug_str("NorFlash Check OK\r\n");
  }
  /* 缓冲区初始化 */
  sys_buf_init();
 80019b2:	f7ff fdd5 	bl	8001560 <sys_buf_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //uart_debug_str("Program Start(20220403)\r\n");
  MX_OPAMP1_Init();
 80019b6:	f000 fb7f 	bl	80020b8 <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 80019ba:	f000 fbcf 	bl	800215c <MX_OPAMP2_Init>
  /* 输出当前ADC高速采样周期,单位us */
  uint32_t adc_interval = modbus_reg[MODBUS_HOLD_ADC_TIM_PSC] * modbus_reg[MODBUS_HOLD_ADC_TIM_ARR] / 240;
 80019be:	4b49      	ldr	r3, [pc, #292]	; (8001ae4 <main+0x178>)
 80019c0:	89db      	ldrh	r3, [r3, #14]
 80019c2:	461a      	mov	r2, r3
 80019c4:	4b47      	ldr	r3, [pc, #284]	; (8001ae4 <main+0x178>)
 80019c6:	8a1b      	ldrh	r3, [r3, #16]
 80019c8:	fb02 f303 	mul.w	r3, r2, r3
 80019cc:	4a46      	ldr	r2, [pc, #280]	; (8001ae8 <main+0x17c>)
 80019ce:	fb82 1203 	smull	r1, r2, r2, r3
 80019d2:	441a      	add	r2, r3
 80019d4:	11d2      	asrs	r2, r2, #7
 80019d6:	17db      	asrs	r3, r3, #31
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  char adc_interval_str[128] = {0};
 80019de:	2300      	movs	r3, #0
 80019e0:	603b      	str	r3, [r7, #0]
 80019e2:	1d3b      	adds	r3, r7, #4
 80019e4:	227c      	movs	r2, #124	; 0x7c
 80019e6:	2100      	movs	r1, #0
 80019e8:	4618      	mov	r0, r3
 80019ea:	f013 f915 	bl	8014c18 <memset>
  sprintf(adc_interval_str, "adc_interval=%d us\r\n", adc_interval);
 80019ee:	463b      	mov	r3, r7
 80019f0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80019f4:	493d      	ldr	r1, [pc, #244]	; (8001aec <main+0x180>)
 80019f6:	4618      	mov	r0, r3
 80019f8:	f013 f916 	bl	8014c28 <siprintf>
  //uart_debug_str(adc_interval_str);
  
  DAC_CH1_Set_Vol(modbus_reg[MODBUS_HOLD_DAC1_VOL]);
 80019fc:	4b39      	ldr	r3, [pc, #228]	; (8001ae4 <main+0x178>)
 80019fe:	881b      	ldrh	r3, [r3, #0]
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7ff fb65 	bl	80010d0 <DAC_CH1_Set_Vol>
  DAC_CH2_Set_Vol(modbus_reg[MODBUS_HOLD_DAC2_VOL]);
 8001a06:	4b37      	ldr	r3, [pc, #220]	; (8001ae4 <main+0x178>)
 8001a08:	885b      	ldrh	r3, [r3, #2]
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f7ff fba0 	bl	8001150 <DAC_CH2_Set_Vol>
  TIM3_PWM_Init(modbus_reg[MODBUS_HOLD_PWM_ARR] - 1, modbus_reg[MODBUS_HOLD_PWM_PSC] - 1);		//240M/240=1M的计数频率，自动重装载为500，那么PWM频率为1M/500=2kHZ
 8001a10:	4b34      	ldr	r3, [pc, #208]	; (8001ae4 <main+0x178>)
 8001a12:	88db      	ldrh	r3, [r3, #6]
 8001a14:	3b01      	subs	r3, #1
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	4b32      	ldr	r3, [pc, #200]	; (8001ae4 <main+0x178>)
 8001a1a:	889b      	ldrh	r3, [r3, #4]
 8001a1c:	3b01      	subs	r3, #1
 8001a1e:	b29b      	uxth	r3, r3
 8001a20:	4619      	mov	r1, r3
 8001a22:	4610      	mov	r0, r2
 8001a24:	f001 fcb6 	bl	8003394 <TIM3_PWM_Init>
  TIM_SetTIM3Compare4(modbus_reg[MODBUS_HOLD_PWM_COMPARE]);
 8001a28:	4b2e      	ldr	r3, [pc, #184]	; (8001ae4 <main+0x178>)
 8001a2a:	891b      	ldrh	r3, [r3, #8]
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f001 fdcf 	bl	80035d0 <TIM_SetTIM3Compare4>
  MX_TIM5_Init();
 8001a32:	f001 fe07 	bl	8003644 <MX_TIM5_Init>
  
//  /* 使用外部参考电压 */
//  HAL_SYSCFG_DisableVREFBUF();
//  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE);
  
  int32_t data_deal_timeout = 0;
 8001a36:	2300      	movs	r3, #0
 8001a38:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  extern uint16_t modbus_reg[REG_NUM_HOLD];
  while (1)
  {
	if(modbus_reg[MODBUS_HOLD_BEGIN] == 1){
 8001a3c:	4b29      	ldr	r3, [pc, #164]	; (8001ae4 <main+0x178>)
 8001a3e:	8a5b      	ldrh	r3, [r3, #18]
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d12a      	bne.n	8001a9a <main+0x12e>
		if (tim5_timeout_index > tim5_timeout_index_prev ) { /* 每隔100微秒进入函数 */
 8001a44:	4b2a      	ldr	r3, [pc, #168]	; (8001af0 <main+0x184>)
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	4b2a      	ldr	r3, [pc, #168]	; (8001af4 <main+0x188>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	429a      	cmp	r2, r3
 8001a4e:	d905      	bls.n	8001a5c <main+0xf0>
		        tim5_timeout_index_prev = tim5_timeout_index;
 8001a50:	4b27      	ldr	r3, [pc, #156]	; (8001af0 <main+0x184>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	4a27      	ldr	r2, [pc, #156]	; (8001af4 <main+0x188>)
 8001a56:	6013      	str	r3, [r2, #0]
		        /* 推送ADC数据 */
		        sensor_data_usb_send();
 8001a58:	f7ff fe2c 	bl	80016b4 <sensor_data_usb_send>
		        //uart1_send_data("cccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccccc", 64);

		}

		if (tim4_timeout_index > tim4_timeout_index_prev) { /* 每隔500ms进入函数 */
 8001a5c:	4b26      	ldr	r3, [pc, #152]	; (8001af8 <main+0x18c>)
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	4b26      	ldr	r3, [pc, #152]	; (8001afc <main+0x190>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	429a      	cmp	r2, r3
 8001a66:	d9e9      	bls.n	8001a3c <main+0xd0>
		    tim4_timeout_index_prev = tim4_timeout_index;
 8001a68:	4b23      	ldr	r3, [pc, #140]	; (8001af8 <main+0x18c>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a23      	ldr	r2, [pc, #140]	; (8001afc <main+0x190>)
 8001a6e:	6013      	str	r3, [r2, #0]
		    //uart1_send_data("bbbbbb", 6);
		        /* 处理接口数据 */
		    io_data_deal();
 8001a70:	f7ff fd92 	bl	8001598 <io_data_deal>

		         /* 传感器数据采集 */
		    sensor_data_get();
 8001a74:	f7ff fe6a 	bl	800174c <sensor_data_get>


		    data_deal_timeout++;
 8001a78:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		    if (data_deal_timeout >= 10) {
 8001a82:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001a86:	2b09      	cmp	r3, #9
 8001a88:	ddd8      	ble.n	8001a3c <main+0xd0>
		        data_deal_timeout = 0;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		            /* 喂独立看门狗 */
		        IWDG_Feed();
 8001a90:	f7ff ff62 	bl	8001958 <IWDG_Feed>
		            /* 检查接口数据状态，每隔一段时间，重置解析流程 */
		        io_data_avail_check();
 8001a94:	f7ff fd50 	bl	8001538 <io_data_avail_check>
 8001a98:	e7d0      	b.n	8001a3c <main+0xd0>
		    }
		}
	}
	else{

		if (tim5_timeout_index > tim5_timeout_index_prev) { /* 每隔100微秒进入函数 */
 8001a9a:	4b15      	ldr	r3, [pc, #84]	; (8001af0 <main+0x184>)
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	4b15      	ldr	r3, [pc, #84]	; (8001af4 <main+0x188>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d903      	bls.n	8001aae <main+0x142>
			tim5_timeout_index_prev = tim5_timeout_index;
 8001aa6:	4b12      	ldr	r3, [pc, #72]	; (8001af0 <main+0x184>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a12      	ldr	r2, [pc, #72]	; (8001af4 <main+0x188>)
 8001aac:	6013      	str	r3, [r2, #0]
		}
		if (tim4_timeout_index > tim4_timeout_index_prev) { /* 每隔100ms进入函数 */
 8001aae:	4b12      	ldr	r3, [pc, #72]	; (8001af8 <main+0x18c>)
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	4b12      	ldr	r3, [pc, #72]	; (8001afc <main+0x190>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	429a      	cmp	r2, r3
 8001ab8:	d9c0      	bls.n	8001a3c <main+0xd0>
			tim4_timeout_index_prev = tim4_timeout_index;
 8001aba:	4b0f      	ldr	r3, [pc, #60]	; (8001af8 <main+0x18c>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a0f      	ldr	r2, [pc, #60]	; (8001afc <main+0x190>)
 8001ac0:	6013      	str	r3, [r2, #0]
					        /* 处理接口数据 */

			io_data_deal();
 8001ac2:	f7ff fd69 	bl	8001598 <io_data_deal>
			data_deal_timeout++;
 8001ac6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001aca:	3301      	adds	r3, #1
 8001acc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
			if (data_deal_timeout >= 10) {
 8001ad0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001ad4:	2b09      	cmp	r3, #9
 8001ad6:	ddb1      	ble.n	8001a3c <main+0xd0>
				data_deal_timeout = 0;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
				//uart1_send_data("aaa", 3);
				            /* 喂独立看门狗 */
				IWDG_Feed();
 8001ade:	f7ff ff3b 	bl	8001958 <IWDG_Feed>
	if(modbus_reg[MODBUS_HOLD_BEGIN] == 1){
 8001ae2:	e7ab      	b.n	8001a3c <main+0xd0>
 8001ae4:	24062a30 	.word	0x24062a30
 8001ae8:	88888889 	.word	0x88888889
 8001aec:	080155c4 	.word	0x080155c4
 8001af0:	24063c5c 	.word	0x24063c5c
 8001af4:	24063c60 	.word	0x24063c60
 8001af8:	24063c54 	.word	0x24063c54
 8001afc:	24063c58 	.word	0x24063c58

08001b00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b09c      	sub	sp, #112	; 0x70
 8001b04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b0a:	224c      	movs	r2, #76	; 0x4c
 8001b0c:	2100      	movs	r1, #0
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f013 f882 	bl	8014c18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b14:	1d3b      	adds	r3, r7, #4
 8001b16:	2220      	movs	r2, #32
 8001b18:	2100      	movs	r1, #0
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f013 f87c 	bl	8014c18 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001b20:	2002      	movs	r0, #2
 8001b22:	f008 f91f 	bl	8009d64 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001b26:	2300      	movs	r3, #0
 8001b28:	603b      	str	r3, [r7, #0]
 8001b2a:	4b35      	ldr	r3, [pc, #212]	; (8001c00 <SystemClock_Config+0x100>)
 8001b2c:	699b      	ldr	r3, [r3, #24]
 8001b2e:	4a34      	ldr	r2, [pc, #208]	; (8001c00 <SystemClock_Config+0x100>)
 8001b30:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001b34:	6193      	str	r3, [r2, #24]
 8001b36:	4b32      	ldr	r3, [pc, #200]	; (8001c00 <SystemClock_Config+0x100>)
 8001b38:	699b      	ldr	r3, [r3, #24]
 8001b3a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001b3e:	603b      	str	r3, [r7, #0]
 8001b40:	4b30      	ldr	r3, [pc, #192]	; (8001c04 <SystemClock_Config+0x104>)
 8001b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b44:	4a2f      	ldr	r2, [pc, #188]	; (8001c04 <SystemClock_Config+0x104>)
 8001b46:	f043 0301 	orr.w	r3, r3, #1
 8001b4a:	62d3      	str	r3, [r2, #44]	; 0x2c
 8001b4c:	4b2d      	ldr	r3, [pc, #180]	; (8001c04 <SystemClock_Config+0x104>)
 8001b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b50:	f003 0301 	and.w	r3, r3, #1
 8001b54:	603b      	str	r3, [r7, #0]
 8001b56:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001b58:	bf00      	nop
 8001b5a:	4b29      	ldr	r3, [pc, #164]	; (8001c00 <SystemClock_Config+0x100>)
 8001b5c:	699b      	ldr	r3, [r3, #24]
 8001b5e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001b62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001b66:	d1f8      	bne.n	8001b5a <SystemClock_Config+0x5a>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 8001b68:	4b27      	ldr	r3, [pc, #156]	; (8001c08 <SystemClock_Config+0x108>)
 8001b6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b6c:	f023 0303 	bic.w	r3, r3, #3
 8001b70:	4a25      	ldr	r2, [pc, #148]	; (8001c08 <SystemClock_Config+0x108>)
 8001b72:	f043 0302 	orr.w	r3, r3, #2
 8001b76:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001b78:	2309      	movs	r3, #9
 8001b7a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b7c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b80:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001b82:	2301      	movs	r3, #1
 8001b84:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b86:	2302      	movs	r3, #2
 8001b88:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8001b8e:	2305      	movs	r3, #5
 8001b90:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001b92:	23c0      	movs	r3, #192	; 0xc0
 8001b94:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001b96:	2302      	movs	r3, #2
 8001b98:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 20;
 8001b9a:	2314      	movs	r3, #20
 8001b9c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001ba2:	2308      	movs	r3, #8
 8001ba4:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001baa:	2300      	movs	r3, #0
 8001bac:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f008 fcec 	bl	800a590 <HAL_RCC_OscConfig>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001bbe:	f000 f851 	bl	8001c64 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bc2:	233f      	movs	r3, #63	; 0x3f
 8001bc4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001bce:	2308      	movs	r3, #8
 8001bd0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001bd2:	2340      	movs	r3, #64	; 0x40
 8001bd4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001bd6:	2340      	movs	r3, #64	; 0x40
 8001bd8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001bda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001bde:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001be0:	2340      	movs	r3, #64	; 0x40
 8001be2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001be4:	1d3b      	adds	r3, r7, #4
 8001be6:	2104      	movs	r1, #4
 8001be8:	4618      	mov	r0, r3
 8001bea:	f009 f8ff 	bl	800adec <HAL_RCC_ClockConfig>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d001      	beq.n	8001bf8 <SystemClock_Config+0xf8>
  {
    Error_Handler();
 8001bf4:	f000 f836 	bl	8001c64 <Error_Handler>
  }
}
 8001bf8:	bf00      	nop
 8001bfa:	3770      	adds	r7, #112	; 0x70
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}
 8001c00:	58024800 	.word	0x58024800
 8001c04:	58000400 	.word	0x58000400
 8001c08:	58024400 	.word	0x58024400

08001c0c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b0b0      	sub	sp, #192	; 0xc0
 8001c10:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c12:	1d3b      	adds	r3, r7, #4
 8001c14:	22bc      	movs	r2, #188	; 0xbc
 8001c16:	2100      	movs	r1, #0
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f012 fffd 	bl	8014c18 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001c1e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001c22:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLL2.PLL2M = 25;
 8001c24:	2319      	movs	r3, #25
 8001c26:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 160;
 8001c28:	23a0      	movs	r3, #160	; 0xa0
 8001c2a:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 4;
 8001c2c:	2304      	movs	r3, #4
 8001c2e:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001c30:	2302      	movs	r3, #2
 8001c32:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001c34:	2302      	movs	r3, #2
 8001c36:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_0;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 8001c3c:	2320      	movs	r3, #32
 8001c3e:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001c40:	2300      	movs	r3, #0
 8001c42:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8001c44:	2300      	movs	r3, #0
 8001c46:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c4a:	1d3b      	adds	r3, r7, #4
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f009 fc59 	bl	800b504 <HAL_RCCEx_PeriphCLKConfig>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <PeriphCommonClock_Config+0x50>
  {
    Error_Handler();
 8001c58:	f000 f804 	bl	8001c64 <Error_Handler>
  }
}
 8001c5c:	bf00      	nop
 8001c5e:	37c0      	adds	r7, #192	; 0xc0
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}

08001c64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001c68:	b672      	cpsid	i
}
 8001c6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c6c:	e7fe      	b.n	8001c6c <Error_Handler+0x8>
	...

08001c70 <NORFLASH_Init>:
//W25Q64
//容量为8M字节,共有128个Block,2048个Sector 
													 
//初始化SPI FLASH的IO口
void NORFLASH_Init(void)
{ 
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
	uint8_t temp;
 	NORFLASH_Qspi_Enable();			//使能QSPI模式
 8001c76:	f000 f821 	bl	8001cbc <NORFLASH_Qspi_Enable>
	NORFLASH_TYPE=NORFLASH_ReadID();//读取FLASH ID.
 8001c7a:	f000 f8db 	bl	8001e34 <NORFLASH_ReadID>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	461a      	mov	r2, r3
 8001c82:	4b0d      	ldr	r3, [pc, #52]	; (8001cb8 <NORFLASH_Init+0x48>)
 8001c84:	801a      	strh	r2, [r3, #0]
	if(NORFLASH_TYPE==W25Q64)
 8001c86:	4b0c      	ldr	r3, [pc, #48]	; (8001cb8 <NORFLASH_Init+0x48>)
 8001c88:	881b      	ldrh	r3, [r3, #0]
 8001c8a:	f64e 7216 	movw	r2, #61206	; 0xef16
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d10e      	bne.n	8001cb0 <NORFLASH_Init+0x40>
	{
		NORFLASH_Write_Enable();	//写使能
 8001c92:	f000 f8b7 	bl	8001e04 <NORFLASH_Write_Enable>
		QSPI_Send_CMD(W25X_SetReadParam,0,(3<<6)|(0<<4)|(0<<2)|(3<<0),0);	//QPI,设置读参数指令,地址为0,4线传数据_8位地址_无地址_4线传输指令,无空周期,1个字节数据
 8001c96:	2300      	movs	r3, #0
 8001c98:	22c3      	movs	r2, #195	; 0xc3
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	20c0      	movs	r0, #192	; 0xc0
 8001c9e:	f001 f90f 	bl	8002ec0 <QSPI_Send_CMD>
		temp=3<<4;					//设置P4&P5=11,8个dummy clocks,104M
 8001ca2:	2330      	movs	r3, #48	; 0x30
 8001ca4:	71fb      	strb	r3, [r7, #7]
		QSPI_Transmit(&temp,1);		//发送1个字节		   			
 8001ca6:	1dfb      	adds	r3, r7, #7
 8001ca8:	2101      	movs	r1, #1
 8001caa:	4618      	mov	r0, r3
 8001cac:	f001 f9ec 	bl	8003088 <QSPI_Transmit>
	}
}  
 8001cb0:	bf00      	nop
 8001cb2:	3708      	adds	r7, #8
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}
 8001cb8:	24000002 	.word	0x24000002

08001cbc <NORFLASH_Qspi_Enable>:
//W25QXX进入QSPI模式 
void NORFLASH_Qspi_Enable(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0
	uint8_t stareg2=0;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	71fb      	strb	r3, [r7, #7]
	stareg2=NORFLASH_ReadSR(2);		//先读出状态寄存器2的原始值 
 8001cc6:	2002      	movs	r0, #2
 8001cc8:	f000 f822 	bl	8001d10 <NORFLASH_ReadSR>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	71fb      	strb	r3, [r7, #7]
	if((stareg2&0X02)==0)			//QE位未使能
 8001cd0:	79fb      	ldrb	r3, [r7, #7]
 8001cd2:	f003 0302 	and.w	r3, r3, #2
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d10a      	bne.n	8001cf0 <NORFLASH_Qspi_Enable+0x34>
	{ 
		NORFLASH_Write_Enable();		//写使能 
 8001cda:	f000 f893 	bl	8001e04 <NORFLASH_Write_Enable>
		stareg2|=1<<1;				//使能QE位		
 8001cde:	79fb      	ldrb	r3, [r7, #7]
 8001ce0:	f043 0302 	orr.w	r3, r3, #2
 8001ce4:	71fb      	strb	r3, [r7, #7]
		NORFLASH_Write_SR(2,stareg2);	//写状态寄存器2
 8001ce6:	79fb      	ldrb	r3, [r7, #7]
 8001ce8:	4619      	mov	r1, r3
 8001cea:	2002      	movs	r0, #2
 8001cec:	f000 f84e 	bl	8001d8c <NORFLASH_Write_SR>
	}
	QSPI_Send_CMD(W25X_EnterQPIMode,0,(0<<6)|(0<<4)|(0<<2)|(1<<0),0);	//写command指令,地址为0,无数据_8位地址_无地址_单线传输指令,无空周期,0个字节数据
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	2100      	movs	r1, #0
 8001cf6:	2038      	movs	r0, #56	; 0x38
 8001cf8:	f001 f8e2 	bl	8002ec0 <QSPI_Send_CMD>
	NORFLASH_QPI_MODE=1;				//标记QSPI模式
 8001cfc:	4b03      	ldr	r3, [pc, #12]	; (8001d0c <NORFLASH_Qspi_Enable+0x50>)
 8001cfe:	2201      	movs	r2, #1
 8001d00:	701a      	strb	r2, [r3, #0]
}
 8001d02:	bf00      	nop
 8001d04:	3708      	adds	r7, #8
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	24062b94 	.word	0x24062b94

08001d10 <NORFLASH_ReadSR>:
//BIT7      6    5    4   3   2   1   0
//HOLD/RST  DRV1 DRV0 (R) (R) WPS ADP ADS
//regno:状态寄存器号，范:1~3
//返回值:状态寄存器值
uint8_t NORFLASH_ReadSR(uint8_t regno)   
{  
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b084      	sub	sp, #16
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	4603      	mov	r3, r0
 8001d18:	71fb      	strb	r3, [r7, #7]
	uint8_t byte=0,command=0; 
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	73bb      	strb	r3, [r7, #14]
 8001d1e:	2300      	movs	r3, #0
 8001d20:	73fb      	strb	r3, [r7, #15]
    switch(regno)
 8001d22:	79fb      	ldrb	r3, [r7, #7]
 8001d24:	2b03      	cmp	r3, #3
 8001d26:	d00c      	beq.n	8001d42 <NORFLASH_ReadSR+0x32>
 8001d28:	2b03      	cmp	r3, #3
 8001d2a:	dc0d      	bgt.n	8001d48 <NORFLASH_ReadSR+0x38>
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d002      	beq.n	8001d36 <NORFLASH_ReadSR+0x26>
 8001d30:	2b02      	cmp	r3, #2
 8001d32:	d003      	beq.n	8001d3c <NORFLASH_ReadSR+0x2c>
 8001d34:	e008      	b.n	8001d48 <NORFLASH_ReadSR+0x38>
    {
        case 1:
            command=W25X_ReadStatusReg1;    //读状态寄存器1指令
 8001d36:	2305      	movs	r3, #5
 8001d38:	73fb      	strb	r3, [r7, #15]
            break;
 8001d3a:	e008      	b.n	8001d4e <NORFLASH_ReadSR+0x3e>
        case 2:
            command=W25X_ReadStatusReg2;    //读状态寄存器2指令
 8001d3c:	2335      	movs	r3, #53	; 0x35
 8001d3e:	73fb      	strb	r3, [r7, #15]
            break;
 8001d40:	e005      	b.n	8001d4e <NORFLASH_ReadSR+0x3e>
        case 3:
            command=W25X_ReadStatusReg3;    //读状态寄存器3指令
 8001d42:	2315      	movs	r3, #21
 8001d44:	73fb      	strb	r3, [r7, #15]
            break;
 8001d46:	e002      	b.n	8001d4e <NORFLASH_ReadSR+0x3e>
        default:
            command=W25X_ReadStatusReg1;    
 8001d48:	2305      	movs	r3, #5
 8001d4a:	73fb      	strb	r3, [r7, #15]
            break;
 8001d4c:	bf00      	nop
    }   
	if(NORFLASH_QPI_MODE)QSPI_Send_CMD(command,0,(3<<6)|(0<<4)|(0<<2)|(3<<0),0);//QPI,写command指令,地址为0,4线传数据_8位地址_无地址_4线传输指令,无空周期,1个字节数据
 8001d4e:	4b0e      	ldr	r3, [pc, #56]	; (8001d88 <NORFLASH_ReadSR+0x78>)
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d006      	beq.n	8001d64 <NORFLASH_ReadSR+0x54>
 8001d56:	7bf8      	ldrb	r0, [r7, #15]
 8001d58:	2300      	movs	r3, #0
 8001d5a:	22c3      	movs	r2, #195	; 0xc3
 8001d5c:	2100      	movs	r1, #0
 8001d5e:	f001 f8af 	bl	8002ec0 <QSPI_Send_CMD>
 8001d62:	e005      	b.n	8001d70 <NORFLASH_ReadSR+0x60>
	else QSPI_Send_CMD(command,0,(1<<6)|(0<<4)|(0<<2)|(1<<0),0);				//SPI,写command指令,地址为0,单线传数据_8位地址_无地址_单线传输指令,无空周期,1个字节数据
 8001d64:	7bf8      	ldrb	r0, [r7, #15]
 8001d66:	2300      	movs	r3, #0
 8001d68:	2241      	movs	r2, #65	; 0x41
 8001d6a:	2100      	movs	r1, #0
 8001d6c:	f001 f8a8 	bl	8002ec0 <QSPI_Send_CMD>
	QSPI_Receive(&byte,1);	        
 8001d70:	f107 030e 	add.w	r3, r7, #14
 8001d74:	2101      	movs	r1, #1
 8001d76:	4618      	mov	r0, r3
 8001d78:	f001 f96a 	bl	8003050 <QSPI_Receive>
	return byte;   
 8001d7c:	7bbb      	ldrb	r3, [r7, #14]
}   
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3710      	adds	r7, #16
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	24062b94 	.word	0x24062b94

08001d8c <NORFLASH_Write_SR>:

//写W25QXX状态寄存器
void NORFLASH_Write_SR(uint8_t regno,uint8_t sr)   
{   
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b084      	sub	sp, #16
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	4603      	mov	r3, r0
 8001d94:	460a      	mov	r2, r1
 8001d96:	71fb      	strb	r3, [r7, #7]
 8001d98:	4613      	mov	r3, r2
 8001d9a:	71bb      	strb	r3, [r7, #6]
    uint8_t command=0;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	73fb      	strb	r3, [r7, #15]
    switch(regno)
 8001da0:	79fb      	ldrb	r3, [r7, #7]
 8001da2:	2b03      	cmp	r3, #3
 8001da4:	d00c      	beq.n	8001dc0 <NORFLASH_Write_SR+0x34>
 8001da6:	2b03      	cmp	r3, #3
 8001da8:	dc0d      	bgt.n	8001dc6 <NORFLASH_Write_SR+0x3a>
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d002      	beq.n	8001db4 <NORFLASH_Write_SR+0x28>
 8001dae:	2b02      	cmp	r3, #2
 8001db0:	d003      	beq.n	8001dba <NORFLASH_Write_SR+0x2e>
 8001db2:	e008      	b.n	8001dc6 <NORFLASH_Write_SR+0x3a>
    {
        case 1:
            command=W25X_WriteStatusReg1;    //写状态寄存器1指令
 8001db4:	2301      	movs	r3, #1
 8001db6:	73fb      	strb	r3, [r7, #15]
            break;
 8001db8:	e008      	b.n	8001dcc <NORFLASH_Write_SR+0x40>
        case 2:
            command=W25X_WriteStatusReg2;    //写状态寄存器2指令
 8001dba:	2331      	movs	r3, #49	; 0x31
 8001dbc:	73fb      	strb	r3, [r7, #15]
            break;
 8001dbe:	e005      	b.n	8001dcc <NORFLASH_Write_SR+0x40>
        case 3:
            command=W25X_WriteStatusReg3;    //写状态寄存器3指令
 8001dc0:	2311      	movs	r3, #17
 8001dc2:	73fb      	strb	r3, [r7, #15]
            break;
 8001dc4:	e002      	b.n	8001dcc <NORFLASH_Write_SR+0x40>
        default:
            command=W25X_WriteStatusReg1;    
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	73fb      	strb	r3, [r7, #15]
            break;
 8001dca:	bf00      	nop
    }   
	if(NORFLASH_QPI_MODE)QSPI_Send_CMD(command,0,(3<<6)|(0<<4)|(0<<2)|(3<<0),0);//QPI,写command指令,地址为0,4线传数据_8位地址_无地址_4线传输指令,无空周期,1个字节数据
 8001dcc:	4b0c      	ldr	r3, [pc, #48]	; (8001e00 <NORFLASH_Write_SR+0x74>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d006      	beq.n	8001de2 <NORFLASH_Write_SR+0x56>
 8001dd4:	7bf8      	ldrb	r0, [r7, #15]
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	22c3      	movs	r2, #195	; 0xc3
 8001dda:	2100      	movs	r1, #0
 8001ddc:	f001 f870 	bl	8002ec0 <QSPI_Send_CMD>
 8001de0:	e005      	b.n	8001dee <NORFLASH_Write_SR+0x62>
	else QSPI_Send_CMD(command,0,(1<<6)|(0<<4)|(0<<2)|(1<<0),0);				//SPI,写command指令,地址为0,单线传数据_8位地址_无地址_单线传输指令,无空周期,1个字节数据
 8001de2:	7bf8      	ldrb	r0, [r7, #15]
 8001de4:	2300      	movs	r3, #0
 8001de6:	2241      	movs	r2, #65	; 0x41
 8001de8:	2100      	movs	r1, #0
 8001dea:	f001 f869 	bl	8002ec0 <QSPI_Send_CMD>
	QSPI_Transmit(&sr,1);	         	      
 8001dee:	1dbb      	adds	r3, r7, #6
 8001df0:	2101      	movs	r1, #1
 8001df2:	4618      	mov	r0, r3
 8001df4:	f001 f948 	bl	8003088 <QSPI_Transmit>
}  
 8001df8:	bf00      	nop
 8001dfa:	3710      	adds	r7, #16
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	24062b94 	.word	0x24062b94

08001e04 <NORFLASH_Write_Enable>:

//W25QXX写使能	
//将S1寄存器的WEL置位   
void NORFLASH_Write_Enable(void)   
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
	if(NORFLASH_QPI_MODE)QSPI_Send_CMD(W25X_WriteEnable,0,(0<<6)|(0<<4)|(0<<2)|(3<<0),0);	//QPI,写使能指令,地址为0,无数据_8位地址_无地址_4线传输指令,无空周期,0个字节数据
 8001e08:	4b09      	ldr	r3, [pc, #36]	; (8001e30 <NORFLASH_Write_Enable+0x2c>)
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d006      	beq.n	8001e1e <NORFLASH_Write_Enable+0x1a>
 8001e10:	2300      	movs	r3, #0
 8001e12:	2203      	movs	r2, #3
 8001e14:	2100      	movs	r1, #0
 8001e16:	2006      	movs	r0, #6
 8001e18:	f001 f852 	bl	8002ec0 <QSPI_Send_CMD>
	else QSPI_Send_CMD(W25X_WriteEnable,0,(0<<6)|(0<<4)|(0<<2)|(1<<0),0);					//SPI,写使能指令,地址为0,无数据_8位地址_无地址_单线传输指令,无空周期,0个字节数据
} 
 8001e1c:	e005      	b.n	8001e2a <NORFLASH_Write_Enable+0x26>
	else QSPI_Send_CMD(W25X_WriteEnable,0,(0<<6)|(0<<4)|(0<<2)|(1<<0),0);					//SPI,写使能指令,地址为0,无数据_8位地址_无地址_单线传输指令,无空周期,0个字节数据
 8001e1e:	2300      	movs	r3, #0
 8001e20:	2201      	movs	r2, #1
 8001e22:	2100      	movs	r1, #0
 8001e24:	2006      	movs	r0, #6
 8001e26:	f001 f84b 	bl	8002ec0 <QSPI_Send_CMD>
} 
 8001e2a:	bf00      	nop
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	24062b94 	.word	0x24062b94

08001e34 <NORFLASH_ReadID>:
//0XEF15,表示芯片型号为W25Q32  
//0XEF16,表示芯片型号为W25Q64 
//0XEF17,表示芯片型号为W25Q128 	  
//0XEF18,表示芯片型号为W25Q256
uint16_t NORFLASH_ReadID(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
	uint8_t temp[2];
	uint16_t deviceid;
	if(NORFLASH_QPI_MODE)QSPI_Send_CMD(W25X_ManufactDeviceID,0,(3<<6)|(2<<4)|(3<<2)|(3<<0),0);	//QPI,读id,地址为0,4线传输数据_24位地址_4线传输地址_4线传输指令,无空周期,2个字节数据
 8001e3a:	4b11      	ldr	r3, [pc, #68]	; (8001e80 <NORFLASH_ReadID+0x4c>)
 8001e3c:	781b      	ldrb	r3, [r3, #0]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d006      	beq.n	8001e50 <NORFLASH_ReadID+0x1c>
 8001e42:	2300      	movs	r3, #0
 8001e44:	22ef      	movs	r2, #239	; 0xef
 8001e46:	2100      	movs	r1, #0
 8001e48:	2090      	movs	r0, #144	; 0x90
 8001e4a:	f001 f839 	bl	8002ec0 <QSPI_Send_CMD>
 8001e4e:	e005      	b.n	8001e5c <NORFLASH_ReadID+0x28>
	else QSPI_Send_CMD(W25X_ManufactDeviceID,0,(1<<6)|(2<<4)|(1<<2)|(1<<0),0);					//SPI,读id,地址为0,单线传输数据_24位地址_单线传输地址_单线传输指令,无空周期,2个字节数据
 8001e50:	2300      	movs	r3, #0
 8001e52:	2265      	movs	r2, #101	; 0x65
 8001e54:	2100      	movs	r1, #0
 8001e56:	2090      	movs	r0, #144	; 0x90
 8001e58:	f001 f832 	bl	8002ec0 <QSPI_Send_CMD>
	QSPI_Receive(temp,2);
 8001e5c:	1d3b      	adds	r3, r7, #4
 8001e5e:	2102      	movs	r1, #2
 8001e60:	4618      	mov	r0, r3
 8001e62:	f001 f8f5 	bl	8003050 <QSPI_Receive>
	deviceid=(temp[0]<<8)|temp[1];
 8001e66:	793b      	ldrb	r3, [r7, #4]
 8001e68:	021b      	lsls	r3, r3, #8
 8001e6a:	b21a      	sxth	r2, r3
 8001e6c:	797b      	ldrb	r3, [r7, #5]
 8001e6e:	b21b      	sxth	r3, r3
 8001e70:	4313      	orrs	r3, r2
 8001e72:	b21b      	sxth	r3, r3
 8001e74:	80fb      	strh	r3, [r7, #6]
	return deviceid;
 8001e76:	88fb      	ldrh	r3, [r7, #6]
}    
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3708      	adds	r7, #8
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	24062b94 	.word	0x24062b94

08001e84 <NORFLASH_Read>:
//在指定地址开始读取指定长度的数据
//pBuffer:数据存储区
//ReadAddr:开始读取的地址(最大32bit)
//NumByteToRead:要读取的字节数(最大65535)
void NORFLASH_Read(uint8_t* pBuffer,uint32_t ReadAddr,uint16_t NumByteToRead)   
{ 
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b084      	sub	sp, #16
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	60f8      	str	r0, [r7, #12]
 8001e8c:	60b9      	str	r1, [r7, #8]
 8001e8e:	4613      	mov	r3, r2
 8001e90:	80fb      	strh	r3, [r7, #6]
	QSPI_Send_CMD(W25X_FastReadData,ReadAddr,(3<<6)|(2<<4)|(3<<2)|(3<<0),8);	//QPI,快速读数据,地址为ReadAddr,4线传输数据_24位地址_4线传输地址_4线传输指令,8空周期,NumByteToRead个数据
 8001e92:	2308      	movs	r3, #8
 8001e94:	22ef      	movs	r2, #239	; 0xef
 8001e96:	68b9      	ldr	r1, [r7, #8]
 8001e98:	200b      	movs	r0, #11
 8001e9a:	f001 f811 	bl	8002ec0 <QSPI_Send_CMD>
	QSPI_Receive(pBuffer,NumByteToRead); 
 8001e9e:	88fb      	ldrh	r3, [r7, #6]
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	68f8      	ldr	r0, [r7, #12]
 8001ea4:	f001 f8d4 	bl	8003050 <QSPI_Receive>
}  
 8001ea8:	bf00      	nop
 8001eaa:	3710      	adds	r7, #16
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}

08001eb0 <NORFLASH_Write_Page>:
//在指定地址开始写入最大256字节的数据
//pBuffer:数据存储区
//WriteAddr:开始写入的地址(最大32bit)
//NumByteToWrite:要写入的字节数(最大256),该数不应该超过该页的剩余字节数!!!	 
void NORFLASH_Write_Page(uint8_t* pBuffer,uint32_t WriteAddr,uint16_t NumByteToWrite)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	60f8      	str	r0, [r7, #12]
 8001eb8:	60b9      	str	r1, [r7, #8]
 8001eba:	4613      	mov	r3, r2
 8001ebc:	80fb      	strh	r3, [r7, #6]
	NORFLASH_Write_Enable();					//写使能
 8001ebe:	f7ff ffa1 	bl	8001e04 <NORFLASH_Write_Enable>
	QSPI_Send_CMD(W25X_PageProgram,WriteAddr,(3<<6)|(2<<4)|(3<<2)|(3<<0),0);	//QPI,页写指令,地址为WriteAddr,4线传输数据_24位地址_4线传输地址_4线传输指令,无空周期,NumByteToWrite个数据
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	22ef      	movs	r2, #239	; 0xef
 8001ec6:	68b9      	ldr	r1, [r7, #8]
 8001ec8:	2002      	movs	r0, #2
 8001eca:	f000 fff9 	bl	8002ec0 <QSPI_Send_CMD>
	QSPI_Transmit(pBuffer,NumByteToWrite);	         	      
 8001ece:	88fb      	ldrh	r3, [r7, #6]
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	68f8      	ldr	r0, [r7, #12]
 8001ed4:	f001 f8d8 	bl	8003088 <QSPI_Transmit>
	NORFLASH_Wait_Busy();					   //等待写入结束
 8001ed8:	f000 f8df 	bl	800209a <NORFLASH_Wait_Busy>
} 
 8001edc:	bf00      	nop
 8001ede:	3710      	adds	r7, #16
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <NORFLASH_Write_NoCheck>:
//pBuffer:数据存储区
//WriteAddr:开始写入的地址(最大32bit)
//NumByteToWrite:要写入的字节数(最大65535)
//CHECK OK
void NORFLASH_Write_NoCheck(uint8_t* pBuffer,uint32_t WriteAddr,uint16_t NumByteToWrite)   
{ 			 		 
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b086      	sub	sp, #24
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	60f8      	str	r0, [r7, #12]
 8001eec:	60b9      	str	r1, [r7, #8]
 8001eee:	4613      	mov	r3, r2
 8001ef0:	80fb      	strh	r3, [r7, #6]
	uint16_t pageremain;	   
	pageremain=256-WriteAddr%256; //单页剩余的字节数		 	    
 8001ef2:	68bb      	ldr	r3, [r7, #8]
 8001ef4:	b29b      	uxth	r3, r3
 8001ef6:	b2db      	uxtb	r3, r3
 8001ef8:	b29b      	uxth	r3, r3
 8001efa:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8001efe:	82fb      	strh	r3, [r7, #22]
	if(NumByteToWrite<=pageremain)pageremain=NumByteToWrite;//不大于256个字节
 8001f00:	88fa      	ldrh	r2, [r7, #6]
 8001f02:	8afb      	ldrh	r3, [r7, #22]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d801      	bhi.n	8001f0c <NORFLASH_Write_NoCheck+0x28>
 8001f08:	88fb      	ldrh	r3, [r7, #6]
 8001f0a:	82fb      	strh	r3, [r7, #22]
	while(1)
	{	   
		NORFLASH_Write_Page(pBuffer,WriteAddr,pageremain);
 8001f0c:	8afb      	ldrh	r3, [r7, #22]
 8001f0e:	461a      	mov	r2, r3
 8001f10:	68b9      	ldr	r1, [r7, #8]
 8001f12:	68f8      	ldr	r0, [r7, #12]
 8001f14:	f7ff ffcc 	bl	8001eb0 <NORFLASH_Write_Page>
		if(NumByteToWrite==pageremain)break;//写入结束了
 8001f18:	88fa      	ldrh	r2, [r7, #6]
 8001f1a:	8afb      	ldrh	r3, [r7, #22]
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d016      	beq.n	8001f4e <NORFLASH_Write_NoCheck+0x6a>
	 	else //NumByteToWrite>pageremain
		{
			pBuffer+=pageremain;
 8001f20:	8afb      	ldrh	r3, [r7, #22]
 8001f22:	68fa      	ldr	r2, [r7, #12]
 8001f24:	4413      	add	r3, r2
 8001f26:	60fb      	str	r3, [r7, #12]
			WriteAddr+=pageremain;	
 8001f28:	8afb      	ldrh	r3, [r7, #22]
 8001f2a:	68ba      	ldr	r2, [r7, #8]
 8001f2c:	4413      	add	r3, r2
 8001f2e:	60bb      	str	r3, [r7, #8]

			NumByteToWrite-=pageremain;			  //减去已经写入了的字节数
 8001f30:	88fa      	ldrh	r2, [r7, #6]
 8001f32:	8afb      	ldrh	r3, [r7, #22]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	80fb      	strh	r3, [r7, #6]
			if(NumByteToWrite>256)pageremain=256; //一次可以写入256个字节
 8001f38:	88fb      	ldrh	r3, [r7, #6]
 8001f3a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f3e:	d903      	bls.n	8001f48 <NORFLASH_Write_NoCheck+0x64>
 8001f40:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f44:	82fb      	strh	r3, [r7, #22]
 8001f46:	e7e1      	b.n	8001f0c <NORFLASH_Write_NoCheck+0x28>
			else pageremain=NumByteToWrite; 	  //不够256个字节了
 8001f48:	88fb      	ldrh	r3, [r7, #6]
 8001f4a:	82fb      	strh	r3, [r7, #22]
		NORFLASH_Write_Page(pBuffer,WriteAddr,pageremain);
 8001f4c:	e7de      	b.n	8001f0c <NORFLASH_Write_NoCheck+0x28>
		if(NumByteToWrite==pageremain)break;//写入结束了
 8001f4e:	bf00      	nop
		}
	}   
} 
 8001f50:	bf00      	nop
 8001f52:	3718      	adds	r7, #24
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}

08001f58 <NORFLASH_Write>:
//pBuffer:数据存储区
//WriteAddr:开始写入的地址(最大32bit)						
//NumByteToWrite:要写入的字节数(最大65535)   
uint8_t NORFLASH_BUFFER[4096];		 
void NORFLASH_Write(uint8_t* pBuffer,uint32_t WriteAddr,uint16_t NumByteToWrite)   
{ 
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b088      	sub	sp, #32
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	60f8      	str	r0, [r7, #12]
 8001f60:	60b9      	str	r1, [r7, #8]
 8001f62:	4613      	mov	r3, r2
 8001f64:	80fb      	strh	r3, [r7, #6]
	uint32_t secpos;
	uint16_t secoff;
	uint16_t secremain;	   
 	uint16_t i;    
	uint8_t * NORFLASH_BUF;	  
	NORFLASH_BUF=NORFLASH_BUFFER;	     
 8001f66:	4b40      	ldr	r3, [pc, #256]	; (8002068 <NORFLASH_Write+0x110>)
 8001f68:	613b      	str	r3, [r7, #16]
 	secpos=WriteAddr/4096;//扇区地址  
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	0b1b      	lsrs	r3, r3, #12
 8001f6e:	61fb      	str	r3, [r7, #28]
	secoff=WriteAddr%4096;//在扇区内的偏移
 8001f70:	68bb      	ldr	r3, [r7, #8]
 8001f72:	b29b      	uxth	r3, r3
 8001f74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f78:	837b      	strh	r3, [r7, #26]
	secremain=4096-secoff;//扇区剩余空间大小   
 8001f7a:	8b7b      	ldrh	r3, [r7, #26]
 8001f7c:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8001f80:	833b      	strh	r3, [r7, #24]
 	//printf("ad:%X,nb:%X\r\n",WriteAddr,NumByteToWrite);//测试用
 	if(NumByteToWrite<=secremain)secremain=NumByteToWrite;//不大于4096个字节
 8001f82:	88fa      	ldrh	r2, [r7, #6]
 8001f84:	8b3b      	ldrh	r3, [r7, #24]
 8001f86:	429a      	cmp	r2, r3
 8001f88:	d801      	bhi.n	8001f8e <NORFLASH_Write+0x36>
 8001f8a:	88fb      	ldrh	r3, [r7, #6]
 8001f8c:	833b      	strh	r3, [r7, #24]
	while(1) 
	{	
		NORFLASH_Read(NORFLASH_BUF,secpos*4096,4096);//读出整个扇区的内容
 8001f8e:	69fb      	ldr	r3, [r7, #28]
 8001f90:	031b      	lsls	r3, r3, #12
 8001f92:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f96:	4619      	mov	r1, r3
 8001f98:	6938      	ldr	r0, [r7, #16]
 8001f9a:	f7ff ff73 	bl	8001e84 <NORFLASH_Read>
		for(i=0;i<secremain;i++)//校验数据
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	82fb      	strh	r3, [r7, #22]
 8001fa2:	e00b      	b.n	8001fbc <NORFLASH_Write+0x64>
		{
			if(NORFLASH_BUF[secoff+i]!=0XFF)break;//需要擦除  	  
 8001fa4:	8b7a      	ldrh	r2, [r7, #26]
 8001fa6:	8afb      	ldrh	r3, [r7, #22]
 8001fa8:	4413      	add	r3, r2
 8001faa:	461a      	mov	r2, r3
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	4413      	add	r3, r2
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	2bff      	cmp	r3, #255	; 0xff
 8001fb4:	d107      	bne.n	8001fc6 <NORFLASH_Write+0x6e>
		for(i=0;i<secremain;i++)//校验数据
 8001fb6:	8afb      	ldrh	r3, [r7, #22]
 8001fb8:	3301      	adds	r3, #1
 8001fba:	82fb      	strh	r3, [r7, #22]
 8001fbc:	8afa      	ldrh	r2, [r7, #22]
 8001fbe:	8b3b      	ldrh	r3, [r7, #24]
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d3ef      	bcc.n	8001fa4 <NORFLASH_Write+0x4c>
 8001fc4:	e000      	b.n	8001fc8 <NORFLASH_Write+0x70>
			if(NORFLASH_BUF[secoff+i]!=0XFF)break;//需要擦除  	  
 8001fc6:	bf00      	nop
		}
		if(i<secremain)//需要擦除
 8001fc8:	8afa      	ldrh	r2, [r7, #22]
 8001fca:	8b3b      	ldrh	r3, [r7, #24]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	d220      	bcs.n	8002012 <NORFLASH_Write+0xba>
		{
			NORFLASH_Erase_Sector(secpos);//擦除这个扇区
 8001fd0:	69f8      	ldr	r0, [r7, #28]
 8001fd2:	f000 f84b 	bl	800206c <NORFLASH_Erase_Sector>
			for(i=0;i<secremain;i++)	   //复制
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	82fb      	strh	r3, [r7, #22]
 8001fda:	e00d      	b.n	8001ff8 <NORFLASH_Write+0xa0>
			{
				NORFLASH_BUF[i+secoff]=pBuffer[i];	  
 8001fdc:	8afb      	ldrh	r3, [r7, #22]
 8001fde:	68fa      	ldr	r2, [r7, #12]
 8001fe0:	441a      	add	r2, r3
 8001fe2:	8af9      	ldrh	r1, [r7, #22]
 8001fe4:	8b7b      	ldrh	r3, [r7, #26]
 8001fe6:	440b      	add	r3, r1
 8001fe8:	4619      	mov	r1, r3
 8001fea:	693b      	ldr	r3, [r7, #16]
 8001fec:	440b      	add	r3, r1
 8001fee:	7812      	ldrb	r2, [r2, #0]
 8001ff0:	701a      	strb	r2, [r3, #0]
			for(i=0;i<secremain;i++)	   //复制
 8001ff2:	8afb      	ldrh	r3, [r7, #22]
 8001ff4:	3301      	adds	r3, #1
 8001ff6:	82fb      	strh	r3, [r7, #22]
 8001ff8:	8afa      	ldrh	r2, [r7, #22]
 8001ffa:	8b3b      	ldrh	r3, [r7, #24]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d3ed      	bcc.n	8001fdc <NORFLASH_Write+0x84>
			}
			NORFLASH_Write_NoCheck(NORFLASH_BUF,secpos*4096,4096);	//写入整个扇区   
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	031b      	lsls	r3, r3, #12
 8002004:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002008:	4619      	mov	r1, r3
 800200a:	6938      	ldr	r0, [r7, #16]
 800200c:	f7ff ff6a 	bl	8001ee4 <NORFLASH_Write_NoCheck>
 8002010:	e005      	b.n	800201e <NORFLASH_Write+0xc6>
		}else NORFLASH_Write_NoCheck(pBuffer,WriteAddr,secremain);//写已经擦除了的,直接写入扇区剩余区间. 				   
 8002012:	8b3b      	ldrh	r3, [r7, #24]
 8002014:	461a      	mov	r2, r3
 8002016:	68b9      	ldr	r1, [r7, #8]
 8002018:	68f8      	ldr	r0, [r7, #12]
 800201a:	f7ff ff63 	bl	8001ee4 <NORFLASH_Write_NoCheck>
		if(NumByteToWrite==secremain)break;//写入结束了
 800201e:	88fa      	ldrh	r2, [r7, #6]
 8002020:	8b3b      	ldrh	r3, [r7, #24]
 8002022:	429a      	cmp	r2, r3
 8002024:	d01b      	beq.n	800205e <NORFLASH_Write+0x106>
		else//写入未结束
		{
			secpos++;//扇区地址增1
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	3301      	adds	r3, #1
 800202a:	61fb      	str	r3, [r7, #28]
			secoff=0;//偏移位置为0 	 
 800202c:	2300      	movs	r3, #0
 800202e:	837b      	strh	r3, [r7, #26]

			pBuffer+=secremain;  //指针偏移
 8002030:	8b3b      	ldrh	r3, [r7, #24]
 8002032:	68fa      	ldr	r2, [r7, #12]
 8002034:	4413      	add	r3, r2
 8002036:	60fb      	str	r3, [r7, #12]
			WriteAddr+=secremain;//写地址偏移	   
 8002038:	8b3b      	ldrh	r3, [r7, #24]
 800203a:	68ba      	ldr	r2, [r7, #8]
 800203c:	4413      	add	r3, r2
 800203e:	60bb      	str	r3, [r7, #8]
			NumByteToWrite-=secremain;				//字节数递减
 8002040:	88fa      	ldrh	r2, [r7, #6]
 8002042:	8b3b      	ldrh	r3, [r7, #24]
 8002044:	1ad3      	subs	r3, r2, r3
 8002046:	80fb      	strh	r3, [r7, #6]
			if(NumByteToWrite>4096)secremain=4096;	//下一个扇区还是写不完
 8002048:	88fb      	ldrh	r3, [r7, #6]
 800204a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800204e:	d903      	bls.n	8002058 <NORFLASH_Write+0x100>
 8002050:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002054:	833b      	strh	r3, [r7, #24]
 8002056:	e79a      	b.n	8001f8e <NORFLASH_Write+0x36>
			else secremain=NumByteToWrite;			//下一个扇区可以写完了
 8002058:	88fb      	ldrh	r3, [r7, #6]
 800205a:	833b      	strh	r3, [r7, #24]
		NORFLASH_Read(NORFLASH_BUF,secpos*4096,4096);//读出整个扇区的内容
 800205c:	e797      	b.n	8001f8e <NORFLASH_Write+0x36>
		if(NumByteToWrite==secremain)break;//写入结束了
 800205e:	bf00      	nop
		}	 
	};	 
}
 8002060:	bf00      	nop
 8002062:	3720      	adds	r7, #32
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	24062b98 	.word	0x24062b98

0800206c <NORFLASH_Erase_Sector>:

//擦除一个扇区
//Dst_Addr:扇区地址 根据实际容量设置
//擦除一个扇区的最少时间:150ms
void NORFLASH_Erase_Sector(uint32_t Dst_Addr)   
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
	//printf("fe:%x\r\n",Dst_Addr);		//监视falsh擦除情况,测试用  	  
	Dst_Addr*=4096;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	031b      	lsls	r3, r3, #12
 8002078:	607b      	str	r3, [r7, #4]
	NORFLASH_Write_Enable();			//SET WEL 	 
 800207a:	f7ff fec3 	bl	8001e04 <NORFLASH_Write_Enable>
	NORFLASH_Wait_Busy();  
 800207e:	f000 f80c 	bl	800209a <NORFLASH_Wait_Busy>
	QSPI_Send_CMD(W25X_SectorErase,Dst_Addr,(0<<6)|(2<<4)|(3<<2)|(3<<0),0);//QPI,写扇区擦除指令,地址为0,无数据_24位地址_4线传输地址_4线传输指令,无空周期,0个字节数据
 8002082:	2300      	movs	r3, #0
 8002084:	222f      	movs	r2, #47	; 0x2f
 8002086:	6879      	ldr	r1, [r7, #4]
 8002088:	2020      	movs	r0, #32
 800208a:	f000 ff19 	bl	8002ec0 <QSPI_Send_CMD>
	NORFLASH_Wait_Busy();				//等待擦除完成
 800208e:	f000 f804 	bl	800209a <NORFLASH_Wait_Busy>
}
 8002092:	bf00      	nop
 8002094:	3708      	adds	r7, #8
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}

0800209a <NORFLASH_Wait_Busy>:

//等待空闲
void NORFLASH_Wait_Busy(void)   
{   
 800209a:	b580      	push	{r7, lr}
 800209c:	af00      	add	r7, sp, #0
	while((NORFLASH_ReadSR(1)&0x01)==0x01);	// 等待BUSY位清空
 800209e:	bf00      	nop
 80020a0:	2001      	movs	r0, #1
 80020a2:	f7ff fe35 	bl	8001d10 <NORFLASH_ReadSR>
 80020a6:	4603      	mov	r3, r0
 80020a8:	f003 0301 	and.w	r3, r3, #1
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d0f7      	beq.n	80020a0 <NORFLASH_Wait_Busy+0x6>
}   
 80020b0:	bf00      	nop
 80020b2:	bf00      	nop
 80020b4:	bd80      	pop	{r7, pc}
	...

080020b8 <MX_OPAMP1_Init>:
OPAMP_HandleTypeDef hopamp1;
OPAMP_HandleTypeDef hopamp2;

/* OPAMP1 init function */
void MX_OPAMP1_Init(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OPAMP1_Init 0 */
  if (hopamp1.Instance == OPAMP1) {
 80020bc:	4b24      	ldr	r3, [pc, #144]	; (8002150 <MX_OPAMP1_Init+0x98>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a24      	ldr	r2, [pc, #144]	; (8002154 <MX_OPAMP1_Init+0x9c>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d102      	bne.n	80020cc <MX_OPAMP1_Init+0x14>
      HAL_OPAMP_Stop(&hopamp1);
 80020c6:	4822      	ldr	r0, [pc, #136]	; (8002150 <MX_OPAMP1_Init+0x98>)
 80020c8:	f006 fc43 	bl	8008952 <HAL_OPAMP_Stop>
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 80020cc:	4b20      	ldr	r3, [pc, #128]	; (8002150 <MX_OPAMP1_Init+0x98>)
 80020ce:	4a21      	ldr	r2, [pc, #132]	; (8002154 <MX_OPAMP1_Init+0x9c>)
 80020d0:	601a      	str	r2, [r3, #0]
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 80020d2:	4b1f      	ldr	r3, [pc, #124]	; (8002150 <MX_OPAMP1_Init+0x98>)
 80020d4:	2240      	movs	r2, #64	; 0x40
 80020d6:	609a      	str	r2, [r3, #8]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80020d8:	4b1d      	ldr	r3, [pc, #116]	; (8002150 <MX_OPAMP1_Init+0x98>)
 80020da:	2200      	movs	r2, #0
 80020dc:	611a      	str	r2, [r3, #16]
  hopamp1.Init.PowerMode = OPAMP_POWERMODE_NORMAL;
 80020de:	4b1c      	ldr	r3, [pc, #112]	; (8002150 <MX_OPAMP1_Init+0x98>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	605a      	str	r2, [r3, #4]
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
 80020e4:	4b1a      	ldr	r3, [pc, #104]	; (8002150 <MX_OPAMP1_Init+0x98>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	619a      	str	r2, [r3, #24]
  
  if (modbus_reg[MODBUS_HOLD_PGA1_GAIN] == 2)
 80020ea:	4b1b      	ldr	r3, [pc, #108]	; (8002158 <MX_OPAMP1_Init+0xa0>)
 80020ec:	895b      	ldrh	r3, [r3, #10]
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	d103      	bne.n	80020fa <MX_OPAMP1_Init+0x42>
    hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_2_OR_MINUS_1;
 80020f2:	4b17      	ldr	r3, [pc, #92]	; (8002150 <MX_OPAMP1_Init+0x98>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	615a      	str	r2, [r3, #20]
 80020f8:	e019      	b.n	800212e <MX_OPAMP1_Init+0x76>
  else if (modbus_reg[MODBUS_HOLD_PGA1_GAIN] == 4)
 80020fa:	4b17      	ldr	r3, [pc, #92]	; (8002158 <MX_OPAMP1_Init+0xa0>)
 80020fc:	895b      	ldrh	r3, [r3, #10]
 80020fe:	2b04      	cmp	r3, #4
 8002100:	d104      	bne.n	800210c <MX_OPAMP1_Init+0x54>
    hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_4_OR_MINUS_3;
 8002102:	4b13      	ldr	r3, [pc, #76]	; (8002150 <MX_OPAMP1_Init+0x98>)
 8002104:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002108:	615a      	str	r2, [r3, #20]
 800210a:	e010      	b.n	800212e <MX_OPAMP1_Init+0x76>
  else if (modbus_reg[MODBUS_HOLD_PGA1_GAIN] == 8)
 800210c:	4b12      	ldr	r3, [pc, #72]	; (8002158 <MX_OPAMP1_Init+0xa0>)
 800210e:	895b      	ldrh	r3, [r3, #10]
 8002110:	2b08      	cmp	r3, #8
 8002112:	d104      	bne.n	800211e <MX_OPAMP1_Init+0x66>
    hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_8_OR_MINUS_7; 
 8002114:	4b0e      	ldr	r3, [pc, #56]	; (8002150 <MX_OPAMP1_Init+0x98>)
 8002116:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800211a:	615a      	str	r2, [r3, #20]
 800211c:	e007      	b.n	800212e <MX_OPAMP1_Init+0x76>
  else if (modbus_reg[MODBUS_HOLD_PGA1_GAIN] == 16)
 800211e:	4b0e      	ldr	r3, [pc, #56]	; (8002158 <MX_OPAMP1_Init+0xa0>)
 8002120:	895b      	ldrh	r3, [r3, #10]
 8002122:	2b10      	cmp	r3, #16
 8002124:	d103      	bne.n	800212e <MX_OPAMP1_Init+0x76>
    hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;   
 8002126:	4b0a      	ldr	r3, [pc, #40]	; (8002150 <MX_OPAMP1_Init+0x98>)
 8002128:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800212c:	615a      	str	r2, [r3, #20]
  
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 800212e:	4b08      	ldr	r3, [pc, #32]	; (8002150 <MX_OPAMP1_Init+0x98>)
 8002130:	2200      	movs	r2, #0
 8002132:	61da      	str	r2, [r3, #28]
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8002134:	4806      	ldr	r0, [pc, #24]	; (8002150 <MX_OPAMP1_Init+0x98>)
 8002136:	f006 fb13 	bl	8008760 <HAL_OPAMP_Init>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d001      	beq.n	8002144 <MX_OPAMP1_Init+0x8c>
  {
    Error_Handler();
 8002140:	f7ff fd90 	bl	8001c64 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */
    HAL_OPAMP_Start(&hopamp1);
 8002144:	4802      	ldr	r0, [pc, #8]	; (8002150 <MX_OPAMP1_Init+0x98>)
 8002146:	f006 fbd3 	bl	80088f0 <HAL_OPAMP_Start>
  /* USER CODE END OPAMP1_Init 2 */

}
 800214a:	bf00      	nop
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	24063b98 	.word	0x24063b98
 8002154:	40009000 	.word	0x40009000
 8002158:	24062a30 	.word	0x24062a30

0800215c <MX_OPAMP2_Init>:
/* OPAMP2 init function */
void MX_OPAMP2_Init(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OPAMP2_Init 0 */
  if (hopamp2.Instance == OPAMP2) {
 8002160:	4b24      	ldr	r3, [pc, #144]	; (80021f4 <MX_OPAMP2_Init+0x98>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a24      	ldr	r2, [pc, #144]	; (80021f8 <MX_OPAMP2_Init+0x9c>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d102      	bne.n	8002170 <MX_OPAMP2_Init+0x14>
      HAL_OPAMP_Stop(&hopamp2);
 800216a:	4822      	ldr	r0, [pc, #136]	; (80021f4 <MX_OPAMP2_Init+0x98>)
 800216c:	f006 fbf1 	bl	8008952 <HAL_OPAMP_Stop>
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 8002170:	4b20      	ldr	r3, [pc, #128]	; (80021f4 <MX_OPAMP2_Init+0x98>)
 8002172:	4a21      	ldr	r2, [pc, #132]	; (80021f8 <MX_OPAMP2_Init+0x9c>)
 8002174:	601a      	str	r2, [r3, #0]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 8002176:	4b1f      	ldr	r3, [pc, #124]	; (80021f4 <MX_OPAMP2_Init+0x98>)
 8002178:	2240      	movs	r2, #64	; 0x40
 800217a:	609a      	str	r2, [r3, #8]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 800217c:	4b1d      	ldr	r3, [pc, #116]	; (80021f4 <MX_OPAMP2_Init+0x98>)
 800217e:	2200      	movs	r2, #0
 8002180:	611a      	str	r2, [r3, #16]
  hopamp2.Init.PowerMode = OPAMP_POWERMODE_NORMAL;
 8002182:	4b1c      	ldr	r3, [pc, #112]	; (80021f4 <MX_OPAMP2_Init+0x98>)
 8002184:	2200      	movs	r2, #0
 8002186:	605a      	str	r2, [r3, #4]
  hopamp2.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
 8002188:	4b1a      	ldr	r3, [pc, #104]	; (80021f4 <MX_OPAMP2_Init+0x98>)
 800218a:	2200      	movs	r2, #0
 800218c:	619a      	str	r2, [r3, #24]
  
  if (modbus_reg[MODBUS_HOLD_PGA2_GAIN] == 2)
 800218e:	4b1b      	ldr	r3, [pc, #108]	; (80021fc <MX_OPAMP2_Init+0xa0>)
 8002190:	899b      	ldrh	r3, [r3, #12]
 8002192:	2b02      	cmp	r3, #2
 8002194:	d103      	bne.n	800219e <MX_OPAMP2_Init+0x42>
    hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_2_OR_MINUS_1;
 8002196:	4b17      	ldr	r3, [pc, #92]	; (80021f4 <MX_OPAMP2_Init+0x98>)
 8002198:	2200      	movs	r2, #0
 800219a:	615a      	str	r2, [r3, #20]
 800219c:	e019      	b.n	80021d2 <MX_OPAMP2_Init+0x76>
  else if (modbus_reg[MODBUS_HOLD_PGA2_GAIN] == 4)
 800219e:	4b17      	ldr	r3, [pc, #92]	; (80021fc <MX_OPAMP2_Init+0xa0>)
 80021a0:	899b      	ldrh	r3, [r3, #12]
 80021a2:	2b04      	cmp	r3, #4
 80021a4:	d104      	bne.n	80021b0 <MX_OPAMP2_Init+0x54>
    hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_4_OR_MINUS_3;
 80021a6:	4b13      	ldr	r3, [pc, #76]	; (80021f4 <MX_OPAMP2_Init+0x98>)
 80021a8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80021ac:	615a      	str	r2, [r3, #20]
 80021ae:	e010      	b.n	80021d2 <MX_OPAMP2_Init+0x76>
  else if (modbus_reg[MODBUS_HOLD_PGA2_GAIN] == 8)
 80021b0:	4b12      	ldr	r3, [pc, #72]	; (80021fc <MX_OPAMP2_Init+0xa0>)
 80021b2:	899b      	ldrh	r3, [r3, #12]
 80021b4:	2b08      	cmp	r3, #8
 80021b6:	d104      	bne.n	80021c2 <MX_OPAMP2_Init+0x66>
    hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_8_OR_MINUS_7; 
 80021b8:	4b0e      	ldr	r3, [pc, #56]	; (80021f4 <MX_OPAMP2_Init+0x98>)
 80021ba:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80021be:	615a      	str	r2, [r3, #20]
 80021c0:	e007      	b.n	80021d2 <MX_OPAMP2_Init+0x76>
  else if (modbus_reg[MODBUS_HOLD_PGA2_GAIN] == 16)
 80021c2:	4b0e      	ldr	r3, [pc, #56]	; (80021fc <MX_OPAMP2_Init+0xa0>)
 80021c4:	899b      	ldrh	r3, [r3, #12]
 80021c6:	2b10      	cmp	r3, #16
 80021c8:	d103      	bne.n	80021d2 <MX_OPAMP2_Init+0x76>
    hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;  
 80021ca:	4b0a      	ldr	r3, [pc, #40]	; (80021f4 <MX_OPAMP2_Init+0x98>)
 80021cc:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 80021d0:	615a      	str	r2, [r3, #20]
  
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80021d2:	4b08      	ldr	r3, [pc, #32]	; (80021f4 <MX_OPAMP2_Init+0x98>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	61da      	str	r2, [r3, #28]
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 80021d8:	4806      	ldr	r0, [pc, #24]	; (80021f4 <MX_OPAMP2_Init+0x98>)
 80021da:	f006 fac1 	bl	8008760 <HAL_OPAMP_Init>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d001      	beq.n	80021e8 <MX_OPAMP2_Init+0x8c>
  {
    Error_Handler();
 80021e4:	f7ff fd3e 	bl	8001c64 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */
    HAL_OPAMP_Start(&hopamp2);
 80021e8:	4802      	ldr	r0, [pc, #8]	; (80021f4 <MX_OPAMP2_Init+0x98>)
 80021ea:	f006 fb81 	bl	80088f0 <HAL_OPAMP_Start>
  /* USER CODE END OPAMP2_Init 2 */

}
 80021ee:	bf00      	nop
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	24063bcc 	.word	0x24063bcc
 80021f8:	40009010 	.word	0x40009010
 80021fc:	24062a30 	.word	0x24062a30

08002200 <HAL_OPAMP_MspInit>:

static uint32_t HAL_RCC_OPAMP_CLK_ENABLED=0;

void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* opampHandle)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b08c      	sub	sp, #48	; 0x30
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002208:	f107 031c 	add.w	r3, r7, #28
 800220c:	2200      	movs	r2, #0
 800220e:	601a      	str	r2, [r3, #0]
 8002210:	605a      	str	r2, [r3, #4]
 8002212:	609a      	str	r2, [r3, #8]
 8002214:	60da      	str	r2, [r3, #12]
 8002216:	611a      	str	r2, [r3, #16]
  if(opampHandle->Instance==OPAMP1)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a47      	ldr	r2, [pc, #284]	; (800233c <HAL_OPAMP_MspInit+0x13c>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d14e      	bne.n	80022c0 <HAL_OPAMP_MspInit+0xc0>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */
    /* OPAMP1 clock enable */
    HAL_RCC_OPAMP_CLK_ENABLED++;
 8002222:	4b47      	ldr	r3, [pc, #284]	; (8002340 <HAL_OPAMP_MspInit+0x140>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	3301      	adds	r3, #1
 8002228:	4a45      	ldr	r2, [pc, #276]	; (8002340 <HAL_OPAMP_MspInit+0x140>)
 800222a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_OPAMP_CLK_ENABLED==1){
 800222c:	4b44      	ldr	r3, [pc, #272]	; (8002340 <HAL_OPAMP_MspInit+0x140>)
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	2b01      	cmp	r3, #1
 8002232:	d10e      	bne.n	8002252 <HAL_OPAMP_MspInit+0x52>
      __HAL_RCC_OPAMP_CLK_ENABLE();
 8002234:	4b43      	ldr	r3, [pc, #268]	; (8002344 <HAL_OPAMP_MspInit+0x144>)
 8002236:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800223a:	4a42      	ldr	r2, [pc, #264]	; (8002344 <HAL_OPAMP_MspInit+0x144>)
 800223c:	f043 0310 	orr.w	r3, r3, #16
 8002240:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8002244:	4b3f      	ldr	r3, [pc, #252]	; (8002344 <HAL_OPAMP_MspInit+0x144>)
 8002246:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 800224a:	f003 0310 	and.w	r3, r3, #16
 800224e:	61bb      	str	r3, [r7, #24]
 8002250:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002252:	4b3c      	ldr	r3, [pc, #240]	; (8002344 <HAL_OPAMP_MspInit+0x144>)
 8002254:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002258:	4a3a      	ldr	r2, [pc, #232]	; (8002344 <HAL_OPAMP_MspInit+0x144>)
 800225a:	f043 0304 	orr.w	r3, r3, #4
 800225e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002262:	4b38      	ldr	r3, [pc, #224]	; (8002344 <HAL_OPAMP_MspInit+0x144>)
 8002264:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002268:	f003 0304 	and.w	r3, r3, #4
 800226c:	617b      	str	r3, [r7, #20]
 800226e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002270:	4b34      	ldr	r3, [pc, #208]	; (8002344 <HAL_OPAMP_MspInit+0x144>)
 8002272:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002276:	4a33      	ldr	r2, [pc, #204]	; (8002344 <HAL_OPAMP_MspInit+0x144>)
 8002278:	f043 0302 	orr.w	r3, r3, #2
 800227c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002280:	4b30      	ldr	r3, [pc, #192]	; (8002344 <HAL_OPAMP_MspInit+0x144>)
 8002282:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002286:	f003 0302 	and.w	r3, r3, #2
 800228a:	613b      	str	r3, [r7, #16]
 800228c:	693b      	ldr	r3, [r7, #16]
    /**OPAMP1 GPIO Configuration
    PC4     ------> OPAMP1_VOUT
    PC5     ------> OPAMP1_VINM
    PB0     ------> OPAMP1_VINP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800228e:	2330      	movs	r3, #48	; 0x30
 8002290:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002292:	2303      	movs	r3, #3
 8002294:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002296:	2300      	movs	r3, #0
 8002298:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800229a:	f107 031c 	add.w	r3, r7, #28
 800229e:	4619      	mov	r1, r3
 80022a0:	4829      	ldr	r0, [pc, #164]	; (8002348 <HAL_OPAMP_MspInit+0x148>)
 80022a2:	f006 f84d 	bl	8008340 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80022a6:	2301      	movs	r3, #1
 80022a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022aa:	2303      	movs	r3, #3
 80022ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ae:	2300      	movs	r3, #0
 80022b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022b2:	f107 031c 	add.w	r3, r7, #28
 80022b6:	4619      	mov	r1, r3
 80022b8:	4824      	ldr	r0, [pc, #144]	; (800234c <HAL_OPAMP_MspInit+0x14c>)
 80022ba:	f006 f841 	bl	8008340 <HAL_GPIO_Init>

  /* USER CODE BEGIN OPAMP2_MspInit 1 */

  /* USER CODE END OPAMP2_MspInit 1 */
  }
}
 80022be:	e038      	b.n	8002332 <HAL_OPAMP_MspInit+0x132>
  else if(opampHandle->Instance==OPAMP2)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a22      	ldr	r2, [pc, #136]	; (8002350 <HAL_OPAMP_MspInit+0x150>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d133      	bne.n	8002332 <HAL_OPAMP_MspInit+0x132>
    HAL_RCC_OPAMP_CLK_ENABLED++;
 80022ca:	4b1d      	ldr	r3, [pc, #116]	; (8002340 <HAL_OPAMP_MspInit+0x140>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	3301      	adds	r3, #1
 80022d0:	4a1b      	ldr	r2, [pc, #108]	; (8002340 <HAL_OPAMP_MspInit+0x140>)
 80022d2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_OPAMP_CLK_ENABLED==1){
 80022d4:	4b1a      	ldr	r3, [pc, #104]	; (8002340 <HAL_OPAMP_MspInit+0x140>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	2b01      	cmp	r3, #1
 80022da:	d10e      	bne.n	80022fa <HAL_OPAMP_MspInit+0xfa>
      __HAL_RCC_OPAMP_CLK_ENABLE();
 80022dc:	4b19      	ldr	r3, [pc, #100]	; (8002344 <HAL_OPAMP_MspInit+0x144>)
 80022de:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80022e2:	4a18      	ldr	r2, [pc, #96]	; (8002344 <HAL_OPAMP_MspInit+0x144>)
 80022e4:	f043 0310 	orr.w	r3, r3, #16
 80022e8:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 80022ec:	4b15      	ldr	r3, [pc, #84]	; (8002344 <HAL_OPAMP_MspInit+0x144>)
 80022ee:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 80022f2:	f003 0310 	and.w	r3, r3, #16
 80022f6:	60fb      	str	r3, [r7, #12]
 80022f8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80022fa:	4b12      	ldr	r3, [pc, #72]	; (8002344 <HAL_OPAMP_MspInit+0x144>)
 80022fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002300:	4a10      	ldr	r2, [pc, #64]	; (8002344 <HAL_OPAMP_MspInit+0x144>)
 8002302:	f043 0310 	orr.w	r3, r3, #16
 8002306:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800230a:	4b0e      	ldr	r3, [pc, #56]	; (8002344 <HAL_OPAMP_MspInit+0x144>)
 800230c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002310:	f003 0310 	and.w	r3, r3, #16
 8002314:	60bb      	str	r3, [r7, #8]
 8002316:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002318:	f44f 7360 	mov.w	r3, #896	; 0x380
 800231c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800231e:	2303      	movs	r3, #3
 8002320:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002322:	2300      	movs	r3, #0
 8002324:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002326:	f107 031c 	add.w	r3, r7, #28
 800232a:	4619      	mov	r1, r3
 800232c:	4809      	ldr	r0, [pc, #36]	; (8002354 <HAL_OPAMP_MspInit+0x154>)
 800232e:	f006 f807 	bl	8008340 <HAL_GPIO_Init>
}
 8002332:	bf00      	nop
 8002334:	3730      	adds	r7, #48	; 0x30
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	40009000 	.word	0x40009000
 8002340:	24063c00 	.word	0x24063c00
 8002344:	58024400 	.word	0x58024400
 8002348:	58020800 	.word	0x58020800
 800234c:	58020400 	.word	0x58020400
 8002350:	40009010 	.word	0x40009010
 8002354:	58021000 	.word	0x58021000

08002358 <modbus_data_response>:
/* USB发送数据 */
uint8_t CDC_Transmit_FS(uint8_t epnum, uint8_t* Buf, uint16_t Len);

/* 发送数据 */
void modbus_data_response(uint8_t *data, int32_t len)
{
 8002358:	b480      	push	{r7}
 800235a:	b083      	sub	sp, #12
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	6039      	str	r1, [r7, #0]
    //CDC_Transmit_FS(USB_CONFIG_MODBUS_EP_WRITE, data, len);
}
 8002362:	bf00      	nop
 8002364:	370c      	adds	r7, #12
 8002366:	46bd      	mov	sp, r7
 8002368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236c:	4770      	bx	lr
	...

08002370 <modbus_crc16>:
	0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42,
	0x43, 0x83, 0x41, 0x81, 0x80, 0x40
};

uint16_t modbus_crc16(uint8_t *puchMsg, uint16_t usDataLen)
{
 8002370:	b480      	push	{r7}
 8002372:	b085      	sub	sp, #20
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	460b      	mov	r3, r1
 800237a:	807b      	strh	r3, [r7, #2]
	uint8_t uchCRCHi = 0xFF; /* 高CRC字节初始化 */
 800237c:	23ff      	movs	r3, #255	; 0xff
 800237e:	73fb      	strb	r3, [r7, #15]
	uint8_t uchCRCLo = 0xFF; /* 低CRC 字节初始化 */
 8002380:	23ff      	movs	r3, #255	; 0xff
 8002382:	73bb      	strb	r3, [r7, #14]
	uint16_t uIndex; /* CRC循环中的索引 */
	while(usDataLen--) {
 8002384:	e011      	b.n	80023aa <modbus_crc16+0x3a>
		uIndex = uchCRCHi ^* puchMsg++;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	1c5a      	adds	r2, r3, #1
 800238a:	607a      	str	r2, [r7, #4]
 800238c:	781a      	ldrb	r2, [r3, #0]
 800238e:	7bfb      	ldrb	r3, [r7, #15]
 8002390:	4053      	eors	r3, r2
 8002392:	b2db      	uxtb	r3, r3
 8002394:	81bb      	strh	r3, [r7, #12]
		uchCRCHi = uchCRCLo ^ auchCRCHi[uIndex];
 8002396:	89bb      	ldrh	r3, [r7, #12]
 8002398:	4a0d      	ldr	r2, [pc, #52]	; (80023d0 <modbus_crc16+0x60>)
 800239a:	5cd2      	ldrb	r2, [r2, r3]
 800239c:	7bbb      	ldrb	r3, [r7, #14]
 800239e:	4053      	eors	r3, r2
 80023a0:	73fb      	strb	r3, [r7, #15]
		uchCRCLo = auchCRCLo[uIndex];
 80023a2:	89bb      	ldrh	r3, [r7, #12]
 80023a4:	4a0b      	ldr	r2, [pc, #44]	; (80023d4 <modbus_crc16+0x64>)
 80023a6:	5cd3      	ldrb	r3, [r2, r3]
 80023a8:	73bb      	strb	r3, [r7, #14]
	while(usDataLen--) {
 80023aa:	887b      	ldrh	r3, [r7, #2]
 80023ac:	1e5a      	subs	r2, r3, #1
 80023ae:	807a      	strh	r2, [r7, #2]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d1e8      	bne.n	8002386 <modbus_crc16+0x16>
	}
	return (uchCRCHi<<8 | uchCRCLo);
 80023b4:	7bfb      	ldrb	r3, [r7, #15]
 80023b6:	021b      	lsls	r3, r3, #8
 80023b8:	b21a      	sxth	r2, r3
 80023ba:	7bbb      	ldrb	r3, [r7, #14]
 80023bc:	b21b      	sxth	r3, r3
 80023be:	4313      	orrs	r3, r2
 80023c0:	b21b      	sxth	r3, r3
 80023c2:	b29b      	uxth	r3, r3
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3714      	adds	r7, #20
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr
 80023d0:	08015610 	.word	0x08015610
 80023d4:	08015710 	.word	0x08015710

080023d8 <modbus_frame_analysis_data_rst>:

/* 初始化帧解析信息 */
void modbus_frame_analysis_data_rst(MODBUS_FRAME_ANALYSIS_DATA *data)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
	memset(data, 0, sizeof(MODBUS_FRAME_ANALYSIS_DATA));
 80023e0:	2234      	movs	r2, #52	; 0x34
 80023e2:	2100      	movs	r1, #0
 80023e4:	6878      	ldr	r0, [r7, #4]
 80023e6:	f012 fc17 	bl	8014c18 <memset>
	data->current_state = MODBUS_FRAME_STATE_DEV;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2200      	movs	r2, #0
 80023ee:	701a      	strb	r2, [r3, #0]
	io_data_avail_usb = 0;
 80023f0:	4b03      	ldr	r3, [pc, #12]	; (8002400 <modbus_frame_analysis_data_rst+0x28>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	601a      	str	r2, [r3, #0]
}
 80023f6:	bf00      	nop
 80023f8:	3708      	adds	r7, #8
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	bf00      	nop
 8002400:	24062b30 	.word	0x24062b30

08002404 <hold_registers_read_deal>:
	modbus_frame_analysis_data_rst(&analysis_data_modbus_rtu_usb);
}

/* 读保存寄存器处理 */
void hold_registers_read_deal(uint8_t *frame, uint16_t addr, uint16_t len, uint8_t io_type)
{
 8002404:	b590      	push	{r4, r7, lr}
 8002406:	b0cd      	sub	sp, #308	; 0x134
 8002408:	af00      	add	r7, sp, #0
 800240a:	f507 7498 	add.w	r4, r7, #304	; 0x130
 800240e:	f5a4 7492 	sub.w	r4, r4, #292	; 0x124
 8002412:	6020      	str	r0, [r4, #0]
 8002414:	460c      	mov	r4, r1
 8002416:	4610      	mov	r0, r2
 8002418:	4619      	mov	r1, r3
 800241a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800241e:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 8002422:	4622      	mov	r2, r4
 8002424:	801a      	strh	r2, [r3, #0]
 8002426:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800242a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800242e:	4602      	mov	r2, r0
 8002430:	801a      	strh	r2, [r3, #0]
 8002432:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002436:	f2a3 1329 	subw	r3, r3, #297	; 0x129
 800243a:	460a      	mov	r2, r1
 800243c:	701a      	strb	r2, [r3, #0]
	int32_t i = 0;
 800243e:	2300      	movs	r3, #0
 8002440:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	uint16_t crc = 0;
 8002444:	2300      	movs	r3, #0
 8002446:	f8a7 312a 	strh.w	r3, [r7, #298]	; 0x12a
	uint16_t *data = modbus_reg;
 800244a:	4b6d      	ldr	r3, [pc, #436]	; (8002600 <hold_registers_read_deal+0x1fc>)
 800244c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
	uint16_t index = 0;
 8002450:	2300      	movs	r3, #0
 8002452:	f8a7 3122 	strh.w	r3, [r7, #290]	; 0x122
	uint8_t buf[REG_NUM_HOLD * 2 + 16];
	memset(buf, 0, REG_NUM_HOLD * 2 + 16);
 8002456:	f107 0310 	add.w	r3, r7, #16
 800245a:	f44f 7288 	mov.w	r2, #272	; 0x110
 800245e:	2100      	movs	r1, #0
 8002460:	4618      	mov	r0, r3
 8002462:	f012 fbd9 	bl	8014c18 <memset>
	
	/* 读取寄存器数量超过限制 */
	if ((addr + len) > REG_NUM_HOLD)
 8002466:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800246a:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 800246e:	881a      	ldrh	r2, [r3, #0]
 8002470:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002474:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002478:	881b      	ldrh	r3, [r3, #0]
 800247a:	4413      	add	r3, r2
 800247c:	2b80      	cmp	r3, #128	; 0x80
 800247e:	f300 80ba 	bgt.w	80025f6 <hold_registers_read_deal+0x1f2>
		return;

	buf[index++] = frame[0];
 8002482:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 8002486:	1c5a      	adds	r2, r3, #1
 8002488:	f8a7 2122 	strh.w	r2, [r7, #290]	; 0x122
 800248c:	461a      	mov	r2, r3
 800248e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002492:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	7819      	ldrb	r1, [r3, #0]
 800249a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800249e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80024a2:	5499      	strb	r1, [r3, r2]
	buf[index++] = 0x03;
 80024a4:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 80024a8:	1c5a      	adds	r2, r3, #1
 80024aa:	f8a7 2122 	strh.w	r2, [r7, #290]	; 0x122
 80024ae:	461a      	mov	r2, r3
 80024b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80024b4:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80024b8:	2103      	movs	r1, #3
 80024ba:	5499      	strb	r1, [r3, r2]
	buf[index++] = (len * 2) & 0xFF;
 80024bc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80024c0:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80024c4:	881b      	ldrh	r3, [r3, #0]
 80024c6:	b2da      	uxtb	r2, r3
 80024c8:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 80024cc:	1c59      	adds	r1, r3, #1
 80024ce:	f8a7 1122 	strh.w	r1, [r7, #290]	; 0x122
 80024d2:	4619      	mov	r1, r3
 80024d4:	0053      	lsls	r3, r2, #1
 80024d6:	b2da      	uxtb	r2, r3
 80024d8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80024dc:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80024e0:	545a      	strb	r2, [r3, r1]
	for (i = 0; i < len; i++) {
 80024e2:	2300      	movs	r3, #0
 80024e4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80024e8:	e032      	b.n	8002550 <hold_registers_read_deal+0x14c>
		uint16_t temp = data[addr + i];
 80024ea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80024ee:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 80024f2:	881a      	ldrh	r2, [r3, #0]
 80024f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80024f8:	4413      	add	r3, r2
 80024fa:	005b      	lsls	r3, r3, #1
 80024fc:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8002500:	4413      	add	r3, r2
 8002502:	881b      	ldrh	r3, [r3, #0]
 8002504:	f8a7 3120 	strh.w	r3, [r7, #288]	; 0x120
		buf[index + i * 2] = (temp >> 8) & 0xFF;
 8002508:	f8b7 3120 	ldrh.w	r3, [r7, #288]	; 0x120
 800250c:	0a1b      	lsrs	r3, r3, #8
 800250e:	b299      	uxth	r1, r3
 8002510:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 8002514:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002518:	005b      	lsls	r3, r3, #1
 800251a:	4413      	add	r3, r2
 800251c:	b2c9      	uxtb	r1, r1
 800251e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8002522:	f5a2 7290 	sub.w	r2, r2, #288	; 0x120
 8002526:	54d1      	strb	r1, [r2, r3]
		buf[index + i * 2 + 1] = (temp >> 0) & 0xFF;
 8002528:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800252c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8002530:	005b      	lsls	r3, r3, #1
 8002532:	4413      	add	r3, r2
 8002534:	3301      	adds	r3, #1
 8002536:	f8b7 2120 	ldrh.w	r2, [r7, #288]	; 0x120
 800253a:	b2d1      	uxtb	r1, r2
 800253c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8002540:	f5a2 7290 	sub.w	r2, r2, #288	; 0x120
 8002544:	54d1      	strb	r1, [r2, r3]
	for (i = 0; i < len; i++) {
 8002546:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800254a:	3301      	adds	r3, #1
 800254c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8002550:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002554:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002558:	881b      	ldrh	r3, [r3, #0]
 800255a:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 800255e:	429a      	cmp	r2, r3
 8002560:	dbc3      	blt.n	80024ea <hold_registers_read_deal+0xe6>
	}
	
	crc = modbus_crc16(buf, index + len * 2);
 8002562:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002566:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800256a:	881b      	ldrh	r3, [r3, #0]
 800256c:	005b      	lsls	r3, r3, #1
 800256e:	b29a      	uxth	r2, r3
 8002570:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 8002574:	4413      	add	r3, r2
 8002576:	b29a      	uxth	r2, r3
 8002578:	f107 0310 	add.w	r3, r7, #16
 800257c:	4611      	mov	r1, r2
 800257e:	4618      	mov	r0, r3
 8002580:	f7ff fef6 	bl	8002370 <modbus_crc16>
 8002584:	4603      	mov	r3, r0
 8002586:	f8a7 312a 	strh.w	r3, [r7, #298]	; 0x12a
	buf[index + len * 2] = (crc >> 8) & 0xFF;
 800258a:	f8b7 312a 	ldrh.w	r3, [r7, #298]	; 0x12a
 800258e:	0a1b      	lsrs	r3, r3, #8
 8002590:	b299      	uxth	r1, r3
 8002592:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 8002596:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800259a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800259e:	881b      	ldrh	r3, [r3, #0]
 80025a0:	005b      	lsls	r3, r3, #1
 80025a2:	4413      	add	r3, r2
 80025a4:	b2c9      	uxtb	r1, r1
 80025a6:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80025aa:	f5a2 7290 	sub.w	r2, r2, #288	; 0x120
 80025ae:	54d1      	strb	r1, [r2, r3]
	buf[index + len * 2 + 1] = (crc >> 0) & 0xFF;
 80025b0:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 80025b4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80025b8:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80025bc:	881b      	ldrh	r3, [r3, #0]
 80025be:	005b      	lsls	r3, r3, #1
 80025c0:	4413      	add	r3, r2
 80025c2:	3301      	adds	r3, #1
 80025c4:	f8b7 212a 	ldrh.w	r2, [r7, #298]	; 0x12a
 80025c8:	b2d1      	uxtb	r1, r2
 80025ca:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80025ce:	f5a2 7290 	sub.w	r2, r2, #288	; 0x120
 80025d2:	54d1      	strb	r1, [r2, r3]
	modbus_data_response(buf, index + len * 2 + 2);
 80025d4:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 80025d8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80025dc:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 80025e0:	881b      	ldrh	r3, [r3, #0]
 80025e2:	005b      	lsls	r3, r3, #1
 80025e4:	4413      	add	r3, r2
 80025e6:	1c9a      	adds	r2, r3, #2
 80025e8:	f107 0310 	add.w	r3, r7, #16
 80025ec:	4611      	mov	r1, r2
 80025ee:	4618      	mov	r0, r3
 80025f0:	f7ff feb2 	bl	8002358 <modbus_data_response>
 80025f4:	e000      	b.n	80025f8 <hold_registers_read_deal+0x1f4>
		return;
 80025f6:	bf00      	nop
}
 80025f8:	f507 779a 	add.w	r7, r7, #308	; 0x134
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd90      	pop	{r4, r7, pc}
 8002600:	24062a30 	.word	0x24062a30

08002604 <hold_registers_write_single_deal>:

/* 单个写入保持寄存器 */
void hold_registers_write_single_deal(uint8_t *frame, uint16_t addr, uint16_t hold_single, uint8_t io_type)
{
 8002604:	b590      	push	{r4, r7, lr}
 8002606:	b0c7      	sub	sp, #284	; 0x11c
 8002608:	af00      	add	r7, sp, #0
 800260a:	f507 748c 	add.w	r4, r7, #280	; 0x118
 800260e:	f5a4 7486 	sub.w	r4, r4, #268	; 0x10c
 8002612:	6020      	str	r0, [r4, #0]
 8002614:	460c      	mov	r4, r1
 8002616:	4610      	mov	r0, r2
 8002618:	4619      	mov	r1, r3
 800261a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800261e:	f5a3 7387 	sub.w	r3, r3, #270	; 0x10e
 8002622:	4622      	mov	r2, r4
 8002624:	801a      	strh	r2, [r3, #0]
 8002626:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800262a:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800262e:	4602      	mov	r2, r0
 8002630:	801a      	strh	r2, [r3, #0]
 8002632:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002636:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 800263a:	460a      	mov	r2, r1
 800263c:	701a      	strb	r2, [r3, #0]
    uint16_t modbus_reg_old[REG_NUM_HOLD];
    memcpy((uint8_t *)modbus_reg_old, (uint8_t *)modbus_reg, sizeof(uint16_t) * REG_NUM_HOLD);
 800263e:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002642:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002646:	4a24      	ldr	r2, [pc, #144]	; (80026d8 <hold_registers_write_single_deal+0xd4>)
 8002648:	4618      	mov	r0, r3
 800264a:	4611      	mov	r1, r2
 800264c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002650:	461a      	mov	r2, r3
 8002652:	f012 fad3 	bl	8014bfc <memcpy>
    
	uint16_t *data = modbus_reg;
 8002656:	4b20      	ldr	r3, [pc, #128]	; (80026d8 <hold_registers_write_single_deal+0xd4>)
 8002658:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	
	/* 读取寄存器数量超过限制 */
	if (addr >= REG_NUM_HOLD)
 800265c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002660:	f5a3 7387 	sub.w	r3, r3, #270	; 0x10e
 8002664:	881b      	ldrh	r3, [r3, #0]
 8002666:	2b7f      	cmp	r3, #127	; 0x7f
 8002668:	d830      	bhi.n	80026cc <hold_registers_write_single_deal+0xc8>
		return;
	
	data[addr] = hold_single;
 800266a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800266e:	f5a3 7387 	sub.w	r3, r3, #270	; 0x10e
 8002672:	881b      	ldrh	r3, [r3, #0]
 8002674:	005b      	lsls	r3, r3, #1
 8002676:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800267a:	4413      	add	r3, r2
 800267c:	f507 728c 	add.w	r2, r7, #280	; 0x118
 8002680:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8002684:	8812      	ldrh	r2, [r2, #0]
 8002686:	801a      	strh	r2, [r3, #0]
	config_write(CONFIG_BASE_ADDR + sizeof(uint16_t) * addr, (uint8_t *)(data + addr), sizeof(uint16_t));
 8002688:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800268c:	f5a3 7387 	sub.w	r3, r3, #270	; 0x10e
 8002690:	881b      	ldrh	r3, [r3, #0]
 8002692:	0058      	lsls	r0, r3, #1
 8002694:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002698:	f5a3 7387 	sub.w	r3, r3, #270	; 0x10e
 800269c:	881b      	ldrh	r3, [r3, #0]
 800269e:	005b      	lsls	r3, r3, #1
 80026a0:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80026a4:	4413      	add	r3, r2
 80026a6:	2202      	movs	r2, #2
 80026a8:	4619      	mov	r1, r3
 80026aa:	f7fe fe76 	bl	800139a <config_write>
	
	modbus_data_response(frame, 8);
 80026ae:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80026b2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80026b6:	2108      	movs	r1, #8
 80026b8:	6818      	ldr	r0, [r3, #0]
 80026ba:	f7ff fe4d 	bl	8002358 <modbus_data_response>
    
    modbus_hold_reg_data_compare(modbus_reg_old, modbus_reg);
 80026be:	f107 0314 	add.w	r3, r7, #20
 80026c2:	4905      	ldr	r1, [pc, #20]	; (80026d8 <hold_registers_write_single_deal+0xd4>)
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7ff f849 	bl	800175c <modbus_hold_reg_data_compare>
 80026ca:	e000      	b.n	80026ce <hold_registers_write_single_deal+0xca>
		return;
 80026cc:	bf00      	nop
}
 80026ce:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd90      	pop	{r4, r7, pc}
 80026d6:	bf00      	nop
 80026d8:	24062a30 	.word	0x24062a30

080026dc <hold_registers_write_multi_deal>:

/* 多个写入保持寄存器 */
void hold_registers_write_multi_deal(uint8_t *frame, uint16_t addr, uint16_t len, uint8_t io_type)
{
 80026dc:	b590      	push	{r4, r7, lr}
 80026de:	f5ad 7d0d 	sub.w	sp, sp, #564	; 0x234
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	f507 740c 	add.w	r4, r7, #560	; 0x230
 80026e8:	f5a4 7409 	sub.w	r4, r4, #548	; 0x224
 80026ec:	6020      	str	r0, [r4, #0]
 80026ee:	460c      	mov	r4, r1
 80026f0:	4610      	mov	r0, r2
 80026f2:	4619      	mov	r1, r3
 80026f4:	f507 730c 	add.w	r3, r7, #560	; 0x230
 80026f8:	f2a3 2326 	subw	r3, r3, #550	; 0x226
 80026fc:	4622      	mov	r2, r4
 80026fe:	801a      	strh	r2, [r3, #0]
 8002700:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8002704:	f5a3 730a 	sub.w	r3, r3, #552	; 0x228
 8002708:	4602      	mov	r2, r0
 800270a:	801a      	strh	r2, [r3, #0]
 800270c:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8002710:	f2a3 2329 	subw	r3, r3, #553	; 0x229
 8002714:	460a      	mov	r2, r1
 8002716:	701a      	strb	r2, [r3, #0]
    uint16_t modbus_reg_old[REG_NUM_HOLD];
    memcpy((uint8_t *)modbus_reg_old, (uint8_t *)modbus_reg, sizeof(uint16_t) * REG_NUM_HOLD);
 8002718:	f507 730c 	add.w	r3, r7, #560	; 0x230
 800271c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002720:	4a5d      	ldr	r2, [pc, #372]	; (8002898 <hold_registers_write_multi_deal+0x1bc>)
 8002722:	4618      	mov	r0, r3
 8002724:	4611      	mov	r1, r2
 8002726:	f44f 7380 	mov.w	r3, #256	; 0x100
 800272a:	461a      	mov	r2, r3
 800272c:	f012 fa66 	bl	8014bfc <memcpy>
    
	int32_t i = 0;
 8002730:	2300      	movs	r3, #0
 8002732:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
	uint16_t crc = 0;
 8002736:	2300      	movs	r3, #0
 8002738:	f8a7 322a 	strh.w	r3, [r7, #554]	; 0x22a
	uint16_t index = 0;
 800273c:	2300      	movs	r3, #0
 800273e:	f8a7 3228 	strh.w	r3, [r7, #552]	; 0x228
	uint16_t *data = modbus_reg;
 8002742:	4b55      	ldr	r3, [pc, #340]	; (8002898 <hold_registers_write_multi_deal+0x1bc>)
 8002744:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
	uint8_t buf[REG_NUM_HOLD * 2 + 16];
	memset(buf, 0, REG_NUM_HOLD * 2 + 16);
 8002748:	f107 0314 	add.w	r3, r7, #20
 800274c:	f44f 7288 	mov.w	r2, #272	; 0x110
 8002750:	2100      	movs	r1, #0
 8002752:	4618      	mov	r0, r3
 8002754:	f012 fa60 	bl	8014c18 <memset>
	
	memcpy(buf, frame, 6);
 8002758:	f507 730c 	add.w	r3, r7, #560	; 0x230
 800275c:	f5a3 7309 	sub.w	r3, r3, #548	; 0x224
 8002760:	f107 0014 	add.w	r0, r7, #20
 8002764:	2206      	movs	r2, #6
 8002766:	6819      	ldr	r1, [r3, #0]
 8002768:	f012 fa48 	bl	8014bfc <memcpy>
	crc = modbus_crc16(buf, 6);
 800276c:	f107 0314 	add.w	r3, r7, #20
 8002770:	2106      	movs	r1, #6
 8002772:	4618      	mov	r0, r3
 8002774:	f7ff fdfc 	bl	8002370 <modbus_crc16>
 8002778:	4603      	mov	r3, r0
 800277a:	f8a7 322a 	strh.w	r3, [r7, #554]	; 0x22a
	buf[6] = (crc >> 8) & 0xFF;
 800277e:	f8b7 322a 	ldrh.w	r3, [r7, #554]	; 0x22a
 8002782:	0a1b      	lsrs	r3, r3, #8
 8002784:	b29b      	uxth	r3, r3
 8002786:	b2da      	uxtb	r2, r3
 8002788:	f507 730c 	add.w	r3, r7, #560	; 0x230
 800278c:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 8002790:	719a      	strb	r2, [r3, #6]
	buf[7] = (crc >> 0) & 0xFF;
 8002792:	f8b7 322a 	ldrh.w	r3, [r7, #554]	; 0x22a
 8002796:	b2da      	uxtb	r2, r3
 8002798:	f507 730c 	add.w	r3, r7, #560	; 0x230
 800279c:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 80027a0:	71da      	strb	r2, [r3, #7]
	
	/* 读取寄存器数量超过限制 */
	if ((addr + len) > REG_NUM_HOLD)
 80027a2:	f507 730c 	add.w	r3, r7, #560	; 0x230
 80027a6:	f2a3 2326 	subw	r3, r3, #550	; 0x226
 80027aa:	881a      	ldrh	r2, [r3, #0]
 80027ac:	f507 730c 	add.w	r3, r7, #560	; 0x230
 80027b0:	f5a3 730a 	sub.w	r3, r3, #552	; 0x228
 80027b4:	881b      	ldrh	r3, [r3, #0]
 80027b6:	4413      	add	r3, r2
 80027b8:	2b80      	cmp	r3, #128	; 0x80
 80027ba:	dc67      	bgt.n	800288c <hold_registers_write_multi_deal+0x1b0>
		return;
	
	for (i = 0; i < len; i++) {
 80027bc:	2300      	movs	r3, #0
 80027be:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
 80027c2:	e035      	b.n	8002830 <hold_registers_write_multi_deal+0x154>
		data[addr + i] = (frame[index + 7 + i * 2] << 8) | frame[index + 7 + i * 2 + 1];
 80027c4:	f8b7 3228 	ldrh.w	r3, [r7, #552]	; 0x228
 80027c8:	1dda      	adds	r2, r3, #7
 80027ca:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 80027ce:	005b      	lsls	r3, r3, #1
 80027d0:	4413      	add	r3, r2
 80027d2:	461a      	mov	r2, r3
 80027d4:	f507 730c 	add.w	r3, r7, #560	; 0x230
 80027d8:	f5a3 7309 	sub.w	r3, r3, #548	; 0x224
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4413      	add	r3, r2
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	021b      	lsls	r3, r3, #8
 80027e4:	b21a      	sxth	r2, r3
 80027e6:	f8b7 3228 	ldrh.w	r3, [r7, #552]	; 0x228
 80027ea:	1dd9      	adds	r1, r3, #7
 80027ec:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 80027f0:	005b      	lsls	r3, r3, #1
 80027f2:	440b      	add	r3, r1
 80027f4:	3301      	adds	r3, #1
 80027f6:	f507 710c 	add.w	r1, r7, #560	; 0x230
 80027fa:	f5a1 7109 	sub.w	r1, r1, #548	; 0x224
 80027fe:	6809      	ldr	r1, [r1, #0]
 8002800:	440b      	add	r3, r1
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	b21b      	sxth	r3, r3
 8002806:	4313      	orrs	r3, r2
 8002808:	b219      	sxth	r1, r3
 800280a:	f507 730c 	add.w	r3, r7, #560	; 0x230
 800280e:	f2a3 2326 	subw	r3, r3, #550	; 0x226
 8002812:	881a      	ldrh	r2, [r3, #0]
 8002814:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 8002818:	4413      	add	r3, r2
 800281a:	005b      	lsls	r3, r3, #1
 800281c:	f8d7 2224 	ldr.w	r2, [r7, #548]	; 0x224
 8002820:	4413      	add	r3, r2
 8002822:	b28a      	uxth	r2, r1
 8002824:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < len; i++) {
 8002826:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 800282a:	3301      	adds	r3, #1
 800282c:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
 8002830:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8002834:	f5a3 730a 	sub.w	r3, r3, #552	; 0x228
 8002838:	881b      	ldrh	r3, [r3, #0]
 800283a:	f8d7 222c 	ldr.w	r2, [r7, #556]	; 0x22c
 800283e:	429a      	cmp	r2, r3
 8002840:	dbc0      	blt.n	80027c4 <hold_registers_write_multi_deal+0xe8>
	}
		
    config_write(CONFIG_BASE_ADDR + sizeof(uint16_t) * addr, (uint8_t *)(data + addr), sizeof(uint16_t) * len);
 8002842:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8002846:	f2a3 2326 	subw	r3, r3, #550	; 0x226
 800284a:	881b      	ldrh	r3, [r3, #0]
 800284c:	0058      	lsls	r0, r3, #1
 800284e:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8002852:	f2a3 2326 	subw	r3, r3, #550	; 0x226
 8002856:	881b      	ldrh	r3, [r3, #0]
 8002858:	005b      	lsls	r3, r3, #1
 800285a:	f8d7 2224 	ldr.w	r2, [r7, #548]	; 0x224
 800285e:	18d1      	adds	r1, r2, r3
 8002860:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8002864:	f5a3 730a 	sub.w	r3, r3, #552	; 0x228
 8002868:	881b      	ldrh	r3, [r3, #0]
 800286a:	005b      	lsls	r3, r3, #1
 800286c:	461a      	mov	r2, r3
 800286e:	f7fe fd94 	bl	800139a <config_write>
	modbus_data_response(buf, 8);
 8002872:	f107 0314 	add.w	r3, r7, #20
 8002876:	2108      	movs	r1, #8
 8002878:	4618      	mov	r0, r3
 800287a:	f7ff fd6d 	bl	8002358 <modbus_data_response>
    modbus_hold_reg_data_compare(modbus_reg_old, modbus_reg);
 800287e:	f507 7392 	add.w	r3, r7, #292	; 0x124
 8002882:	4905      	ldr	r1, [pc, #20]	; (8002898 <hold_registers_write_multi_deal+0x1bc>)
 8002884:	4618      	mov	r0, r3
 8002886:	f7fe ff69 	bl	800175c <modbus_hold_reg_data_compare>
 800288a:	e000      	b.n	800288e <hold_registers_write_multi_deal+0x1b2>
		return;
 800288c:	bf00      	nop
}
 800288e:	f507 770d 	add.w	r7, r7, #564	; 0x234
 8002892:	46bd      	mov	sp, r7
 8002894:	bd90      	pop	{r4, r7, pc}
 8002896:	bf00      	nop
 8002898:	24062a30 	.word	0x24062a30

0800289c <modbus_frame_deal>:

/* 帧数据处理 */
void modbus_frame_deal(uint8_t *frame, uint8_t io_type)
{	
 800289c:	b580      	push	{r7, lr}
 800289e:	b086      	sub	sp, #24
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
 80028a4:	460b      	mov	r3, r1
 80028a6:	70fb      	strb	r3, [r7, #3]
	uint8_t dev, cmd, addr_h, addr_l, len_h, len_l;
	uint16_t addr, len, hold_single, index = 0;
 80028a8:	2300      	movs	r3, #0
 80028aa:	82fb      	strh	r3, [r7, #22]
	
	dev = frame[index++];
 80028ac:	8afb      	ldrh	r3, [r7, #22]
 80028ae:	1c5a      	adds	r2, r3, #1
 80028b0:	82fa      	strh	r2, [r7, #22]
 80028b2:	461a      	mov	r2, r3
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	4413      	add	r3, r2
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	757b      	strb	r3, [r7, #21]
	/* 设备地址不正确 */
	if (dev != MODBUS_DEV_ADDR)
 80028bc:	7d7b      	ldrb	r3, [r7, #21]
 80028be:	2b01      	cmp	r3, #1
 80028c0:	d157      	bne.n	8002972 <modbus_frame_deal+0xd6>
		return;
		
	cmd = frame[index++];
 80028c2:	8afb      	ldrh	r3, [r7, #22]
 80028c4:	1c5a      	adds	r2, r3, #1
 80028c6:	82fa      	strh	r2, [r7, #22]
 80028c8:	461a      	mov	r2, r3
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4413      	add	r3, r2
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	753b      	strb	r3, [r7, #20]
	addr_h = frame[index++];
 80028d2:	8afb      	ldrh	r3, [r7, #22]
 80028d4:	1c5a      	adds	r2, r3, #1
 80028d6:	82fa      	strh	r2, [r7, #22]
 80028d8:	461a      	mov	r2, r3
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4413      	add	r3, r2
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	74fb      	strb	r3, [r7, #19]
	addr_l = frame[index++];
 80028e2:	8afb      	ldrh	r3, [r7, #22]
 80028e4:	1c5a      	adds	r2, r3, #1
 80028e6:	82fa      	strh	r2, [r7, #22]
 80028e8:	461a      	mov	r2, r3
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4413      	add	r3, r2
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	74bb      	strb	r3, [r7, #18]
	len_h = frame[index++];
 80028f2:	8afb      	ldrh	r3, [r7, #22]
 80028f4:	1c5a      	adds	r2, r3, #1
 80028f6:	82fa      	strh	r2, [r7, #22]
 80028f8:	461a      	mov	r2, r3
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4413      	add	r3, r2
 80028fe:	781b      	ldrb	r3, [r3, #0]
 8002900:	747b      	strb	r3, [r7, #17]
	len_l = frame[index++];
 8002902:	8afb      	ldrh	r3, [r7, #22]
 8002904:	1c5a      	adds	r2, r3, #1
 8002906:	82fa      	strh	r2, [r7, #22]
 8002908:	461a      	mov	r2, r3
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4413      	add	r3, r2
 800290e:	781b      	ldrb	r3, [r3, #0]
 8002910:	743b      	strb	r3, [r7, #16]
	addr = (addr_h << 8) | addr_l;
 8002912:	7cfb      	ldrb	r3, [r7, #19]
 8002914:	021b      	lsls	r3, r3, #8
 8002916:	b21a      	sxth	r2, r3
 8002918:	7cbb      	ldrb	r3, [r7, #18]
 800291a:	b21b      	sxth	r3, r3
 800291c:	4313      	orrs	r3, r2
 800291e:	b21b      	sxth	r3, r3
 8002920:	81fb      	strh	r3, [r7, #14]
	len = (len_h << 8) | len_l;
 8002922:	7c7b      	ldrb	r3, [r7, #17]
 8002924:	021b      	lsls	r3, r3, #8
 8002926:	b21a      	sxth	r2, r3
 8002928:	7c3b      	ldrb	r3, [r7, #16]
 800292a:	b21b      	sxth	r3, r3
 800292c:	4313      	orrs	r3, r2
 800292e:	b21b      	sxth	r3, r3
 8002930:	81bb      	strh	r3, [r7, #12]
	
	if (cmd == 0x03) { /* 读取保持寄存器 */
 8002932:	7d3b      	ldrb	r3, [r7, #20]
 8002934:	2b03      	cmp	r3, #3
 8002936:	d106      	bne.n	8002946 <modbus_frame_deal+0xaa>
		hold_registers_read_deal(frame, addr, len, io_type);
 8002938:	78fb      	ldrb	r3, [r7, #3]
 800293a:	89ba      	ldrh	r2, [r7, #12]
 800293c:	89f9      	ldrh	r1, [r7, #14]
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f7ff fd60 	bl	8002404 <hold_registers_read_deal>
 8002944:	e016      	b.n	8002974 <modbus_frame_deal+0xd8>
	} else if (cmd == 0x06) { /* 单个写入保持寄存器 */
 8002946:	7d3b      	ldrb	r3, [r7, #20]
 8002948:	2b06      	cmp	r3, #6
 800294a:	d108      	bne.n	800295e <modbus_frame_deal+0xc2>
		hold_single = len;
 800294c:	89bb      	ldrh	r3, [r7, #12]
 800294e:	817b      	strh	r3, [r7, #10]
		hold_registers_write_single_deal(frame, addr, hold_single, io_type);
 8002950:	78fb      	ldrb	r3, [r7, #3]
 8002952:	897a      	ldrh	r2, [r7, #10]
 8002954:	89f9      	ldrh	r1, [r7, #14]
 8002956:	6878      	ldr	r0, [r7, #4]
 8002958:	f7ff fe54 	bl	8002604 <hold_registers_write_single_deal>
 800295c:	e00a      	b.n	8002974 <modbus_frame_deal+0xd8>
	} else if (cmd == 0x10) { /* 多个写入保持寄存器 */
 800295e:	7d3b      	ldrb	r3, [r7, #20]
 8002960:	2b10      	cmp	r3, #16
 8002962:	d107      	bne.n	8002974 <modbus_frame_deal+0xd8>
		hold_registers_write_multi_deal(frame, addr, len, io_type);
 8002964:	78fb      	ldrb	r3, [r7, #3]
 8002966:	89ba      	ldrh	r2, [r7, #12]
 8002968:	89f9      	ldrh	r1, [r7, #14]
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f7ff feb6 	bl	80026dc <hold_registers_write_multi_deal>
 8002970:	e000      	b.n	8002974 <modbus_frame_deal+0xd8>
		return;
 8002972:	bf00      	nop
	}
}
 8002974:	3718      	adds	r7, #24
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
	...

0800297c <modbus_data_deal>:

/* 协议解析处理 */
void modbus_data_deal(uint8_t *buf, uint16_t len, uint8_t io_type)
{	
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
 8002984:	460b      	mov	r3, r1
 8002986:	807b      	strh	r3, [r7, #2]
 8002988:	4613      	mov	r3, r2
 800298a:	707b      	strb	r3, [r7, #1]
	uint16_t i = 0;
 800298c:	2300      	movs	r3, #0
 800298e:	81fb      	strh	r3, [r7, #14]
	MODBUS_FRAME_ANALYSIS_DATA *data = &analysis_data_modbus_rtu_usb;
 8002990:	4b9e      	ldr	r3, [pc, #632]	; (8002c0c <modbus_data_deal+0x290>)
 8002992:	60bb      	str	r3, [r7, #8]
		
	for (i = 0; i < len; i++) {			
 8002994:	2300      	movs	r3, #0
 8002996:	81fb      	strh	r3, [r7, #14]
 8002998:	e17e      	b.n	8002c98 <modbus_data_deal+0x31c>
		data->data8 = buf[i];
 800299a:	89fb      	ldrh	r3, [r7, #14]
 800299c:	687a      	ldr	r2, [r7, #4]
 800299e:	4413      	add	r3, r2
 80029a0:	781a      	ldrb	r2, [r3, #0]
 80029a2:	68bb      	ldr	r3, [r7, #8]
 80029a4:	705a      	strb	r2, [r3, #1]
		switch (data->current_state) {
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	2b0b      	cmp	r3, #11
 80029ac:	f200 8171 	bhi.w	8002c92 <modbus_data_deal+0x316>
 80029b0:	a201      	add	r2, pc, #4	; (adr r2, 80029b8 <modbus_data_deal+0x3c>)
 80029b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029b6:	bf00      	nop
 80029b8:	080029e9 	.word	0x080029e9
 80029bc:	08002a1f 	.word	0x08002a1f
 80029c0:	08002a67 	.word	0x08002a67
 80029c4:	08002a87 	.word	0x08002a87
 80029c8:	08002ac9 	.word	0x08002ac9
 80029cc:	08002ae9 	.word	0x08002ae9
 80029d0:	08002b37 	.word	0x08002b37
 80029d4:	08002b57 	.word	0x08002b57
 80029d8:	08002b8b 	.word	0x08002b8b
 80029dc:	08002bb5 	.word	0x08002bb5
 80029e0:	08002c15 	.word	0x08002c15
 80029e4:	08002c3d 	.word	0x08002c3d
			case MODBUS_FRAME_STATE_DEV:
				if (data->data8 == MODBUS_DEV_ADDR) {
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	785b      	ldrb	r3, [r3, #1]
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d112      	bne.n	8002a16 <modbus_data_deal+0x9a>
					data->frame[(data->index)++] = data->data8;
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	8a5b      	ldrh	r3, [r3, #18]
 80029f4:	1c5a      	adds	r2, r3, #1
 80029f6:	b291      	uxth	r1, r2
 80029f8:	68ba      	ldr	r2, [r7, #8]
 80029fa:	8251      	strh	r1, [r2, #18]
 80029fc:	4619      	mov	r1, r3
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	785a      	ldrb	r2, [r3, #1]
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	440b      	add	r3, r1
 8002a06:	751a      	strb	r2, [r3, #20]
					data->current_state = MODBUS_FRAME_STATE_CMD;
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	701a      	strb	r2, [r3, #0]
					//uart_debug_str("MODBUS_FRAME_STATE_CMD\n");

					/* 一帧解析开始，开始计时，超时重置 */
					io_data_avail_usb = IO_DATA_AVAIL_DELAY;
 8002a0e:	4b80      	ldr	r3, [pc, #512]	; (8002c10 <modbus_data_deal+0x294>)
 8002a10:	2203      	movs	r2, #3
 8002a12:	601a      	str	r2, [r3, #0]
				} else {
					modbus_frame_analysis_data_rst(data);
					continue;
				}
				break;
 8002a14:	e13d      	b.n	8002c92 <modbus_data_deal+0x316>
					modbus_frame_analysis_data_rst(data);
 8002a16:	68b8      	ldr	r0, [r7, #8]
 8002a18:	f7ff fcde 	bl	80023d8 <modbus_frame_analysis_data_rst>
					continue;
 8002a1c:	e139      	b.n	8002c92 <modbus_data_deal+0x316>
			case MODBUS_FRAME_STATE_CMD:
				if (data->data8 == 0x03 || data->data8 == 0x06 || data->data8 == 0x10) {
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	785b      	ldrb	r3, [r3, #1]
 8002a22:	2b03      	cmp	r3, #3
 8002a24:	d007      	beq.n	8002a36 <modbus_data_deal+0xba>
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	785b      	ldrb	r3, [r3, #1]
 8002a2a:	2b06      	cmp	r3, #6
 8002a2c:	d003      	beq.n	8002a36 <modbus_data_deal+0xba>
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	785b      	ldrb	r3, [r3, #1]
 8002a32:	2b10      	cmp	r3, #16
 8002a34:	d113      	bne.n	8002a5e <modbus_data_deal+0xe2>
					data->frame[(data->index)++] = data->data8;
 8002a36:	68bb      	ldr	r3, [r7, #8]
 8002a38:	8a5b      	ldrh	r3, [r3, #18]
 8002a3a:	1c5a      	adds	r2, r3, #1
 8002a3c:	b291      	uxth	r1, r2
 8002a3e:	68ba      	ldr	r2, [r7, #8]
 8002a40:	8251      	strh	r1, [r2, #18]
 8002a42:	4619      	mov	r1, r3
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	785a      	ldrb	r2, [r3, #1]
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	440b      	add	r3, r1
 8002a4c:	751a      	strb	r2, [r3, #20]
					data->cmd = data->data8;
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	785a      	ldrb	r2, [r3, #1]
 8002a52:	68bb      	ldr	r3, [r7, #8]
 8002a54:	729a      	strb	r2, [r3, #10]
					data->current_state = MODBUS_FRAME_STATE_ADDR_H;
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	2202      	movs	r2, #2
 8002a5a:	701a      	strb	r2, [r3, #0]
					//uart_debug_str("MODBUS_FRAME_STATE_ADDR_H\n");
				} else {
					modbus_frame_analysis_data_rst(data);
					continue;
				}
				break;
 8002a5c:	e119      	b.n	8002c92 <modbus_data_deal+0x316>
					modbus_frame_analysis_data_rst(data);
 8002a5e:	68b8      	ldr	r0, [r7, #8]
 8002a60:	f7ff fcba 	bl	80023d8 <modbus_frame_analysis_data_rst>
					continue;
 8002a64:	e115      	b.n	8002c92 <modbus_data_deal+0x316>
			case MODBUS_FRAME_STATE_ADDR_H:
				data->frame[(data->index)++] = data->data8;
 8002a66:	68bb      	ldr	r3, [r7, #8]
 8002a68:	8a5b      	ldrh	r3, [r3, #18]
 8002a6a:	1c5a      	adds	r2, r3, #1
 8002a6c:	b291      	uxth	r1, r2
 8002a6e:	68ba      	ldr	r2, [r7, #8]
 8002a70:	8251      	strh	r1, [r2, #18]
 8002a72:	4619      	mov	r1, r3
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	785a      	ldrb	r2, [r3, #1]
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	440b      	add	r3, r1
 8002a7c:	751a      	strb	r2, [r3, #20]
				data->current_state = MODBUS_FRAME_STATE_ADDR_L;
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	2203      	movs	r2, #3
 8002a82:	701a      	strb	r2, [r3, #0]
				//uart_debug_str("MODBUS_FRAME_STATE_ADDR_L\n");
				break;
 8002a84:	e105      	b.n	8002c92 <modbus_data_deal+0x316>
			case MODBUS_FRAME_STATE_ADDR_L:
				data->frame[(data->index)++] = data->data8;
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	8a5b      	ldrh	r3, [r3, #18]
 8002a8a:	1c5a      	adds	r2, r3, #1
 8002a8c:	b291      	uxth	r1, r2
 8002a8e:	68ba      	ldr	r2, [r7, #8]
 8002a90:	8251      	strh	r1, [r2, #18]
 8002a92:	4619      	mov	r1, r3
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	785a      	ldrb	r2, [r3, #1]
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	440b      	add	r3, r1
 8002a9c:	751a      	strb	r2, [r3, #20]
				if (data->cmd == 0x03 || data->cmd == 0x10) {
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	7a9b      	ldrb	r3, [r3, #10]
 8002aa2:	2b03      	cmp	r3, #3
 8002aa4:	d003      	beq.n	8002aae <modbus_data_deal+0x132>
 8002aa6:	68bb      	ldr	r3, [r7, #8]
 8002aa8:	7a9b      	ldrb	r3, [r3, #10]
 8002aaa:	2b10      	cmp	r3, #16
 8002aac:	d103      	bne.n	8002ab6 <modbus_data_deal+0x13a>
					data->current_state = MODBUS_FRAME_STATE_LEN_H;
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	2204      	movs	r2, #4
 8002ab2:	701a      	strb	r2, [r3, #0]
					//uart_debug_str("MODBUS_FRAME_STATE_LEN_H\n");
				} else if (data->cmd == 0x06) {
					data->current_state = MODBUS_FRAME_STATE_MSG_H;
					//uart_debug_str("MODBUS_FRAME_STATE_MSG\n");
				}
				break;		
 8002ab4:	e0e8      	b.n	8002c88 <modbus_data_deal+0x30c>
				} else if (data->cmd == 0x06) {
 8002ab6:	68bb      	ldr	r3, [r7, #8]
 8002ab8:	7a9b      	ldrb	r3, [r3, #10]
 8002aba:	2b06      	cmp	r3, #6
 8002abc:	f040 80e4 	bne.w	8002c88 <modbus_data_deal+0x30c>
					data->current_state = MODBUS_FRAME_STATE_MSG_H;
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	2206      	movs	r2, #6
 8002ac4:	701a      	strb	r2, [r3, #0]
				break;		
 8002ac6:	e0df      	b.n	8002c88 <modbus_data_deal+0x30c>
			case MODBUS_FRAME_STATE_LEN_H:
				data->frame[(data->index)++] = data->data8;
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	8a5b      	ldrh	r3, [r3, #18]
 8002acc:	1c5a      	adds	r2, r3, #1
 8002ace:	b291      	uxth	r1, r2
 8002ad0:	68ba      	ldr	r2, [r7, #8]
 8002ad2:	8251      	strh	r1, [r2, #18]
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	785a      	ldrb	r2, [r3, #1]
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	440b      	add	r3, r1
 8002ade:	751a      	strb	r2, [r3, #20]
				data->current_state = MODBUS_FRAME_STATE_LEN_L;
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	2205      	movs	r2, #5
 8002ae4:	701a      	strb	r2, [r3, #0]
				//uart_debug_str("MODBUS_FRAME_STATE_LEN_L\n");
				break;
 8002ae6:	e0d4      	b.n	8002c92 <modbus_data_deal+0x316>
			case MODBUS_FRAME_STATE_LEN_L:
				data->frame[(data->index)++] = data->data8;
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	8a5b      	ldrh	r3, [r3, #18]
 8002aec:	1c5a      	adds	r2, r3, #1
 8002aee:	b291      	uxth	r1, r2
 8002af0:	68ba      	ldr	r2, [r7, #8]
 8002af2:	8251      	strh	r1, [r2, #18]
 8002af4:	4619      	mov	r1, r3
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	785a      	ldrb	r2, [r3, #1]
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	440b      	add	r3, r1
 8002afe:	751a      	strb	r2, [r3, #20]
				if (data->cmd == 0x03) {
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	7a9b      	ldrb	r3, [r3, #10]
 8002b04:	2b03      	cmp	r3, #3
 8002b06:	d10d      	bne.n	8002b24 <modbus_data_deal+0x1a8>
					data->current_state = MODBUS_FRAME_STATE_CHK_1;
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	220a      	movs	r2, #10
 8002b0c:	701a      	strb	r2, [r3, #0]
					//uart_debug_str("MODBUS_FRAME_STATE_CHK_1\n");
					data->crc = modbus_crc16(data->frame, 6);
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	3314      	adds	r3, #20
 8002b12:	2106      	movs	r1, #6
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7ff fc2b 	bl	8002370 <modbus_crc16>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	461a      	mov	r2, r3
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	80da      	strh	r2, [r3, #6]
				} else if (data->cmd == 0x10) {
					data->current_state = MODBUS_FRAME_STATE_LEN;
					//uart_debug_str("MODBUS_FRAME_STATE_LEN\n");
				}
				break;
 8002b22:	e0b3      	b.n	8002c8c <modbus_data_deal+0x310>
				} else if (data->cmd == 0x10) {
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	7a9b      	ldrb	r3, [r3, #10]
 8002b28:	2b10      	cmp	r3, #16
 8002b2a:	f040 80af 	bne.w	8002c8c <modbus_data_deal+0x310>
					data->current_state = MODBUS_FRAME_STATE_LEN;
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	2208      	movs	r2, #8
 8002b32:	701a      	strb	r2, [r3, #0]
				break;
 8002b34:	e0aa      	b.n	8002c8c <modbus_data_deal+0x310>
			case MODBUS_FRAME_STATE_MSG_H:
				data->frame[(data->index)++] = data->data8;
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	8a5b      	ldrh	r3, [r3, #18]
 8002b3a:	1c5a      	adds	r2, r3, #1
 8002b3c:	b291      	uxth	r1, r2
 8002b3e:	68ba      	ldr	r2, [r7, #8]
 8002b40:	8251      	strh	r1, [r2, #18]
 8002b42:	4619      	mov	r1, r3
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	785a      	ldrb	r2, [r3, #1]
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	440b      	add	r3, r1
 8002b4c:	751a      	strb	r2, [r3, #20]
				data->current_state = MODBUS_FRAME_STATE_MSG_L;
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	2207      	movs	r2, #7
 8002b52:	701a      	strb	r2, [r3, #0]
				//uart_debug_str("MODBUS_FRAME_STATE_MSG_L\n");
				break;
 8002b54:	e09d      	b.n	8002c92 <modbus_data_deal+0x316>
			case MODBUS_FRAME_STATE_MSG_L:
				data->frame[(data->index)++] = data->data8;
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	8a5b      	ldrh	r3, [r3, #18]
 8002b5a:	1c5a      	adds	r2, r3, #1
 8002b5c:	b291      	uxth	r1, r2
 8002b5e:	68ba      	ldr	r2, [r7, #8]
 8002b60:	8251      	strh	r1, [r2, #18]
 8002b62:	4619      	mov	r1, r3
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	785a      	ldrb	r2, [r3, #1]
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	440b      	add	r3, r1
 8002b6c:	751a      	strb	r2, [r3, #20]
				data->current_state = MODBUS_FRAME_STATE_CHK_1;
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	220a      	movs	r2, #10
 8002b72:	701a      	strb	r2, [r3, #0]
				//uart_debug_str("MODBUS_FRAME_STATE_CHK_1\n");
				data->crc = modbus_crc16(data->frame, 6);
 8002b74:	68bb      	ldr	r3, [r7, #8]
 8002b76:	3314      	adds	r3, #20
 8002b78:	2106      	movs	r1, #6
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f7ff fbf8 	bl	8002370 <modbus_crc16>
 8002b80:	4603      	mov	r3, r0
 8002b82:	461a      	mov	r2, r3
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	80da      	strh	r2, [r3, #6]
				break;
 8002b88:	e083      	b.n	8002c92 <modbus_data_deal+0x316>
			case MODBUS_FRAME_STATE_LEN:
				data->frame[(data->index)++] = data->data8;
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	8a5b      	ldrh	r3, [r3, #18]
 8002b8e:	1c5a      	adds	r2, r3, #1
 8002b90:	b291      	uxth	r1, r2
 8002b92:	68ba      	ldr	r2, [r7, #8]
 8002b94:	8251      	strh	r1, [r2, #18]
 8002b96:	4619      	mov	r1, r3
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	785a      	ldrb	r2, [r3, #1]
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	440b      	add	r3, r1
 8002ba0:	751a      	strb	r2, [r3, #20]
				data->hold_mutli_num = data->data8;
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	785b      	ldrb	r3, [r3, #1]
 8002ba6:	b29a      	uxth	r2, r3
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	81da      	strh	r2, [r3, #14]
				data->current_state = MODBUS_FRAME_STATE_MSG;
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	2209      	movs	r2, #9
 8002bb0:	701a      	strb	r2, [r3, #0]
				//uart_debug_str("MODBUS_FRAME_STATE_MSG\n");
				break;
 8002bb2:	e06e      	b.n	8002c92 <modbus_data_deal+0x316>
			case MODBUS_FRAME_STATE_MSG:
				data->frame[(data->index)++] = data->data8;
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	8a5b      	ldrh	r3, [r3, #18]
 8002bb8:	1c5a      	adds	r2, r3, #1
 8002bba:	b291      	uxth	r1, r2
 8002bbc:	68ba      	ldr	r2, [r7, #8]
 8002bbe:	8251      	strh	r1, [r2, #18]
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	785a      	ldrb	r2, [r3, #1]
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	440b      	add	r3, r1
 8002bca:	751a      	strb	r2, [r3, #20]
				(data->hold_mutli_seq)++;
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	8a1b      	ldrh	r3, [r3, #16]
 8002bd0:	3301      	adds	r3, #1
 8002bd2:	b29a      	uxth	r2, r3
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	821a      	strh	r2, [r3, #16]
				if (data->hold_mutli_seq >= data->hold_mutli_num) {			
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	8a1a      	ldrh	r2, [r3, #16]
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	89db      	ldrh	r3, [r3, #14]
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d355      	bcc.n	8002c90 <modbus_data_deal+0x314>
					data->current_state = MODBUS_FRAME_STATE_CHK_1;
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	220a      	movs	r2, #10
 8002be8:	701a      	strb	r2, [r3, #0]
					//uart_debug_str("MODBUS_FRAME_STATE_CHK_1\n");
					data->crc = modbus_crc16(data->frame, 7 + data->hold_mutli_num);
 8002bea:	68bb      	ldr	r3, [r7, #8]
 8002bec:	f103 0214 	add.w	r2, r3, #20
 8002bf0:	68bb      	ldr	r3, [r7, #8]
 8002bf2:	89db      	ldrh	r3, [r3, #14]
 8002bf4:	3307      	adds	r3, #7
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	4619      	mov	r1, r3
 8002bfa:	4610      	mov	r0, r2
 8002bfc:	f7ff fbb8 	bl	8002370 <modbus_crc16>
 8002c00:	4603      	mov	r3, r0
 8002c02:	461a      	mov	r2, r3
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	80da      	strh	r2, [r3, #6]
				}
				break;
 8002c08:	e042      	b.n	8002c90 <modbus_data_deal+0x314>
 8002c0a:	bf00      	nop
 8002c0c:	240629fc 	.word	0x240629fc
 8002c10:	24062b30 	.word	0x24062b30
			case MODBUS_FRAME_STATE_CHK_1:
				data->frame[(data->index)++] = data->data8;
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	8a5b      	ldrh	r3, [r3, #18]
 8002c18:	1c5a      	adds	r2, r3, #1
 8002c1a:	b291      	uxth	r1, r2
 8002c1c:	68ba      	ldr	r2, [r7, #8]
 8002c1e:	8251      	strh	r1, [r2, #18]
 8002c20:	4619      	mov	r1, r3
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	785a      	ldrb	r2, [r3, #1]
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	440b      	add	r3, r1
 8002c2a:	751a      	strb	r2, [r3, #20]
				data->data[0] = data->data8;
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	785a      	ldrb	r2, [r3, #1]
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	709a      	strb	r2, [r3, #2]
				data->current_state = MODBUS_FRAME_STATE_CHK_2;
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	220b      	movs	r2, #11
 8002c38:	701a      	strb	r2, [r3, #0]
				//uart_debug_str("MODBUS_FRAME_STATE_CHK_2\n");
				break;
 8002c3a:	e02a      	b.n	8002c92 <modbus_data_deal+0x316>
			case MODBUS_FRAME_STATE_CHK_2:
				data->frame[(data->index)++] = data->data8;
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	8a5b      	ldrh	r3, [r3, #18]
 8002c40:	1c5a      	adds	r2, r3, #1
 8002c42:	b291      	uxth	r1, r2
 8002c44:	68ba      	ldr	r2, [r7, #8]
 8002c46:	8251      	strh	r1, [r2, #18]
 8002c48:	4619      	mov	r1, r3
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	785a      	ldrb	r2, [r3, #1]
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	440b      	add	r3, r1
 8002c52:	751a      	strb	r2, [r3, #20]
				data->data[1] = data->data8;
 8002c54:	68bb      	ldr	r3, [r7, #8]
 8002c56:	785a      	ldrb	r2, [r3, #1]
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	70da      	strb	r2, [r3, #3]
				if (data->crc == ((data->data[0] << 8) | data->data[1])) {
 8002c5c:	68bb      	ldr	r3, [r7, #8]
 8002c5e:	88db      	ldrh	r3, [r3, #6]
 8002c60:	4619      	mov	r1, r3
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	789b      	ldrb	r3, [r3, #2]
 8002c66:	021b      	lsls	r3, r3, #8
 8002c68:	68ba      	ldr	r2, [r7, #8]
 8002c6a:	78d2      	ldrb	r2, [r2, #3]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	4299      	cmp	r1, r3
 8002c70:	d106      	bne.n	8002c80 <modbus_data_deal+0x304>
					//uart_debug_str("OK\r\n");
					modbus_frame_deal(data->frame, io_type);
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	3314      	adds	r3, #20
 8002c76:	787a      	ldrb	r2, [r7, #1]
 8002c78:	4611      	mov	r1, r2
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f7ff fe0e 	bl	800289c <modbus_frame_deal>
				} else {
					//uart_debug_str("ERR\r\n");
				}
				modbus_frame_analysis_data_rst(data);
 8002c80:	68b8      	ldr	r0, [r7, #8]
 8002c82:	f7ff fba9 	bl	80023d8 <modbus_frame_analysis_data_rst>
				break;
 8002c86:	e004      	b.n	8002c92 <modbus_data_deal+0x316>
				break;		
 8002c88:	bf00      	nop
 8002c8a:	e002      	b.n	8002c92 <modbus_data_deal+0x316>
				break;
 8002c8c:	bf00      	nop
 8002c8e:	e000      	b.n	8002c92 <modbus_data_deal+0x316>
				break;
 8002c90:	bf00      	nop
	for (i = 0; i < len; i++) {			
 8002c92:	89fb      	ldrh	r3, [r7, #14]
 8002c94:	3301      	adds	r3, #1
 8002c96:	81fb      	strh	r3, [r7, #14]
 8002c98:	89fa      	ldrh	r2, [r7, #14]
 8002c9a:	887b      	ldrh	r3, [r7, #2]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	f4ff ae7c 	bcc.w	800299a <modbus_data_deal+0x1e>
		}
	}
}
 8002ca2:	bf00      	nop
 8002ca4:	bf00      	nop
 8002ca6:	3710      	adds	r7, #16
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}

08002cac <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b084      	sub	sp, #16
 8002cb0:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8002cb2:	4b1d      	ldr	r3, [pc, #116]	; (8002d28 <MX_QUADSPI_Init+0x7c>)
 8002cb4:	4a1d      	ldr	r2, [pc, #116]	; (8002d2c <MX_QUADSPI_Init+0x80>)
 8002cb6:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8002cb8:	4b1b      	ldr	r3, [pc, #108]	; (8002d28 <MX_QUADSPI_Init+0x7c>)
 8002cba:	2201      	movs	r2, #1
 8002cbc:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8002cbe:	4b1a      	ldr	r3, [pc, #104]	; (8002d28 <MX_QUADSPI_Init+0x7c>)
 8002cc0:	2204      	movs	r2, #4
 8002cc2:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8002cc4:	4b18      	ldr	r3, [pc, #96]	; (8002d28 <MX_QUADSPI_Init+0x7c>)
 8002cc6:	2210      	movs	r2, #16
 8002cc8:	60da      	str	r2, [r3, #12]
 8002cca:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8002cce:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	fa93 f3a3 	rbit	r3, r3
 8002cd6:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d101      	bne.n	8002ce6 <MX_QUADSPI_Init+0x3a>
  {
    return 32U;
 8002ce2:	2320      	movs	r3, #32
 8002ce4:	e003      	b.n	8002cee <MX_QUADSPI_Init+0x42>
  }
  return __builtin_clz(value);
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	fab3 f383 	clz	r3, r3
 8002cec:	b2db      	uxtb	r3, r3
  hqspi.Init.FlashSize = POSITION_VAL(0x800000)-1;
 8002cee:	3b01      	subs	r3, #1
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	4b0d      	ldr	r3, [pc, #52]	; (8002d28 <MX_QUADSPI_Init+0x7c>)
 8002cf4:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_5_CYCLE;
 8002cf6:	4b0c      	ldr	r3, [pc, #48]	; (8002d28 <MX_QUADSPI_Init+0x7c>)
 8002cf8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002cfc:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8002cfe:	4b0a      	ldr	r3, [pc, #40]	; (8002d28 <MX_QUADSPI_Init+0x7c>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8002d04:	4b08      	ldr	r3, [pc, #32]	; (8002d28 <MX_QUADSPI_Init+0x7c>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8002d0a:	4b07      	ldr	r3, [pc, #28]	; (8002d28 <MX_QUADSPI_Init+0x7c>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8002d10:	4805      	ldr	r0, [pc, #20]	; (8002d28 <MX_QUADSPI_Init+0x7c>)
 8002d12:	f007 f871 	bl	8009df8 <HAL_QSPI_Init>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d001      	beq.n	8002d20 <MX_QUADSPI_Init+0x74>
  {
    Error_Handler();
 8002d1c:	f7fe ffa2 	bl	8001c64 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8002d20:	bf00      	nop
 8002d22:	3710      	adds	r7, #16
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	24063c04 	.word	0x24063c04
 8002d2c:	52005000 	.word	0x52005000

08002d30 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b0ba      	sub	sp, #232	; 0xe8
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d38:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	601a      	str	r2, [r3, #0]
 8002d40:	605a      	str	r2, [r3, #4]
 8002d42:	609a      	str	r2, [r3, #8]
 8002d44:	60da      	str	r2, [r3, #12]
 8002d46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002d48:	f107 0318 	add.w	r3, r7, #24
 8002d4c:	22bc      	movs	r2, #188	; 0xbc
 8002d4e:	2100      	movs	r1, #0
 8002d50:	4618      	mov	r0, r3
 8002d52:	f011 ff61 	bl	8014c18 <memset>
  if(qspiHandle->Instance==QUADSPI)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	4a54      	ldr	r2, [pc, #336]	; (8002eac <HAL_QSPI_MspInit+0x17c>)
 8002d5c:	4293      	cmp	r3, r2
 8002d5e:	f040 80a0 	bne.w	8002ea2 <HAL_QSPI_MspInit+0x172>
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8002d62:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002d66:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d6c:	f107 0318 	add.w	r3, r7, #24
 8002d70:	4618      	mov	r0, r3
 8002d72:	f008 fbc7 	bl	800b504 <HAL_RCCEx_PeriphCLKConfig>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d001      	beq.n	8002d80 <HAL_QSPI_MspInit+0x50>
    {
      Error_Handler();
 8002d7c:	f7fe ff72 	bl	8001c64 <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8002d80:	4b4b      	ldr	r3, [pc, #300]	; (8002eb0 <HAL_QSPI_MspInit+0x180>)
 8002d82:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8002d86:	4a4a      	ldr	r2, [pc, #296]	; (8002eb0 <HAL_QSPI_MspInit+0x180>)
 8002d88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d8c:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 8002d90:	4b47      	ldr	r3, [pc, #284]	; (8002eb0 <HAL_QSPI_MspInit+0x180>)
 8002d92:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8002d96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d9a:	617b      	str	r3, [r7, #20]
 8002d9c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002d9e:	4b44      	ldr	r3, [pc, #272]	; (8002eb0 <HAL_QSPI_MspInit+0x180>)
 8002da0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002da4:	4a42      	ldr	r2, [pc, #264]	; (8002eb0 <HAL_QSPI_MspInit+0x180>)
 8002da6:	f043 0310 	orr.w	r3, r3, #16
 8002daa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002dae:	4b40      	ldr	r3, [pc, #256]	; (8002eb0 <HAL_QSPI_MspInit+0x180>)
 8002db0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002db4:	f003 0310 	and.w	r3, r3, #16
 8002db8:	613b      	str	r3, [r7, #16]
 8002dba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dbc:	4b3c      	ldr	r3, [pc, #240]	; (8002eb0 <HAL_QSPI_MspInit+0x180>)
 8002dbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002dc2:	4a3b      	ldr	r2, [pc, #236]	; (8002eb0 <HAL_QSPI_MspInit+0x180>)
 8002dc4:	f043 0302 	orr.w	r3, r3, #2
 8002dc8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002dcc:	4b38      	ldr	r3, [pc, #224]	; (8002eb0 <HAL_QSPI_MspInit+0x180>)
 8002dce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002dd2:	f003 0302 	and.w	r3, r3, #2
 8002dd6:	60fb      	str	r3, [r7, #12]
 8002dd8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002dda:	4b35      	ldr	r3, [pc, #212]	; (8002eb0 <HAL_QSPI_MspInit+0x180>)
 8002ddc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002de0:	4a33      	ldr	r2, [pc, #204]	; (8002eb0 <HAL_QSPI_MspInit+0x180>)
 8002de2:	f043 0308 	orr.w	r3, r3, #8
 8002de6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002dea:	4b31      	ldr	r3, [pc, #196]	; (8002eb0 <HAL_QSPI_MspInit+0x180>)
 8002dec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002df0:	f003 0308 	and.w	r3, r3, #8
 8002df4:	60bb      	str	r3, [r7, #8]
 8002df6:	68bb      	ldr	r3, [r7, #8]
    PD11     ------> QUADSPI_BK1_IO0
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002df8:	2304      	movs	r3, #4
 8002dfa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dfe:	2302      	movs	r3, #2
 8002e00:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e04:	2300      	movs	r3, #0
 8002e06:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e0a:	2303      	movs	r3, #3
 8002e0c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002e10:	2309      	movs	r3, #9
 8002e12:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e16:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002e1a:	4619      	mov	r1, r3
 8002e1c:	4825      	ldr	r0, [pc, #148]	; (8002eb4 <HAL_QSPI_MspInit+0x184>)
 8002e1e:	f005 fa8f 	bl	8008340 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002e22:	2304      	movs	r3, #4
 8002e24:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e28:	2302      	movs	r3, #2
 8002e2a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e34:	2303      	movs	r3, #3
 8002e36:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002e3a:	2309      	movs	r3, #9
 8002e3c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e40:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002e44:	4619      	mov	r1, r3
 8002e46:	481c      	ldr	r0, [pc, #112]	; (8002eb8 <HAL_QSPI_MspInit+0x188>)
 8002e48:	f005 fa7a 	bl	8008340 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8002e4c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8002e50:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e54:	2302      	movs	r3, #2
 8002e56:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e60:	2303      	movs	r3, #3
 8002e62:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8002e66:	2309      	movs	r3, #9
 8002e68:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e6c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002e70:	4619      	mov	r1, r3
 8002e72:	4812      	ldr	r0, [pc, #72]	; (8002ebc <HAL_QSPI_MspInit+0x18c>)
 8002e74:	f005 fa64 	bl	8008340 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002e78:	2340      	movs	r3, #64	; 0x40
 8002e7a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e7e:	2302      	movs	r3, #2
 8002e80:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e84:	2301      	movs	r3, #1
 8002e86:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002e90:	230a      	movs	r3, #10
 8002e92:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e96:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	4806      	ldr	r0, [pc, #24]	; (8002eb8 <HAL_QSPI_MspInit+0x188>)
 8002e9e:	f005 fa4f 	bl	8008340 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8002ea2:	bf00      	nop
 8002ea4:	37e8      	adds	r7, #232	; 0xe8
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	52005000 	.word	0x52005000
 8002eb0:	58024400 	.word	0x58024400
 8002eb4:	58021000 	.word	0x58021000
 8002eb8:	58020400 	.word	0x58020400
 8002ebc:	58020c00 	.word	0x58020c00

08002ec0 <QSPI_Send_CMD>:
//	mode[3:2]:地址模式;00,无地址;01,单线传输地址;10,双线传输地址;11,四线传输地址.
//	mode[5:4]:地址长度;00,8位地址;01,16位地址;10,24位地址;11,32位地址.
//	mode[7:6]:数据模式;00,无数据;01,单线传输数据;10,双线传输数据;11,四线传输数据.
//dmcycle:空指令周期数
void QSPI_Send_CMD(uint8_t cmd,uint32_t addr,uint8_t mode,uint8_t dmcycle)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b090      	sub	sp, #64	; 0x40
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6039      	str	r1, [r7, #0]
 8002ec8:	4611      	mov	r1, r2
 8002eca:	461a      	mov	r2, r3
 8002ecc:	4603      	mov	r3, r0
 8002ece:	71fb      	strb	r3, [r7, #7]
 8002ed0:	460b      	mov	r3, r1
 8002ed2:	71bb      	strb	r3, [r7, #6]
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	717b      	strb	r3, [r7, #5]
	QSPI_CommandTypeDef Cmdhandler;
    
	Cmdhandler.Instruction=cmd;									//指令
 8002ed8:	79fb      	ldrb	r3, [r7, #7]
 8002eda:	60bb      	str	r3, [r7, #8]
	Cmdhandler.Address=addr;									//地址
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	60fb      	str	r3, [r7, #12]
	Cmdhandler.DummyCycles=dmcycle;								//设置空指令周期数
 8002ee0:	797b      	ldrb	r3, [r7, #5]
 8002ee2:	61fb      	str	r3, [r7, #28]
	
	if(((mode>>0)&0x03) == 0)
 8002ee4:	79bb      	ldrb	r3, [r7, #6]
 8002ee6:	f003 0303 	and.w	r3, r3, #3
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d102      	bne.n	8002ef4 <QSPI_Send_CMD+0x34>
	Cmdhandler.InstructionMode=QSPI_INSTRUCTION_NONE;			//指令模式
 8002eee:	2300      	movs	r3, #0
 8002ef0:	623b      	str	r3, [r7, #32]
 8002ef2:	e019      	b.n	8002f28 <QSPI_Send_CMD+0x68>
	else if(((mode>>0)&0x03) == 1)
 8002ef4:	79bb      	ldrb	r3, [r7, #6]
 8002ef6:	f003 0303 	and.w	r3, r3, #3
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d103      	bne.n	8002f06 <QSPI_Send_CMD+0x46>
	Cmdhandler.InstructionMode=QSPI_INSTRUCTION_1_LINE;			//指令模式
 8002efe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f02:	623b      	str	r3, [r7, #32]
 8002f04:	e010      	b.n	8002f28 <QSPI_Send_CMD+0x68>
	else if(((mode>>0)&0x03) == 2)
 8002f06:	79bb      	ldrb	r3, [r7, #6]
 8002f08:	f003 0303 	and.w	r3, r3, #3
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d103      	bne.n	8002f18 <QSPI_Send_CMD+0x58>
	Cmdhandler.InstructionMode=QSPI_INSTRUCTION_2_LINES;			//指令模式
 8002f10:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002f14:	623b      	str	r3, [r7, #32]
 8002f16:	e007      	b.n	8002f28 <QSPI_Send_CMD+0x68>
	else if(((mode>>0)&0x03) == 3)
 8002f18:	79bb      	ldrb	r3, [r7, #6]
 8002f1a:	f003 0303 	and.w	r3, r3, #3
 8002f1e:	2b03      	cmp	r3, #3
 8002f20:	d102      	bne.n	8002f28 <QSPI_Send_CMD+0x68>
	Cmdhandler.InstructionMode=QSPI_INSTRUCTION_4_LINES;			//指令模式
 8002f22:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002f26:	623b      	str	r3, [r7, #32]
	
	if(((mode>>2)&0x03) == 0)
 8002f28:	79bb      	ldrb	r3, [r7, #6]
 8002f2a:	089b      	lsrs	r3, r3, #2
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	f003 0303 	and.w	r3, r3, #3
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d102      	bne.n	8002f3c <QSPI_Send_CMD+0x7c>
	Cmdhandler.AddressMode=QSPI_ADDRESS_NONE;   					//地址模式
 8002f36:	2300      	movs	r3, #0
 8002f38:	627b      	str	r3, [r7, #36]	; 0x24
 8002f3a:	e01f      	b.n	8002f7c <QSPI_Send_CMD+0xbc>
	else if(((mode>>2)&0x03) == 1)
 8002f3c:	79bb      	ldrb	r3, [r7, #6]
 8002f3e:	089b      	lsrs	r3, r3, #2
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	f003 0303 	and.w	r3, r3, #3
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d103      	bne.n	8002f52 <QSPI_Send_CMD+0x92>
	Cmdhandler.AddressMode=QSPI_ADDRESS_1_LINE;   					//地址模式
 8002f4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f4e:	627b      	str	r3, [r7, #36]	; 0x24
 8002f50:	e014      	b.n	8002f7c <QSPI_Send_CMD+0xbc>
	else if(((mode>>2)&0x03) == 2)
 8002f52:	79bb      	ldrb	r3, [r7, #6]
 8002f54:	089b      	lsrs	r3, r3, #2
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	f003 0303 	and.w	r3, r3, #3
 8002f5c:	2b02      	cmp	r3, #2
 8002f5e:	d103      	bne.n	8002f68 <QSPI_Send_CMD+0xa8>
	Cmdhandler.AddressMode=QSPI_ADDRESS_2_LINES;   					//地址模式
 8002f60:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002f64:	627b      	str	r3, [r7, #36]	; 0x24
 8002f66:	e009      	b.n	8002f7c <QSPI_Send_CMD+0xbc>
	else if(((mode>>2)&0x03) == 3)
 8002f68:	79bb      	ldrb	r3, [r7, #6]
 8002f6a:	089b      	lsrs	r3, r3, #2
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	f003 0303 	and.w	r3, r3, #3
 8002f72:	2b03      	cmp	r3, #3
 8002f74:	d102      	bne.n	8002f7c <QSPI_Send_CMD+0xbc>
	Cmdhandler.AddressMode=QSPI_ADDRESS_4_LINES;   					//地址模式
 8002f76:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002f7a:	627b      	str	r3, [r7, #36]	; 0x24
	
	if(((mode>>4)&0x03) == 0)
 8002f7c:	79bb      	ldrb	r3, [r7, #6]
 8002f7e:	091b      	lsrs	r3, r3, #4
 8002f80:	b2db      	uxtb	r3, r3
 8002f82:	f003 0303 	and.w	r3, r3, #3
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d102      	bne.n	8002f90 <QSPI_Send_CMD+0xd0>
	Cmdhandler.AddressSize=QSPI_ADDRESS_8_BITS;   					//地址长度
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	617b      	str	r3, [r7, #20]
 8002f8e:	e01f      	b.n	8002fd0 <QSPI_Send_CMD+0x110>
	else if(((mode>>4)&0x03) == 1)
 8002f90:	79bb      	ldrb	r3, [r7, #6]
 8002f92:	091b      	lsrs	r3, r3, #4
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	f003 0303 	and.w	r3, r3, #3
 8002f9a:	2b01      	cmp	r3, #1
 8002f9c:	d103      	bne.n	8002fa6 <QSPI_Send_CMD+0xe6>
	Cmdhandler.AddressSize=QSPI_ADDRESS_16_BITS;   					//地址长度
 8002f9e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002fa2:	617b      	str	r3, [r7, #20]
 8002fa4:	e014      	b.n	8002fd0 <QSPI_Send_CMD+0x110>
	else if(((mode>>4)&0x03) == 2)
 8002fa6:	79bb      	ldrb	r3, [r7, #6]
 8002fa8:	091b      	lsrs	r3, r3, #4
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	f003 0303 	and.w	r3, r3, #3
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d103      	bne.n	8002fbc <QSPI_Send_CMD+0xfc>
	Cmdhandler.AddressSize=QSPI_ADDRESS_24_BITS;   					//地址长度
 8002fb4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002fb8:	617b      	str	r3, [r7, #20]
 8002fba:	e009      	b.n	8002fd0 <QSPI_Send_CMD+0x110>
	else if(((mode>>4)&0x03) == 3)
 8002fbc:	79bb      	ldrb	r3, [r7, #6]
 8002fbe:	091b      	lsrs	r3, r3, #4
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	f003 0303 	and.w	r3, r3, #3
 8002fc6:	2b03      	cmp	r3, #3
 8002fc8:	d102      	bne.n	8002fd0 <QSPI_Send_CMD+0x110>
	Cmdhandler.AddressSize=QSPI_ADDRESS_32_BITS;   					//地址长度
 8002fca:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8002fce:	617b      	str	r3, [r7, #20]
	
	if(((mode>>6)&0x03) == 0)
 8002fd0:	79bb      	ldrb	r3, [r7, #6]
 8002fd2:	099b      	lsrs	r3, r3, #6
 8002fd4:	b2db      	uxtb	r3, r3
 8002fd6:	f003 0303 	and.w	r3, r3, #3
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d102      	bne.n	8002fe4 <QSPI_Send_CMD+0x124>
	Cmdhandler.DataMode=QSPI_DATA_NONE;             			//数据模式
 8002fde:	2300      	movs	r3, #0
 8002fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fe2:	e01f      	b.n	8003024 <QSPI_Send_CMD+0x164>
	else if(((mode>>6)&0x03) == 1)
 8002fe4:	79bb      	ldrb	r3, [r7, #6]
 8002fe6:	099b      	lsrs	r3, r3, #6
 8002fe8:	b2db      	uxtb	r3, r3
 8002fea:	f003 0303 	and.w	r3, r3, #3
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d103      	bne.n	8002ffa <QSPI_Send_CMD+0x13a>
	Cmdhandler.DataMode=QSPI_DATA_1_LINE;             			//数据模式
 8002ff2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002ff6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002ff8:	e014      	b.n	8003024 <QSPI_Send_CMD+0x164>
	else if(((mode>>6)&0x03) == 2)
 8002ffa:	79bb      	ldrb	r3, [r7, #6]
 8002ffc:	099b      	lsrs	r3, r3, #6
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	f003 0303 	and.w	r3, r3, #3
 8003004:	2b02      	cmp	r3, #2
 8003006:	d103      	bne.n	8003010 <QSPI_Send_CMD+0x150>
	Cmdhandler.DataMode=QSPI_DATA_2_LINES;             			//数据模式
 8003008:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800300c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800300e:	e009      	b.n	8003024 <QSPI_Send_CMD+0x164>
	else if(((mode>>6)&0x03) == 3)
 8003010:	79bb      	ldrb	r3, [r7, #6]
 8003012:	099b      	lsrs	r3, r3, #6
 8003014:	b2db      	uxtb	r3, r3
 8003016:	f003 0303 	and.w	r3, r3, #3
 800301a:	2b03      	cmp	r3, #3
 800301c:	d102      	bne.n	8003024 <QSPI_Send_CMD+0x164>
	Cmdhandler.DataMode=QSPI_DATA_4_LINES;             			//数据模式
 800301e:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8003022:	62fb      	str	r3, [r7, #44]	; 0x2c
	
	Cmdhandler.SIOOMode=QSPI_SIOO_INST_EVERY_CMD;				//每次都发送指令
 8003024:	2300      	movs	r3, #0
 8003026:	63fb      	str	r3, [r7, #60]	; 0x3c
	Cmdhandler.AlternateByteMode=QSPI_ALTERNATE_BYTES_NONE;		//无交替字节
 8003028:	2300      	movs	r3, #0
 800302a:	62bb      	str	r3, [r7, #40]	; 0x28
	Cmdhandler.DdrMode=QSPI_DDR_MODE_DISABLE;					//关闭DDR模式
 800302c:	2300      	movs	r3, #0
 800302e:	637b      	str	r3, [r7, #52]	; 0x34
	Cmdhandler.DdrHoldHalfCycle=QSPI_DDR_HHC_ANALOG_DELAY;
 8003030:	2300      	movs	r3, #0
 8003032:	63bb      	str	r3, [r7, #56]	; 0x38

	HAL_QSPI_Command(&hqspi,&Cmdhandler,5000);
 8003034:	f107 0308 	add.w	r3, r7, #8
 8003038:	f241 3288 	movw	r2, #5000	; 0x1388
 800303c:	4619      	mov	r1, r3
 800303e:	4803      	ldr	r0, [pc, #12]	; (800304c <QSPI_Send_CMD+0x18c>)
 8003040:	f006 ff4e 	bl	8009ee0 <HAL_QSPI_Command>
}
 8003044:	bf00      	nop
 8003046:	3740      	adds	r7, #64	; 0x40
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}
 800304c:	24063c04 	.word	0x24063c04

08003050 <QSPI_Receive>:
//buf:接收数据缓冲区首地址
//datalen:要传输的数据长度
//返回值:0,正常
//    其他,错误代码
uint8_t QSPI_Receive(uint8_t* buf,uint32_t datalen)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]
    hqspi.Instance->DLR=datalen-1;                           //配置数据长度
 800305a:	4b0a      	ldr	r3, [pc, #40]	; (8003084 <QSPI_Receive+0x34>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	683a      	ldr	r2, [r7, #0]
 8003060:	3a01      	subs	r2, #1
 8003062:	611a      	str	r2, [r3, #16]
    if(HAL_QSPI_Receive(&hqspi,buf,5000)==HAL_OK) return 0;  //接收数据
 8003064:	f241 3288 	movw	r2, #5000	; 0x1388
 8003068:	6879      	ldr	r1, [r7, #4]
 800306a:	4806      	ldr	r0, [pc, #24]	; (8003084 <QSPI_Receive+0x34>)
 800306c:	f007 f828 	bl	800a0c0 <HAL_QSPI_Receive>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d101      	bne.n	800307a <QSPI_Receive+0x2a>
 8003076:	2300      	movs	r3, #0
 8003078:	e000      	b.n	800307c <QSPI_Receive+0x2c>
    else return 1;
 800307a:	2301      	movs	r3, #1
}
 800307c:	4618      	mov	r0, r3
 800307e:	3708      	adds	r7, #8
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}
 8003084:	24063c04 	.word	0x24063c04

08003088 <QSPI_Transmit>:
//buf:发送数据缓冲区首地址
//datalen:要传输的数据长度
//返回值:0,正常
//    其他,错误代码
uint8_t QSPI_Transmit(uint8_t* buf,uint32_t datalen)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
 8003090:	6039      	str	r1, [r7, #0]
    hqspi.Instance->DLR=datalen-1;                            //配置数据长度
 8003092:	4b0a      	ldr	r3, [pc, #40]	; (80030bc <QSPI_Transmit+0x34>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	683a      	ldr	r2, [r7, #0]
 8003098:	3a01      	subs	r2, #1
 800309a:	611a      	str	r2, [r3, #16]
    if(HAL_QSPI_Transmit(&hqspi,buf,5000)==HAL_OK) return 0;  //发送数据
 800309c:	f241 3288 	movw	r2, #5000	; 0x1388
 80030a0:	6879      	ldr	r1, [r7, #4]
 80030a2:	4806      	ldr	r0, [pc, #24]	; (80030bc <QSPI_Transmit+0x34>)
 80030a4:	f006 ff7a 	bl	8009f9c <HAL_QSPI_Transmit>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d101      	bne.n	80030b2 <QSPI_Transmit+0x2a>
 80030ae:	2300      	movs	r3, #0
 80030b0:	e000      	b.n	80030b4 <QSPI_Transmit+0x2c>
    else return 1;
 80030b2:	2301      	movs	r3, #1
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3708      	adds	r7, #8
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	24063c04 	.word	0x24063c04

080030c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b082      	sub	sp, #8
 80030c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030c6:	4b13      	ldr	r3, [pc, #76]	; (8003114 <HAL_MspInit+0x54>)
 80030c8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80030cc:	4a11      	ldr	r2, [pc, #68]	; (8003114 <HAL_MspInit+0x54>)
 80030ce:	f043 0302 	orr.w	r3, r3, #2
 80030d2:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80030d6:	4b0f      	ldr	r3, [pc, #60]	; (8003114 <HAL_MspInit+0x54>)
 80030d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80030dc:	f003 0302 	and.w	r3, r3, #2
 80030e0:	607b      	str	r3, [r7, #4]
 80030e2:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** Enable the VREF clock
  */
  __HAL_RCC_VREF_CLK_ENABLE();
 80030e4:	4b0b      	ldr	r3, [pc, #44]	; (8003114 <HAL_MspInit+0x54>)
 80030e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80030ea:	4a0a      	ldr	r2, [pc, #40]	; (8003114 <HAL_MspInit+0x54>)
 80030ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80030f0:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80030f4:	4b07      	ldr	r3, [pc, #28]	; (8003114 <HAL_MspInit+0x54>)
 80030f6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80030fa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80030fe:	603b      	str	r3, [r7, #0]
 8003100:	683b      	ldr	r3, [r7, #0]
  /** Disable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_DisableVREFBUF();
 8003102:	f000 fc73 	bl	80039ec <HAL_SYSCFG_DisableVREFBUF>
  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE);
 8003106:	2002      	movs	r0, #2
 8003108:	f000 fc5c 	bl	80039c4 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800310c:	bf00      	nop
 800310e:	3708      	adds	r7, #8
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}
 8003114:	58024400 	.word	0x58024400

08003118 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003118:	b480      	push	{r7}
 800311a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800311c:	e7fe      	b.n	800311c <NMI_Handler+0x4>

0800311e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800311e:	b480      	push	{r7}
 8003120:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003122:	e7fe      	b.n	8003122 <HardFault_Handler+0x4>

08003124 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003124:	b480      	push	{r7}
 8003126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003128:	e7fe      	b.n	8003128 <MemManage_Handler+0x4>

0800312a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800312a:	b480      	push	{r7}
 800312c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800312e:	e7fe      	b.n	800312e <BusFault_Handler+0x4>

08003130 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003130:	b480      	push	{r7}
 8003132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003134:	e7fe      	b.n	8003134 <UsageFault_Handler+0x4>

08003136 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003136:	b480      	push	{r7}
 8003138:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800313a:	bf00      	nop
 800313c:	46bd      	mov	sp, r7
 800313e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003142:	4770      	bx	lr

08003144 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003144:	b480      	push	{r7}
 8003146:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003148:	bf00      	nop
 800314a:	46bd      	mov	sp, r7
 800314c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003150:	4770      	bx	lr

08003152 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003152:	b480      	push	{r7}
 8003154:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003156:	bf00      	nop
 8003158:	46bd      	mov	sp, r7
 800315a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315e:	4770      	bx	lr

08003160 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003164:	f000 fbde 	bl	8003924 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003168:	bf00      	nop
 800316a:	bd80      	pop	{r7, pc}

0800316c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003170:	4802      	ldr	r0, [pc, #8]	; (800317c <DMA1_Stream0_IRQHandler+0x10>)
 8003172:	f003 fd81 	bl	8006c78 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003176:	bf00      	nop
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	24000254 	.word	0x24000254

08003180 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8003184:	4802      	ldr	r0, [pc, #8]	; (8003190 <DMA1_Stream1_IRQHandler+0x10>)
 8003186:	f003 fd77 	bl	8006c78 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800318a:	bf00      	nop
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	240002cc 	.word	0x240002cc

08003194 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b082      	sub	sp, #8
 8003198:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
    uint8_t res = 0;
 800319a:	2300      	movs	r3, #0
 800319c:	71fb      	strb	r3, [r7, #7]
    if ((__HAL_UART_GET_FLAG(&huart1, UART_FLAG_RXNE)!=RESET)) {
 800319e:	4b11      	ldr	r3, [pc, #68]	; (80031e4 <USART1_IRQHandler+0x50>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	69db      	ldr	r3, [r3, #28]
 80031a4:	f003 0320 	and.w	r3, r3, #32
 80031a8:	2b20      	cmp	r3, #32
 80031aa:	d113      	bne.n	80031d4 <USART1_IRQHandler+0x40>
        res = USART1->RDR;
 80031ac:	4b0e      	ldr	r3, [pc, #56]	; (80031e8 <USART1_IRQHandler+0x54>)
 80031ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b0:	b2db      	uxtb	r3, r3
 80031b2:	71fb      	strb	r3, [r7, #7]
        /* 将串口数据存入缓冲区 */
        if (ring_8_remain(&ring_buf_modbus_usb) > 0) {
 80031b4:	480d      	ldr	r0, [pc, #52]	; (80031ec <USART1_IRQHandler+0x58>)
 80031b6:	f7fd fd94 	bl	8000ce2 <ring_8_remain>
 80031ba:	4603      	mov	r3, r0
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d006      	beq.n	80031ce <USART1_IRQHandler+0x3a>
            ring_8_push_n(&ring_buf_modbus_usb, &res, 1);
 80031c0:	1dfb      	adds	r3, r7, #7
 80031c2:	2201      	movs	r2, #1
 80031c4:	4619      	mov	r1, r3
 80031c6:	4809      	ldr	r0, [pc, #36]	; (80031ec <USART1_IRQHandler+0x58>)
 80031c8:	f7fd fda0 	bl	8000d0c <ring_8_push_n>
 80031cc:	e002      	b.n	80031d4 <USART1_IRQHandler+0x40>
        } else {
            ring_8_reset(&ring_buf_modbus_usb);
 80031ce:	4807      	ldr	r0, [pc, #28]	; (80031ec <USART1_IRQHandler+0x58>)
 80031d0:	f7fd fd66 	bl	8000ca0 <ring_8_reset>
        }           
    }
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80031d4:	4803      	ldr	r0, [pc, #12]	; (80031e4 <USART1_IRQHandler+0x50>)
 80031d6:	f00b fdcd 	bl	800ed74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  /* USER CODE END USART1_IRQn 1 */
}
 80031da:	bf00      	nop
 80031dc:	3708      	adds	r7, #8
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	24064564 	.word	0x24064564
 80031e8:	40011000 	.word	0x40011000
 80031ec:	24000764 	.word	0x24000764

080031f0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80031f4:	4802      	ldr	r0, [pc, #8]	; (8003200 <OTG_FS_IRQHandler+0x10>)
 80031f6:	f005 fd3d 	bl	8008c74 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80031fa:	bf00      	nop
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	24066acc 	.word	0x24066acc

08003204 <DMAMUX1_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX1 overrun interrupt.
  */
void DMAMUX1_OVR_IRQHandler(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMAMUX1_OVR_IRQn 0 */

  /* USER CODE END DMAMUX1_OVR_IRQn 0 */
  // Handle DMA1_Stream1
  HAL_DMAEx_MUX_IRQHandler(&hdma_adc3);
 8003208:	4802      	ldr	r0, [pc, #8]	; (8003214 <DMAMUX1_OVR_IRQHandler+0x10>)
 800320a:	f005 f847 	bl	800829c <HAL_DMAEx_MUX_IRQHandler>
  /* USER CODE BEGIN DMAMUX1_OVR_IRQn 1 */

  /* USER CODE END DMAMUX1_OVR_IRQn 1 */
}
 800320e:	bf00      	nop
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	240002cc 	.word	0x240002cc

08003218 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b086      	sub	sp, #24
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003220:	4a14      	ldr	r2, [pc, #80]	; (8003274 <_sbrk+0x5c>)
 8003222:	4b15      	ldr	r3, [pc, #84]	; (8003278 <_sbrk+0x60>)
 8003224:	1ad3      	subs	r3, r2, r3
 8003226:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800322c:	4b13      	ldr	r3, [pc, #76]	; (800327c <_sbrk+0x64>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d102      	bne.n	800323a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003234:	4b11      	ldr	r3, [pc, #68]	; (800327c <_sbrk+0x64>)
 8003236:	4a12      	ldr	r2, [pc, #72]	; (8003280 <_sbrk+0x68>)
 8003238:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800323a:	4b10      	ldr	r3, [pc, #64]	; (800327c <_sbrk+0x64>)
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	4413      	add	r3, r2
 8003242:	693a      	ldr	r2, [r7, #16]
 8003244:	429a      	cmp	r2, r3
 8003246:	d207      	bcs.n	8003258 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003248:	f011 fcae 	bl	8014ba8 <__errno>
 800324c:	4603      	mov	r3, r0
 800324e:	220c      	movs	r2, #12
 8003250:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003252:	f04f 33ff 	mov.w	r3, #4294967295
 8003256:	e009      	b.n	800326c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003258:	4b08      	ldr	r3, [pc, #32]	; (800327c <_sbrk+0x64>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800325e:	4b07      	ldr	r3, [pc, #28]	; (800327c <_sbrk+0x64>)
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	4413      	add	r3, r2
 8003266:	4a05      	ldr	r2, [pc, #20]	; (800327c <_sbrk+0x64>)
 8003268:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800326a:	68fb      	ldr	r3, [r7, #12]
}
 800326c:	4618      	mov	r0, r3
 800326e:	3718      	adds	r7, #24
 8003270:	46bd      	mov	sp, r7
 8003272:	bd80      	pop	{r7, pc}
 8003274:	24080000 	.word	0x24080000
 8003278:	00004000 	.word	0x00004000
 800327c:	24063c50 	.word	0x24063c50
 8003280:	24067120 	.word	0x24067120

08003284 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003284:	b480      	push	{r7}
 8003286:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003288:	4b37      	ldr	r3, [pc, #220]	; (8003368 <SystemInit+0xe4>)
 800328a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800328e:	4a36      	ldr	r2, [pc, #216]	; (8003368 <SystemInit+0xe4>)
 8003290:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003294:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003298:	4b34      	ldr	r3, [pc, #208]	; (800336c <SystemInit+0xe8>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f003 030f 	and.w	r3, r3, #15
 80032a0:	2b06      	cmp	r3, #6
 80032a2:	d807      	bhi.n	80032b4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80032a4:	4b31      	ldr	r3, [pc, #196]	; (800336c <SystemInit+0xe8>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f023 030f 	bic.w	r3, r3, #15
 80032ac:	4a2f      	ldr	r2, [pc, #188]	; (800336c <SystemInit+0xe8>)
 80032ae:	f043 0307 	orr.w	r3, r3, #7
 80032b2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80032b4:	4b2e      	ldr	r3, [pc, #184]	; (8003370 <SystemInit+0xec>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	4a2d      	ldr	r2, [pc, #180]	; (8003370 <SystemInit+0xec>)
 80032ba:	f043 0301 	orr.w	r3, r3, #1
 80032be:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80032c0:	4b2b      	ldr	r3, [pc, #172]	; (8003370 <SystemInit+0xec>)
 80032c2:	2200      	movs	r2, #0
 80032c4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80032c6:	4b2a      	ldr	r3, [pc, #168]	; (8003370 <SystemInit+0xec>)
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	4929      	ldr	r1, [pc, #164]	; (8003370 <SystemInit+0xec>)
 80032cc:	4b29      	ldr	r3, [pc, #164]	; (8003374 <SystemInit+0xf0>)
 80032ce:	4013      	ands	r3, r2
 80032d0:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80032d2:	4b26      	ldr	r3, [pc, #152]	; (800336c <SystemInit+0xe8>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 0308 	and.w	r3, r3, #8
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d007      	beq.n	80032ee <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80032de:	4b23      	ldr	r3, [pc, #140]	; (800336c <SystemInit+0xe8>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f023 030f 	bic.w	r3, r3, #15
 80032e6:	4a21      	ldr	r2, [pc, #132]	; (800336c <SystemInit+0xe8>)
 80032e8:	f043 0307 	orr.w	r3, r3, #7
 80032ec:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80032ee:	4b20      	ldr	r3, [pc, #128]	; (8003370 <SystemInit+0xec>)
 80032f0:	2200      	movs	r2, #0
 80032f2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80032f4:	4b1e      	ldr	r3, [pc, #120]	; (8003370 <SystemInit+0xec>)
 80032f6:	2200      	movs	r2, #0
 80032f8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80032fa:	4b1d      	ldr	r3, [pc, #116]	; (8003370 <SystemInit+0xec>)
 80032fc:	2200      	movs	r2, #0
 80032fe:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8003300:	4b1b      	ldr	r3, [pc, #108]	; (8003370 <SystemInit+0xec>)
 8003302:	4a1d      	ldr	r2, [pc, #116]	; (8003378 <SystemInit+0xf4>)
 8003304:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8003306:	4b1a      	ldr	r3, [pc, #104]	; (8003370 <SystemInit+0xec>)
 8003308:	4a1c      	ldr	r2, [pc, #112]	; (800337c <SystemInit+0xf8>)
 800330a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800330c:	4b18      	ldr	r3, [pc, #96]	; (8003370 <SystemInit+0xec>)
 800330e:	4a1c      	ldr	r2, [pc, #112]	; (8003380 <SystemInit+0xfc>)
 8003310:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8003312:	4b17      	ldr	r3, [pc, #92]	; (8003370 <SystemInit+0xec>)
 8003314:	2200      	movs	r2, #0
 8003316:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8003318:	4b15      	ldr	r3, [pc, #84]	; (8003370 <SystemInit+0xec>)
 800331a:	4a19      	ldr	r2, [pc, #100]	; (8003380 <SystemInit+0xfc>)
 800331c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800331e:	4b14      	ldr	r3, [pc, #80]	; (8003370 <SystemInit+0xec>)
 8003320:	2200      	movs	r2, #0
 8003322:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8003324:	4b12      	ldr	r3, [pc, #72]	; (8003370 <SystemInit+0xec>)
 8003326:	4a16      	ldr	r2, [pc, #88]	; (8003380 <SystemInit+0xfc>)
 8003328:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800332a:	4b11      	ldr	r3, [pc, #68]	; (8003370 <SystemInit+0xec>)
 800332c:	2200      	movs	r2, #0
 800332e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003330:	4b0f      	ldr	r3, [pc, #60]	; (8003370 <SystemInit+0xec>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a0e      	ldr	r2, [pc, #56]	; (8003370 <SystemInit+0xec>)
 8003336:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800333a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800333c:	4b0c      	ldr	r3, [pc, #48]	; (8003370 <SystemInit+0xec>)
 800333e:	2200      	movs	r2, #0
 8003340:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8003342:	4b10      	ldr	r3, [pc, #64]	; (8003384 <SystemInit+0x100>)
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	4b10      	ldr	r3, [pc, #64]	; (8003388 <SystemInit+0x104>)
 8003348:	4013      	ands	r3, r2
 800334a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800334e:	d202      	bcs.n	8003356 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8003350:	4b0e      	ldr	r3, [pc, #56]	; (800338c <SystemInit+0x108>)
 8003352:	2201      	movs	r2, #1
 8003354:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8003356:	4b0e      	ldr	r3, [pc, #56]	; (8003390 <SystemInit+0x10c>)
 8003358:	f243 02d2 	movw	r2, #12498	; 0x30d2
 800335c:	601a      	str	r2, [r3, #0]
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/

}
 800335e:	bf00      	nop
 8003360:	46bd      	mov	sp, r7
 8003362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003366:	4770      	bx	lr
 8003368:	e000ed00 	.word	0xe000ed00
 800336c:	52002000 	.word	0x52002000
 8003370:	58024400 	.word	0x58024400
 8003374:	eaf6ed7f 	.word	0xeaf6ed7f
 8003378:	02020200 	.word	0x02020200
 800337c:	01ff0000 	.word	0x01ff0000
 8003380:	01010280 	.word	0x01010280
 8003384:	5c001000 	.word	0x5c001000
 8003388:	ffff0000 	.word	0xffff0000
 800338c:	51008108 	.word	0x51008108
 8003390:	52004000 	.word	0x52004000

08003394 <TIM3_PWM_Init>:
//TIM3 PWM部分初始化 
//PWM输出初始化
//arr：自动重装值
//psc：时钟预分频数
void TIM3_PWM_Init(uint16_t arr, uint16_t psc)
{ 
 8003394:	b580      	push	{r7, lr}
 8003396:	b082      	sub	sp, #8
 8003398:	af00      	add	r7, sp, #0
 800339a:	4603      	mov	r3, r0
 800339c:	460a      	mov	r2, r1
 800339e:	80fb      	strh	r3, [r7, #6]
 80033a0:	4613      	mov	r3, r2
 80033a2:	80bb      	strh	r3, [r7, #4]
    if (htim3.Instance==TIM3) {
 80033a4:	4b1b      	ldr	r3, [pc, #108]	; (8003414 <TIM3_PWM_Init+0x80>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a1b      	ldr	r2, [pc, #108]	; (8003418 <TIM3_PWM_Init+0x84>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d106      	bne.n	80033bc <TIM3_PWM_Init+0x28>
        HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_4);
 80033ae:	210c      	movs	r1, #12
 80033b0:	4818      	ldr	r0, [pc, #96]	; (8003414 <TIM3_PWM_Init+0x80>)
 80033b2:	f00a fcfd 	bl	800ddb0 <HAL_TIM_PWM_Stop>
        HAL_TIM_PWM_DeInit(&htim3);
 80033b6:	4817      	ldr	r0, [pc, #92]	; (8003414 <TIM3_PWM_Init+0x80>)
 80033b8:	f00a fb86 	bl	800dac8 <HAL_TIM_PWM_DeInit>
    }
    
    htim3.Instance=TIM3;            //定时器3
 80033bc:	4b15      	ldr	r3, [pc, #84]	; (8003414 <TIM3_PWM_Init+0x80>)
 80033be:	4a16      	ldr	r2, [pc, #88]	; (8003418 <TIM3_PWM_Init+0x84>)
 80033c0:	601a      	str	r2, [r3, #0]
    htim3.Init.Prescaler=psc;       //定时器分频
 80033c2:	88bb      	ldrh	r3, [r7, #4]
 80033c4:	4a13      	ldr	r2, [pc, #76]	; (8003414 <TIM3_PWM_Init+0x80>)
 80033c6:	6053      	str	r3, [r2, #4]
    htim3.Init.CounterMode=TIM_COUNTERMODE_UP;//向上计数模式
 80033c8:	4b12      	ldr	r3, [pc, #72]	; (8003414 <TIM3_PWM_Init+0x80>)
 80033ca:	2200      	movs	r2, #0
 80033cc:	609a      	str	r2, [r3, #8]
    htim3.Init.Period=arr;          //自动重装载值
 80033ce:	88fb      	ldrh	r3, [r7, #6]
 80033d0:	4a10      	ldr	r2, [pc, #64]	; (8003414 <TIM3_PWM_Init+0x80>)
 80033d2:	60d3      	str	r3, [r2, #12]
    htim3.Init.ClockDivision=TIM_CLOCKDIVISION_DIV1;
 80033d4:	4b0f      	ldr	r3, [pc, #60]	; (8003414 <TIM3_PWM_Init+0x80>)
 80033d6:	2200      	movs	r2, #0
 80033d8:	611a      	str	r2, [r3, #16]
    HAL_TIM_PWM_Init(&htim3);       //初始化PWM
 80033da:	480e      	ldr	r0, [pc, #56]	; (8003414 <TIM3_PWM_Init+0x80>)
 80033dc:	f00a fb1d 	bl	800da1a <HAL_TIM_PWM_Init>
    
    TIM3_CH4Handler.OCMode=TIM_OCMODE_PWM1; //模式选择PWM1
 80033e0:	4b0e      	ldr	r3, [pc, #56]	; (800341c <TIM3_PWM_Init+0x88>)
 80033e2:	2260      	movs	r2, #96	; 0x60
 80033e4:	601a      	str	r2, [r3, #0]
    TIM3_CH4Handler.Pulse=arr/2;            //设置比较值,此值用来确定占空比，
 80033e6:	88fb      	ldrh	r3, [r7, #6]
 80033e8:	085b      	lsrs	r3, r3, #1
 80033ea:	b29b      	uxth	r3, r3
 80033ec:	461a      	mov	r2, r3
 80033ee:	4b0b      	ldr	r3, [pc, #44]	; (800341c <TIM3_PWM_Init+0x88>)
 80033f0:	605a      	str	r2, [r3, #4]
                                            //默认比较值为自动重装载值的一半,即占空比为50%
    TIM3_CH4Handler.OCPolarity=TIM_OCPOLARITY_LOW; //输出比较极性为低 
 80033f2:	4b0a      	ldr	r3, [pc, #40]	; (800341c <TIM3_PWM_Init+0x88>)
 80033f4:	2202      	movs	r2, #2
 80033f6:	609a      	str	r2, [r3, #8]
    HAL_TIM_PWM_ConfigChannel(&htim3,&TIM3_CH4Handler,TIM_CHANNEL_4);//配置TIM3通道4
 80033f8:	220c      	movs	r2, #12
 80033fa:	4908      	ldr	r1, [pc, #32]	; (800341c <TIM3_PWM_Init+0x88>)
 80033fc:	4805      	ldr	r0, [pc, #20]	; (8003414 <TIM3_PWM_Init+0x80>)
 80033fe:	f00a fe8d 	bl	800e11c <HAL_TIM_PWM_ConfigChannel>
    HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_4);//开启PWM通道4
 8003402:	210c      	movs	r1, #12
 8003404:	4803      	ldr	r0, [pc, #12]	; (8003414 <TIM3_PWM_Init+0x80>)
 8003406:	f00a fbc5 	bl	800db94 <HAL_TIM_PWM_Start>
}
 800340a:	bf00      	nop
 800340c:	3708      	adds	r7, #8
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop
 8003414:	24063c64 	.word	0x24063c64
 8003418:	40000400 	.word	0x40000400
 800341c:	24063cb0 	.word	0x24063cb0

08003420 <HAL_TIM_PWM_MspInit>:

//定时器底层驱动，时钟使能，引脚配置
//此函数会被HAL_TIM_PWM_Init()调用
//htim:定时器句柄
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b08a      	sub	sp, #40	; 0x28
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_Initure;
	__HAL_RCC_TIM3_CLK_ENABLE();			//使能定时器3
 8003428:	4b19      	ldr	r3, [pc, #100]	; (8003490 <HAL_TIM_PWM_MspInit+0x70>)
 800342a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800342e:	4a18      	ldr	r2, [pc, #96]	; (8003490 <HAL_TIM_PWM_MspInit+0x70>)
 8003430:	f043 0302 	orr.w	r3, r3, #2
 8003434:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003438:	4b15      	ldr	r3, [pc, #84]	; (8003490 <HAL_TIM_PWM_MspInit+0x70>)
 800343a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800343e:	f003 0302 	and.w	r3, r3, #2
 8003442:	613b      	str	r3, [r7, #16]
 8003444:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();			//开启GPIOC时钟
 8003446:	4b12      	ldr	r3, [pc, #72]	; (8003490 <HAL_TIM_PWM_MspInit+0x70>)
 8003448:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800344c:	4a10      	ldr	r2, [pc, #64]	; (8003490 <HAL_TIM_PWM_MspInit+0x70>)
 800344e:	f043 0304 	orr.w	r3, r3, #4
 8003452:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003456:	4b0e      	ldr	r3, [pc, #56]	; (8003490 <HAL_TIM_PWM_MspInit+0x70>)
 8003458:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800345c:	f003 0304 	and.w	r3, r3, #4
 8003460:	60fb      	str	r3, [r7, #12]
 8003462:	68fb      	ldr	r3, [r7, #12]
	
    GPIO_Initure.Pin=GPIO_PIN_9;           	//PC9
 8003464:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003468:	617b      	str	r3, [r7, #20]
    GPIO_Initure.Mode=GPIO_MODE_AF_PP;  	//复用推完输出
 800346a:	2302      	movs	r3, #2
 800346c:	61bb      	str	r3, [r7, #24]
    GPIO_Initure.Pull=GPIO_PULLUP;          //上拉
 800346e:	2301      	movs	r3, #1
 8003470:	61fb      	str	r3, [r7, #28]
    GPIO_Initure.Speed=GPIO_SPEED_FREQ_VERY_HIGH;     //高速
 8003472:	2303      	movs	r3, #3
 8003474:	623b      	str	r3, [r7, #32]
	GPIO_Initure.Alternate=GPIO_AF2_TIM3;	//PC9复用为TIM3_CH4
 8003476:	2302      	movs	r3, #2
 8003478:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC,&GPIO_Initure);
 800347a:	f107 0314 	add.w	r3, r7, #20
 800347e:	4619      	mov	r1, r3
 8003480:	4804      	ldr	r0, [pc, #16]	; (8003494 <HAL_TIM_PWM_MspInit+0x74>)
 8003482:	f004 ff5d 	bl	8008340 <HAL_GPIO_Init>
}
 8003486:	bf00      	nop
 8003488:	3728      	adds	r7, #40	; 0x28
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}
 800348e:	bf00      	nop
 8003490:	58024400 	.word	0x58024400
 8003494:	58020800 	.word	0x58020800

08003498 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b086      	sub	sp, #24
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a2b      	ldr	r2, [pc, #172]	; (8003554 <HAL_TIM_Base_MspInit+0xbc>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d117      	bne.n	80034da <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80034aa:	4b2b      	ldr	r3, [pc, #172]	; (8003558 <HAL_TIM_Base_MspInit+0xc0>)
 80034ac:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80034b0:	4a29      	ldr	r2, [pc, #164]	; (8003558 <HAL_TIM_Base_MspInit+0xc0>)
 80034b2:	f043 0302 	orr.w	r3, r3, #2
 80034b6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80034ba:	4b27      	ldr	r3, [pc, #156]	; (8003558 <HAL_TIM_Base_MspInit+0xc0>)
 80034bc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80034c0:	f003 0302 	and.w	r3, r3, #2
 80034c4:	617b      	str	r3, [r7, #20]
 80034c6:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM3_MspInit 1 */
    HAL_NVIC_SetPriority(TIM3_IRQn,1,3);    //设置中断优先级，抢占优先级1，子优先级3
 80034c8:	2203      	movs	r2, #3
 80034ca:	2101      	movs	r1, #1
 80034cc:	201d      	movs	r0, #29
 80034ce:	f001 fe8e 	bl	80051ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);          //开启ITM3中断   
 80034d2:	201d      	movs	r0, #29
 80034d4:	f001 fea5 	bl	8005222 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */
    HAL_NVIC_SetPriority(TIM5_IRQn,0,0);    //设置中断优先级，抢占优先级1，子优先级3
    HAL_NVIC_EnableIRQ(TIM5_IRQn);          //开启ITM3中断   
  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80034d8:	e038      	b.n	800354c <HAL_TIM_Base_MspInit+0xb4>
  } else if(tim_baseHandle->Instance==TIM4)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a1f      	ldr	r2, [pc, #124]	; (800355c <HAL_TIM_Base_MspInit+0xc4>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d117      	bne.n	8003514 <HAL_TIM_Base_MspInit+0x7c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80034e4:	4b1c      	ldr	r3, [pc, #112]	; (8003558 <HAL_TIM_Base_MspInit+0xc0>)
 80034e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80034ea:	4a1b      	ldr	r2, [pc, #108]	; (8003558 <HAL_TIM_Base_MspInit+0xc0>)
 80034ec:	f043 0304 	orr.w	r3, r3, #4
 80034f0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80034f4:	4b18      	ldr	r3, [pc, #96]	; (8003558 <HAL_TIM_Base_MspInit+0xc0>)
 80034f6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80034fa:	f003 0304 	and.w	r3, r3, #4
 80034fe:	613b      	str	r3, [r7, #16]
 8003500:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn,1,3);    //设置中断优先级，抢占优先级1，子优先级3
 8003502:	2203      	movs	r2, #3
 8003504:	2101      	movs	r1, #1
 8003506:	201e      	movs	r0, #30
 8003508:	f001 fe71 	bl	80051ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);          //开启ITM3中断   
 800350c:	201e      	movs	r0, #30
 800350e:	f001 fe88 	bl	8005222 <HAL_NVIC_EnableIRQ>
}
 8003512:	e01b      	b.n	800354c <HAL_TIM_Base_MspInit+0xb4>
  } else if(tim_baseHandle->Instance==TIM5)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a11      	ldr	r2, [pc, #68]	; (8003560 <HAL_TIM_Base_MspInit+0xc8>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d116      	bne.n	800354c <HAL_TIM_Base_MspInit+0xb4>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800351e:	4b0e      	ldr	r3, [pc, #56]	; (8003558 <HAL_TIM_Base_MspInit+0xc0>)
 8003520:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003524:	4a0c      	ldr	r2, [pc, #48]	; (8003558 <HAL_TIM_Base_MspInit+0xc0>)
 8003526:	f043 0308 	orr.w	r3, r3, #8
 800352a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800352e:	4b0a      	ldr	r3, [pc, #40]	; (8003558 <HAL_TIM_Base_MspInit+0xc0>)
 8003530:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003534:	f003 0308 	and.w	r3, r3, #8
 8003538:	60fb      	str	r3, [r7, #12]
 800353a:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn,0,0);    //设置中断优先级，抢占优先级1，子优先级3
 800353c:	2200      	movs	r2, #0
 800353e:	2100      	movs	r1, #0
 8003540:	2032      	movs	r0, #50	; 0x32
 8003542:	f001 fe54 	bl	80051ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);          //开启ITM3中断   
 8003546:	2032      	movs	r0, #50	; 0x32
 8003548:	f001 fe6b 	bl	8005222 <HAL_NVIC_EnableIRQ>
}
 800354c:	bf00      	nop
 800354e:	3718      	adds	r7, #24
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}
 8003554:	40000400 	.word	0x40000400
 8003558:	58024400 	.word	0x58024400
 800355c:	40000800 	.word	0x40000800
 8003560:	40000c00 	.word	0x40000c00

08003564 <TIM3_IRQHandler>:
}

/* USER CODE BEGIN 1 */
//定时器3中断服务函数
void TIM3_IRQHandler(void)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&htim3);
 8003568:	4802      	ldr	r0, [pc, #8]	; (8003574 <TIM3_IRQHandler+0x10>)
 800356a:	f00a fcb7 	bl	800dedc <HAL_TIM_IRQHandler>
}
 800356e:	bf00      	nop
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop
 8003574:	24063c64 	.word	0x24063c64

08003578 <HAL_TIM_PeriodElapsedCallback>:

//定时器3中断服务函数调用
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
    if(htim==(&htim3))
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	4a0e      	ldr	r2, [pc, #56]	; (80035bc <HAL_TIM_PeriodElapsedCallback+0x44>)
 8003584:	4293      	cmp	r3, r2
 8003586:	d014      	beq.n	80035b2 <HAL_TIM_PeriodElapsedCallback+0x3a>
    {
    } else if(htim==(&htim4)) {
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	4a0d      	ldr	r2, [pc, #52]	; (80035c0 <HAL_TIM_PeriodElapsedCallback+0x48>)
 800358c:	4293      	cmp	r3, r2
 800358e:	d105      	bne.n	800359c <HAL_TIM_PeriodElapsedCallback+0x24>
        tim4_timeout_index++;
 8003590:	4b0c      	ldr	r3, [pc, #48]	; (80035c4 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	3301      	adds	r3, #1
 8003596:	4a0b      	ldr	r2, [pc, #44]	; (80035c4 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8003598:	6013      	str	r3, [r2, #0]
    } else if(htim==(&htim5)) {
        tim5_timeout_index++;
        /* 存储高速ADC数据 */
        adc_data_store_quick();
    }
}
 800359a:	e00a      	b.n	80035b2 <HAL_TIM_PeriodElapsedCallback+0x3a>
    } else if(htim==(&htim5)) {
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	4a0a      	ldr	r2, [pc, #40]	; (80035c8 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d106      	bne.n	80035b2 <HAL_TIM_PeriodElapsedCallback+0x3a>
        tim5_timeout_index++;
 80035a4:	4b09      	ldr	r3, [pc, #36]	; (80035cc <HAL_TIM_PeriodElapsedCallback+0x54>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	3301      	adds	r3, #1
 80035aa:	4a08      	ldr	r2, [pc, #32]	; (80035cc <HAL_TIM_PeriodElapsedCallback+0x54>)
 80035ac:	6013      	str	r3, [r2, #0]
        adc_data_store_quick();
 80035ae:	f7fe f82d 	bl	800160c <adc_data_store_quick>
}
 80035b2:	bf00      	nop
 80035b4:	3708      	adds	r7, #8
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}
 80035ba:	bf00      	nop
 80035bc:	24063c64 	.word	0x24063c64
 80035c0:	24063ccc 	.word	0x24063ccc
 80035c4:	24063c54 	.word	0x24063c54
 80035c8:	24063d18 	.word	0x24063d18
 80035cc:	24063c5c 	.word	0x24063c5c

080035d0 <TIM_SetTIM3Compare4>:

//设置TIM通道4的占空比
//compare:比较值
void TIM_SetTIM3Compare4(uint32_t compare)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
	TIM3->CCR4=compare; 
 80035d8:	4a04      	ldr	r2, [pc, #16]	; (80035ec <TIM_SetTIM3Compare4+0x1c>)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6413      	str	r3, [r2, #64]	; 0x40
}
 80035de:	bf00      	nop
 80035e0:	370c      	adds	r7, #12
 80035e2:	46bd      	mov	sp, r7
 80035e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e8:	4770      	bx	lr
 80035ea:	bf00      	nop
 80035ec:	40000400 	.word	0x40000400

080035f0 <MX_TIM4_Init>:

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	af00      	add	r7, sp, #0
    htim4.Instance=TIM4;                          //通用定时器4
 80035f4:	4b0c      	ldr	r3, [pc, #48]	; (8003628 <MX_TIM4_Init+0x38>)
 80035f6:	4a0d      	ldr	r2, [pc, #52]	; (800362c <MX_TIM4_Init+0x3c>)
 80035f8:	601a      	str	r2, [r3, #0]
    htim4.Init.Prescaler=24000-1;                 //分频
 80035fa:	4b0b      	ldr	r3, [pc, #44]	; (8003628 <MX_TIM4_Init+0x38>)
 80035fc:	f645 52bf 	movw	r2, #23999	; 0x5dbf
 8003600:	605a      	str	r2, [r3, #4]
    htim4.Init.CounterMode=TIM_COUNTERMODE_UP;    //向上计数器
 8003602:	4b09      	ldr	r3, [pc, #36]	; (8003628 <MX_TIM4_Init+0x38>)
 8003604:	2200      	movs	r2, #0
 8003606:	609a      	str	r2, [r3, #8]
    htim4.Init.Period=10000/10-1;                 //自动装载值，延时100ms
 8003608:	4b07      	ldr	r3, [pc, #28]	; (8003628 <MX_TIM4_Init+0x38>)
 800360a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800360e:	60da      	str	r2, [r3, #12]
    htim4.Init.ClockDivision=TIM_CLOCKDIVISION_DIV1;//时钟分频因子
 8003610:	4b05      	ldr	r3, [pc, #20]	; (8003628 <MX_TIM4_Init+0x38>)
 8003612:	2200      	movs	r2, #0
 8003614:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Init(&htim4);
 8003616:	4804      	ldr	r0, [pc, #16]	; (8003628 <MX_TIM4_Init+0x38>)
 8003618:	f00a f900 	bl	800d81c <HAL_TIM_Base_Init>
    
    HAL_TIM_Base_Start_IT(&htim4); //使能定时器3和定时器3更新中断：TIM_IT_UPDATE   
 800361c:	4802      	ldr	r0, [pc, #8]	; (8003628 <MX_TIM4_Init+0x38>)
 800361e:	f00a f955 	bl	800d8cc <HAL_TIM_Base_Start_IT>
}
 8003622:	bf00      	nop
 8003624:	bd80      	pop	{r7, pc}
 8003626:	bf00      	nop
 8003628:	24063ccc 	.word	0x24063ccc
 800362c:	40000800 	.word	0x40000800

08003630 <TIM4_IRQHandler>:

/* USER CODE BEGIN 1 */
//定时器4中断服务函数
void TIM4_IRQHandler(void)
{
 8003630:	b580      	push	{r7, lr}
 8003632:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&htim4);
 8003634:	4802      	ldr	r0, [pc, #8]	; (8003640 <TIM4_IRQHandler+0x10>)
 8003636:	f00a fc51 	bl	800dedc <HAL_TIM_IRQHandler>
}
 800363a:	bf00      	nop
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	24063ccc 	.word	0x24063ccc

08003644 <MX_TIM5_Init>:

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	af00      	add	r7, sp, #0
    if (htim5.Instance == TIM5) {
 8003648:	4b12      	ldr	r3, [pc, #72]	; (8003694 <MX_TIM5_Init+0x50>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a12      	ldr	r2, [pc, #72]	; (8003698 <MX_TIM5_Init+0x54>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d102      	bne.n	8003658 <MX_TIM5_Init+0x14>
        HAL_TIM_Base_Stop_IT(&htim5);
 8003652:	4810      	ldr	r0, [pc, #64]	; (8003694 <MX_TIM5_Init+0x50>)
 8003654:	f00a f9b2 	bl	800d9bc <HAL_TIM_Base_Stop_IT>
    }
    
    htim5.Instance=TIM5;                          //通用定时器5
 8003658:	4b0e      	ldr	r3, [pc, #56]	; (8003694 <MX_TIM5_Init+0x50>)
 800365a:	4a0f      	ldr	r2, [pc, #60]	; (8003698 <MX_TIM5_Init+0x54>)
 800365c:	601a      	str	r2, [r3, #0]
    htim5.Init.Prescaler= modbus_reg[MODBUS_HOLD_ADC_TIM_PSC] -1;             //分频
 800365e:	4b0f      	ldr	r3, [pc, #60]	; (800369c <MX_TIM5_Init+0x58>)
 8003660:	89db      	ldrh	r3, [r3, #14]
 8003662:	3b01      	subs	r3, #1
 8003664:	461a      	mov	r2, r3
 8003666:	4b0b      	ldr	r3, [pc, #44]	; (8003694 <MX_TIM5_Init+0x50>)
 8003668:	605a      	str	r2, [r3, #4]
    //htim5.Init.Prescaler= 240 -1;
    htim5.Init.CounterMode=TIM_COUNTERMODE_UP;    //向上计数器
 800366a:	4b0a      	ldr	r3, [pc, #40]	; (8003694 <MX_TIM5_Init+0x50>)
 800366c:	2200      	movs	r2, #0
 800366e:	609a      	str	r2, [r3, #8]
    htim5.Init.Period = modbus_reg[MODBUS_HOLD_ADC_TIM_ARR] - 1;                //自动装载值，延时1秒
 8003670:	4b0a      	ldr	r3, [pc, #40]	; (800369c <MX_TIM5_Init+0x58>)
 8003672:	8a1b      	ldrh	r3, [r3, #16]
 8003674:	3b01      	subs	r3, #1
 8003676:	461a      	mov	r2, r3
 8003678:	4b06      	ldr	r3, [pc, #24]	; (8003694 <MX_TIM5_Init+0x50>)
 800367a:	60da      	str	r2, [r3, #12]
   // htim5.Init.Period = 100 - 1;
    htim5.Init.ClockDivision=TIM_CLOCKDIVISION_DIV1;//时钟分频因子
 800367c:	4b05      	ldr	r3, [pc, #20]	; (8003694 <MX_TIM5_Init+0x50>)
 800367e:	2200      	movs	r2, #0
 8003680:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Init(&htim5);
 8003682:	4804      	ldr	r0, [pc, #16]	; (8003694 <MX_TIM5_Init+0x50>)
 8003684:	f00a f8ca 	bl	800d81c <HAL_TIM_Base_Init>
    
    HAL_TIM_Base_Start_IT(&htim5); //使能定时器3和定时器3更新中断：TIM_IT_UPDATE   
 8003688:	4802      	ldr	r0, [pc, #8]	; (8003694 <MX_TIM5_Init+0x50>)
 800368a:	f00a f91f 	bl	800d8cc <HAL_TIM_Base_Start_IT>
}
 800368e:	bf00      	nop
 8003690:	bd80      	pop	{r7, pc}
 8003692:	bf00      	nop
 8003694:	24063d18 	.word	0x24063d18
 8003698:	40000c00 	.word	0x40000c00
 800369c:	24062a30 	.word	0x24062a30

080036a0 <TIM5_IRQHandler>:

//定时器5中断服务函数
void TIM5_IRQHandler(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&htim5);
 80036a4:	4802      	ldr	r0, [pc, #8]	; (80036b0 <TIM5_IRQHandler+0x10>)
 80036a6:	f00a fc19 	bl	800dedc <HAL_TIM_IRQHandler>
}
 80036aa:	bf00      	nop
 80036ac:	bd80      	pop	{r7, pc}
 80036ae:	bf00      	nop
 80036b0:	24063d18 	.word	0x24063d18

080036b4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	af00      	add	r7, sp, #0
	//UART 初始化设置
	huart1.Instance=USART1;					    //USART1
 80036b8:	4b10      	ldr	r3, [pc, #64]	; (80036fc <MX_USART1_UART_Init+0x48>)
 80036ba:	4a11      	ldr	r2, [pc, #68]	; (8003700 <MX_USART1_UART_Init+0x4c>)
 80036bc:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate=9600;				    //波特率
 80036be:	4b0f      	ldr	r3, [pc, #60]	; (80036fc <MX_USART1_UART_Init+0x48>)
 80036c0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80036c4:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength=UART_WORDLENGTH_8B;   //字长为8位数据格式
 80036c6:	4b0d      	ldr	r3, [pc, #52]	; (80036fc <MX_USART1_UART_Init+0x48>)
 80036c8:	2200      	movs	r2, #0
 80036ca:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits=UART_STOPBITS_1;	    //一个停止位
 80036cc:	4b0b      	ldr	r3, [pc, #44]	; (80036fc <MX_USART1_UART_Init+0x48>)
 80036ce:	2200      	movs	r2, #0
 80036d0:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity=UART_PARITY_NONE;		    //无奇偶校验位
 80036d2:	4b0a      	ldr	r3, [pc, #40]	; (80036fc <MX_USART1_UART_Init+0x48>)
 80036d4:	2200      	movs	r2, #0
 80036d6:	611a      	str	r2, [r3, #16]
	huart1.Init.HwFlowCtl=UART_HWCONTROL_NONE;   //无硬件流控
 80036d8:	4b08      	ldr	r3, [pc, #32]	; (80036fc <MX_USART1_UART_Init+0x48>)
 80036da:	2200      	movs	r2, #0
 80036dc:	619a      	str	r2, [r3, #24]
	huart1.Init.Mode=UART_MODE_TX_RX;		    //收发模式
 80036de:	4b07      	ldr	r3, [pc, #28]	; (80036fc <MX_USART1_UART_Init+0x48>)
 80036e0:	220c      	movs	r2, #12
 80036e2:	615a      	str	r2, [r3, #20]
	HAL_UART_Init(&huart1);					    //HAL_UART_Init()会使能UART1
 80036e4:	4805      	ldr	r0, [pc, #20]	; (80036fc <MX_USART1_UART_Init+0x48>)
 80036e6:	f00b fa08 	bl	800eafa <HAL_UART_Init>
	
	HAL_UART_Receive_IT(&huart1, (uint8_t *)aRxBuffer, RXBUFFERSIZE);//该函数会开启接收中断：标志位UART_IT_RXNE，并且设置接收缓冲以及接收缓冲接收最大数据量
 80036ea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80036ee:	4905      	ldr	r1, [pc, #20]	; (8003704 <MX_USART1_UART_Init+0x50>)
 80036f0:	4802      	ldr	r0, [pc, #8]	; (80036fc <MX_USART1_UART_Init+0x48>)
 80036f2:	f00b fae9 	bl	800ecc8 <HAL_UART_Receive_IT>
}
 80036f6:	bf00      	nop
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	24064564 	.word	0x24064564
 8003700:	40011000 	.word	0x40011000
 8003704:	24063d64 	.word	0x24063d64

08003708 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b08a      	sub	sp, #40	; 0x28
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
    //GPIO端口设置
	GPIO_InitTypeDef GPIO_Initure;
	
	if(uartHandle->Instance==USART1)//如果是串口1，进行串口1 MSP初始化
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	4a23      	ldr	r2, [pc, #140]	; (80037a4 <HAL_UART_MspInit+0x9c>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d13f      	bne.n	800379a <HAL_UART_MspInit+0x92>
	{
		__HAL_RCC_GPIOA_CLK_ENABLE();			//使能GPIOA时钟
 800371a:	4b23      	ldr	r3, [pc, #140]	; (80037a8 <HAL_UART_MspInit+0xa0>)
 800371c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003720:	4a21      	ldr	r2, [pc, #132]	; (80037a8 <HAL_UART_MspInit+0xa0>)
 8003722:	f043 0301 	orr.w	r3, r3, #1
 8003726:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800372a:	4b1f      	ldr	r3, [pc, #124]	; (80037a8 <HAL_UART_MspInit+0xa0>)
 800372c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003730:	f003 0301 	and.w	r3, r3, #1
 8003734:	613b      	str	r3, [r7, #16]
 8003736:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_USART1_CLK_ENABLE();			//使能USART1时钟
 8003738:	4b1b      	ldr	r3, [pc, #108]	; (80037a8 <HAL_UART_MspInit+0xa0>)
 800373a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800373e:	4a1a      	ldr	r2, [pc, #104]	; (80037a8 <HAL_UART_MspInit+0xa0>)
 8003740:	f043 0310 	orr.w	r3, r3, #16
 8003744:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003748:	4b17      	ldr	r3, [pc, #92]	; (80037a8 <HAL_UART_MspInit+0xa0>)
 800374a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800374e:	f003 0310 	and.w	r3, r3, #16
 8003752:	60fb      	str	r3, [r7, #12]
 8003754:	68fb      	ldr	r3, [r7, #12]
	
		GPIO_Initure.Pin=GPIO_PIN_9;			//PA9
 8003756:	f44f 7300 	mov.w	r3, #512	; 0x200
 800375a:	617b      	str	r3, [r7, #20]
		GPIO_Initure.Mode=GPIO_MODE_AF_PP;		//复用推挽输出
 800375c:	2302      	movs	r3, #2
 800375e:	61bb      	str	r3, [r7, #24]
		GPIO_Initure.Pull=GPIO_PULLUP;			//上拉
 8003760:	2301      	movs	r3, #1
 8003762:	61fb      	str	r3, [r7, #28]
		GPIO_Initure.Speed=GPIO_SPEED_FREQ_HIGH;//高速
 8003764:	2302      	movs	r3, #2
 8003766:	623b      	str	r3, [r7, #32]
		GPIO_Initure.Alternate=GPIO_AF7_USART1;	//复用为USART1
 8003768:	2307      	movs	r3, #7
 800376a:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOA,&GPIO_Initure);	   	//初始化PA9
 800376c:	f107 0314 	add.w	r3, r7, #20
 8003770:	4619      	mov	r1, r3
 8003772:	480e      	ldr	r0, [pc, #56]	; (80037ac <HAL_UART_MspInit+0xa4>)
 8003774:	f004 fde4 	bl	8008340 <HAL_GPIO_Init>

		GPIO_Initure.Pin=GPIO_PIN_10;			//PA10
 8003778:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800377c:	617b      	str	r3, [r7, #20]
		HAL_GPIO_Init(GPIOA,&GPIO_Initure);	   	//初始化PA10
 800377e:	f107 0314 	add.w	r3, r7, #20
 8003782:	4619      	mov	r1, r3
 8003784:	4809      	ldr	r0, [pc, #36]	; (80037ac <HAL_UART_MspInit+0xa4>)
 8003786:	f004 fddb 	bl	8008340 <HAL_GPIO_Init>
		
		HAL_NVIC_EnableIRQ(USART1_IRQn);				//使能USART1中断通道
 800378a:	2025      	movs	r0, #37	; 0x25
 800378c:	f001 fd49 	bl	8005222 <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(USART1_IRQn,3,3);			//抢占优先级3，子优先级3
 8003790:	2203      	movs	r2, #3
 8003792:	2103      	movs	r1, #3
 8003794:	2025      	movs	r0, #37	; 0x25
 8003796:	f001 fd2a 	bl	80051ee <HAL_NVIC_SetPriority>
	}
}
 800379a:	bf00      	nop
 800379c:	3728      	adds	r7, #40	; 0x28
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	40011000 	.word	0x40011000
 80037a8:	58024400 	.word	0x58024400
 80037ac:	58020000 	.word	0x58020000

080037b0 <uart1_send_data>:
}

/* USER CODE BEGIN 1 */
/* 串口发送 */
void uart1_send_data(uint8_t *data, uint32_t len)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
 80037b8:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(&huart1, data, len, 5000);
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	b29a      	uxth	r2, r3
 80037be:	f241 3388 	movw	r3, #5000	; 0x1388
 80037c2:	6879      	ldr	r1, [r7, #4]
 80037c4:	4803      	ldr	r0, [pc, #12]	; (80037d4 <uart1_send_data+0x24>)
 80037c6:	f00b f9e8 	bl	800eb9a <HAL_UART_Transmit>
}
 80037ca:	bf00      	nop
 80037cc:	3708      	adds	r7, #8
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bd80      	pop	{r7, pc}
 80037d2:	bf00      	nop
 80037d4:	24064564 	.word	0x24064564

080037d8 <uart_debug_str>:
void uart_debug_str(char *data)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
    //uart1_send_data((uint8_t *)data, strlen(data));
}
 80037e0:	bf00      	nop
 80037e2:	370c      	adds	r7, #12
 80037e4:	46bd      	mov	sp, r7
 80037e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ea:	4770      	bx	lr

080037ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80037ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003824 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80037f0:	f7ff fd48 	bl	8003284 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80037f4:	480c      	ldr	r0, [pc, #48]	; (8003828 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80037f6:	490d      	ldr	r1, [pc, #52]	; (800382c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80037f8:	4a0d      	ldr	r2, [pc, #52]	; (8003830 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80037fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80037fc:	e002      	b.n	8003804 <LoopCopyDataInit>

080037fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80037fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003800:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003802:	3304      	adds	r3, #4

08003804 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003804:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003806:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003808:	d3f9      	bcc.n	80037fe <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800380a:	4a0a      	ldr	r2, [pc, #40]	; (8003834 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800380c:	4c0a      	ldr	r4, [pc, #40]	; (8003838 <LoopFillZerobss+0x22>)
  movs r3, #0
 800380e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003810:	e001      	b.n	8003816 <LoopFillZerobss>

08003812 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003812:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003814:	3204      	adds	r2, #4

08003816 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003816:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003818:	d3fb      	bcc.n	8003812 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800381a:	f011 f9cb 	bl	8014bb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800381e:	f7fe f8a5 	bl	800196c <main>
  bx  lr
 8003822:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003824:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8003828:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800382c:	24000150 	.word	0x24000150
  ldr r2, =_sidata
 8003830:	08015884 	.word	0x08015884
  ldr r2, =_sbss
 8003834:	24000150 	.word	0x24000150
  ldr r4, =_ebss
 8003838:	2406711c 	.word	0x2406711c

0800383c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800383c:	e7fe      	b.n	800383c <ADC3_IRQHandler>
	...

08003840 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003846:	2003      	movs	r0, #3
 8003848:	f001 fcc6 	bl	80051d8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800384c:	f007 fc84 	bl	800b158 <HAL_RCC_GetSysClockFreq>
 8003850:	4602      	mov	r2, r0
 8003852:	4b15      	ldr	r3, [pc, #84]	; (80038a8 <HAL_Init+0x68>)
 8003854:	699b      	ldr	r3, [r3, #24]
 8003856:	0a1b      	lsrs	r3, r3, #8
 8003858:	f003 030f 	and.w	r3, r3, #15
 800385c:	4913      	ldr	r1, [pc, #76]	; (80038ac <HAL_Init+0x6c>)
 800385e:	5ccb      	ldrb	r3, [r1, r3]
 8003860:	f003 031f 	and.w	r3, r3, #31
 8003864:	fa22 f303 	lsr.w	r3, r2, r3
 8003868:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800386a:	4b0f      	ldr	r3, [pc, #60]	; (80038a8 <HAL_Init+0x68>)
 800386c:	699b      	ldr	r3, [r3, #24]
 800386e:	f003 030f 	and.w	r3, r3, #15
 8003872:	4a0e      	ldr	r2, [pc, #56]	; (80038ac <HAL_Init+0x6c>)
 8003874:	5cd3      	ldrb	r3, [r2, r3]
 8003876:	f003 031f 	and.w	r3, r3, #31
 800387a:	687a      	ldr	r2, [r7, #4]
 800387c:	fa22 f303 	lsr.w	r3, r2, r3
 8003880:	4a0b      	ldr	r2, [pc, #44]	; (80038b0 <HAL_Init+0x70>)
 8003882:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003884:	4a0b      	ldr	r2, [pc, #44]	; (80038b4 <HAL_Init+0x74>)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800388a:	2000      	movs	r0, #0
 800388c:	f000 f814 	bl	80038b8 <HAL_InitTick>
 8003890:	4603      	mov	r3, r0
 8003892:	2b00      	cmp	r3, #0
 8003894:	d001      	beq.n	800389a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e002      	b.n	80038a0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800389a:	f7ff fc11 	bl	80030c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800389e:	2300      	movs	r3, #0
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	3708      	adds	r7, #8
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}
 80038a8:	58024400 	.word	0x58024400
 80038ac:	08015810 	.word	0x08015810
 80038b0:	24000008 	.word	0x24000008
 80038b4:	24000004 	.word	0x24000004

080038b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b082      	sub	sp, #8
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80038c0:	4b15      	ldr	r3, [pc, #84]	; (8003918 <HAL_InitTick+0x60>)
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d101      	bne.n	80038cc <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	e021      	b.n	8003910 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80038cc:	4b13      	ldr	r3, [pc, #76]	; (800391c <HAL_InitTick+0x64>)
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	4b11      	ldr	r3, [pc, #68]	; (8003918 <HAL_InitTick+0x60>)
 80038d2:	781b      	ldrb	r3, [r3, #0]
 80038d4:	4619      	mov	r1, r3
 80038d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80038da:	fbb3 f3f1 	udiv	r3, r3, r1
 80038de:	fbb2 f3f3 	udiv	r3, r2, r3
 80038e2:	4618      	mov	r0, r3
 80038e4:	f001 fcab 	bl	800523e <HAL_SYSTICK_Config>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d001      	beq.n	80038f2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e00e      	b.n	8003910 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2b0f      	cmp	r3, #15
 80038f6:	d80a      	bhi.n	800390e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80038f8:	2200      	movs	r2, #0
 80038fa:	6879      	ldr	r1, [r7, #4]
 80038fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003900:	f001 fc75 	bl	80051ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003904:	4a06      	ldr	r2, [pc, #24]	; (8003920 <HAL_InitTick+0x68>)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800390a:	2300      	movs	r3, #0
 800390c:	e000      	b.n	8003910 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
}
 8003910:	4618      	mov	r0, r3
 8003912:	3708      	adds	r7, #8
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}
 8003918:	24000010 	.word	0x24000010
 800391c:	24000004 	.word	0x24000004
 8003920:	2400000c 	.word	0x2400000c

08003924 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003924:	b480      	push	{r7}
 8003926:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003928:	4b06      	ldr	r3, [pc, #24]	; (8003944 <HAL_IncTick+0x20>)
 800392a:	781b      	ldrb	r3, [r3, #0]
 800392c:	461a      	mov	r2, r3
 800392e:	4b06      	ldr	r3, [pc, #24]	; (8003948 <HAL_IncTick+0x24>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4413      	add	r3, r2
 8003934:	4a04      	ldr	r2, [pc, #16]	; (8003948 <HAL_IncTick+0x24>)
 8003936:	6013      	str	r3, [r2, #0]
}
 8003938:	bf00      	nop
 800393a:	46bd      	mov	sp, r7
 800393c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003940:	4770      	bx	lr
 8003942:	bf00      	nop
 8003944:	24000010 	.word	0x24000010
 8003948:	240645f4 	.word	0x240645f4

0800394c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800394c:	b480      	push	{r7}
 800394e:	af00      	add	r7, sp, #0
  return uwTick;
 8003950:	4b03      	ldr	r3, [pc, #12]	; (8003960 <HAL_GetTick+0x14>)
 8003952:	681b      	ldr	r3, [r3, #0]
}
 8003954:	4618      	mov	r0, r3
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr
 800395e:	bf00      	nop
 8003960:	240645f4 	.word	0x240645f4

08003964 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800396c:	f7ff ffee 	bl	800394c <HAL_GetTick>
 8003970:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	f1b3 3fff 	cmp.w	r3, #4294967295
 800397c:	d005      	beq.n	800398a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800397e:	4b0a      	ldr	r3, [pc, #40]	; (80039a8 <HAL_Delay+0x44>)
 8003980:	781b      	ldrb	r3, [r3, #0]
 8003982:	461a      	mov	r2, r3
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	4413      	add	r3, r2
 8003988:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800398a:	bf00      	nop
 800398c:	f7ff ffde 	bl	800394c <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	68fa      	ldr	r2, [r7, #12]
 8003998:	429a      	cmp	r2, r3
 800399a:	d8f7      	bhi.n	800398c <HAL_Delay+0x28>
  {
  }
}
 800399c:	bf00      	nop
 800399e:	bf00      	nop
 80039a0:	3710      	adds	r7, #16
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop
 80039a8:	24000010 	.word	0x24000010

080039ac <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80039ac:	b480      	push	{r7}
 80039ae:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80039b0:	4b03      	ldr	r3, [pc, #12]	; (80039c0 <HAL_GetREVID+0x14>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	0c1b      	lsrs	r3, r3, #16
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	46bd      	mov	sp, r7
 80039ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039be:	4770      	bx	lr
 80039c0:	5c001000 	.word	0x5c001000

080039c4 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b083      	sub	sp, #12
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 80039cc:	4b06      	ldr	r3, [pc, #24]	; (80039e8 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f023 0202 	bic.w	r2, r3, #2
 80039d4:	4904      	ldr	r1, [pc, #16]	; (80039e8 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	4313      	orrs	r3, r2
 80039da:	600b      	str	r3, [r1, #0]
}
 80039dc:	bf00      	nop
 80039de:	370c      	adds	r7, #12
 80039e0:	46bd      	mov	sp, r7
 80039e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e6:	4770      	bx	lr
 80039e8:	58003c00 	.word	0x58003c00

080039ec <HAL_SYSCFG_DisableVREFBUF>:
  * @brief  Disable the Internal Voltage Reference buffer (VREFBUF).
  *
  * @retval None
  */
void HAL_SYSCFG_DisableVREFBUF(void)
{
 80039ec:	b480      	push	{r7}
 80039ee:	af00      	add	r7, sp, #0
  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 80039f0:	4b05      	ldr	r3, [pc, #20]	; (8003a08 <HAL_SYSCFG_DisableVREFBUF+0x1c>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a04      	ldr	r2, [pc, #16]	; (8003a08 <HAL_SYSCFG_DisableVREFBUF+0x1c>)
 80039f6:	f023 0301 	bic.w	r3, r3, #1
 80039fa:	6013      	str	r3, [r2, #0]
}
 80039fc:	bf00      	nop
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	58003c00 	.word	0x58003c00

08003a0c <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b083      	sub	sp, #12
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8003a16:	4b07      	ldr	r3, [pc, #28]	; (8003a34 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003a18:	685a      	ldr	r2, [r3, #4]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	43db      	mvns	r3, r3
 8003a1e:	401a      	ands	r2, r3
 8003a20:	4904      	ldr	r1, [pc, #16]	; (8003a34 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	4313      	orrs	r3, r2
 8003a26:	604b      	str	r3, [r1, #4]
}
 8003a28:	bf00      	nop
 8003a2a:	370c      	adds	r7, #12
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr
 8003a34:	58000400 	.word	0x58000400

08003a38 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
 8003a40:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	431a      	orrs	r2, r3
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	609a      	str	r2, [r3, #8]
}
 8003a52:	bf00      	nop
 8003a54:	370c      	adds	r7, #12
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr

08003a5e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003a5e:	b480      	push	{r7}
 8003a60:	b083      	sub	sp, #12
 8003a62:	af00      	add	r7, sp, #0
 8003a64:	6078      	str	r0, [r7, #4]
 8003a66:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003a70:	683b      	ldr	r3, [r7, #0]
 8003a72:	431a      	orrs	r2, r3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	609a      	str	r2, [r3, #8]
}
 8003a78:	bf00      	nop
 8003a7a:	370c      	adds	r7, #12
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a82:	4770      	bx	lr

08003a84 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003a84:	b480      	push	{r7}
 8003a86:	b083      	sub	sp, #12
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	370c      	adds	r7, #12
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a9e:	4770      	bx	lr

08003aa0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003aa0:	b480      	push	{r7}
 8003aa2:	b087      	sub	sp, #28
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	60f8      	str	r0, [r7, #12]
 8003aa8:	60b9      	str	r1, [r7, #8]
 8003aaa:	607a      	str	r2, [r7, #4]
 8003aac:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	3360      	adds	r3, #96	; 0x60
 8003ab2:	461a      	mov	r2, r3
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	4413      	add	r3, r2
 8003aba:	617b      	str	r3, [r7, #20]
               ADC3_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
  else
#endif /* ADC_VER_V5_V90 */
  {
    MODIFY_REG(*preg,
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	430b      	orrs	r3, r1
 8003ace:	431a      	orrs	r2, r3
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	601a      	str	r2, [r3, #0]
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003ad4:	bf00      	nop
 8003ad6:	371c      	adds	r7, #28
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr

08003ae0 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b085      	sub	sp, #20
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	60f8      	str	r0, [r7, #12]
 8003ae8:	60b9      	str	r1, [r7, #8]
 8003aea:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	691b      	ldr	r3, [r3, #16]
 8003af0:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	f003 031f 	and.w	r3, r3, #31
 8003afa:	6879      	ldr	r1, [r7, #4]
 8003afc:	fa01 f303 	lsl.w	r3, r1, r3
 8003b00:	431a      	orrs	r2, r3
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	611a      	str	r2, [r3, #16]
}
 8003b06:	bf00      	nop
 8003b08:	3714      	adds	r7, #20
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b10:	4770      	bx	lr

08003b12 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8003b12:	b480      	push	{r7}
 8003b14:	b087      	sub	sp, #28
 8003b16:	af00      	add	r7, sp, #0
 8003b18:	60f8      	str	r0, [r7, #12]
 8003b1a:	60b9      	str	r1, [r7, #8]
 8003b1c:	607a      	str	r2, [r7, #4]
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	3360      	adds	r3, #96	; 0x60
 8003b22:	461a      	mov	r2, r3
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	009b      	lsls	r3, r3, #2
 8003b28:	4413      	add	r3, r2
 8003b2a:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	431a      	orrs	r2, r3
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	601a      	str	r2, [r3, #0]
  }
}
 8003b3c:	bf00      	nop
 8003b3e:	371c      	adds	r7, #28
 8003b40:	46bd      	mov	sp, r7
 8003b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b46:	4770      	bx	lr

08003b48 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	68db      	ldr	r3, [r3, #12]
 8003b54:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d101      	bne.n	8003b60 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e000      	b.n	8003b62 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003b60:	2300      	movs	r3, #0
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	370c      	adds	r7, #12
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr

08003b6e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003b6e:	b480      	push	{r7}
 8003b70:	b087      	sub	sp, #28
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	60f8      	str	r0, [r7, #12]
 8003b76:	60b9      	str	r1, [r7, #8]
 8003b78:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	3330      	adds	r3, #48	; 0x30
 8003b7e:	461a      	mov	r2, r3
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	0a1b      	lsrs	r3, r3, #8
 8003b84:	009b      	lsls	r3, r3, #2
 8003b86:	f003 030c 	and.w	r3, r3, #12
 8003b8a:	4413      	add	r3, r2
 8003b8c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	f003 031f 	and.w	r3, r3, #31
 8003b98:	211f      	movs	r1, #31
 8003b9a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b9e:	43db      	mvns	r3, r3
 8003ba0:	401a      	ands	r2, r3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	0e9b      	lsrs	r3, r3, #26
 8003ba6:	f003 011f 	and.w	r1, r3, #31
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	f003 031f 	and.w	r3, r3, #31
 8003bb0:	fa01 f303 	lsl.w	r3, r1, r3
 8003bb4:	431a      	orrs	r2, r3
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003bba:	bf00      	nop
 8003bbc:	371c      	adds	r7, #28
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc4:	4770      	bx	lr

08003bc6 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8003bc6:	b480      	push	{r7}
 8003bc8:	b083      	sub	sp, #12
 8003bca:	af00      	add	r7, sp, #0
 8003bcc:	6078      	str	r0, [r7, #4]
 8003bce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	68db      	ldr	r3, [r3, #12]
 8003bd4:	f023 0203 	bic.w	r2, r3, #3
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	431a      	orrs	r2, r3
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	60da      	str	r2, [r3, #12]
}
 8003be0:	bf00      	nop
 8003be2:	370c      	adds	r7, #12
 8003be4:	46bd      	mov	sp, r7
 8003be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bea:	4770      	bx	lr

08003bec <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b087      	sub	sp, #28
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	60f8      	str	r0, [r7, #12]
 8003bf4:	60b9      	str	r1, [r7, #8]
 8003bf6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	3314      	adds	r3, #20
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	0e5b      	lsrs	r3, r3, #25
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	f003 0304 	and.w	r3, r3, #4
 8003c08:	4413      	add	r3, r2
 8003c0a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	681a      	ldr	r2, [r3, #0]
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	0d1b      	lsrs	r3, r3, #20
 8003c14:	f003 031f 	and.w	r3, r3, #31
 8003c18:	2107      	movs	r1, #7
 8003c1a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c1e:	43db      	mvns	r3, r3
 8003c20:	401a      	ands	r2, r3
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	0d1b      	lsrs	r3, r3, #20
 8003c26:	f003 031f 	and.w	r3, r3, #31
 8003c2a:	6879      	ldr	r1, [r7, #4]
 8003c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c30:	431a      	orrs	r2, r3
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003c36:	bf00      	nop
 8003c38:	371c      	adds	r7, #28
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr
	...

08003c44 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b085      	sub	sp, #20
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c5c:	43db      	mvns	r3, r3
 8003c5e:	401a      	ands	r2, r3
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	f003 0318 	and.w	r3, r3, #24
 8003c66:	4908      	ldr	r1, [pc, #32]	; (8003c88 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003c68:	40d9      	lsrs	r1, r3
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	400b      	ands	r3, r1
 8003c6e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003c72:	431a      	orrs	r2, r3
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 8003c7a:	bf00      	nop
 8003c7c:	3714      	adds	r7, #20
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c84:	4770      	bx	lr
 8003c86:	bf00      	nop
 8003c88:	000fffff 	.word	0x000fffff

08003c8c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	f003 031f 	and.w	r3, r3, #31
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b083      	sub	sp, #12
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	689a      	ldr	r2, [r3, #8]
 8003cb4:	4b04      	ldr	r3, [pc, #16]	; (8003cc8 <LL_ADC_DisableDeepPowerDown+0x20>)
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	687a      	ldr	r2, [r7, #4]
 8003cba:	6093      	str	r3, [r2, #8]
}
 8003cbc:	bf00      	nop
 8003cbe:	370c      	adds	r7, #12
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr
 8003cc8:	5fffffc0 	.word	0x5fffffc0

08003ccc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b083      	sub	sp, #12
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003cdc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ce0:	d101      	bne.n	8003ce6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e000      	b.n	8003ce8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003ce6:	2300      	movs	r3, #0
}
 8003ce8:	4618      	mov	r0, r3
 8003cea:	370c      	adds	r7, #12
 8003cec:	46bd      	mov	sp, r7
 8003cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf2:	4770      	bx	lr

08003cf4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b083      	sub	sp, #12
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	689a      	ldr	r2, [r3, #8]
 8003d00:	4b05      	ldr	r3, [pc, #20]	; (8003d18 <LL_ADC_EnableInternalRegulator+0x24>)
 8003d02:	4013      	ands	r3, r2
 8003d04:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003d0c:	bf00      	nop
 8003d0e:	370c      	adds	r7, #12
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr
 8003d18:	6fffffc0 	.word	0x6fffffc0

08003d1c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d2c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d30:	d101      	bne.n	8003d36 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003d32:	2301      	movs	r3, #1
 8003d34:	e000      	b.n	8003d38 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003d36:	2300      	movs	r3, #0
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	370c      	adds	r7, #12
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr

08003d44 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b083      	sub	sp, #12
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	689a      	ldr	r2, [r3, #8]
 8003d50:	4b05      	ldr	r3, [pc, #20]	; (8003d68 <LL_ADC_Enable+0x24>)
 8003d52:	4013      	ands	r3, r2
 8003d54:	f043 0201 	orr.w	r2, r3, #1
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003d5c:	bf00      	nop
 8003d5e:	370c      	adds	r7, #12
 8003d60:	46bd      	mov	sp, r7
 8003d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d66:	4770      	bx	lr
 8003d68:	7fffffc0 	.word	0x7fffffc0

08003d6c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b083      	sub	sp, #12
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	689a      	ldr	r2, [r3, #8]
 8003d78:	4b05      	ldr	r3, [pc, #20]	; (8003d90 <LL_ADC_Disable+0x24>)
 8003d7a:	4013      	ands	r3, r2
 8003d7c:	f043 0202 	orr.w	r2, r3, #2
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003d84:	bf00      	nop
 8003d86:	370c      	adds	r7, #12
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8e:	4770      	bx	lr
 8003d90:	7fffffc0 	.word	0x7fffffc0

08003d94 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	f003 0301 	and.w	r3, r3, #1
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	d101      	bne.n	8003dac <LL_ADC_IsEnabled+0x18>
 8003da8:	2301      	movs	r3, #1
 8003daa:	e000      	b.n	8003dae <LL_ADC_IsEnabled+0x1a>
 8003dac:	2300      	movs	r3, #0
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	370c      	adds	r7, #12
 8003db2:	46bd      	mov	sp, r7
 8003db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db8:	4770      	bx	lr

08003dba <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003dba:	b480      	push	{r7}
 8003dbc:	b083      	sub	sp, #12
 8003dbe:	af00      	add	r7, sp, #0
 8003dc0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	f003 0302 	and.w	r3, r3, #2
 8003dca:	2b02      	cmp	r3, #2
 8003dcc:	d101      	bne.n	8003dd2 <LL_ADC_IsDisableOngoing+0x18>
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e000      	b.n	8003dd4 <LL_ADC_IsDisableOngoing+0x1a>
 8003dd2:	2300      	movs	r3, #0
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	370c      	adds	r7, #12
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dde:	4770      	bx	lr

08003de0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b083      	sub	sp, #12
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	689a      	ldr	r2, [r3, #8]
 8003dec:	4b05      	ldr	r3, [pc, #20]	; (8003e04 <LL_ADC_REG_StartConversion+0x24>)
 8003dee:	4013      	ands	r3, r2
 8003df0:	f043 0204 	orr.w	r2, r3, #4
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003df8:	bf00      	nop
 8003dfa:	370c      	adds	r7, #12
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr
 8003e04:	7fffffc0 	.word	0x7fffffc0

08003e08 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b083      	sub	sp, #12
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	f003 0304 	and.w	r3, r3, #4
 8003e18:	2b04      	cmp	r3, #4
 8003e1a:	d101      	bne.n	8003e20 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e000      	b.n	8003e22 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003e20:	2300      	movs	r3, #0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	370c      	adds	r7, #12
 8003e26:	46bd      	mov	sp, r7
 8003e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2c:	4770      	bx	lr

08003e2e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003e2e:	b480      	push	{r7}
 8003e30:	b083      	sub	sp, #12
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	689b      	ldr	r3, [r3, #8]
 8003e3a:	f003 0308 	and.w	r3, r3, #8
 8003e3e:	2b08      	cmp	r3, #8
 8003e40:	d101      	bne.n	8003e46 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003e42:	2301      	movs	r3, #1
 8003e44:	e000      	b.n	8003e48 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003e46:	2300      	movs	r3, #0
}
 8003e48:	4618      	mov	r0, r3
 8003e4a:	370c      	adds	r7, #12
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr

08003e54 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003e54:	b590      	push	{r4, r7, lr}
 8003e56:	b089      	sub	sp, #36	; 0x24
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003e60:	2300      	movs	r3, #0
 8003e62:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d101      	bne.n	8003e6e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e18f      	b.n	800418e <HAL_ADC_Init+0x33a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	68db      	ldr	r3, [r3, #12]
 8003e72:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d109      	bne.n	8003e90 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003e7c:	6878      	ldr	r0, [r7, #4]
 8003e7e:	f7fc fdab 	bl	80009d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2200      	movs	r2, #0
 8003e86:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4618      	mov	r0, r3
 8003e96:	f7ff ff19 	bl	8003ccc <LL_ADC_IsDeepPowerDownEnabled>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d004      	beq.n	8003eaa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f7ff feff 	bl	8003ca8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f7ff ff34 	bl	8003d1c <LL_ADC_IsInternalRegulatorEnabled>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d114      	bne.n	8003ee4 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	f7ff ff18 	bl	8003cf4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003ec4:	4b87      	ldr	r3, [pc, #540]	; (80040e4 <HAL_ADC_Init+0x290>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	099b      	lsrs	r3, r3, #6
 8003eca:	4a87      	ldr	r2, [pc, #540]	; (80040e8 <HAL_ADC_Init+0x294>)
 8003ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8003ed0:	099b      	lsrs	r3, r3, #6
 8003ed2:	3301      	adds	r3, #1
 8003ed4:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003ed6:	e002      	b.n	8003ede <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	3b01      	subs	r3, #1
 8003edc:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d1f9      	bne.n	8003ed8 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4618      	mov	r0, r3
 8003eea:	f7ff ff17 	bl	8003d1c <LL_ADC_IsInternalRegulatorEnabled>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d10d      	bne.n	8003f10 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ef8:	f043 0210 	orr.w	r2, r3, #16
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f04:	f043 0201 	orr.w	r2, r3, #1
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4618      	mov	r0, r3
 8003f16:	f7ff ff77 	bl	8003e08 <LL_ADC_REG_IsConversionOngoing>
 8003f1a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f20:	f003 0310 	and.w	r3, r3, #16
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	f040 8129 	bne.w	800417c <HAL_ADC_Init+0x328>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003f2a:	697b      	ldr	r3, [r7, #20]
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	f040 8125 	bne.w	800417c <HAL_ADC_Init+0x328>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f36:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003f3a:	f043 0202 	orr.w	r2, r3, #2
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4618      	mov	r0, r3
 8003f48:	f7ff ff24 	bl	8003d94 <LL_ADC_IsEnabled>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d136      	bne.n	8003fc0 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a65      	ldr	r2, [pc, #404]	; (80040ec <HAL_ADC_Init+0x298>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d004      	beq.n	8003f66 <HAL_ADC_Init+0x112>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a63      	ldr	r2, [pc, #396]	; (80040f0 <HAL_ADC_Init+0x29c>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d10e      	bne.n	8003f84 <HAL_ADC_Init+0x130>
 8003f66:	4861      	ldr	r0, [pc, #388]	; (80040ec <HAL_ADC_Init+0x298>)
 8003f68:	f7ff ff14 	bl	8003d94 <LL_ADC_IsEnabled>
 8003f6c:	4604      	mov	r4, r0
 8003f6e:	4860      	ldr	r0, [pc, #384]	; (80040f0 <HAL_ADC_Init+0x29c>)
 8003f70:	f7ff ff10 	bl	8003d94 <LL_ADC_IsEnabled>
 8003f74:	4603      	mov	r3, r0
 8003f76:	4323      	orrs	r3, r4
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	bf0c      	ite	eq
 8003f7c:	2301      	moveq	r3, #1
 8003f7e:	2300      	movne	r3, #0
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	e008      	b.n	8003f96 <HAL_ADC_Init+0x142>
 8003f84:	485b      	ldr	r0, [pc, #364]	; (80040f4 <HAL_ADC_Init+0x2a0>)
 8003f86:	f7ff ff05 	bl	8003d94 <LL_ADC_IsEnabled>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	bf0c      	ite	eq
 8003f90:	2301      	moveq	r3, #1
 8003f92:	2300      	movne	r3, #0
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d012      	beq.n	8003fc0 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a53      	ldr	r2, [pc, #332]	; (80040ec <HAL_ADC_Init+0x298>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d004      	beq.n	8003fae <HAL_ADC_Init+0x15a>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a51      	ldr	r2, [pc, #324]	; (80040f0 <HAL_ADC_Init+0x29c>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d101      	bne.n	8003fb2 <HAL_ADC_Init+0x15e>
 8003fae:	4a52      	ldr	r2, [pc, #328]	; (80040f8 <HAL_ADC_Init+0x2a4>)
 8003fb0:	e000      	b.n	8003fb4 <HAL_ADC_Init+0x160>
 8003fb2:	4a52      	ldr	r2, [pc, #328]	; (80040fc <HAL_ADC_Init+0x2a8>)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	4619      	mov	r1, r3
 8003fba:	4610      	mov	r0, r2
 8003fbc:	f7ff fd3c 	bl	8003a38 <LL_ADC_SetCommonClock>
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#else

    if ((HAL_GetREVID() > REV_ID_Y) && (ADC_RESOLUTION_8B == hadc->Init.Resolution))
 8003fc0:	f7ff fcf4 	bl	80039ac <HAL_GetREVID>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	f241 0203 	movw	r2, #4099	; 0x1003
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d914      	bls.n	8003ff8 <HAL_ADC_Init+0x1a4>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	2b10      	cmp	r3, #16
 8003fd4:	d110      	bne.n	8003ff8 <HAL_ADC_Init+0x1a4>
    {
      /* for STM32H7 silicon rev.B and above , ADC_CFGR_RES value for 8bits resolution is : b111 */
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	7d5b      	ldrb	r3, [r3, #21]
 8003fda:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003fe0:	431a      	orrs	r2, r3
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8003fe6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	7f1b      	ldrb	r3, [r3, #28]
 8003fec:	041b      	lsls	r3, r3, #16
                  hadc->Init.Resolution | (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)                |
 8003fee:	4313      	orrs	r3, r2
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003ff0:	f043 030c 	orr.w	r3, r3, #12
 8003ff4:	61bb      	str	r3, [r7, #24]
 8003ff6:	e00d      	b.n	8004014 <HAL_ADC_Init+0x1c0>
    }
    else
    {

      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	7d5b      	ldrb	r3, [r3, #21]
 8003ffc:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004002:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8004008:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	7f1b      	ldrb	r3, [r3, #28]
 800400e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004010:	4313      	orrs	r3, r2
 8004012:	61bb      	str	r3, [r7, #24]
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	7f1b      	ldrb	r3, [r3, #28]
 8004018:	2b01      	cmp	r3, #1
 800401a:	d106      	bne.n	800402a <HAL_ADC_Init+0x1d6>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a1b      	ldr	r3, [r3, #32]
 8004020:	3b01      	subs	r3, #1
 8004022:	045b      	lsls	r3, r3, #17
 8004024:	69ba      	ldr	r2, [r7, #24]
 8004026:	4313      	orrs	r3, r2
 8004028:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800402e:	2b00      	cmp	r3, #0
 8004030:	d009      	beq.n	8004046 <HAL_ADC_Init+0x1f2>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004036:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800403e:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004040:	69ba      	ldr	r2, [r7, #24]
 8004042:	4313      	orrs	r3, r2
 8004044:	61bb      	str	r3, [r7, #24]
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
    }
#else
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	68da      	ldr	r2, [r3, #12]
 800404c:	4b2c      	ldr	r3, [pc, #176]	; (8004100 <HAL_ADC_Init+0x2ac>)
 800404e:	4013      	ands	r3, r2
 8004050:	687a      	ldr	r2, [r7, #4]
 8004052:	6812      	ldr	r2, [r2, #0]
 8004054:	69b9      	ldr	r1, [r7, #24]
 8004056:	430b      	orrs	r3, r1
 8004058:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4618      	mov	r0, r3
 8004060:	f7ff fed2 	bl	8003e08 <LL_ADC_REG_IsConversionOngoing>
 8004064:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	4618      	mov	r0, r3
 800406c:	f7ff fedf 	bl	8003e2e <LL_ADC_INJ_IsConversionOngoing>
 8004070:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d15f      	bne.n	8004138 <HAL_ADC_Init+0x2e4>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d15c      	bne.n	8004138 <HAL_ADC_Init+0x2e4>
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
      }
#else
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	7d1b      	ldrb	r3, [r3, #20]
 8004082:	039a      	lsls	r2, r3, #14
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR = (
 8004088:	4313      	orrs	r3, r2
 800408a:	61bb      	str	r3, [r7, #24]
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	68da      	ldr	r2, [r3, #12]
 8004092:	4b1c      	ldr	r3, [pc, #112]	; (8004104 <HAL_ADC_Init+0x2b0>)
 8004094:	4013      	ands	r3, r2
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	6812      	ldr	r2, [r2, #0]
 800409a:	69b9      	ldr	r1, [r7, #24]
 800409c:	430b      	orrs	r3, r1
 800409e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	d130      	bne.n	800410c <HAL_ADC_Init+0x2b8>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ae:	2b00      	cmp	r3, #0
        /*  - Oversampling Ratio                                               */
        /*  - Right bit shift                                                  */
        /*  - Left bit shift                                                   */
        /*  - Triggered mode                                                   */
        /*  - Oversampling mode (continued/resumed)                            */
        MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	691a      	ldr	r2, [r3, #16]
 80040b6:	4b14      	ldr	r3, [pc, #80]	; (8004108 <HAL_ADC_Init+0x2b4>)
 80040b8:	4013      	ands	r3, r2
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80040be:	3a01      	subs	r2, #1
 80040c0:	0411      	lsls	r1, r2, #16
 80040c2:	687a      	ldr	r2, [r7, #4]
 80040c4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80040c6:	4311      	orrs	r1, r2
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80040cc:	4311      	orrs	r1, r2
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80040d2:	430a      	orrs	r2, r1
 80040d4:	431a      	orrs	r2, r3
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f042 0201 	orr.w	r2, r2, #1
 80040de:	611a      	str	r2, [r3, #16]
 80040e0:	e01c      	b.n	800411c <HAL_ADC_Init+0x2c8>
 80040e2:	bf00      	nop
 80040e4:	24000004 	.word	0x24000004
 80040e8:	053e2d63 	.word	0x053e2d63
 80040ec:	40022000 	.word	0x40022000
 80040f0:	40022100 	.word	0x40022100
 80040f4:	58026000 	.word	0x58026000
 80040f8:	40022300 	.word	0x40022300
 80040fc:	58026300 	.word	0x58026300
 8004100:	fff0c003 	.word	0xfff0c003
 8004104:	ffffbffc 	.word	0xffffbffc
 8004108:	fc00f81e 	.word	0xfc00f81e

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	691a      	ldr	r2, [r3, #16]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f022 0201 	bic.w	r2, r2, #1
 800411a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	691b      	ldr	r3, [r3, #16]
 8004122:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	430a      	orrs	r2, r1
 8004130:	611a      	str	r2, [r3, #16]
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
      }
#else
      /* Configure the BOOST Mode */
      ADC_ConfigureBoostMode(hadc);
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f000 fde0 	bl	8004cf8 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	2b01      	cmp	r3, #1
 800413e:	d10c      	bne.n	800415a <HAL_ADC_Init+0x306>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004146:	f023 010f 	bic.w	r1, r3, #15
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	699b      	ldr	r3, [r3, #24]
 800414e:	1e5a      	subs	r2, r3, #1
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	430a      	orrs	r2, r1
 8004156:	631a      	str	r2, [r3, #48]	; 0x30
 8004158:	e007      	b.n	800416a <HAL_ADC_Init+0x316>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f022 020f 	bic.w	r2, r2, #15
 8004168:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800416e:	f023 0303 	bic.w	r3, r3, #3
 8004172:	f043 0201 	orr.w	r2, r3, #1
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	655a      	str	r2, [r3, #84]	; 0x54
 800417a:	e007      	b.n	800418c <HAL_ADC_Init+0x338>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004180:	f043 0210 	orr.w	r2, r3, #16
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800418c:	7ffb      	ldrb	r3, [r7, #31]
}
 800418e:	4618      	mov	r0, r3
 8004190:	3724      	adds	r7, #36	; 0x24
 8004192:	46bd      	mov	sp, r7
 8004194:	bd90      	pop	{r4, r7, pc}
 8004196:	bf00      	nop

08004198 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b086      	sub	sp, #24
 800419c:	af00      	add	r7, sp, #0
 800419e:	60f8      	str	r0, [r7, #12]
 80041a0:	60b9      	str	r1, [r7, #8]
 80041a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a55      	ldr	r2, [pc, #340]	; (8004300 <HAL_ADC_Start_DMA+0x168>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d004      	beq.n	80041b8 <HAL_ADC_Start_DMA+0x20>
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a54      	ldr	r2, [pc, #336]	; (8004304 <HAL_ADC_Start_DMA+0x16c>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d101      	bne.n	80041bc <HAL_ADC_Start_DMA+0x24>
 80041b8:	4b53      	ldr	r3, [pc, #332]	; (8004308 <HAL_ADC_Start_DMA+0x170>)
 80041ba:	e000      	b.n	80041be <HAL_ADC_Start_DMA+0x26>
 80041bc:	4b53      	ldr	r3, [pc, #332]	; (800430c <HAL_ADC_Start_DMA+0x174>)
 80041be:	4618      	mov	r0, r3
 80041c0:	f7ff fd64 	bl	8003c8c <LL_ADC_GetMultimode>
 80041c4:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4618      	mov	r0, r3
 80041cc:	f7ff fe1c 	bl	8003e08 <LL_ADC_REG_IsConversionOngoing>
 80041d0:	4603      	mov	r3, r0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	f040 808c 	bne.w	80042f0 <HAL_ADC_Start_DMA+0x158>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d101      	bne.n	80041e6 <HAL_ADC_Start_DMA+0x4e>
 80041e2:	2302      	movs	r3, #2
 80041e4:	e087      	b.n	80042f6 <HAL_ADC_Start_DMA+0x15e>
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2201      	movs	r2, #1
 80041ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d005      	beq.n	8004200 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	2b05      	cmp	r3, #5
 80041f8:	d002      	beq.n	8004200 <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	2b09      	cmp	r3, #9
 80041fe:	d170      	bne.n	80042e2 <HAL_ADC_Start_DMA+0x14a>
       )
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004200:	68f8      	ldr	r0, [r7, #12]
 8004202:	f000 fbfb 	bl	80049fc <ADC_Enable>
 8004206:	4603      	mov	r3, r0
 8004208:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800420a:	7dfb      	ldrb	r3, [r7, #23]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d163      	bne.n	80042d8 <HAL_ADC_Start_DMA+0x140>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004214:	4b3e      	ldr	r3, [pc, #248]	; (8004310 <HAL_ADC_Start_DMA+0x178>)
 8004216:	4013      	ands	r3, r2
 8004218:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_REG_BUSY);

        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a37      	ldr	r2, [pc, #220]	; (8004304 <HAL_ADC_Start_DMA+0x16c>)
 8004226:	4293      	cmp	r3, r2
 8004228:	d002      	beq.n	8004230 <HAL_ADC_Start_DMA+0x98>
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	e000      	b.n	8004232 <HAL_ADC_Start_DMA+0x9a>
 8004230:	4b33      	ldr	r3, [pc, #204]	; (8004300 <HAL_ADC_Start_DMA+0x168>)
 8004232:	68fa      	ldr	r2, [r7, #12]
 8004234:	6812      	ldr	r2, [r2, #0]
 8004236:	4293      	cmp	r3, r2
 8004238:	d002      	beq.n	8004240 <HAL_ADC_Start_DMA+0xa8>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d105      	bne.n	800424c <HAL_ADC_Start_DMA+0xb4>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004244:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004250:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004254:	2b00      	cmp	r3, #0
 8004256:	d006      	beq.n	8004266 <HAL_ADC_Start_DMA+0xce>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800425c:	f023 0206 	bic.w	r2, r3, #6
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	659a      	str	r2, [r3, #88]	; 0x58
 8004264:	e002      	b.n	800426c <HAL_ADC_Start_DMA+0xd4>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2200      	movs	r2, #0
 800426a:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004270:	4a28      	ldr	r2, [pc, #160]	; (8004314 <HAL_ADC_Start_DMA+0x17c>)
 8004272:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004278:	4a27      	ldr	r2, [pc, #156]	; (8004318 <HAL_ADC_Start_DMA+0x180>)
 800427a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004280:	4a26      	ldr	r2, [pc, #152]	; (800431c <HAL_ADC_Start_DMA+0x184>)
 8004282:	64da      	str	r2, [r3, #76]	; 0x4c
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	221c      	movs	r2, #28
 800428a:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	2200      	movs	r2, #0
 8004290:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	685a      	ldr	r2, [r3, #4]
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f042 0210 	orr.w	r2, r2, #16
 80042a2:	605a      	str	r2, [r3, #4]
        {
          LL_ADC_REG_SetDataTransferMode(hadc->Instance, ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
        }

#else
        LL_ADC_REG_SetDataTransferMode(hadc->Instance, (uint32_t)hadc->Init.ConversionDataManagement);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042ac:	4619      	mov	r1, r3
 80042ae:	4610      	mov	r0, r2
 80042b0:	f7ff fc89 	bl	8003bc6 <LL_ADC_REG_SetDataTransferMode>
#endif


        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	3340      	adds	r3, #64	; 0x40
 80042be:	4619      	mov	r1, r3
 80042c0:	68ba      	ldr	r2, [r7, #8]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	f001 fd0a 	bl	8005cdc <HAL_DMA_Start_IT>
 80042c8:	4603      	mov	r3, r0
 80042ca:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4618      	mov	r0, r3
 80042d2:	f7ff fd85 	bl	8003de0 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80042d6:	e00d      	b.n	80042f4 <HAL_ADC_Start_DMA+0x15c>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2200      	movs	r2, #0
 80042dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 80042e0:	e008      	b.n	80042f4 <HAL_ADC_Start_DMA+0x15c>
      }

    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2200      	movs	r2, #0
 80042ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 80042ee:	e001      	b.n	80042f4 <HAL_ADC_Start_DMA+0x15c>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80042f0:	2302      	movs	r3, #2
 80042f2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80042f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3718      	adds	r7, #24
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
 80042fe:	bf00      	nop
 8004300:	40022000 	.word	0x40022000
 8004304:	40022100 	.word	0x40022100
 8004308:	40022300 	.word	0x40022300
 800430c:	58026300 	.word	0x58026300
 8004310:	fffff0fe 	.word	0xfffff0fe
 8004314:	08004bcf 	.word	0x08004bcf
 8004318:	08004ca7 	.word	0x08004ca7
 800431c:	08004cc3 	.word	0x08004cc3

08004320 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004320:	b480      	push	{r7}
 8004322:	b083      	sub	sp, #12
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004328:	bf00      	nop
 800432a:	370c      	adds	r7, #12
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr

08004334 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800433c:	bf00      	nop
 800433e:	370c      	adds	r7, #12
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr

08004348 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004350:	bf00      	nop
 8004352:	370c      	adds	r7, #12
 8004354:	46bd      	mov	sp, r7
 8004356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435a:	4770      	bx	lr

0800435c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800435c:	b590      	push	{r4, r7, lr}
 800435e:	b0a1      	sub	sp, #132	; 0x84
 8004360:	af00      	add	r7, sp, #0
 8004362:	6078      	str	r0, [r7, #4]
 8004364:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004366:	2300      	movs	r3, #0
 8004368:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800436c:	2300      	movs	r3, #0
 800436e:	60bb      	str	r3, [r7, #8]
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	68db      	ldr	r3, [r3, #12]
 8004374:	4a9d      	ldr	r2, [pc, #628]	; (80045ec <HAL_ADC_ConfigChannel+0x290>)
 8004376:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800437e:	2b01      	cmp	r3, #1
 8004380:	d101      	bne.n	8004386 <HAL_ADC_ConfigChannel+0x2a>
 8004382:	2302      	movs	r3, #2
 8004384:	e321      	b.n	80049ca <HAL_ADC_ConfigChannel+0x66e>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2201      	movs	r2, #1
 800438a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4618      	mov	r0, r3
 8004394:	f7ff fd38 	bl	8003e08 <LL_ADC_REG_IsConversionOngoing>
 8004398:	4603      	mov	r3, r0
 800439a:	2b00      	cmp	r3, #0
 800439c:	f040 8306 	bne.w	80049ac <HAL_ADC_ConfigChannel+0x650>
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d108      	bne.n	80043be <HAL_ADC_ConfigChannel+0x62>
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	0e9b      	lsrs	r3, r3, #26
 80043b2:	f003 031f 	and.w	r3, r3, #31
 80043b6:	2201      	movs	r2, #1
 80043b8:	fa02 f303 	lsl.w	r3, r2, r3
 80043bc:	e016      	b.n	80043ec <HAL_ADC_ConfigChannel+0x90>
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043c4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80043c6:	fa93 f3a3 	rbit	r3, r3
 80043ca:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 80043cc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80043ce:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 80043d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d101      	bne.n	80043da <HAL_ADC_ConfigChannel+0x7e>
    return 32U;
 80043d6:	2320      	movs	r3, #32
 80043d8:	e003      	b.n	80043e2 <HAL_ADC_ConfigChannel+0x86>
  return __builtin_clz(value);
 80043da:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80043dc:	fab3 f383 	clz	r3, r3
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	f003 031f 	and.w	r3, r3, #31
 80043e6:	2201      	movs	r2, #1
 80043e8:	fa02 f303 	lsl.w	r3, r2, r3
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	6812      	ldr	r2, [r2, #0]
 80043f0:	69d1      	ldr	r1, [r2, #28]
 80043f2:	687a      	ldr	r2, [r7, #4]
 80043f4:	6812      	ldr	r2, [r2, #0]
 80043f6:	430b      	orrs	r3, r1
 80043f8:	61d3      	str	r3, [r2, #28]
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6818      	ldr	r0, [r3, #0]
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	6859      	ldr	r1, [r3, #4]
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	461a      	mov	r2, r3
 8004408:	f7ff fbb1 	bl	8003b6e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4618      	mov	r0, r3
 8004412:	f7ff fcf9 	bl	8003e08 <LL_ADC_REG_IsConversionOngoing>
 8004416:	67b8      	str	r0, [r7, #120]	; 0x78
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4618      	mov	r0, r3
 800441e:	f7ff fd06 	bl	8003e2e <LL_ADC_INJ_IsConversionOngoing>
 8004422:	6778      	str	r0, [r7, #116]	; 0x74
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004424:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004426:	2b00      	cmp	r3, #0
 8004428:	f040 80b3 	bne.w	8004592 <HAL_ADC_ConfigChannel+0x236>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800442c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800442e:	2b00      	cmp	r3, #0
 8004430:	f040 80af 	bne.w	8004592 <HAL_ADC_ConfigChannel+0x236>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6818      	ldr	r0, [r3, #0]
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	6819      	ldr	r1, [r3, #0]
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	461a      	mov	r2, r3
 8004442:	f7ff fbd3 	bl	8003bec <LL_ADC_SetChannelSamplingTime>
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004446:	4b6a      	ldr	r3, [pc, #424]	; (80045f0 <HAL_ADC_ConfigChannel+0x294>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800444e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004452:	d10b      	bne.n	800446c <HAL_ADC_ConfigChannel+0x110>
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	695a      	ldr	r2, [r3, #20]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	68db      	ldr	r3, [r3, #12]
 800445e:	089b      	lsrs	r3, r3, #2
 8004460:	f003 0307 	and.w	r3, r3, #7
 8004464:	005b      	lsls	r3, r3, #1
 8004466:	fa02 f303 	lsl.w	r3, r2, r3
 800446a:	e01d      	b.n	80044a8 <HAL_ADC_ConfigChannel+0x14c>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	68db      	ldr	r3, [r3, #12]
 8004472:	f003 0310 	and.w	r3, r3, #16
 8004476:	2b00      	cmp	r3, #0
 8004478:	d10b      	bne.n	8004492 <HAL_ADC_ConfigChannel+0x136>
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	695a      	ldr	r2, [r3, #20]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	089b      	lsrs	r3, r3, #2
 8004486:	f003 0307 	and.w	r3, r3, #7
 800448a:	005b      	lsls	r3, r3, #1
 800448c:	fa02 f303 	lsl.w	r3, r2, r3
 8004490:	e00a      	b.n	80044a8 <HAL_ADC_ConfigChannel+0x14c>
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	695a      	ldr	r2, [r3, #20]
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	089b      	lsrs	r3, r3, #2
 800449e:	f003 0304 	and.w	r3, r3, #4
 80044a2:	005b      	lsls	r3, r3, #1
 80044a4:	fa02 f303 	lsl.w	r3, r2, r3
 80044a8:	673b      	str	r3, [r7, #112]	; 0x70
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	691b      	ldr	r3, [r3, #16]
 80044ae:	2b04      	cmp	r3, #4
 80044b0:	d027      	beq.n	8004502 <HAL_ADC_ConfigChannel+0x1a6>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6818      	ldr	r0, [r3, #0]
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	6919      	ldr	r1, [r3, #16]
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80044c0:	f7ff faee 	bl	8003aa0 <LL_ADC_SetOffset>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6818      	ldr	r0, [r3, #0]
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	6919      	ldr	r1, [r3, #16]
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	7e5b      	ldrb	r3, [r3, #25]
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d102      	bne.n	80044da <HAL_ADC_ConfigChannel+0x17e>
 80044d4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80044d8:	e000      	b.n	80044dc <HAL_ADC_ConfigChannel+0x180>
 80044da:	2300      	movs	r3, #0
 80044dc:	461a      	mov	r2, r3
 80044de:	f7ff fb18 	bl	8003b12 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6818      	ldr	r0, [r3, #0]
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	6919      	ldr	r1, [r3, #16]
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	7e1b      	ldrb	r3, [r3, #24]
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d102      	bne.n	80044f8 <HAL_ADC_ConfigChannel+0x19c>
 80044f2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80044f6:	e000      	b.n	80044fa <HAL_ADC_ConfigChannel+0x19e>
 80044f8:	2300      	movs	r3, #0
 80044fa:	461a      	mov	r2, r3
 80044fc:	f7ff faf0 	bl	8003ae0 <LL_ADC_SetDataRightShift>
 8004500:	e047      	b.n	8004592 <HAL_ADC_ConfigChannel+0x236>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004508:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	069b      	lsls	r3, r3, #26
 8004512:	429a      	cmp	r2, r3
 8004514:	d107      	bne.n	8004526 <HAL_ADC_ConfigChannel+0x1ca>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004524:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800452c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	069b      	lsls	r3, r3, #26
 8004536:	429a      	cmp	r2, r3
 8004538:	d107      	bne.n	800454a <HAL_ADC_ConfigChannel+0x1ee>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004548:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004550:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	069b      	lsls	r3, r3, #26
 800455a:	429a      	cmp	r2, r3
 800455c:	d107      	bne.n	800456e <HAL_ADC_ConfigChannel+0x212>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800456c:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004574:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	069b      	lsls	r3, r3, #26
 800457e:	429a      	cmp	r2, r3
 8004580:	d107      	bne.n	8004592 <HAL_ADC_ConfigChannel+0x236>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004590:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4618      	mov	r0, r3
 8004598:	f7ff fbfc 	bl	8003d94 <LL_ADC_IsEnabled>
 800459c:	4603      	mov	r3, r0
 800459e:	2b00      	cmp	r3, #0
 80045a0:	f040 820d 	bne.w	80049be <HAL_ADC_ConfigChannel+0x662>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6818      	ldr	r0, [r3, #0]
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	6819      	ldr	r1, [r3, #0]
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	68db      	ldr	r3, [r3, #12]
 80045b0:	461a      	mov	r2, r3
 80045b2:	f7ff fb47 	bl	8003c44 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	4a0c      	ldr	r2, [pc, #48]	; (80045ec <HAL_ADC_ConfigChannel+0x290>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	f040 8133 	bne.w	8004828 <HAL_ADC_ConfigChannel+0x4cc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d110      	bne.n	80045f4 <HAL_ADC_ConfigChannel+0x298>
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	0e9b      	lsrs	r3, r3, #26
 80045d8:	3301      	adds	r3, #1
 80045da:	f003 031f 	and.w	r3, r3, #31
 80045de:	2b09      	cmp	r3, #9
 80045e0:	bf94      	ite	ls
 80045e2:	2301      	movls	r3, #1
 80045e4:	2300      	movhi	r3, #0
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	e01e      	b.n	8004628 <HAL_ADC_ConfigChannel+0x2cc>
 80045ea:	bf00      	nop
 80045ec:	47ff0000 	.word	0x47ff0000
 80045f0:	5c001000 	.word	0x5c001000
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80045fc:	fa93 f3a3 	rbit	r3, r3
 8004600:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8004602:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004604:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8004606:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004608:	2b00      	cmp	r3, #0
 800460a:	d101      	bne.n	8004610 <HAL_ADC_ConfigChannel+0x2b4>
    return 32U;
 800460c:	2320      	movs	r3, #32
 800460e:	e003      	b.n	8004618 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8004610:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004612:	fab3 f383 	clz	r3, r3
 8004616:	b2db      	uxtb	r3, r3
 8004618:	3301      	adds	r3, #1
 800461a:	f003 031f 	and.w	r3, r3, #31
 800461e:	2b09      	cmp	r3, #9
 8004620:	bf94      	ite	ls
 8004622:	2301      	movls	r3, #1
 8004624:	2300      	movhi	r3, #0
 8004626:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004628:	2b00      	cmp	r3, #0
 800462a:	d079      	beq.n	8004720 <HAL_ADC_ConfigChannel+0x3c4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004634:	2b00      	cmp	r3, #0
 8004636:	d107      	bne.n	8004648 <HAL_ADC_ConfigChannel+0x2ec>
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	0e9b      	lsrs	r3, r3, #26
 800463e:	3301      	adds	r3, #1
 8004640:	069b      	lsls	r3, r3, #26
 8004642:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004646:	e015      	b.n	8004674 <HAL_ADC_ConfigChannel+0x318>
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800464e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004650:	fa93 f3a3 	rbit	r3, r3
 8004654:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8004656:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004658:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 800465a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800465c:	2b00      	cmp	r3, #0
 800465e:	d101      	bne.n	8004664 <HAL_ADC_ConfigChannel+0x308>
    return 32U;
 8004660:	2320      	movs	r3, #32
 8004662:	e003      	b.n	800466c <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8004664:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004666:	fab3 f383 	clz	r3, r3
 800466a:	b2db      	uxtb	r3, r3
 800466c:	3301      	adds	r3, #1
 800466e:	069b      	lsls	r3, r3, #26
 8004670:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800467c:	2b00      	cmp	r3, #0
 800467e:	d109      	bne.n	8004694 <HAL_ADC_ConfigChannel+0x338>
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	0e9b      	lsrs	r3, r3, #26
 8004686:	3301      	adds	r3, #1
 8004688:	f003 031f 	and.w	r3, r3, #31
 800468c:	2101      	movs	r1, #1
 800468e:	fa01 f303 	lsl.w	r3, r1, r3
 8004692:	e017      	b.n	80046c4 <HAL_ADC_ConfigChannel+0x368>
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800469a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800469c:	fa93 f3a3 	rbit	r3, r3
 80046a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80046a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046a4:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80046a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d101      	bne.n	80046b0 <HAL_ADC_ConfigChannel+0x354>
    return 32U;
 80046ac:	2320      	movs	r3, #32
 80046ae:	e003      	b.n	80046b8 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 80046b0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046b2:	fab3 f383 	clz	r3, r3
 80046b6:	b2db      	uxtb	r3, r3
 80046b8:	3301      	adds	r3, #1
 80046ba:	f003 031f 	and.w	r3, r3, #31
 80046be:	2101      	movs	r1, #1
 80046c0:	fa01 f303 	lsl.w	r3, r1, r3
 80046c4:	ea42 0103 	orr.w	r1, r2, r3
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d10a      	bne.n	80046ea <HAL_ADC_ConfigChannel+0x38e>
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	0e9b      	lsrs	r3, r3, #26
 80046da:	3301      	adds	r3, #1
 80046dc:	f003 021f 	and.w	r2, r3, #31
 80046e0:	4613      	mov	r3, r2
 80046e2:	005b      	lsls	r3, r3, #1
 80046e4:	4413      	add	r3, r2
 80046e6:	051b      	lsls	r3, r3, #20
 80046e8:	e018      	b.n	800471c <HAL_ADC_ConfigChannel+0x3c0>
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046f2:	fa93 f3a3 	rbit	r3, r3
 80046f6:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 80046f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046fa:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 80046fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d101      	bne.n	8004706 <HAL_ADC_ConfigChannel+0x3aa>
    return 32U;
 8004702:	2320      	movs	r3, #32
 8004704:	e003      	b.n	800470e <HAL_ADC_ConfigChannel+0x3b2>
  return __builtin_clz(value);
 8004706:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004708:	fab3 f383 	clz	r3, r3
 800470c:	b2db      	uxtb	r3, r3
 800470e:	3301      	adds	r3, #1
 8004710:	f003 021f 	and.w	r2, r3, #31
 8004714:	4613      	mov	r3, r2
 8004716:	005b      	lsls	r3, r3, #1
 8004718:	4413      	add	r3, r2
 800471a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800471c:	430b      	orrs	r3, r1
 800471e:	e07e      	b.n	800481e <HAL_ADC_ConfigChannel+0x4c2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004728:	2b00      	cmp	r3, #0
 800472a:	d107      	bne.n	800473c <HAL_ADC_ConfigChannel+0x3e0>
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	0e9b      	lsrs	r3, r3, #26
 8004732:	3301      	adds	r3, #1
 8004734:	069b      	lsls	r3, r3, #26
 8004736:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800473a:	e015      	b.n	8004768 <HAL_ADC_ConfigChannel+0x40c>
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004744:	fa93 f3a3 	rbit	r3, r3
 8004748:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800474a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800474c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 800474e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004750:	2b00      	cmp	r3, #0
 8004752:	d101      	bne.n	8004758 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8004754:	2320      	movs	r3, #32
 8004756:	e003      	b.n	8004760 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8004758:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800475a:	fab3 f383 	clz	r3, r3
 800475e:	b2db      	uxtb	r3, r3
 8004760:	3301      	adds	r3, #1
 8004762:	069b      	lsls	r3, r3, #26
 8004764:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004770:	2b00      	cmp	r3, #0
 8004772:	d109      	bne.n	8004788 <HAL_ADC_ConfigChannel+0x42c>
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	0e9b      	lsrs	r3, r3, #26
 800477a:	3301      	adds	r3, #1
 800477c:	f003 031f 	and.w	r3, r3, #31
 8004780:	2101      	movs	r1, #1
 8004782:	fa01 f303 	lsl.w	r3, r1, r3
 8004786:	e017      	b.n	80047b8 <HAL_ADC_ConfigChannel+0x45c>
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800478e:	69fb      	ldr	r3, [r7, #28]
 8004790:	fa93 f3a3 	rbit	r3, r3
 8004794:	61bb      	str	r3, [r7, #24]
  return result;
 8004796:	69bb      	ldr	r3, [r7, #24]
 8004798:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800479a:	6a3b      	ldr	r3, [r7, #32]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d101      	bne.n	80047a4 <HAL_ADC_ConfigChannel+0x448>
    return 32U;
 80047a0:	2320      	movs	r3, #32
 80047a2:	e003      	b.n	80047ac <HAL_ADC_ConfigChannel+0x450>
  return __builtin_clz(value);
 80047a4:	6a3b      	ldr	r3, [r7, #32]
 80047a6:	fab3 f383 	clz	r3, r3
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	3301      	adds	r3, #1
 80047ae:	f003 031f 	and.w	r3, r3, #31
 80047b2:	2101      	movs	r1, #1
 80047b4:	fa01 f303 	lsl.w	r3, r1, r3
 80047b8:	ea42 0103 	orr.w	r1, r2, r3
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d10d      	bne.n	80047e4 <HAL_ADC_ConfigChannel+0x488>
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	0e9b      	lsrs	r3, r3, #26
 80047ce:	3301      	adds	r3, #1
 80047d0:	f003 021f 	and.w	r2, r3, #31
 80047d4:	4613      	mov	r3, r2
 80047d6:	005b      	lsls	r3, r3, #1
 80047d8:	4413      	add	r3, r2
 80047da:	3b1e      	subs	r3, #30
 80047dc:	051b      	lsls	r3, r3, #20
 80047de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80047e2:	e01b      	b.n	800481c <HAL_ADC_ConfigChannel+0x4c0>
 80047e4:	683b      	ldr	r3, [r7, #0]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	fa93 f3a3 	rbit	r3, r3
 80047f0:	60fb      	str	r3, [r7, #12]
  return result;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d101      	bne.n	8004800 <HAL_ADC_ConfigChannel+0x4a4>
    return 32U;
 80047fc:	2320      	movs	r3, #32
 80047fe:	e003      	b.n	8004808 <HAL_ADC_ConfigChannel+0x4ac>
  return __builtin_clz(value);
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	fab3 f383 	clz	r3, r3
 8004806:	b2db      	uxtb	r3, r3
 8004808:	3301      	adds	r3, #1
 800480a:	f003 021f 	and.w	r2, r3, #31
 800480e:	4613      	mov	r3, r2
 8004810:	005b      	lsls	r3, r3, #1
 8004812:	4413      	add	r3, r2
 8004814:	3b1e      	subs	r3, #30
 8004816:	051b      	lsls	r3, r3, #20
 8004818:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800481c:	430b      	orrs	r3, r1
 800481e:	683a      	ldr	r2, [r7, #0]
 8004820:	6892      	ldr	r2, [r2, #8]
 8004822:	4619      	mov	r1, r3
 8004824:	f7ff f9e2 	bl	8003bec <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	2b00      	cmp	r3, #0
 800482e:	f280 80c6 	bge.w	80049be <HAL_ADC_ConfigChannel+0x662>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a67      	ldr	r2, [pc, #412]	; (80049d4 <HAL_ADC_ConfigChannel+0x678>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d004      	beq.n	8004846 <HAL_ADC_ConfigChannel+0x4ea>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a65      	ldr	r2, [pc, #404]	; (80049d8 <HAL_ADC_ConfigChannel+0x67c>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d101      	bne.n	800484a <HAL_ADC_ConfigChannel+0x4ee>
 8004846:	4b65      	ldr	r3, [pc, #404]	; (80049dc <HAL_ADC_ConfigChannel+0x680>)
 8004848:	e000      	b.n	800484c <HAL_ADC_ConfigChannel+0x4f0>
 800484a:	4b65      	ldr	r3, [pc, #404]	; (80049e0 <HAL_ADC_ConfigChannel+0x684>)
 800484c:	4618      	mov	r0, r3
 800484e:	f7ff f919 	bl	8003a84 <LL_ADC_GetCommonPathInternalCh>
 8004852:	66f8      	str	r0, [r7, #108]	; 0x6c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a5e      	ldr	r2, [pc, #376]	; (80049d4 <HAL_ADC_ConfigChannel+0x678>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d004      	beq.n	8004868 <HAL_ADC_ConfigChannel+0x50c>
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	4a5d      	ldr	r2, [pc, #372]	; (80049d8 <HAL_ADC_ConfigChannel+0x67c>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d10e      	bne.n	8004886 <HAL_ADC_ConfigChannel+0x52a>
 8004868:	485a      	ldr	r0, [pc, #360]	; (80049d4 <HAL_ADC_ConfigChannel+0x678>)
 800486a:	f7ff fa93 	bl	8003d94 <LL_ADC_IsEnabled>
 800486e:	4604      	mov	r4, r0
 8004870:	4859      	ldr	r0, [pc, #356]	; (80049d8 <HAL_ADC_ConfigChannel+0x67c>)
 8004872:	f7ff fa8f 	bl	8003d94 <LL_ADC_IsEnabled>
 8004876:	4603      	mov	r3, r0
 8004878:	4323      	orrs	r3, r4
 800487a:	2b00      	cmp	r3, #0
 800487c:	bf0c      	ite	eq
 800487e:	2301      	moveq	r3, #1
 8004880:	2300      	movne	r3, #0
 8004882:	b2db      	uxtb	r3, r3
 8004884:	e008      	b.n	8004898 <HAL_ADC_ConfigChannel+0x53c>
 8004886:	4857      	ldr	r0, [pc, #348]	; (80049e4 <HAL_ADC_ConfigChannel+0x688>)
 8004888:	f7ff fa84 	bl	8003d94 <LL_ADC_IsEnabled>
 800488c:	4603      	mov	r3, r0
 800488e:	2b00      	cmp	r3, #0
 8004890:	bf0c      	ite	eq
 8004892:	2301      	moveq	r3, #1
 8004894:	2300      	movne	r3, #0
 8004896:	b2db      	uxtb	r3, r3
 8004898:	2b00      	cmp	r3, #0
 800489a:	d07d      	beq.n	8004998 <HAL_ADC_ConfigChannel+0x63c>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800489c:	683b      	ldr	r3, [r7, #0]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a51      	ldr	r2, [pc, #324]	; (80049e8 <HAL_ADC_ConfigChannel+0x68c>)
 80048a2:	4293      	cmp	r3, r2
 80048a4:	d130      	bne.n	8004908 <HAL_ADC_ConfigChannel+0x5ac>
 80048a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048a8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d12b      	bne.n	8004908 <HAL_ADC_ConfigChannel+0x5ac>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a4b      	ldr	r2, [pc, #300]	; (80049e4 <HAL_ADC_ConfigChannel+0x688>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	f040 8081 	bne.w	80049be <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	4a44      	ldr	r2, [pc, #272]	; (80049d4 <HAL_ADC_ConfigChannel+0x678>)
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d004      	beq.n	80048d0 <HAL_ADC_ConfigChannel+0x574>
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a43      	ldr	r2, [pc, #268]	; (80049d8 <HAL_ADC_ConfigChannel+0x67c>)
 80048cc:	4293      	cmp	r3, r2
 80048ce:	d101      	bne.n	80048d4 <HAL_ADC_ConfigChannel+0x578>
 80048d0:	4a42      	ldr	r2, [pc, #264]	; (80049dc <HAL_ADC_ConfigChannel+0x680>)
 80048d2:	e000      	b.n	80048d6 <HAL_ADC_ConfigChannel+0x57a>
 80048d4:	4a42      	ldr	r2, [pc, #264]	; (80049e0 <HAL_ADC_ConfigChannel+0x684>)
 80048d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048d8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80048dc:	4619      	mov	r1, r3
 80048de:	4610      	mov	r0, r2
 80048e0:	f7ff f8bd 	bl	8003a5e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80048e4:	4b41      	ldr	r3, [pc, #260]	; (80049ec <HAL_ADC_ConfigChannel+0x690>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	099b      	lsrs	r3, r3, #6
 80048ea:	4a41      	ldr	r2, [pc, #260]	; (80049f0 <HAL_ADC_ConfigChannel+0x694>)
 80048ec:	fba2 2303 	umull	r2, r3, r2, r3
 80048f0:	099b      	lsrs	r3, r3, #6
 80048f2:	3301      	adds	r3, #1
 80048f4:	005b      	lsls	r3, r3, #1
 80048f6:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80048f8:	e002      	b.n	8004900 <HAL_ADC_ConfigChannel+0x5a4>
              {
                wait_loop_index--;
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	3b01      	subs	r3, #1
 80048fe:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d1f9      	bne.n	80048fa <HAL_ADC_ConfigChannel+0x59e>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004906:	e05a      	b.n	80049be <HAL_ADC_ConfigChannel+0x662>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a39      	ldr	r2, [pc, #228]	; (80049f4 <HAL_ADC_ConfigChannel+0x698>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d11e      	bne.n	8004950 <HAL_ADC_ConfigChannel+0x5f4>
 8004912:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004914:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004918:	2b00      	cmp	r3, #0
 800491a:	d119      	bne.n	8004950 <HAL_ADC_ConfigChannel+0x5f4>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a30      	ldr	r2, [pc, #192]	; (80049e4 <HAL_ADC_ConfigChannel+0x688>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d14b      	bne.n	80049be <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a2a      	ldr	r2, [pc, #168]	; (80049d4 <HAL_ADC_ConfigChannel+0x678>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d004      	beq.n	800493a <HAL_ADC_ConfigChannel+0x5de>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a28      	ldr	r2, [pc, #160]	; (80049d8 <HAL_ADC_ConfigChannel+0x67c>)
 8004936:	4293      	cmp	r3, r2
 8004938:	d101      	bne.n	800493e <HAL_ADC_ConfigChannel+0x5e2>
 800493a:	4a28      	ldr	r2, [pc, #160]	; (80049dc <HAL_ADC_ConfigChannel+0x680>)
 800493c:	e000      	b.n	8004940 <HAL_ADC_ConfigChannel+0x5e4>
 800493e:	4a28      	ldr	r2, [pc, #160]	; (80049e0 <HAL_ADC_ConfigChannel+0x684>)
 8004940:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004942:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004946:	4619      	mov	r1, r3
 8004948:	4610      	mov	r0, r2
 800494a:	f7ff f888 	bl	8003a5e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800494e:	e036      	b.n	80049be <HAL_ADC_ConfigChannel+0x662>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a28      	ldr	r2, [pc, #160]	; (80049f8 <HAL_ADC_ConfigChannel+0x69c>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d131      	bne.n	80049be <HAL_ADC_ConfigChannel+0x662>
 800495a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800495c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004960:	2b00      	cmp	r3, #0
 8004962:	d12c      	bne.n	80049be <HAL_ADC_ConfigChannel+0x662>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a1e      	ldr	r2, [pc, #120]	; (80049e4 <HAL_ADC_ConfigChannel+0x688>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d127      	bne.n	80049be <HAL_ADC_ConfigChannel+0x662>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a18      	ldr	r2, [pc, #96]	; (80049d4 <HAL_ADC_ConfigChannel+0x678>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d004      	beq.n	8004982 <HAL_ADC_ConfigChannel+0x626>
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4a16      	ldr	r2, [pc, #88]	; (80049d8 <HAL_ADC_ConfigChannel+0x67c>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d101      	bne.n	8004986 <HAL_ADC_ConfigChannel+0x62a>
 8004982:	4a16      	ldr	r2, [pc, #88]	; (80049dc <HAL_ADC_ConfigChannel+0x680>)
 8004984:	e000      	b.n	8004988 <HAL_ADC_ConfigChannel+0x62c>
 8004986:	4a16      	ldr	r2, [pc, #88]	; (80049e0 <HAL_ADC_ConfigChannel+0x684>)
 8004988:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800498a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800498e:	4619      	mov	r1, r3
 8004990:	4610      	mov	r0, r2
 8004992:	f7ff f864 	bl	8003a5e <LL_ADC_SetCommonPathInternalCh>
 8004996:	e012      	b.n	80049be <HAL_ADC_ConfigChannel+0x662>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800499c:	f043 0220 	orr.w	r2, r3, #32
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 80049a4:	2301      	movs	r3, #1
 80049a6:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80049aa:	e008      	b.n	80049be <HAL_ADC_ConfigChannel+0x662>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049b0:	f043 0220 	orr.w	r2, r3, #32
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80049c6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3784      	adds	r7, #132	; 0x84
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd90      	pop	{r4, r7, pc}
 80049d2:	bf00      	nop
 80049d4:	40022000 	.word	0x40022000
 80049d8:	40022100 	.word	0x40022100
 80049dc:	40022300 	.word	0x40022300
 80049e0:	58026300 	.word	0x58026300
 80049e4:	58026000 	.word	0x58026000
 80049e8:	cb840000 	.word	0xcb840000
 80049ec:	24000004 	.word	0x24000004
 80049f0:	053e2d63 	.word	0x053e2d63
 80049f4:	c7520000 	.word	0xc7520000
 80049f8:	cfb80000 	.word	0xcfb80000

080049fc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	4618      	mov	r0, r3
 8004a0a:	f7ff f9c3 	bl	8003d94 <LL_ADC_IsEnabled>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d16e      	bne.n	8004af2 <ADC_Enable+0xf6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	689a      	ldr	r2, [r3, #8]
 8004a1a:	4b38      	ldr	r3, [pc, #224]	; (8004afc <ADC_Enable+0x100>)
 8004a1c:	4013      	ands	r3, r2
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d00d      	beq.n	8004a3e <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a26:	f043 0210 	orr.w	r2, r3, #16
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a32:	f043 0201 	orr.w	r2, r3, #1
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004a3a:	2301      	movs	r3, #1
 8004a3c:	e05a      	b.n	8004af4 <ADC_Enable+0xf8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4618      	mov	r0, r3
 8004a44:	f7ff f97e 	bl	8003d44 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004a48:	f7fe ff80 	bl	800394c <HAL_GetTick>
 8004a4c:	60f8      	str	r0, [r7, #12]

    /* Poll for ADC ready flag raised except case of multimode enabled
       and ADC slave selected. */
    uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a2b      	ldr	r2, [pc, #172]	; (8004b00 <ADC_Enable+0x104>)
 8004a54:	4293      	cmp	r3, r2
 8004a56:	d004      	beq.n	8004a62 <ADC_Enable+0x66>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	4a29      	ldr	r2, [pc, #164]	; (8004b04 <ADC_Enable+0x108>)
 8004a5e:	4293      	cmp	r3, r2
 8004a60:	d101      	bne.n	8004a66 <ADC_Enable+0x6a>
 8004a62:	4b29      	ldr	r3, [pc, #164]	; (8004b08 <ADC_Enable+0x10c>)
 8004a64:	e000      	b.n	8004a68 <ADC_Enable+0x6c>
 8004a66:	4b29      	ldr	r3, [pc, #164]	; (8004b0c <ADC_Enable+0x110>)
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f7ff f90f 	bl	8003c8c <LL_ADC_GetMultimode>
 8004a6e:	60b8      	str	r0, [r7, #8]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a23      	ldr	r2, [pc, #140]	; (8004b04 <ADC_Enable+0x108>)
 8004a76:	4293      	cmp	r3, r2
 8004a78:	d002      	beq.n	8004a80 <ADC_Enable+0x84>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	e000      	b.n	8004a82 <ADC_Enable+0x86>
 8004a80:	4b1f      	ldr	r3, [pc, #124]	; (8004b00 <ADC_Enable+0x104>)
 8004a82:	687a      	ldr	r2, [r7, #4]
 8004a84:	6812      	ldr	r2, [r2, #0]
 8004a86:	4293      	cmp	r3, r2
 8004a88:	d02c      	beq.n	8004ae4 <ADC_Enable+0xe8>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d130      	bne.n	8004af2 <ADC_Enable+0xf6>
       )
    {
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a90:	e028      	b.n	8004ae4 <ADC_Enable+0xe8>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	4618      	mov	r0, r3
 8004a98:	f7ff f97c 	bl	8003d94 <LL_ADC_IsEnabled>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d104      	bne.n	8004aac <ADC_Enable+0xb0>
        {
          LL_ADC_Enable(hadc->Instance);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f7ff f94c 	bl	8003d44 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004aac:	f7fe ff4e 	bl	800394c <HAL_GetTick>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	1ad3      	subs	r3, r2, r3
 8004ab6:	2b02      	cmp	r3, #2
 8004ab8:	d914      	bls.n	8004ae4 <ADC_Enable+0xe8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 0301 	and.w	r3, r3, #1
 8004ac4:	2b01      	cmp	r3, #1
 8004ac6:	d00d      	beq.n	8004ae4 <ADC_Enable+0xe8>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004acc:	f043 0210 	orr.w	r2, r3, #16
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ad8:	f043 0201 	orr.w	r2, r3, #1
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	659a      	str	r2, [r3, #88]	; 0x58

            return HAL_ERROR;
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	e007      	b.n	8004af4 <ADC_Enable+0xf8>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 0301 	and.w	r3, r3, #1
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d1cf      	bne.n	8004a92 <ADC_Enable+0x96>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004af2:	2300      	movs	r3, #0
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	3710      	adds	r7, #16
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}
 8004afc:	8000003f 	.word	0x8000003f
 8004b00:	40022000 	.word	0x40022000
 8004b04:	40022100 	.word	0x40022100
 8004b08:	40022300 	.word	0x40022300
 8004b0c:	58026300 	.word	0x58026300

08004b10 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b084      	sub	sp, #16
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f7ff f94c 	bl	8003dba <LL_ADC_IsDisableOngoing>
 8004b22:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4618      	mov	r0, r3
 8004b2a:	f7ff f933 	bl	8003d94 <LL_ADC_IsEnabled>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d047      	beq.n	8004bc4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d144      	bne.n	8004bc4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	f003 030d 	and.w	r3, r3, #13
 8004b44:	2b01      	cmp	r3, #1
 8004b46:	d10c      	bne.n	8004b62 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f7ff f90d 	bl	8003d6c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	2203      	movs	r2, #3
 8004b58:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004b5a:	f7fe fef7 	bl	800394c <HAL_GetTick>
 8004b5e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004b60:	e029      	b.n	8004bb6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b66:	f043 0210 	orr.w	r2, r3, #16
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b72:	f043 0201 	orr.w	r2, r3, #1
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e023      	b.n	8004bc6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004b7e:	f7fe fee5 	bl	800394c <HAL_GetTick>
 8004b82:	4602      	mov	r2, r0
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	1ad3      	subs	r3, r2, r3
 8004b88:	2b02      	cmp	r3, #2
 8004b8a:	d914      	bls.n	8004bb6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	689b      	ldr	r3, [r3, #8]
 8004b92:	f003 0301 	and.w	r3, r3, #1
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d00d      	beq.n	8004bb6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b9e:	f043 0210 	orr.w	r2, r3, #16
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004baa:	f043 0201 	orr.w	r2, r3, #1
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e007      	b.n	8004bc6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	f003 0301 	and.w	r3, r3, #1
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d1dc      	bne.n	8004b7e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004bc4:	2300      	movs	r3, #0
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3710      	adds	r7, #16
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}

08004bce <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004bce:	b580      	push	{r7, lr}
 8004bd0:	b084      	sub	sp, #16
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bda:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004be0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d14b      	bne.n	8004c80 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bec:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 0308 	and.w	r3, r3, #8
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d021      	beq.n	8004c46 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	4618      	mov	r0, r3
 8004c08:	f7fe ff9e 	bl	8003b48 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d032      	beq.n	8004c78 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	68db      	ldr	r3, [r3, #12]
 8004c18:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d12b      	bne.n	8004c78 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c24:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d11f      	bne.n	8004c78 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c3c:	f043 0201 	orr.w	r2, r3, #1
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	655a      	str	r2, [r3, #84]	; 0x54
 8004c44:	e018      	b.n	8004c78 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMNGT) == 0UL)
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	68db      	ldr	r3, [r3, #12]
 8004c4c:	f003 0303 	and.w	r3, r3, #3
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d111      	bne.n	8004c78 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c58:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d105      	bne.n	8004c78 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c70:	f043 0201 	orr.w	r2, r3, #1
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004c78:	68f8      	ldr	r0, [r7, #12]
 8004c7a:	f7ff fb51 	bl	8004320 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004c7e:	e00e      	b.n	8004c9e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c84:	f003 0310 	and.w	r3, r3, #16
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d003      	beq.n	8004c94 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004c8c:	68f8      	ldr	r0, [r7, #12]
 8004c8e:	f7ff fb5b 	bl	8004348 <HAL_ADC_ErrorCallback>
}
 8004c92:	e004      	b.n	8004c9e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c9a:	6878      	ldr	r0, [r7, #4]
 8004c9c:	4798      	blx	r3
}
 8004c9e:	bf00      	nop
 8004ca0:	3710      	adds	r7, #16
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}

08004ca6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004ca6:	b580      	push	{r7, lr}
 8004ca8:	b084      	sub	sp, #16
 8004caa:	af00      	add	r7, sp, #0
 8004cac:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cb2:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004cb4:	68f8      	ldr	r0, [r7, #12]
 8004cb6:	f7ff fb3d 	bl	8004334 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004cba:	bf00      	nop
 8004cbc:	3710      	adds	r7, #16
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bd80      	pop	{r7, pc}

08004cc2 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004cc2:	b580      	push	{r7, lr}
 8004cc4:	b084      	sub	sp, #16
 8004cc6:	af00      	add	r7, sp, #0
 8004cc8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cce:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cd4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ce0:	f043 0204 	orr.w	r2, r3, #4
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004ce8:	68f8      	ldr	r0, [r7, #12]
 8004cea:	f7ff fb2d 	bl	8004348 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004cee:	bf00      	nop
 8004cf0:	3710      	adds	r7, #16
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}
	...

08004cf8 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b084      	sub	sp, #16
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	4a79      	ldr	r2, [pc, #484]	; (8004eec <ADC_ConfigureBoostMode+0x1f4>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d004      	beq.n	8004d14 <ADC_ConfigureBoostMode+0x1c>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	4a78      	ldr	r2, [pc, #480]	; (8004ef0 <ADC_ConfigureBoostMode+0x1f8>)
 8004d10:	4293      	cmp	r3, r2
 8004d12:	d109      	bne.n	8004d28 <ADC_ConfigureBoostMode+0x30>
 8004d14:	4b77      	ldr	r3, [pc, #476]	; (8004ef4 <ADC_ConfigureBoostMode+0x1fc>)
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	bf14      	ite	ne
 8004d20:	2301      	movne	r3, #1
 8004d22:	2300      	moveq	r3, #0
 8004d24:	b2db      	uxtb	r3, r3
 8004d26:	e008      	b.n	8004d3a <ADC_ConfigureBoostMode+0x42>
 8004d28:	4b73      	ldr	r3, [pc, #460]	; (8004ef8 <ADC_ConfigureBoostMode+0x200>)
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	bf14      	ite	ne
 8004d34:	2301      	movne	r3, #1
 8004d36:	2300      	moveq	r3, #0
 8004d38:	b2db      	uxtb	r3, r3
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d01c      	beq.n	8004d78 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8004d3e:	f006 fb85 	bl	800b44c <HAL_RCC_GetHCLKFreq>
 8004d42:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004d4c:	d010      	beq.n	8004d70 <ADC_ConfigureBoostMode+0x78>
 8004d4e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004d52:	d871      	bhi.n	8004e38 <ADC_ConfigureBoostMode+0x140>
 8004d54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d58:	d002      	beq.n	8004d60 <ADC_ConfigureBoostMode+0x68>
 8004d5a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004d5e:	d16b      	bne.n	8004e38 <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	0c1b      	lsrs	r3, r3, #16
 8004d66:	68fa      	ldr	r2, [r7, #12]
 8004d68:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d6c:	60fb      	str	r3, [r7, #12]
        break;
 8004d6e:	e066      	b.n	8004e3e <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	089b      	lsrs	r3, r3, #2
 8004d74:	60fb      	str	r3, [r7, #12]
        break;
 8004d76:	e062      	b.n	8004e3e <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004d78:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004d7c:	f007 fb08 	bl	800c390 <HAL_RCCEx_GetPeriphCLKFreq>
 8004d80:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004d8a:	d051      	beq.n	8004e30 <ADC_ConfigureBoostMode+0x138>
 8004d8c:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004d90:	d854      	bhi.n	8004e3c <ADC_ConfigureBoostMode+0x144>
 8004d92:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004d96:	d047      	beq.n	8004e28 <ADC_ConfigureBoostMode+0x130>
 8004d98:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004d9c:	d84e      	bhi.n	8004e3c <ADC_ConfigureBoostMode+0x144>
 8004d9e:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8004da2:	d03d      	beq.n	8004e20 <ADC_ConfigureBoostMode+0x128>
 8004da4:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8004da8:	d848      	bhi.n	8004e3c <ADC_ConfigureBoostMode+0x144>
 8004daa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004dae:	d033      	beq.n	8004e18 <ADC_ConfigureBoostMode+0x120>
 8004db0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004db4:	d842      	bhi.n	8004e3c <ADC_ConfigureBoostMode+0x144>
 8004db6:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004dba:	d029      	beq.n	8004e10 <ADC_ConfigureBoostMode+0x118>
 8004dbc:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004dc0:	d83c      	bhi.n	8004e3c <ADC_ConfigureBoostMode+0x144>
 8004dc2:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004dc6:	d01a      	beq.n	8004dfe <ADC_ConfigureBoostMode+0x106>
 8004dc8:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004dcc:	d836      	bhi.n	8004e3c <ADC_ConfigureBoostMode+0x144>
 8004dce:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004dd2:	d014      	beq.n	8004dfe <ADC_ConfigureBoostMode+0x106>
 8004dd4:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004dd8:	d830      	bhi.n	8004e3c <ADC_ConfigureBoostMode+0x144>
 8004dda:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004dde:	d00e      	beq.n	8004dfe <ADC_ConfigureBoostMode+0x106>
 8004de0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004de4:	d82a      	bhi.n	8004e3c <ADC_ConfigureBoostMode+0x144>
 8004de6:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004dea:	d008      	beq.n	8004dfe <ADC_ConfigureBoostMode+0x106>
 8004dec:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004df0:	d824      	bhi.n	8004e3c <ADC_ConfigureBoostMode+0x144>
 8004df2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004df6:	d002      	beq.n	8004dfe <ADC_ConfigureBoostMode+0x106>
 8004df8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004dfc:	d11e      	bne.n	8004e3c <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	0c9b      	lsrs	r3, r3, #18
 8004e04:	005b      	lsls	r3, r3, #1
 8004e06:	68fa      	ldr	r2, [r7, #12]
 8004e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e0c:	60fb      	str	r3, [r7, #12]
        break;
 8004e0e:	e016      	b.n	8004e3e <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	091b      	lsrs	r3, r3, #4
 8004e14:	60fb      	str	r3, [r7, #12]
        break;
 8004e16:	e012      	b.n	8004e3e <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	095b      	lsrs	r3, r3, #5
 8004e1c:	60fb      	str	r3, [r7, #12]
        break;
 8004e1e:	e00e      	b.n	8004e3e <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	099b      	lsrs	r3, r3, #6
 8004e24:	60fb      	str	r3, [r7, #12]
        break;
 8004e26:	e00a      	b.n	8004e3e <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	09db      	lsrs	r3, r3, #7
 8004e2c:	60fb      	str	r3, [r7, #12]
        break;
 8004e2e:	e006      	b.n	8004e3e <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	0a1b      	lsrs	r3, r3, #8
 8004e34:	60fb      	str	r3, [r7, #12]
        break;
 8004e36:	e002      	b.n	8004e3e <ADC_ConfigureBoostMode+0x146>
        break;
 8004e38:	bf00      	nop
 8004e3a:	e000      	b.n	8004e3e <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 8004e3c:	bf00      	nop
  else /* if(freq > 25000000UL) */
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
  }
#else
  if (HAL_GetREVID() <= REV_ID_Y) /* STM32H7 silicon Rev.Y */
 8004e3e:	f7fe fdb5 	bl	80039ac <HAL_GetREVID>
 8004e42:	4603      	mov	r3, r0
 8004e44:	f241 0203 	movw	r2, #4099	; 0x1003
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d815      	bhi.n	8004e78 <ADC_ConfigureBoostMode+0x180>
  {
    if (freq > 20000000UL)
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	4a2b      	ldr	r2, [pc, #172]	; (8004efc <ADC_ConfigureBoostMode+0x204>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d908      	bls.n	8004e66 <ADC_ConfigureBoostMode+0x16e>
    {
      SET_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	689a      	ldr	r2, [r3, #8]
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e62:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004e64:	e03e      	b.n	8004ee4 <ADC_ConfigureBoostMode+0x1ec>
      CLEAR_BIT(hadc->Instance->CR, ADC_CR_BOOST_0);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	689a      	ldr	r2, [r3, #8]
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e74:	609a      	str	r2, [r3, #8]
}
 8004e76:	e035      	b.n	8004ee4 <ADC_ConfigureBoostMode+0x1ec>
    freq /= 2U; /* divider by 2 for Rev.V */
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	085b      	lsrs	r3, r3, #1
 8004e7c:	60fb      	str	r3, [r7, #12]
    if (freq <= 6250000UL)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	4a1f      	ldr	r2, [pc, #124]	; (8004f00 <ADC_ConfigureBoostMode+0x208>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d808      	bhi.n	8004e98 <ADC_ConfigureBoostMode+0x1a0>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	689a      	ldr	r2, [r3, #8]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004e94:	609a      	str	r2, [r3, #8]
}
 8004e96:	e025      	b.n	8004ee4 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 12500000UL)
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	4a1a      	ldr	r2, [pc, #104]	; (8004f04 <ADC_ConfigureBoostMode+0x20c>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d80a      	bhi.n	8004eb6 <ADC_ConfigureBoostMode+0x1be>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004eb2:	609a      	str	r2, [r3, #8]
}
 8004eb4:	e016      	b.n	8004ee4 <ADC_ConfigureBoostMode+0x1ec>
    else if (freq <= 25000000UL)
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	4a13      	ldr	r2, [pc, #76]	; (8004f08 <ADC_ConfigureBoostMode+0x210>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d80a      	bhi.n	8004ed4 <ADC_ConfigureBoostMode+0x1dc>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ed0:	609a      	str	r2, [r3, #8]
}
 8004ed2:	e007      	b.n	8004ee4 <ADC_ConfigureBoostMode+0x1ec>
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	689a      	ldr	r2, [r3, #8]
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8004ee2:	609a      	str	r2, [r3, #8]
}
 8004ee4:	bf00      	nop
 8004ee6:	3710      	adds	r7, #16
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}
 8004eec:	40022000 	.word	0x40022000
 8004ef0:	40022100 	.word	0x40022100
 8004ef4:	40022300 	.word	0x40022300
 8004ef8:	58026300 	.word	0x58026300
 8004efc:	01312d00 	.word	0x01312d00
 8004f00:	005f5e10 	.word	0x005f5e10
 8004f04:	00bebc20 	.word	0x00bebc20
 8004f08:	017d7840 	.word	0x017d7840

08004f0c <LL_ADC_StartCalibration>:
{
 8004f0c:	b480      	push	{r7}
 8004f0e:	b085      	sub	sp, #20
 8004f10:	af00      	add	r7, sp, #0
 8004f12:	60f8      	str	r0, [r7, #12]
 8004f14:	60b9      	str	r1, [r7, #8]
 8004f16:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	689a      	ldr	r2, [r3, #8]
 8004f1c:	4b09      	ldr	r3, [pc, #36]	; (8004f44 <LL_ADC_StartCalibration+0x38>)
 8004f1e:	4013      	ands	r3, r2
 8004f20:	68ba      	ldr	r2, [r7, #8]
 8004f22:	f402 3180 	and.w	r1, r2, #65536	; 0x10000
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004f2c:	430a      	orrs	r2, r1
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	609a      	str	r2, [r3, #8]
}
 8004f38:	bf00      	nop
 8004f3a:	3714      	adds	r7, #20
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f42:	4770      	bx	lr
 8004f44:	3ffeffc0 	.word	0x3ffeffc0

08004f48 <LL_ADC_IsCalibrationOnGoing>:
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b083      	sub	sp, #12
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	689b      	ldr	r3, [r3, #8]
 8004f54:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004f58:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004f5c:	d101      	bne.n	8004f62 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004f5e:	2301      	movs	r3, #1
 8004f60:	e000      	b.n	8004f64 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004f62:	2300      	movs	r3, #0
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	370c      	adds	r7, #12
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6e:	4770      	bx	lr

08004f70 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t CalibrationMode, uint32_t SingleDiff)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b086      	sub	sp, #24
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	60f8      	str	r0, [r7, #12]
 8004f78:	60b9      	str	r1, [r7, #8]
 8004f7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	d101      	bne.n	8004f8e <HAL_ADCEx_Calibration_Start+0x1e>
 8004f8a:	2302      	movs	r3, #2
 8004f8c:	e04c      	b.n	8005028 <HAL_ADCEx_Calibration_Start+0xb8>
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2201      	movs	r2, #1
 8004f92:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004f96:	68f8      	ldr	r0, [r7, #12]
 8004f98:	f7ff fdba 	bl	8004b10 <ADC_Disable>
 8004f9c:	4603      	mov	r3, r0
 8004f9e:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004fa0:	7dfb      	ldrb	r3, [r7, #23]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d135      	bne.n	8005012 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004faa:	4b21      	ldr	r3, [pc, #132]	; (8005030 <HAL_ADCEx_Calibration_Start+0xc0>)
 8004fac:	4013      	ands	r3, r2
 8004fae:	f043 0202 	orr.w	r2, r3, #2
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	655a      	str	r2, [r3, #84]	; 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, CalibrationMode, SingleDiff);
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	687a      	ldr	r2, [r7, #4]
 8004fbc:	68b9      	ldr	r1, [r7, #8]
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f7ff ffa4 	bl	8004f0c <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004fc4:	e014      	b.n	8004ff0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8004fc6:	693b      	ldr	r3, [r7, #16]
 8004fc8:	3301      	adds	r3, #1
 8004fca:	613b      	str	r3, [r7, #16]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	4a19      	ldr	r2, [pc, #100]	; (8005034 <HAL_ADCEx_Calibration_Start+0xc4>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d30d      	bcc.n	8004ff0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004fd8:	f023 0312 	bic.w	r3, r3, #18
 8004fdc:	f043 0210 	orr.w	r2, r3, #16
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	655a      	str	r2, [r3, #84]	; 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e01b      	b.n	8005028 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	f7ff ffa7 	bl	8004f48 <LL_ADC_IsCalibrationOnGoing>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d1e2      	bne.n	8004fc6 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005004:	f023 0303 	bic.w	r3, r3, #3
 8005008:	f043 0201 	orr.w	r2, r3, #1
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	655a      	str	r2, [r3, #84]	; 0x54
 8005010:	e005      	b.n	800501e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005016:	f043 0210 	orr.w	r2, r3, #16
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	655a      	str	r2, [r3, #84]	; 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2200      	movs	r2, #0
 8005022:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8005026:	7dfb      	ldrb	r3, [r7, #23]
}
 8005028:	4618      	mov	r0, r3
 800502a:	3718      	adds	r7, #24
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}
 8005030:	ffffeefd 	.word	0xffffeefd
 8005034:	25c3f800 	.word	0x25c3f800

08005038 <__NVIC_SetPriorityGrouping>:
{
 8005038:	b480      	push	{r7}
 800503a:	b085      	sub	sp, #20
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	f003 0307 	and.w	r3, r3, #7
 8005046:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005048:	4b0b      	ldr	r3, [pc, #44]	; (8005078 <__NVIC_SetPriorityGrouping+0x40>)
 800504a:	68db      	ldr	r3, [r3, #12]
 800504c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800504e:	68ba      	ldr	r2, [r7, #8]
 8005050:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005054:	4013      	ands	r3, r2
 8005056:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005060:	4b06      	ldr	r3, [pc, #24]	; (800507c <__NVIC_SetPriorityGrouping+0x44>)
 8005062:	4313      	orrs	r3, r2
 8005064:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005066:	4a04      	ldr	r2, [pc, #16]	; (8005078 <__NVIC_SetPriorityGrouping+0x40>)
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	60d3      	str	r3, [r2, #12]
}
 800506c:	bf00      	nop
 800506e:	3714      	adds	r7, #20
 8005070:	46bd      	mov	sp, r7
 8005072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005076:	4770      	bx	lr
 8005078:	e000ed00 	.word	0xe000ed00
 800507c:	05fa0000 	.word	0x05fa0000

08005080 <__NVIC_GetPriorityGrouping>:
{
 8005080:	b480      	push	{r7}
 8005082:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005084:	4b04      	ldr	r3, [pc, #16]	; (8005098 <__NVIC_GetPriorityGrouping+0x18>)
 8005086:	68db      	ldr	r3, [r3, #12]
 8005088:	0a1b      	lsrs	r3, r3, #8
 800508a:	f003 0307 	and.w	r3, r3, #7
}
 800508e:	4618      	mov	r0, r3
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr
 8005098:	e000ed00 	.word	0xe000ed00

0800509c <__NVIC_EnableIRQ>:
{
 800509c:	b480      	push	{r7}
 800509e:	b083      	sub	sp, #12
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	4603      	mov	r3, r0
 80050a4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80050a6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	db0b      	blt.n	80050c6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80050ae:	88fb      	ldrh	r3, [r7, #6]
 80050b0:	f003 021f 	and.w	r2, r3, #31
 80050b4:	4907      	ldr	r1, [pc, #28]	; (80050d4 <__NVIC_EnableIRQ+0x38>)
 80050b6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80050ba:	095b      	lsrs	r3, r3, #5
 80050bc:	2001      	movs	r0, #1
 80050be:	fa00 f202 	lsl.w	r2, r0, r2
 80050c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80050c6:	bf00      	nop
 80050c8:	370c      	adds	r7, #12
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr
 80050d2:	bf00      	nop
 80050d4:	e000e100 	.word	0xe000e100

080050d8 <__NVIC_SetPriority>:
{
 80050d8:	b480      	push	{r7}
 80050da:	b083      	sub	sp, #12
 80050dc:	af00      	add	r7, sp, #0
 80050de:	4603      	mov	r3, r0
 80050e0:	6039      	str	r1, [r7, #0]
 80050e2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80050e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	db0a      	blt.n	8005102 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	b2da      	uxtb	r2, r3
 80050f0:	490c      	ldr	r1, [pc, #48]	; (8005124 <__NVIC_SetPriority+0x4c>)
 80050f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80050f6:	0112      	lsls	r2, r2, #4
 80050f8:	b2d2      	uxtb	r2, r2
 80050fa:	440b      	add	r3, r1
 80050fc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005100:	e00a      	b.n	8005118 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	b2da      	uxtb	r2, r3
 8005106:	4908      	ldr	r1, [pc, #32]	; (8005128 <__NVIC_SetPriority+0x50>)
 8005108:	88fb      	ldrh	r3, [r7, #6]
 800510a:	f003 030f 	and.w	r3, r3, #15
 800510e:	3b04      	subs	r3, #4
 8005110:	0112      	lsls	r2, r2, #4
 8005112:	b2d2      	uxtb	r2, r2
 8005114:	440b      	add	r3, r1
 8005116:	761a      	strb	r2, [r3, #24]
}
 8005118:	bf00      	nop
 800511a:	370c      	adds	r7, #12
 800511c:	46bd      	mov	sp, r7
 800511e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005122:	4770      	bx	lr
 8005124:	e000e100 	.word	0xe000e100
 8005128:	e000ed00 	.word	0xe000ed00

0800512c <NVIC_EncodePriority>:
{
 800512c:	b480      	push	{r7}
 800512e:	b089      	sub	sp, #36	; 0x24
 8005130:	af00      	add	r7, sp, #0
 8005132:	60f8      	str	r0, [r7, #12]
 8005134:	60b9      	str	r1, [r7, #8]
 8005136:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	f003 0307 	and.w	r3, r3, #7
 800513e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005140:	69fb      	ldr	r3, [r7, #28]
 8005142:	f1c3 0307 	rsb	r3, r3, #7
 8005146:	2b04      	cmp	r3, #4
 8005148:	bf28      	it	cs
 800514a:	2304      	movcs	r3, #4
 800514c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800514e:	69fb      	ldr	r3, [r7, #28]
 8005150:	3304      	adds	r3, #4
 8005152:	2b06      	cmp	r3, #6
 8005154:	d902      	bls.n	800515c <NVIC_EncodePriority+0x30>
 8005156:	69fb      	ldr	r3, [r7, #28]
 8005158:	3b03      	subs	r3, #3
 800515a:	e000      	b.n	800515e <NVIC_EncodePriority+0x32>
 800515c:	2300      	movs	r3, #0
 800515e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005160:	f04f 32ff 	mov.w	r2, #4294967295
 8005164:	69bb      	ldr	r3, [r7, #24]
 8005166:	fa02 f303 	lsl.w	r3, r2, r3
 800516a:	43da      	mvns	r2, r3
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	401a      	ands	r2, r3
 8005170:	697b      	ldr	r3, [r7, #20]
 8005172:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005174:	f04f 31ff 	mov.w	r1, #4294967295
 8005178:	697b      	ldr	r3, [r7, #20]
 800517a:	fa01 f303 	lsl.w	r3, r1, r3
 800517e:	43d9      	mvns	r1, r3
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005184:	4313      	orrs	r3, r2
}
 8005186:	4618      	mov	r0, r3
 8005188:	3724      	adds	r7, #36	; 0x24
 800518a:	46bd      	mov	sp, r7
 800518c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005190:	4770      	bx	lr
	...

08005194 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b082      	sub	sp, #8
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	3b01      	subs	r3, #1
 80051a0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80051a4:	d301      	bcc.n	80051aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80051a6:	2301      	movs	r3, #1
 80051a8:	e00f      	b.n	80051ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80051aa:	4a0a      	ldr	r2, [pc, #40]	; (80051d4 <SysTick_Config+0x40>)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	3b01      	subs	r3, #1
 80051b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80051b2:	210f      	movs	r1, #15
 80051b4:	f04f 30ff 	mov.w	r0, #4294967295
 80051b8:	f7ff ff8e 	bl	80050d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80051bc:	4b05      	ldr	r3, [pc, #20]	; (80051d4 <SysTick_Config+0x40>)
 80051be:	2200      	movs	r2, #0
 80051c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80051c2:	4b04      	ldr	r3, [pc, #16]	; (80051d4 <SysTick_Config+0x40>)
 80051c4:	2207      	movs	r2, #7
 80051c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80051c8:	2300      	movs	r3, #0
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3708      	adds	r7, #8
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}
 80051d2:	bf00      	nop
 80051d4:	e000e010 	.word	0xe000e010

080051d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b082      	sub	sp, #8
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80051e0:	6878      	ldr	r0, [r7, #4]
 80051e2:	f7ff ff29 	bl	8005038 <__NVIC_SetPriorityGrouping>
}
 80051e6:	bf00      	nop
 80051e8:	3708      	adds	r7, #8
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}

080051ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80051ee:	b580      	push	{r7, lr}
 80051f0:	b086      	sub	sp, #24
 80051f2:	af00      	add	r7, sp, #0
 80051f4:	4603      	mov	r3, r0
 80051f6:	60b9      	str	r1, [r7, #8]
 80051f8:	607a      	str	r2, [r7, #4]
 80051fa:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80051fc:	f7ff ff40 	bl	8005080 <__NVIC_GetPriorityGrouping>
 8005200:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005202:	687a      	ldr	r2, [r7, #4]
 8005204:	68b9      	ldr	r1, [r7, #8]
 8005206:	6978      	ldr	r0, [r7, #20]
 8005208:	f7ff ff90 	bl	800512c <NVIC_EncodePriority>
 800520c:	4602      	mov	r2, r0
 800520e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005212:	4611      	mov	r1, r2
 8005214:	4618      	mov	r0, r3
 8005216:	f7ff ff5f 	bl	80050d8 <__NVIC_SetPriority>
}
 800521a:	bf00      	nop
 800521c:	3718      	adds	r7, #24
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}

08005222 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005222:	b580      	push	{r7, lr}
 8005224:	b082      	sub	sp, #8
 8005226:	af00      	add	r7, sp, #0
 8005228:	4603      	mov	r3, r0
 800522a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800522c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005230:	4618      	mov	r0, r3
 8005232:	f7ff ff33 	bl	800509c <__NVIC_EnableIRQ>
}
 8005236:	bf00      	nop
 8005238:	3708      	adds	r7, #8
 800523a:	46bd      	mov	sp, r7
 800523c:	bd80      	pop	{r7, pc}

0800523e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800523e:	b580      	push	{r7, lr}
 8005240:	b082      	sub	sp, #8
 8005242:	af00      	add	r7, sp, #0
 8005244:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005246:	6878      	ldr	r0, [r7, #4]
 8005248:	f7ff ffa4 	bl	8005194 <SysTick_Config>
 800524c:	4603      	mov	r3, r0
}
 800524e:	4618      	mov	r0, r3
 8005250:	3708      	adds	r7, #8
 8005252:	46bd      	mov	sp, r7
 8005254:	bd80      	pop	{r7, pc}
	...

08005258 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8005258:	b480      	push	{r7}
 800525a:	b083      	sub	sp, #12
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2b04      	cmp	r3, #4
 8005264:	d106      	bne.n	8005274 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8005266:	4b09      	ldr	r3, [pc, #36]	; (800528c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a08      	ldr	r2, [pc, #32]	; (800528c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800526c:	f043 0304 	orr.w	r3, r3, #4
 8005270:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8005272:	e005      	b.n	8005280 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8005274:	4b05      	ldr	r3, [pc, #20]	; (800528c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a04      	ldr	r2, [pc, #16]	; (800528c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800527a:	f023 0304 	bic.w	r3, r3, #4
 800527e:	6013      	str	r3, [r2, #0]
}
 8005280:	bf00      	nop
 8005282:	370c      	adds	r7, #12
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr
 800528c:	e000e010 	.word	0xe000e010

08005290 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b082      	sub	sp, #8
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d101      	bne.n	80052a2 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800529e:	2301      	movs	r3, #1
 80052a0:	e014      	b.n	80052cc <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	791b      	ldrb	r3, [r3, #4]
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d105      	bne.n	80052b8 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2200      	movs	r2, #0
 80052b0:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	f7fb fec6 	bl	8001044 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2202      	movs	r2, #2
 80052bc:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2200      	movs	r2, #0
 80052c2:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2201      	movs	r2, #1
 80052c8:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80052ca:	2300      	movs	r3, #0
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	3708      	adds	r7, #8
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}

080052d4 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b083      	sub	sp, #12
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
 80052dc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	795b      	ldrb	r3, [r3, #5]
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d101      	bne.n	80052ea <HAL_DAC_Start+0x16>
 80052e6:	2302      	movs	r3, #2
 80052e8:	e040      	b.n	800536c <HAL_DAC_Start+0x98>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2201      	movs	r2, #1
 80052ee:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2202      	movs	r2, #2
 80052f4:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	6819      	ldr	r1, [r3, #0]
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	f003 0310 	and.w	r3, r3, #16
 8005302:	2201      	movs	r2, #1
 8005304:	409a      	lsls	r2, r3
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	430a      	orrs	r2, r1
 800530c:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d10f      	bne.n	8005334 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800531e:	2b02      	cmp	r3, #2
 8005320:	d11d      	bne.n	800535e <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	685a      	ldr	r2, [r3, #4]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f042 0201 	orr.w	r2, r2, #1
 8005330:	605a      	str	r2, [r3, #4]
 8005332:	e014      	b.n	800535e <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	f003 0310 	and.w	r3, r3, #16
 8005344:	2102      	movs	r1, #2
 8005346:	fa01 f303 	lsl.w	r3, r1, r3
 800534a:	429a      	cmp	r2, r3
 800534c:	d107      	bne.n	800535e <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	685a      	ldr	r2, [r3, #4]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f042 0202 	orr.w	r2, r2, #2
 800535c:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2201      	movs	r2, #1
 8005362:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2200      	movs	r2, #0
 8005368:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800536a:	2300      	movs	r3, #0
}
 800536c:	4618      	mov	r0, r3
 800536e:	370c      	adds	r7, #12
 8005370:	46bd      	mov	sp, r7
 8005372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005376:	4770      	bx	lr

08005378 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8005378:	b480      	push	{r7}
 800537a:	b087      	sub	sp, #28
 800537c:	af00      	add	r7, sp, #0
 800537e:	60f8      	str	r0, [r7, #12]
 8005380:	60b9      	str	r1, [r7, #8]
 8005382:	607a      	str	r2, [r7, #4]
 8005384:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8005386:	2300      	movs	r3, #0
 8005388:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d105      	bne.n	80053a2 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005396:	697a      	ldr	r2, [r7, #20]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	4413      	add	r3, r2
 800539c:	3308      	adds	r3, #8
 800539e:	617b      	str	r3, [r7, #20]
 80053a0:	e004      	b.n	80053ac <HAL_DAC_SetValue+0x34>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80053a2:	697a      	ldr	r2, [r7, #20]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	4413      	add	r3, r2
 80053a8:	3314      	adds	r3, #20
 80053aa:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	461a      	mov	r2, r3
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80053b4:	2300      	movs	r3, #0
}
 80053b6:	4618      	mov	r0, r3
 80053b8:	371c      	adds	r7, #28
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr
	...

080053c4 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b088      	sub	sp, #32
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	60f8      	str	r0, [r7, #12]
 80053cc:	60b9      	str	r1, [r7, #8]
 80053ce:	607a      	str	r2, [r7, #4]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	795b      	ldrb	r3, [r3, #5]
 80053d4:	2b01      	cmp	r3, #1
 80053d6:	d101      	bne.n	80053dc <HAL_DAC_ConfigChannel+0x18>
 80053d8:	2302      	movs	r3, #2
 80053da:	e11d      	b.n	8005618 <HAL_DAC_ConfigChannel+0x254>
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	2201      	movs	r2, #1
 80053e0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2202      	movs	r2, #2
 80053e6:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	2b04      	cmp	r3, #4
 80053ee:	d174      	bne.n	80054da <HAL_DAC_ConfigChannel+0x116>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80053f0:	f7fe faac 	bl	800394c <HAL_GetTick>
 80053f4:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d134      	bne.n	8005466 <HAL_DAC_ConfigChannel+0xa2>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80053fc:	e011      	b.n	8005422 <HAL_DAC_ConfigChannel+0x5e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80053fe:	f7fe faa5 	bl	800394c <HAL_GetTick>
 8005402:	4602      	mov	r2, r0
 8005404:	69bb      	ldr	r3, [r7, #24]
 8005406:	1ad3      	subs	r3, r2, r3
 8005408:	2b01      	cmp	r3, #1
 800540a:	d90a      	bls.n	8005422 <HAL_DAC_ConfigChannel+0x5e>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	691b      	ldr	r3, [r3, #16]
 8005410:	f043 0208 	orr.w	r2, r3, #8
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2203      	movs	r2, #3
 800541c:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800541e:	2303      	movs	r3, #3
 8005420:	e0fa      	b.n	8005618 <HAL_DAC_ConfigChannel+0x254>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005428:	4b7d      	ldr	r3, [pc, #500]	; (8005620 <HAL_DAC_ConfigChannel+0x25c>)
 800542a:	4013      	ands	r3, r2
 800542c:	2b00      	cmp	r3, #0
 800542e:	d1e6      	bne.n	80053fe <HAL_DAC_ConfigChannel+0x3a>
        }
      }
      HAL_Delay(1);
 8005430:	2001      	movs	r0, #1
 8005432:	f7fe fa97 	bl	8003964 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	68ba      	ldr	r2, [r7, #8]
 800543c:	6992      	ldr	r2, [r2, #24]
 800543e:	641a      	str	r2, [r3, #64]	; 0x40
 8005440:	e01e      	b.n	8005480 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005442:	f7fe fa83 	bl	800394c <HAL_GetTick>
 8005446:	4602      	mov	r2, r0
 8005448:	69bb      	ldr	r3, [r7, #24]
 800544a:	1ad3      	subs	r3, r2, r3
 800544c:	2b01      	cmp	r3, #1
 800544e:	d90a      	bls.n	8005466 <HAL_DAC_ConfigChannel+0xa2>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	691b      	ldr	r3, [r3, #16]
 8005454:	f043 0208 	orr.w	r2, r3, #8
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2203      	movs	r2, #3
 8005460:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8005462:	2303      	movs	r3, #3
 8005464:	e0d8      	b.n	8005618 <HAL_DAC_ConfigChannel+0x254>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800546c:	2b00      	cmp	r3, #0
 800546e:	dbe8      	blt.n	8005442 <HAL_DAC_ConfigChannel+0x7e>
        }
      }
      HAL_Delay(1U);
 8005470:	2001      	movs	r0, #1
 8005472:	f7fe fa77 	bl	8003964 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	68ba      	ldr	r2, [r7, #8]
 800547c:	6992      	ldr	r2, [r2, #24]
 800547e:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	f003 0310 	and.w	r3, r3, #16
 800548c:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8005490:	fa01 f303 	lsl.w	r3, r1, r3
 8005494:	43db      	mvns	r3, r3
 8005496:	ea02 0103 	and.w	r1, r2, r3
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	69da      	ldr	r2, [r3, #28]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	f003 0310 	and.w	r3, r3, #16
 80054a4:	409a      	lsls	r2, r3
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	430a      	orrs	r2, r1
 80054ac:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f003 0310 	and.w	r3, r3, #16
 80054ba:	21ff      	movs	r1, #255	; 0xff
 80054bc:	fa01 f303 	lsl.w	r3, r1, r3
 80054c0:	43db      	mvns	r3, r3
 80054c2:	ea02 0103 	and.w	r1, r2, r3
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	6a1a      	ldr	r2, [r3, #32]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	f003 0310 	and.w	r3, r3, #16
 80054d0:	409a      	lsls	r2, r3
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	430a      	orrs	r2, r1
 80054d8:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	691b      	ldr	r3, [r3, #16]
 80054de:	2b01      	cmp	r3, #1
 80054e0:	d11d      	bne.n	800551e <HAL_DAC_ConfigChannel+0x15a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054e8:	617b      	str	r3, [r7, #20]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	f003 0310 	and.w	r3, r3, #16
 80054f0:	221f      	movs	r2, #31
 80054f2:	fa02 f303 	lsl.w	r3, r2, r3
 80054f6:	43db      	mvns	r3, r3
 80054f8:	697a      	ldr	r2, [r7, #20]
 80054fa:	4013      	ands	r3, r2
 80054fc:	617b      	str	r3, [r7, #20]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	695b      	ldr	r3, [r3, #20]
 8005502:	613b      	str	r3, [r7, #16]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f003 0310 	and.w	r3, r3, #16
 800550a:	693a      	ldr	r2, [r7, #16]
 800550c:	fa02 f303 	lsl.w	r3, r2, r3
 8005510:	697a      	ldr	r2, [r7, #20]
 8005512:	4313      	orrs	r3, r2
 8005514:	617b      	str	r3, [r7, #20]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	697a      	ldr	r2, [r7, #20]
 800551c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005524:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	f003 0310 	and.w	r3, r3, #16
 800552c:	2207      	movs	r2, #7
 800552e:	fa02 f303 	lsl.w	r3, r2, r3
 8005532:	43db      	mvns	r3, r3
 8005534:	697a      	ldr	r2, [r7, #20]
 8005536:	4013      	ands	r3, r2
 8005538:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	68db      	ldr	r3, [r3, #12]
 800553e:	2b01      	cmp	r3, #1
 8005540:	d102      	bne.n	8005548 <HAL_DAC_ConfigChannel+0x184>
  {
    connectOnChip = 0x00000000UL;
 8005542:	2300      	movs	r3, #0
 8005544:	61fb      	str	r3, [r7, #28]
 8005546:	e00f      	b.n	8005568 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	68db      	ldr	r3, [r3, #12]
 800554c:	2b02      	cmp	r3, #2
 800554e:	d102      	bne.n	8005556 <HAL_DAC_ConfigChannel+0x192>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005550:	2301      	movs	r3, #1
 8005552:	61fb      	str	r3, [r7, #28]
 8005554:	e008      	b.n	8005568 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d102      	bne.n	8005564 <HAL_DAC_ConfigChannel+0x1a0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800555e:	2301      	movs	r3, #1
 8005560:	61fb      	str	r3, [r7, #28]
 8005562:	e001      	b.n	8005568 <HAL_DAC_ConfigChannel+0x1a4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005564:	2300      	movs	r3, #0
 8005566:	61fb      	str	r3, [r7, #28]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	68bb      	ldr	r3, [r7, #8]
 800556e:	689b      	ldr	r3, [r3, #8]
 8005570:	4313      	orrs	r3, r2
 8005572:	69fa      	ldr	r2, [r7, #28]
 8005574:	4313      	orrs	r3, r2
 8005576:	613b      	str	r3, [r7, #16]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	f003 0310 	and.w	r3, r3, #16
 800557e:	693a      	ldr	r2, [r7, #16]
 8005580:	fa02 f303 	lsl.w	r3, r2, r3
 8005584:	697a      	ldr	r2, [r7, #20]
 8005586:	4313      	orrs	r3, r2
 8005588:	617b      	str	r3, [r7, #20]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	697a      	ldr	r2, [r7, #20]
 8005590:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	6819      	ldr	r1, [r3, #0]
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	f003 0310 	and.w	r3, r3, #16
 800559e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80055a2:	fa02 f303 	lsl.w	r3, r2, r3
 80055a6:	43da      	mvns	r2, r3
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	400a      	ands	r2, r1
 80055ae:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	617b      	str	r3, [r7, #20]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	f003 0310 	and.w	r3, r3, #16
 80055be:	f640 72fe 	movw	r2, #4094	; 0xffe
 80055c2:	fa02 f303 	lsl.w	r3, r2, r3
 80055c6:	43db      	mvns	r3, r3
 80055c8:	697a      	ldr	r2, [r7, #20]
 80055ca:	4013      	ands	r3, r2
 80055cc:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	f003 0310 	and.w	r3, r3, #16
 80055da:	693a      	ldr	r2, [r7, #16]
 80055dc:	fa02 f303 	lsl.w	r3, r2, r3
 80055e0:	697a      	ldr	r2, [r7, #20]
 80055e2:	4313      	orrs	r3, r2
 80055e4:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	697a      	ldr	r2, [r7, #20]
 80055ec:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	6819      	ldr	r1, [r3, #0]
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	f003 0310 	and.w	r3, r3, #16
 80055fa:	22c0      	movs	r2, #192	; 0xc0
 80055fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005600:	43da      	mvns	r2, r3
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	400a      	ands	r2, r1
 8005608:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	2201      	movs	r2, #1
 800560e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	2200      	movs	r2, #0
 8005614:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005616:	2300      	movs	r3, #0
}
 8005618:	4618      	mov	r0, r3
 800561a:	3720      	adds	r7, #32
 800561c:	46bd      	mov	sp, r7
 800561e:	bd80      	pop	{r7, pc}
 8005620:	20008000 	.word	0x20008000

08005624 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b086      	sub	sp, #24
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800562c:	f7fe f98e 	bl	800394c <HAL_GetTick>
 8005630:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d101      	bne.n	800563c <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8005638:	2301      	movs	r3, #1
 800563a:	e316      	b.n	8005c6a <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a66      	ldr	r2, [pc, #408]	; (80057dc <HAL_DMA_Init+0x1b8>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d04a      	beq.n	80056dc <HAL_DMA_Init+0xb8>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a65      	ldr	r2, [pc, #404]	; (80057e0 <HAL_DMA_Init+0x1bc>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d045      	beq.n	80056dc <HAL_DMA_Init+0xb8>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4a63      	ldr	r2, [pc, #396]	; (80057e4 <HAL_DMA_Init+0x1c0>)
 8005656:	4293      	cmp	r3, r2
 8005658:	d040      	beq.n	80056dc <HAL_DMA_Init+0xb8>
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a62      	ldr	r2, [pc, #392]	; (80057e8 <HAL_DMA_Init+0x1c4>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d03b      	beq.n	80056dc <HAL_DMA_Init+0xb8>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	4a60      	ldr	r2, [pc, #384]	; (80057ec <HAL_DMA_Init+0x1c8>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d036      	beq.n	80056dc <HAL_DMA_Init+0xb8>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a5f      	ldr	r2, [pc, #380]	; (80057f0 <HAL_DMA_Init+0x1cc>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d031      	beq.n	80056dc <HAL_DMA_Init+0xb8>
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4a5d      	ldr	r2, [pc, #372]	; (80057f4 <HAL_DMA_Init+0x1d0>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d02c      	beq.n	80056dc <HAL_DMA_Init+0xb8>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	4a5c      	ldr	r2, [pc, #368]	; (80057f8 <HAL_DMA_Init+0x1d4>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d027      	beq.n	80056dc <HAL_DMA_Init+0xb8>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a5a      	ldr	r2, [pc, #360]	; (80057fc <HAL_DMA_Init+0x1d8>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d022      	beq.n	80056dc <HAL_DMA_Init+0xb8>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a59      	ldr	r2, [pc, #356]	; (8005800 <HAL_DMA_Init+0x1dc>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d01d      	beq.n	80056dc <HAL_DMA_Init+0xb8>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4a57      	ldr	r2, [pc, #348]	; (8005804 <HAL_DMA_Init+0x1e0>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d018      	beq.n	80056dc <HAL_DMA_Init+0xb8>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a56      	ldr	r2, [pc, #344]	; (8005808 <HAL_DMA_Init+0x1e4>)
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d013      	beq.n	80056dc <HAL_DMA_Init+0xb8>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	4a54      	ldr	r2, [pc, #336]	; (800580c <HAL_DMA_Init+0x1e8>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d00e      	beq.n	80056dc <HAL_DMA_Init+0xb8>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a53      	ldr	r2, [pc, #332]	; (8005810 <HAL_DMA_Init+0x1ec>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d009      	beq.n	80056dc <HAL_DMA_Init+0xb8>
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	4a51      	ldr	r2, [pc, #324]	; (8005814 <HAL_DMA_Init+0x1f0>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d004      	beq.n	80056dc <HAL_DMA_Init+0xb8>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a50      	ldr	r2, [pc, #320]	; (8005818 <HAL_DMA_Init+0x1f4>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d101      	bne.n	80056e0 <HAL_DMA_Init+0xbc>
 80056dc:	2301      	movs	r3, #1
 80056de:	e000      	b.n	80056e2 <HAL_DMA_Init+0xbe>
 80056e0:	2300      	movs	r3, #0
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	f000 813b 	beq.w	800595e <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2202      	movs	r2, #2
 80056ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a37      	ldr	r2, [pc, #220]	; (80057dc <HAL_DMA_Init+0x1b8>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d04a      	beq.n	8005798 <HAL_DMA_Init+0x174>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4a36      	ldr	r2, [pc, #216]	; (80057e0 <HAL_DMA_Init+0x1bc>)
 8005708:	4293      	cmp	r3, r2
 800570a:	d045      	beq.n	8005798 <HAL_DMA_Init+0x174>
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a34      	ldr	r2, [pc, #208]	; (80057e4 <HAL_DMA_Init+0x1c0>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d040      	beq.n	8005798 <HAL_DMA_Init+0x174>
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4a33      	ldr	r2, [pc, #204]	; (80057e8 <HAL_DMA_Init+0x1c4>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d03b      	beq.n	8005798 <HAL_DMA_Init+0x174>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	4a31      	ldr	r2, [pc, #196]	; (80057ec <HAL_DMA_Init+0x1c8>)
 8005726:	4293      	cmp	r3, r2
 8005728:	d036      	beq.n	8005798 <HAL_DMA_Init+0x174>
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	4a30      	ldr	r2, [pc, #192]	; (80057f0 <HAL_DMA_Init+0x1cc>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d031      	beq.n	8005798 <HAL_DMA_Init+0x174>
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4a2e      	ldr	r2, [pc, #184]	; (80057f4 <HAL_DMA_Init+0x1d0>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d02c      	beq.n	8005798 <HAL_DMA_Init+0x174>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a2d      	ldr	r2, [pc, #180]	; (80057f8 <HAL_DMA_Init+0x1d4>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d027      	beq.n	8005798 <HAL_DMA_Init+0x174>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4a2b      	ldr	r2, [pc, #172]	; (80057fc <HAL_DMA_Init+0x1d8>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d022      	beq.n	8005798 <HAL_DMA_Init+0x174>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	4a2a      	ldr	r2, [pc, #168]	; (8005800 <HAL_DMA_Init+0x1dc>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d01d      	beq.n	8005798 <HAL_DMA_Init+0x174>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4a28      	ldr	r2, [pc, #160]	; (8005804 <HAL_DMA_Init+0x1e0>)
 8005762:	4293      	cmp	r3, r2
 8005764:	d018      	beq.n	8005798 <HAL_DMA_Init+0x174>
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	4a27      	ldr	r2, [pc, #156]	; (8005808 <HAL_DMA_Init+0x1e4>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d013      	beq.n	8005798 <HAL_DMA_Init+0x174>
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	4a25      	ldr	r2, [pc, #148]	; (800580c <HAL_DMA_Init+0x1e8>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d00e      	beq.n	8005798 <HAL_DMA_Init+0x174>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4a24      	ldr	r2, [pc, #144]	; (8005810 <HAL_DMA_Init+0x1ec>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d009      	beq.n	8005798 <HAL_DMA_Init+0x174>
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a22      	ldr	r2, [pc, #136]	; (8005814 <HAL_DMA_Init+0x1f0>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d004      	beq.n	8005798 <HAL_DMA_Init+0x174>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4a21      	ldr	r2, [pc, #132]	; (8005818 <HAL_DMA_Init+0x1f4>)
 8005794:	4293      	cmp	r3, r2
 8005796:	d108      	bne.n	80057aa <HAL_DMA_Init+0x186>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f022 0201 	bic.w	r2, r2, #1
 80057a6:	601a      	str	r2, [r3, #0]
 80057a8:	e007      	b.n	80057ba <HAL_DMA_Init+0x196>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	681a      	ldr	r2, [r3, #0]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f022 0201 	bic.w	r2, r2, #1
 80057b8:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80057ba:	e02f      	b.n	800581c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80057bc:	f7fe f8c6 	bl	800394c <HAL_GetTick>
 80057c0:	4602      	mov	r2, r0
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	1ad3      	subs	r3, r2, r3
 80057c6:	2b05      	cmp	r3, #5
 80057c8:	d928      	bls.n	800581c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2220      	movs	r2, #32
 80057ce:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2203      	movs	r2, #3
 80057d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80057d8:	2301      	movs	r3, #1
 80057da:	e246      	b.n	8005c6a <HAL_DMA_Init+0x646>
 80057dc:	40020010 	.word	0x40020010
 80057e0:	40020028 	.word	0x40020028
 80057e4:	40020040 	.word	0x40020040
 80057e8:	40020058 	.word	0x40020058
 80057ec:	40020070 	.word	0x40020070
 80057f0:	40020088 	.word	0x40020088
 80057f4:	400200a0 	.word	0x400200a0
 80057f8:	400200b8 	.word	0x400200b8
 80057fc:	40020410 	.word	0x40020410
 8005800:	40020428 	.word	0x40020428
 8005804:	40020440 	.word	0x40020440
 8005808:	40020458 	.word	0x40020458
 800580c:	40020470 	.word	0x40020470
 8005810:	40020488 	.word	0x40020488
 8005814:	400204a0 	.word	0x400204a0
 8005818:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f003 0301 	and.w	r3, r3, #1
 8005826:	2b00      	cmp	r3, #0
 8005828:	d1c8      	bne.n	80057bc <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005832:	697a      	ldr	r2, [r7, #20]
 8005834:	4b83      	ldr	r3, [pc, #524]	; (8005a44 <HAL_DMA_Init+0x420>)
 8005836:	4013      	ands	r3, r2
 8005838:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8005842:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	691b      	ldr	r3, [r3, #16]
 8005848:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800584e:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	699b      	ldr	r3, [r3, #24]
 8005854:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800585a:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	6a1b      	ldr	r3, [r3, #32]
 8005860:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8005862:	697a      	ldr	r2, [r7, #20]
 8005864:	4313      	orrs	r3, r2
 8005866:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800586c:	2b04      	cmp	r3, #4
 800586e:	d107      	bne.n	8005880 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005878:	4313      	orrs	r3, r2
 800587a:	697a      	ldr	r2, [r7, #20]
 800587c:	4313      	orrs	r3, r2
 800587e:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8005880:	4b71      	ldr	r3, [pc, #452]	; (8005a48 <HAL_DMA_Init+0x424>)
 8005882:	681a      	ldr	r2, [r3, #0]
 8005884:	4b71      	ldr	r3, [pc, #452]	; (8005a4c <HAL_DMA_Init+0x428>)
 8005886:	4013      	ands	r3, r2
 8005888:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800588c:	d328      	bcc.n	80058e0 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	2b28      	cmp	r3, #40	; 0x28
 8005894:	d903      	bls.n	800589e <HAL_DMA_Init+0x27a>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	2b2e      	cmp	r3, #46	; 0x2e
 800589c:	d917      	bls.n	80058ce <HAL_DMA_Init+0x2aa>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	2b3e      	cmp	r3, #62	; 0x3e
 80058a4:	d903      	bls.n	80058ae <HAL_DMA_Init+0x28a>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	2b42      	cmp	r3, #66	; 0x42
 80058ac:	d90f      	bls.n	80058ce <HAL_DMA_Init+0x2aa>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	2b46      	cmp	r3, #70	; 0x46
 80058b4:	d903      	bls.n	80058be <HAL_DMA_Init+0x29a>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	2b48      	cmp	r3, #72	; 0x48
 80058bc:	d907      	bls.n	80058ce <HAL_DMA_Init+0x2aa>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	2b4e      	cmp	r3, #78	; 0x4e
 80058c4:	d905      	bls.n	80058d2 <HAL_DMA_Init+0x2ae>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	685b      	ldr	r3, [r3, #4]
 80058ca:	2b52      	cmp	r3, #82	; 0x52
 80058cc:	d801      	bhi.n	80058d2 <HAL_DMA_Init+0x2ae>
 80058ce:	2301      	movs	r3, #1
 80058d0:	e000      	b.n	80058d4 <HAL_DMA_Init+0x2b0>
 80058d2:	2300      	movs	r3, #0
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d003      	beq.n	80058e0 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80058de:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	697a      	ldr	r2, [r7, #20]
 80058e6:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	695b      	ldr	r3, [r3, #20]
 80058ee:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	f023 0307 	bic.w	r3, r3, #7
 80058f6:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058fc:	697a      	ldr	r2, [r7, #20]
 80058fe:	4313      	orrs	r3, r2
 8005900:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005906:	2b04      	cmp	r3, #4
 8005908:	d117      	bne.n	800593a <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800590e:	697a      	ldr	r2, [r7, #20]
 8005910:	4313      	orrs	r3, r2
 8005912:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005918:	2b00      	cmp	r3, #0
 800591a:	d00e      	beq.n	800593a <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	f002 fb33 	bl	8007f88 <DMA_CheckFifoParam>
 8005922:	4603      	mov	r3, r0
 8005924:	2b00      	cmp	r3, #0
 8005926:	d008      	beq.n	800593a <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2240      	movs	r2, #64	; 0x40
 800592c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	2201      	movs	r2, #1
 8005932:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8005936:	2301      	movs	r3, #1
 8005938:	e197      	b.n	8005c6a <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	697a      	ldr	r2, [r7, #20]
 8005940:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f002 fa6e 	bl	8007e24 <DMA_CalcBaseAndBitshift>
 8005948:	4603      	mov	r3, r0
 800594a:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005950:	f003 031f 	and.w	r3, r3, #31
 8005954:	223f      	movs	r2, #63	; 0x3f
 8005956:	409a      	lsls	r2, r3
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	609a      	str	r2, [r3, #8]
 800595c:	e0cd      	b.n	8005afa <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4a3b      	ldr	r2, [pc, #236]	; (8005a50 <HAL_DMA_Init+0x42c>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d022      	beq.n	80059ae <HAL_DMA_Init+0x38a>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4a39      	ldr	r2, [pc, #228]	; (8005a54 <HAL_DMA_Init+0x430>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d01d      	beq.n	80059ae <HAL_DMA_Init+0x38a>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a38      	ldr	r2, [pc, #224]	; (8005a58 <HAL_DMA_Init+0x434>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d018      	beq.n	80059ae <HAL_DMA_Init+0x38a>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a36      	ldr	r2, [pc, #216]	; (8005a5c <HAL_DMA_Init+0x438>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d013      	beq.n	80059ae <HAL_DMA_Init+0x38a>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a35      	ldr	r2, [pc, #212]	; (8005a60 <HAL_DMA_Init+0x43c>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d00e      	beq.n	80059ae <HAL_DMA_Init+0x38a>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	4a33      	ldr	r2, [pc, #204]	; (8005a64 <HAL_DMA_Init+0x440>)
 8005996:	4293      	cmp	r3, r2
 8005998:	d009      	beq.n	80059ae <HAL_DMA_Init+0x38a>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a32      	ldr	r2, [pc, #200]	; (8005a68 <HAL_DMA_Init+0x444>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d004      	beq.n	80059ae <HAL_DMA_Init+0x38a>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a30      	ldr	r2, [pc, #192]	; (8005a6c <HAL_DMA_Init+0x448>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d101      	bne.n	80059b2 <HAL_DMA_Init+0x38e>
 80059ae:	2301      	movs	r3, #1
 80059b0:	e000      	b.n	80059b4 <HAL_DMA_Init+0x390>
 80059b2:	2300      	movs	r3, #0
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	f000 8097 	beq.w	8005ae8 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	4a24      	ldr	r2, [pc, #144]	; (8005a50 <HAL_DMA_Init+0x42c>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d021      	beq.n	8005a08 <HAL_DMA_Init+0x3e4>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4a22      	ldr	r2, [pc, #136]	; (8005a54 <HAL_DMA_Init+0x430>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d01c      	beq.n	8005a08 <HAL_DMA_Init+0x3e4>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4a21      	ldr	r2, [pc, #132]	; (8005a58 <HAL_DMA_Init+0x434>)
 80059d4:	4293      	cmp	r3, r2
 80059d6:	d017      	beq.n	8005a08 <HAL_DMA_Init+0x3e4>
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a1f      	ldr	r2, [pc, #124]	; (8005a5c <HAL_DMA_Init+0x438>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d012      	beq.n	8005a08 <HAL_DMA_Init+0x3e4>
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4a1e      	ldr	r2, [pc, #120]	; (8005a60 <HAL_DMA_Init+0x43c>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d00d      	beq.n	8005a08 <HAL_DMA_Init+0x3e4>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4a1c      	ldr	r2, [pc, #112]	; (8005a64 <HAL_DMA_Init+0x440>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d008      	beq.n	8005a08 <HAL_DMA_Init+0x3e4>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	4a1b      	ldr	r2, [pc, #108]	; (8005a68 <HAL_DMA_Init+0x444>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d003      	beq.n	8005a08 <HAL_DMA_Init+0x3e4>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a19      	ldr	r2, [pc, #100]	; (8005a6c <HAL_DMA_Init+0x448>)
 8005a06:	4293      	cmp	r3, r2
 8005a08:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2202      	movs	r2, #2
 8005a0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2200      	movs	r2, #0
 8005a16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8005a22:	697a      	ldr	r2, [r7, #20]
 8005a24:	4b12      	ldr	r3, [pc, #72]	; (8005a70 <HAL_DMA_Init+0x44c>)
 8005a26:	4013      	ands	r3, r2
 8005a28:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	2b40      	cmp	r3, #64	; 0x40
 8005a30:	d020      	beq.n	8005a74 <HAL_DMA_Init+0x450>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	2b80      	cmp	r3, #128	; 0x80
 8005a38:	d102      	bne.n	8005a40 <HAL_DMA_Init+0x41c>
 8005a3a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005a3e:	e01a      	b.n	8005a76 <HAL_DMA_Init+0x452>
 8005a40:	2300      	movs	r3, #0
 8005a42:	e018      	b.n	8005a76 <HAL_DMA_Init+0x452>
 8005a44:	fe10803f 	.word	0xfe10803f
 8005a48:	5c001000 	.word	0x5c001000
 8005a4c:	ffff0000 	.word	0xffff0000
 8005a50:	58025408 	.word	0x58025408
 8005a54:	5802541c 	.word	0x5802541c
 8005a58:	58025430 	.word	0x58025430
 8005a5c:	58025444 	.word	0x58025444
 8005a60:	58025458 	.word	0x58025458
 8005a64:	5802546c 	.word	0x5802546c
 8005a68:	58025480 	.word	0x58025480
 8005a6c:	58025494 	.word	0x58025494
 8005a70:	fffe000f 	.word	0xfffe000f
 8005a74:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005a76:	687a      	ldr	r2, [r7, #4]
 8005a78:	68d2      	ldr	r2, [r2, #12]
 8005a7a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005a7c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	691b      	ldr	r3, [r3, #16]
 8005a82:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005a84:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	695b      	ldr	r3, [r3, #20]
 8005a8a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005a8c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	699b      	ldr	r3, [r3, #24]
 8005a92:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005a94:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	69db      	ldr	r3, [r3, #28]
 8005a9a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005a9c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	6a1b      	ldr	r3, [r3, #32]
 8005aa2:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005aa4:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005aa6:	697a      	ldr	r2, [r7, #20]
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	697a      	ldr	r2, [r7, #20]
 8005ab2:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	461a      	mov	r2, r3
 8005aba:	4b6e      	ldr	r3, [pc, #440]	; (8005c74 <HAL_DMA_Init+0x650>)
 8005abc:	4413      	add	r3, r2
 8005abe:	4a6e      	ldr	r2, [pc, #440]	; (8005c78 <HAL_DMA_Init+0x654>)
 8005ac0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ac4:	091b      	lsrs	r3, r3, #4
 8005ac6:	009a      	lsls	r2, r3, #2
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f002 f9a9 	bl	8007e24 <DMA_CalcBaseAndBitshift>
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ada:	f003 031f 	and.w	r3, r3, #31
 8005ade:	2201      	movs	r2, #1
 8005ae0:	409a      	lsls	r2, r3
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	605a      	str	r2, [r3, #4]
 8005ae6:	e008      	b.n	8005afa <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2240      	movs	r2, #64	; 0x40
 8005aec:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	2203      	movs	r2, #3
 8005af2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8005af6:	2301      	movs	r3, #1
 8005af8:	e0b7      	b.n	8005c6a <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a5f      	ldr	r2, [pc, #380]	; (8005c7c <HAL_DMA_Init+0x658>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d072      	beq.n	8005bea <HAL_DMA_Init+0x5c6>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	4a5d      	ldr	r2, [pc, #372]	; (8005c80 <HAL_DMA_Init+0x65c>)
 8005b0a:	4293      	cmp	r3, r2
 8005b0c:	d06d      	beq.n	8005bea <HAL_DMA_Init+0x5c6>
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a5c      	ldr	r2, [pc, #368]	; (8005c84 <HAL_DMA_Init+0x660>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d068      	beq.n	8005bea <HAL_DMA_Init+0x5c6>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	4a5a      	ldr	r2, [pc, #360]	; (8005c88 <HAL_DMA_Init+0x664>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d063      	beq.n	8005bea <HAL_DMA_Init+0x5c6>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4a59      	ldr	r2, [pc, #356]	; (8005c8c <HAL_DMA_Init+0x668>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	d05e      	beq.n	8005bea <HAL_DMA_Init+0x5c6>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	4a57      	ldr	r2, [pc, #348]	; (8005c90 <HAL_DMA_Init+0x66c>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d059      	beq.n	8005bea <HAL_DMA_Init+0x5c6>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	4a56      	ldr	r2, [pc, #344]	; (8005c94 <HAL_DMA_Init+0x670>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d054      	beq.n	8005bea <HAL_DMA_Init+0x5c6>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4a54      	ldr	r2, [pc, #336]	; (8005c98 <HAL_DMA_Init+0x674>)
 8005b46:	4293      	cmp	r3, r2
 8005b48:	d04f      	beq.n	8005bea <HAL_DMA_Init+0x5c6>
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	4a53      	ldr	r2, [pc, #332]	; (8005c9c <HAL_DMA_Init+0x678>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d04a      	beq.n	8005bea <HAL_DMA_Init+0x5c6>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4a51      	ldr	r2, [pc, #324]	; (8005ca0 <HAL_DMA_Init+0x67c>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d045      	beq.n	8005bea <HAL_DMA_Init+0x5c6>
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	4a50      	ldr	r2, [pc, #320]	; (8005ca4 <HAL_DMA_Init+0x680>)
 8005b64:	4293      	cmp	r3, r2
 8005b66:	d040      	beq.n	8005bea <HAL_DMA_Init+0x5c6>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	4a4e      	ldr	r2, [pc, #312]	; (8005ca8 <HAL_DMA_Init+0x684>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d03b      	beq.n	8005bea <HAL_DMA_Init+0x5c6>
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	4a4d      	ldr	r2, [pc, #308]	; (8005cac <HAL_DMA_Init+0x688>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d036      	beq.n	8005bea <HAL_DMA_Init+0x5c6>
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	4a4b      	ldr	r2, [pc, #300]	; (8005cb0 <HAL_DMA_Init+0x68c>)
 8005b82:	4293      	cmp	r3, r2
 8005b84:	d031      	beq.n	8005bea <HAL_DMA_Init+0x5c6>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	4a4a      	ldr	r2, [pc, #296]	; (8005cb4 <HAL_DMA_Init+0x690>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d02c      	beq.n	8005bea <HAL_DMA_Init+0x5c6>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	4a48      	ldr	r2, [pc, #288]	; (8005cb8 <HAL_DMA_Init+0x694>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d027      	beq.n	8005bea <HAL_DMA_Init+0x5c6>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4a47      	ldr	r2, [pc, #284]	; (8005cbc <HAL_DMA_Init+0x698>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d022      	beq.n	8005bea <HAL_DMA_Init+0x5c6>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a45      	ldr	r2, [pc, #276]	; (8005cc0 <HAL_DMA_Init+0x69c>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d01d      	beq.n	8005bea <HAL_DMA_Init+0x5c6>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4a44      	ldr	r2, [pc, #272]	; (8005cc4 <HAL_DMA_Init+0x6a0>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d018      	beq.n	8005bea <HAL_DMA_Init+0x5c6>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4a42      	ldr	r2, [pc, #264]	; (8005cc8 <HAL_DMA_Init+0x6a4>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d013      	beq.n	8005bea <HAL_DMA_Init+0x5c6>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	4a41      	ldr	r2, [pc, #260]	; (8005ccc <HAL_DMA_Init+0x6a8>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d00e      	beq.n	8005bea <HAL_DMA_Init+0x5c6>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a3f      	ldr	r2, [pc, #252]	; (8005cd0 <HAL_DMA_Init+0x6ac>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d009      	beq.n	8005bea <HAL_DMA_Init+0x5c6>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	4a3e      	ldr	r2, [pc, #248]	; (8005cd4 <HAL_DMA_Init+0x6b0>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d004      	beq.n	8005bea <HAL_DMA_Init+0x5c6>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a3c      	ldr	r2, [pc, #240]	; (8005cd8 <HAL_DMA_Init+0x6b4>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d101      	bne.n	8005bee <HAL_DMA_Init+0x5ca>
 8005bea:	2301      	movs	r3, #1
 8005bec:	e000      	b.n	8005bf0 <HAL_DMA_Init+0x5cc>
 8005bee:	2300      	movs	r3, #0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d032      	beq.n	8005c5a <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f002 fa43 	bl	8008080 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	689b      	ldr	r3, [r3, #8]
 8005bfe:	2b80      	cmp	r3, #128	; 0x80
 8005c00:	d102      	bne.n	8005c08 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2200      	movs	r2, #0
 8005c06:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	685a      	ldr	r2, [r3, #4]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c10:	b2d2      	uxtb	r2, r2
 8005c12:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005c18:	687a      	ldr	r2, [r7, #4]
 8005c1a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005c1c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	685b      	ldr	r3, [r3, #4]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d010      	beq.n	8005c48 <HAL_DMA_Init+0x624>
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	2b08      	cmp	r3, #8
 8005c2c:	d80c      	bhi.n	8005c48 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f002 fac0 	bl	80081b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005c38:	2200      	movs	r2, #0
 8005c3a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c40:	687a      	ldr	r2, [r7, #4]
 8005c42:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005c44:	605a      	str	r2, [r3, #4]
 8005c46:	e008      	b.n	8005c5a <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2200      	movs	r2, #0
 8005c52:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2200      	movs	r2, #0
 8005c58:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2201      	movs	r2, #1
 8005c64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005c68:	2300      	movs	r3, #0
}
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	3718      	adds	r7, #24
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd80      	pop	{r7, pc}
 8005c72:	bf00      	nop
 8005c74:	a7fdabf8 	.word	0xa7fdabf8
 8005c78:	cccccccd 	.word	0xcccccccd
 8005c7c:	40020010 	.word	0x40020010
 8005c80:	40020028 	.word	0x40020028
 8005c84:	40020040 	.word	0x40020040
 8005c88:	40020058 	.word	0x40020058
 8005c8c:	40020070 	.word	0x40020070
 8005c90:	40020088 	.word	0x40020088
 8005c94:	400200a0 	.word	0x400200a0
 8005c98:	400200b8 	.word	0x400200b8
 8005c9c:	40020410 	.word	0x40020410
 8005ca0:	40020428 	.word	0x40020428
 8005ca4:	40020440 	.word	0x40020440
 8005ca8:	40020458 	.word	0x40020458
 8005cac:	40020470 	.word	0x40020470
 8005cb0:	40020488 	.word	0x40020488
 8005cb4:	400204a0 	.word	0x400204a0
 8005cb8:	400204b8 	.word	0x400204b8
 8005cbc:	58025408 	.word	0x58025408
 8005cc0:	5802541c 	.word	0x5802541c
 8005cc4:	58025430 	.word	0x58025430
 8005cc8:	58025444 	.word	0x58025444
 8005ccc:	58025458 	.word	0x58025458
 8005cd0:	5802546c 	.word	0x5802546c
 8005cd4:	58025480 	.word	0x58025480
 8005cd8:	58025494 	.word	0x58025494

08005cdc <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b086      	sub	sp, #24
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	60f8      	str	r0, [r7, #12]
 8005ce4:	60b9      	str	r1, [r7, #8]
 8005ce6:	607a      	str	r2, [r7, #4]
 8005ce8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005cea:	2300      	movs	r3, #0
 8005cec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d101      	bne.n	8005cf8 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e226      	b.n	8006146 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005cfe:	2b01      	cmp	r3, #1
 8005d00:	d101      	bne.n	8005d06 <HAL_DMA_Start_IT+0x2a>
 8005d02:	2302      	movs	r3, #2
 8005d04:	e21f      	b.n	8006146 <HAL_DMA_Start_IT+0x46a>
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005d14:	b2db      	uxtb	r3, r3
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	f040 820a 	bne.w	8006130 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2202      	movs	r2, #2
 8005d20:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2200      	movs	r2, #0
 8005d28:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a68      	ldr	r2, [pc, #416]	; (8005ed0 <HAL_DMA_Start_IT+0x1f4>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d04a      	beq.n	8005dca <HAL_DMA_Start_IT+0xee>
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a66      	ldr	r2, [pc, #408]	; (8005ed4 <HAL_DMA_Start_IT+0x1f8>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d045      	beq.n	8005dca <HAL_DMA_Start_IT+0xee>
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a65      	ldr	r2, [pc, #404]	; (8005ed8 <HAL_DMA_Start_IT+0x1fc>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d040      	beq.n	8005dca <HAL_DMA_Start_IT+0xee>
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a63      	ldr	r2, [pc, #396]	; (8005edc <HAL_DMA_Start_IT+0x200>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d03b      	beq.n	8005dca <HAL_DMA_Start_IT+0xee>
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a62      	ldr	r2, [pc, #392]	; (8005ee0 <HAL_DMA_Start_IT+0x204>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d036      	beq.n	8005dca <HAL_DMA_Start_IT+0xee>
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a60      	ldr	r2, [pc, #384]	; (8005ee4 <HAL_DMA_Start_IT+0x208>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d031      	beq.n	8005dca <HAL_DMA_Start_IT+0xee>
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a5f      	ldr	r2, [pc, #380]	; (8005ee8 <HAL_DMA_Start_IT+0x20c>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d02c      	beq.n	8005dca <HAL_DMA_Start_IT+0xee>
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a5d      	ldr	r2, [pc, #372]	; (8005eec <HAL_DMA_Start_IT+0x210>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d027      	beq.n	8005dca <HAL_DMA_Start_IT+0xee>
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a5c      	ldr	r2, [pc, #368]	; (8005ef0 <HAL_DMA_Start_IT+0x214>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d022      	beq.n	8005dca <HAL_DMA_Start_IT+0xee>
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a5a      	ldr	r2, [pc, #360]	; (8005ef4 <HAL_DMA_Start_IT+0x218>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d01d      	beq.n	8005dca <HAL_DMA_Start_IT+0xee>
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a59      	ldr	r2, [pc, #356]	; (8005ef8 <HAL_DMA_Start_IT+0x21c>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d018      	beq.n	8005dca <HAL_DMA_Start_IT+0xee>
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a57      	ldr	r2, [pc, #348]	; (8005efc <HAL_DMA_Start_IT+0x220>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d013      	beq.n	8005dca <HAL_DMA_Start_IT+0xee>
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a56      	ldr	r2, [pc, #344]	; (8005f00 <HAL_DMA_Start_IT+0x224>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d00e      	beq.n	8005dca <HAL_DMA_Start_IT+0xee>
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a54      	ldr	r2, [pc, #336]	; (8005f04 <HAL_DMA_Start_IT+0x228>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d009      	beq.n	8005dca <HAL_DMA_Start_IT+0xee>
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a53      	ldr	r2, [pc, #332]	; (8005f08 <HAL_DMA_Start_IT+0x22c>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d004      	beq.n	8005dca <HAL_DMA_Start_IT+0xee>
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a51      	ldr	r2, [pc, #324]	; (8005f0c <HAL_DMA_Start_IT+0x230>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d108      	bne.n	8005ddc <HAL_DMA_Start_IT+0x100>
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	681a      	ldr	r2, [r3, #0]
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f022 0201 	bic.w	r2, r2, #1
 8005dd8:	601a      	str	r2, [r3, #0]
 8005dda:	e007      	b.n	8005dec <HAL_DMA_Start_IT+0x110>
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	681a      	ldr	r2, [r3, #0]
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f022 0201 	bic.w	r2, r2, #1
 8005dea:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	687a      	ldr	r2, [r7, #4]
 8005df0:	68b9      	ldr	r1, [r7, #8]
 8005df2:	68f8      	ldr	r0, [r7, #12]
 8005df4:	f001 fe6a 	bl	8007acc <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a34      	ldr	r2, [pc, #208]	; (8005ed0 <HAL_DMA_Start_IT+0x1f4>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d04a      	beq.n	8005e98 <HAL_DMA_Start_IT+0x1bc>
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a33      	ldr	r2, [pc, #204]	; (8005ed4 <HAL_DMA_Start_IT+0x1f8>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d045      	beq.n	8005e98 <HAL_DMA_Start_IT+0x1bc>
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4a31      	ldr	r2, [pc, #196]	; (8005ed8 <HAL_DMA_Start_IT+0x1fc>)
 8005e12:	4293      	cmp	r3, r2
 8005e14:	d040      	beq.n	8005e98 <HAL_DMA_Start_IT+0x1bc>
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4a30      	ldr	r2, [pc, #192]	; (8005edc <HAL_DMA_Start_IT+0x200>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d03b      	beq.n	8005e98 <HAL_DMA_Start_IT+0x1bc>
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	4a2e      	ldr	r2, [pc, #184]	; (8005ee0 <HAL_DMA_Start_IT+0x204>)
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d036      	beq.n	8005e98 <HAL_DMA_Start_IT+0x1bc>
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a2d      	ldr	r2, [pc, #180]	; (8005ee4 <HAL_DMA_Start_IT+0x208>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d031      	beq.n	8005e98 <HAL_DMA_Start_IT+0x1bc>
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a2b      	ldr	r2, [pc, #172]	; (8005ee8 <HAL_DMA_Start_IT+0x20c>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d02c      	beq.n	8005e98 <HAL_DMA_Start_IT+0x1bc>
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a2a      	ldr	r2, [pc, #168]	; (8005eec <HAL_DMA_Start_IT+0x210>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d027      	beq.n	8005e98 <HAL_DMA_Start_IT+0x1bc>
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a28      	ldr	r2, [pc, #160]	; (8005ef0 <HAL_DMA_Start_IT+0x214>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d022      	beq.n	8005e98 <HAL_DMA_Start_IT+0x1bc>
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4a27      	ldr	r2, [pc, #156]	; (8005ef4 <HAL_DMA_Start_IT+0x218>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d01d      	beq.n	8005e98 <HAL_DMA_Start_IT+0x1bc>
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a25      	ldr	r2, [pc, #148]	; (8005ef8 <HAL_DMA_Start_IT+0x21c>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d018      	beq.n	8005e98 <HAL_DMA_Start_IT+0x1bc>
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a24      	ldr	r2, [pc, #144]	; (8005efc <HAL_DMA_Start_IT+0x220>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d013      	beq.n	8005e98 <HAL_DMA_Start_IT+0x1bc>
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a22      	ldr	r2, [pc, #136]	; (8005f00 <HAL_DMA_Start_IT+0x224>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d00e      	beq.n	8005e98 <HAL_DMA_Start_IT+0x1bc>
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a21      	ldr	r2, [pc, #132]	; (8005f04 <HAL_DMA_Start_IT+0x228>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d009      	beq.n	8005e98 <HAL_DMA_Start_IT+0x1bc>
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a1f      	ldr	r2, [pc, #124]	; (8005f08 <HAL_DMA_Start_IT+0x22c>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d004      	beq.n	8005e98 <HAL_DMA_Start_IT+0x1bc>
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a1e      	ldr	r2, [pc, #120]	; (8005f0c <HAL_DMA_Start_IT+0x230>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d101      	bne.n	8005e9c <HAL_DMA_Start_IT+0x1c0>
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e000      	b.n	8005e9e <HAL_DMA_Start_IT+0x1c2>
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d036      	beq.n	8005f10 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f023 021e 	bic.w	r2, r3, #30
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f042 0216 	orr.w	r2, r2, #22
 8005eb4:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d03e      	beq.n	8005f3c <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	681a      	ldr	r2, [r3, #0]
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	f042 0208 	orr.w	r2, r2, #8
 8005ecc:	601a      	str	r2, [r3, #0]
 8005ece:	e035      	b.n	8005f3c <HAL_DMA_Start_IT+0x260>
 8005ed0:	40020010 	.word	0x40020010
 8005ed4:	40020028 	.word	0x40020028
 8005ed8:	40020040 	.word	0x40020040
 8005edc:	40020058 	.word	0x40020058
 8005ee0:	40020070 	.word	0x40020070
 8005ee4:	40020088 	.word	0x40020088
 8005ee8:	400200a0 	.word	0x400200a0
 8005eec:	400200b8 	.word	0x400200b8
 8005ef0:	40020410 	.word	0x40020410
 8005ef4:	40020428 	.word	0x40020428
 8005ef8:	40020440 	.word	0x40020440
 8005efc:	40020458 	.word	0x40020458
 8005f00:	40020470 	.word	0x40020470
 8005f04:	40020488 	.word	0x40020488
 8005f08:	400204a0 	.word	0x400204a0
 8005f0c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f023 020e 	bic.w	r2, r3, #14
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f042 020a 	orr.w	r2, r2, #10
 8005f22:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d007      	beq.n	8005f3c <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	681a      	ldr	r2, [r3, #0]
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f042 0204 	orr.w	r2, r2, #4
 8005f3a:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a83      	ldr	r2, [pc, #524]	; (8006150 <HAL_DMA_Start_IT+0x474>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d072      	beq.n	800602c <HAL_DMA_Start_IT+0x350>
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4a82      	ldr	r2, [pc, #520]	; (8006154 <HAL_DMA_Start_IT+0x478>)
 8005f4c:	4293      	cmp	r3, r2
 8005f4e:	d06d      	beq.n	800602c <HAL_DMA_Start_IT+0x350>
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4a80      	ldr	r2, [pc, #512]	; (8006158 <HAL_DMA_Start_IT+0x47c>)
 8005f56:	4293      	cmp	r3, r2
 8005f58:	d068      	beq.n	800602c <HAL_DMA_Start_IT+0x350>
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a7f      	ldr	r2, [pc, #508]	; (800615c <HAL_DMA_Start_IT+0x480>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d063      	beq.n	800602c <HAL_DMA_Start_IT+0x350>
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	4a7d      	ldr	r2, [pc, #500]	; (8006160 <HAL_DMA_Start_IT+0x484>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d05e      	beq.n	800602c <HAL_DMA_Start_IT+0x350>
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	4a7c      	ldr	r2, [pc, #496]	; (8006164 <HAL_DMA_Start_IT+0x488>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d059      	beq.n	800602c <HAL_DMA_Start_IT+0x350>
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a7a      	ldr	r2, [pc, #488]	; (8006168 <HAL_DMA_Start_IT+0x48c>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d054      	beq.n	800602c <HAL_DMA_Start_IT+0x350>
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a79      	ldr	r2, [pc, #484]	; (800616c <HAL_DMA_Start_IT+0x490>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d04f      	beq.n	800602c <HAL_DMA_Start_IT+0x350>
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4a77      	ldr	r2, [pc, #476]	; (8006170 <HAL_DMA_Start_IT+0x494>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d04a      	beq.n	800602c <HAL_DMA_Start_IT+0x350>
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a76      	ldr	r2, [pc, #472]	; (8006174 <HAL_DMA_Start_IT+0x498>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d045      	beq.n	800602c <HAL_DMA_Start_IT+0x350>
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a74      	ldr	r2, [pc, #464]	; (8006178 <HAL_DMA_Start_IT+0x49c>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d040      	beq.n	800602c <HAL_DMA_Start_IT+0x350>
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4a73      	ldr	r2, [pc, #460]	; (800617c <HAL_DMA_Start_IT+0x4a0>)
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	d03b      	beq.n	800602c <HAL_DMA_Start_IT+0x350>
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	4a71      	ldr	r2, [pc, #452]	; (8006180 <HAL_DMA_Start_IT+0x4a4>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d036      	beq.n	800602c <HAL_DMA_Start_IT+0x350>
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	4a70      	ldr	r2, [pc, #448]	; (8006184 <HAL_DMA_Start_IT+0x4a8>)
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d031      	beq.n	800602c <HAL_DMA_Start_IT+0x350>
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a6e      	ldr	r2, [pc, #440]	; (8006188 <HAL_DMA_Start_IT+0x4ac>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d02c      	beq.n	800602c <HAL_DMA_Start_IT+0x350>
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	4a6d      	ldr	r2, [pc, #436]	; (800618c <HAL_DMA_Start_IT+0x4b0>)
 8005fd8:	4293      	cmp	r3, r2
 8005fda:	d027      	beq.n	800602c <HAL_DMA_Start_IT+0x350>
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a6b      	ldr	r2, [pc, #428]	; (8006190 <HAL_DMA_Start_IT+0x4b4>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d022      	beq.n	800602c <HAL_DMA_Start_IT+0x350>
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4a6a      	ldr	r2, [pc, #424]	; (8006194 <HAL_DMA_Start_IT+0x4b8>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d01d      	beq.n	800602c <HAL_DMA_Start_IT+0x350>
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	4a68      	ldr	r2, [pc, #416]	; (8006198 <HAL_DMA_Start_IT+0x4bc>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d018      	beq.n	800602c <HAL_DMA_Start_IT+0x350>
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	4a67      	ldr	r2, [pc, #412]	; (800619c <HAL_DMA_Start_IT+0x4c0>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d013      	beq.n	800602c <HAL_DMA_Start_IT+0x350>
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a65      	ldr	r2, [pc, #404]	; (80061a0 <HAL_DMA_Start_IT+0x4c4>)
 800600a:	4293      	cmp	r3, r2
 800600c:	d00e      	beq.n	800602c <HAL_DMA_Start_IT+0x350>
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a64      	ldr	r2, [pc, #400]	; (80061a4 <HAL_DMA_Start_IT+0x4c8>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d009      	beq.n	800602c <HAL_DMA_Start_IT+0x350>
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a62      	ldr	r2, [pc, #392]	; (80061a8 <HAL_DMA_Start_IT+0x4cc>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d004      	beq.n	800602c <HAL_DMA_Start_IT+0x350>
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a61      	ldr	r2, [pc, #388]	; (80061ac <HAL_DMA_Start_IT+0x4d0>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d101      	bne.n	8006030 <HAL_DMA_Start_IT+0x354>
 800602c:	2301      	movs	r3, #1
 800602e:	e000      	b.n	8006032 <HAL_DMA_Start_IT+0x356>
 8006030:	2300      	movs	r3, #0
 8006032:	2b00      	cmp	r3, #0
 8006034:	d01a      	beq.n	800606c <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006040:	2b00      	cmp	r3, #0
 8006042:	d007      	beq.n	8006054 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006048:	681a      	ldr	r2, [r3, #0]
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800604e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006052:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006058:	2b00      	cmp	r3, #0
 800605a:	d007      	beq.n	800606c <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006066:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800606a:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4a37      	ldr	r2, [pc, #220]	; (8006150 <HAL_DMA_Start_IT+0x474>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d04a      	beq.n	800610c <HAL_DMA_Start_IT+0x430>
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a36      	ldr	r2, [pc, #216]	; (8006154 <HAL_DMA_Start_IT+0x478>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d045      	beq.n	800610c <HAL_DMA_Start_IT+0x430>
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a34      	ldr	r2, [pc, #208]	; (8006158 <HAL_DMA_Start_IT+0x47c>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d040      	beq.n	800610c <HAL_DMA_Start_IT+0x430>
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a33      	ldr	r2, [pc, #204]	; (800615c <HAL_DMA_Start_IT+0x480>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d03b      	beq.n	800610c <HAL_DMA_Start_IT+0x430>
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a31      	ldr	r2, [pc, #196]	; (8006160 <HAL_DMA_Start_IT+0x484>)
 800609a:	4293      	cmp	r3, r2
 800609c:	d036      	beq.n	800610c <HAL_DMA_Start_IT+0x430>
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a30      	ldr	r2, [pc, #192]	; (8006164 <HAL_DMA_Start_IT+0x488>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d031      	beq.n	800610c <HAL_DMA_Start_IT+0x430>
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a2e      	ldr	r2, [pc, #184]	; (8006168 <HAL_DMA_Start_IT+0x48c>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d02c      	beq.n	800610c <HAL_DMA_Start_IT+0x430>
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a2d      	ldr	r2, [pc, #180]	; (800616c <HAL_DMA_Start_IT+0x490>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d027      	beq.n	800610c <HAL_DMA_Start_IT+0x430>
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a2b      	ldr	r2, [pc, #172]	; (8006170 <HAL_DMA_Start_IT+0x494>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d022      	beq.n	800610c <HAL_DMA_Start_IT+0x430>
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a2a      	ldr	r2, [pc, #168]	; (8006174 <HAL_DMA_Start_IT+0x498>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d01d      	beq.n	800610c <HAL_DMA_Start_IT+0x430>
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a28      	ldr	r2, [pc, #160]	; (8006178 <HAL_DMA_Start_IT+0x49c>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d018      	beq.n	800610c <HAL_DMA_Start_IT+0x430>
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a27      	ldr	r2, [pc, #156]	; (800617c <HAL_DMA_Start_IT+0x4a0>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d013      	beq.n	800610c <HAL_DMA_Start_IT+0x430>
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a25      	ldr	r2, [pc, #148]	; (8006180 <HAL_DMA_Start_IT+0x4a4>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d00e      	beq.n	800610c <HAL_DMA_Start_IT+0x430>
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a24      	ldr	r2, [pc, #144]	; (8006184 <HAL_DMA_Start_IT+0x4a8>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d009      	beq.n	800610c <HAL_DMA_Start_IT+0x430>
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a22      	ldr	r2, [pc, #136]	; (8006188 <HAL_DMA_Start_IT+0x4ac>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d004      	beq.n	800610c <HAL_DMA_Start_IT+0x430>
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a21      	ldr	r2, [pc, #132]	; (800618c <HAL_DMA_Start_IT+0x4b0>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d108      	bne.n	800611e <HAL_DMA_Start_IT+0x442>
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	681a      	ldr	r2, [r3, #0]
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f042 0201 	orr.w	r2, r2, #1
 800611a:	601a      	str	r2, [r3, #0]
 800611c:	e012      	b.n	8006144 <HAL_DMA_Start_IT+0x468>
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f042 0201 	orr.w	r2, r2, #1
 800612c:	601a      	str	r2, [r3, #0]
 800612e:	e009      	b.n	8006144 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006136:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2200      	movs	r2, #0
 800613c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8006140:	2301      	movs	r3, #1
 8006142:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006144:	7dfb      	ldrb	r3, [r7, #23]
}
 8006146:	4618      	mov	r0, r3
 8006148:	3718      	adds	r7, #24
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}
 800614e:	bf00      	nop
 8006150:	40020010 	.word	0x40020010
 8006154:	40020028 	.word	0x40020028
 8006158:	40020040 	.word	0x40020040
 800615c:	40020058 	.word	0x40020058
 8006160:	40020070 	.word	0x40020070
 8006164:	40020088 	.word	0x40020088
 8006168:	400200a0 	.word	0x400200a0
 800616c:	400200b8 	.word	0x400200b8
 8006170:	40020410 	.word	0x40020410
 8006174:	40020428 	.word	0x40020428
 8006178:	40020440 	.word	0x40020440
 800617c:	40020458 	.word	0x40020458
 8006180:	40020470 	.word	0x40020470
 8006184:	40020488 	.word	0x40020488
 8006188:	400204a0 	.word	0x400204a0
 800618c:	400204b8 	.word	0x400204b8
 8006190:	58025408 	.word	0x58025408
 8006194:	5802541c 	.word	0x5802541c
 8006198:	58025430 	.word	0x58025430
 800619c:	58025444 	.word	0x58025444
 80061a0:	58025458 	.word	0x58025458
 80061a4:	5802546c 	.word	0x5802546c
 80061a8:	58025480 	.word	0x58025480
 80061ac:	58025494 	.word	0x58025494

080061b0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b086      	sub	sp, #24
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 80061b8:	f7fd fbc8 	bl	800394c <HAL_GetTick>
 80061bc:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d101      	bne.n	80061c8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80061c4:	2301      	movs	r3, #1
 80061c6:	e2dc      	b.n	8006782 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80061ce:	b2db      	uxtb	r3, r3
 80061d0:	2b02      	cmp	r3, #2
 80061d2:	d008      	beq.n	80061e6 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2280      	movs	r2, #128	; 0x80
 80061d8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 80061e2:	2301      	movs	r3, #1
 80061e4:	e2cd      	b.n	8006782 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	4a76      	ldr	r2, [pc, #472]	; (80063c4 <HAL_DMA_Abort+0x214>)
 80061ec:	4293      	cmp	r3, r2
 80061ee:	d04a      	beq.n	8006286 <HAL_DMA_Abort+0xd6>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a74      	ldr	r2, [pc, #464]	; (80063c8 <HAL_DMA_Abort+0x218>)
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d045      	beq.n	8006286 <HAL_DMA_Abort+0xd6>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a73      	ldr	r2, [pc, #460]	; (80063cc <HAL_DMA_Abort+0x21c>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d040      	beq.n	8006286 <HAL_DMA_Abort+0xd6>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a71      	ldr	r2, [pc, #452]	; (80063d0 <HAL_DMA_Abort+0x220>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d03b      	beq.n	8006286 <HAL_DMA_Abort+0xd6>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4a70      	ldr	r2, [pc, #448]	; (80063d4 <HAL_DMA_Abort+0x224>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d036      	beq.n	8006286 <HAL_DMA_Abort+0xd6>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a6e      	ldr	r2, [pc, #440]	; (80063d8 <HAL_DMA_Abort+0x228>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d031      	beq.n	8006286 <HAL_DMA_Abort+0xd6>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a6d      	ldr	r2, [pc, #436]	; (80063dc <HAL_DMA_Abort+0x22c>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d02c      	beq.n	8006286 <HAL_DMA_Abort+0xd6>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4a6b      	ldr	r2, [pc, #428]	; (80063e0 <HAL_DMA_Abort+0x230>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d027      	beq.n	8006286 <HAL_DMA_Abort+0xd6>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a6a      	ldr	r2, [pc, #424]	; (80063e4 <HAL_DMA_Abort+0x234>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d022      	beq.n	8006286 <HAL_DMA_Abort+0xd6>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4a68      	ldr	r2, [pc, #416]	; (80063e8 <HAL_DMA_Abort+0x238>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d01d      	beq.n	8006286 <HAL_DMA_Abort+0xd6>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4a67      	ldr	r2, [pc, #412]	; (80063ec <HAL_DMA_Abort+0x23c>)
 8006250:	4293      	cmp	r3, r2
 8006252:	d018      	beq.n	8006286 <HAL_DMA_Abort+0xd6>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4a65      	ldr	r2, [pc, #404]	; (80063f0 <HAL_DMA_Abort+0x240>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d013      	beq.n	8006286 <HAL_DMA_Abort+0xd6>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	4a64      	ldr	r2, [pc, #400]	; (80063f4 <HAL_DMA_Abort+0x244>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d00e      	beq.n	8006286 <HAL_DMA_Abort+0xd6>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4a62      	ldr	r2, [pc, #392]	; (80063f8 <HAL_DMA_Abort+0x248>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d009      	beq.n	8006286 <HAL_DMA_Abort+0xd6>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a61      	ldr	r2, [pc, #388]	; (80063fc <HAL_DMA_Abort+0x24c>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d004      	beq.n	8006286 <HAL_DMA_Abort+0xd6>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4a5f      	ldr	r2, [pc, #380]	; (8006400 <HAL_DMA_Abort+0x250>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d101      	bne.n	800628a <HAL_DMA_Abort+0xda>
 8006286:	2301      	movs	r3, #1
 8006288:	e000      	b.n	800628c <HAL_DMA_Abort+0xdc>
 800628a:	2300      	movs	r3, #0
 800628c:	2b00      	cmp	r3, #0
 800628e:	d013      	beq.n	80062b8 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	681a      	ldr	r2, [r3, #0]
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	f022 021e 	bic.w	r2, r2, #30
 800629e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	695a      	ldr	r2, [r3, #20]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80062ae:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	617b      	str	r3, [r7, #20]
 80062b6:	e00a      	b.n	80062ce <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	681a      	ldr	r2, [r3, #0]
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f022 020e 	bic.w	r2, r2, #14
 80062c6:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a3c      	ldr	r2, [pc, #240]	; (80063c4 <HAL_DMA_Abort+0x214>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d072      	beq.n	80063be <HAL_DMA_Abort+0x20e>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a3a      	ldr	r2, [pc, #232]	; (80063c8 <HAL_DMA_Abort+0x218>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d06d      	beq.n	80063be <HAL_DMA_Abort+0x20e>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a39      	ldr	r2, [pc, #228]	; (80063cc <HAL_DMA_Abort+0x21c>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d068      	beq.n	80063be <HAL_DMA_Abort+0x20e>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a37      	ldr	r2, [pc, #220]	; (80063d0 <HAL_DMA_Abort+0x220>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d063      	beq.n	80063be <HAL_DMA_Abort+0x20e>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a36      	ldr	r2, [pc, #216]	; (80063d4 <HAL_DMA_Abort+0x224>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d05e      	beq.n	80063be <HAL_DMA_Abort+0x20e>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a34      	ldr	r2, [pc, #208]	; (80063d8 <HAL_DMA_Abort+0x228>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d059      	beq.n	80063be <HAL_DMA_Abort+0x20e>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a33      	ldr	r2, [pc, #204]	; (80063dc <HAL_DMA_Abort+0x22c>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d054      	beq.n	80063be <HAL_DMA_Abort+0x20e>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a31      	ldr	r2, [pc, #196]	; (80063e0 <HAL_DMA_Abort+0x230>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d04f      	beq.n	80063be <HAL_DMA_Abort+0x20e>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a30      	ldr	r2, [pc, #192]	; (80063e4 <HAL_DMA_Abort+0x234>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d04a      	beq.n	80063be <HAL_DMA_Abort+0x20e>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a2e      	ldr	r2, [pc, #184]	; (80063e8 <HAL_DMA_Abort+0x238>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d045      	beq.n	80063be <HAL_DMA_Abort+0x20e>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a2d      	ldr	r2, [pc, #180]	; (80063ec <HAL_DMA_Abort+0x23c>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d040      	beq.n	80063be <HAL_DMA_Abort+0x20e>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a2b      	ldr	r2, [pc, #172]	; (80063f0 <HAL_DMA_Abort+0x240>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d03b      	beq.n	80063be <HAL_DMA_Abort+0x20e>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a2a      	ldr	r2, [pc, #168]	; (80063f4 <HAL_DMA_Abort+0x244>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d036      	beq.n	80063be <HAL_DMA_Abort+0x20e>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a28      	ldr	r2, [pc, #160]	; (80063f8 <HAL_DMA_Abort+0x248>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d031      	beq.n	80063be <HAL_DMA_Abort+0x20e>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a27      	ldr	r2, [pc, #156]	; (80063fc <HAL_DMA_Abort+0x24c>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d02c      	beq.n	80063be <HAL_DMA_Abort+0x20e>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a25      	ldr	r2, [pc, #148]	; (8006400 <HAL_DMA_Abort+0x250>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d027      	beq.n	80063be <HAL_DMA_Abort+0x20e>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a24      	ldr	r2, [pc, #144]	; (8006404 <HAL_DMA_Abort+0x254>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d022      	beq.n	80063be <HAL_DMA_Abort+0x20e>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a22      	ldr	r2, [pc, #136]	; (8006408 <HAL_DMA_Abort+0x258>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d01d      	beq.n	80063be <HAL_DMA_Abort+0x20e>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a21      	ldr	r2, [pc, #132]	; (800640c <HAL_DMA_Abort+0x25c>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d018      	beq.n	80063be <HAL_DMA_Abort+0x20e>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a1f      	ldr	r2, [pc, #124]	; (8006410 <HAL_DMA_Abort+0x260>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d013      	beq.n	80063be <HAL_DMA_Abort+0x20e>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a1e      	ldr	r2, [pc, #120]	; (8006414 <HAL_DMA_Abort+0x264>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d00e      	beq.n	80063be <HAL_DMA_Abort+0x20e>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a1c      	ldr	r2, [pc, #112]	; (8006418 <HAL_DMA_Abort+0x268>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d009      	beq.n	80063be <HAL_DMA_Abort+0x20e>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a1b      	ldr	r2, [pc, #108]	; (800641c <HAL_DMA_Abort+0x26c>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d004      	beq.n	80063be <HAL_DMA_Abort+0x20e>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a19      	ldr	r2, [pc, #100]	; (8006420 <HAL_DMA_Abort+0x270>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d132      	bne.n	8006424 <HAL_DMA_Abort+0x274>
 80063be:	2301      	movs	r3, #1
 80063c0:	e031      	b.n	8006426 <HAL_DMA_Abort+0x276>
 80063c2:	bf00      	nop
 80063c4:	40020010 	.word	0x40020010
 80063c8:	40020028 	.word	0x40020028
 80063cc:	40020040 	.word	0x40020040
 80063d0:	40020058 	.word	0x40020058
 80063d4:	40020070 	.word	0x40020070
 80063d8:	40020088 	.word	0x40020088
 80063dc:	400200a0 	.word	0x400200a0
 80063e0:	400200b8 	.word	0x400200b8
 80063e4:	40020410 	.word	0x40020410
 80063e8:	40020428 	.word	0x40020428
 80063ec:	40020440 	.word	0x40020440
 80063f0:	40020458 	.word	0x40020458
 80063f4:	40020470 	.word	0x40020470
 80063f8:	40020488 	.word	0x40020488
 80063fc:	400204a0 	.word	0x400204a0
 8006400:	400204b8 	.word	0x400204b8
 8006404:	58025408 	.word	0x58025408
 8006408:	5802541c 	.word	0x5802541c
 800640c:	58025430 	.word	0x58025430
 8006410:	58025444 	.word	0x58025444
 8006414:	58025458 	.word	0x58025458
 8006418:	5802546c 	.word	0x5802546c
 800641c:	58025480 	.word	0x58025480
 8006420:	58025494 	.word	0x58025494
 8006424:	2300      	movs	r3, #0
 8006426:	2b00      	cmp	r3, #0
 8006428:	d007      	beq.n	800643a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800642e:	681a      	ldr	r2, [r3, #0]
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006434:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006438:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4a6d      	ldr	r2, [pc, #436]	; (80065f4 <HAL_DMA_Abort+0x444>)
 8006440:	4293      	cmp	r3, r2
 8006442:	d04a      	beq.n	80064da <HAL_DMA_Abort+0x32a>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	4a6b      	ldr	r2, [pc, #428]	; (80065f8 <HAL_DMA_Abort+0x448>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d045      	beq.n	80064da <HAL_DMA_Abort+0x32a>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	4a6a      	ldr	r2, [pc, #424]	; (80065fc <HAL_DMA_Abort+0x44c>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d040      	beq.n	80064da <HAL_DMA_Abort+0x32a>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	4a68      	ldr	r2, [pc, #416]	; (8006600 <HAL_DMA_Abort+0x450>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d03b      	beq.n	80064da <HAL_DMA_Abort+0x32a>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	4a67      	ldr	r2, [pc, #412]	; (8006604 <HAL_DMA_Abort+0x454>)
 8006468:	4293      	cmp	r3, r2
 800646a:	d036      	beq.n	80064da <HAL_DMA_Abort+0x32a>
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a65      	ldr	r2, [pc, #404]	; (8006608 <HAL_DMA_Abort+0x458>)
 8006472:	4293      	cmp	r3, r2
 8006474:	d031      	beq.n	80064da <HAL_DMA_Abort+0x32a>
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	4a64      	ldr	r2, [pc, #400]	; (800660c <HAL_DMA_Abort+0x45c>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d02c      	beq.n	80064da <HAL_DMA_Abort+0x32a>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4a62      	ldr	r2, [pc, #392]	; (8006610 <HAL_DMA_Abort+0x460>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d027      	beq.n	80064da <HAL_DMA_Abort+0x32a>
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a61      	ldr	r2, [pc, #388]	; (8006614 <HAL_DMA_Abort+0x464>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d022      	beq.n	80064da <HAL_DMA_Abort+0x32a>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4a5f      	ldr	r2, [pc, #380]	; (8006618 <HAL_DMA_Abort+0x468>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d01d      	beq.n	80064da <HAL_DMA_Abort+0x32a>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4a5e      	ldr	r2, [pc, #376]	; (800661c <HAL_DMA_Abort+0x46c>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	d018      	beq.n	80064da <HAL_DMA_Abort+0x32a>
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	4a5c      	ldr	r2, [pc, #368]	; (8006620 <HAL_DMA_Abort+0x470>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d013      	beq.n	80064da <HAL_DMA_Abort+0x32a>
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	4a5b      	ldr	r2, [pc, #364]	; (8006624 <HAL_DMA_Abort+0x474>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d00e      	beq.n	80064da <HAL_DMA_Abort+0x32a>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a59      	ldr	r2, [pc, #356]	; (8006628 <HAL_DMA_Abort+0x478>)
 80064c2:	4293      	cmp	r3, r2
 80064c4:	d009      	beq.n	80064da <HAL_DMA_Abort+0x32a>
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a58      	ldr	r2, [pc, #352]	; (800662c <HAL_DMA_Abort+0x47c>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d004      	beq.n	80064da <HAL_DMA_Abort+0x32a>
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	4a56      	ldr	r2, [pc, #344]	; (8006630 <HAL_DMA_Abort+0x480>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d108      	bne.n	80064ec <HAL_DMA_Abort+0x33c>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f022 0201 	bic.w	r2, r2, #1
 80064e8:	601a      	str	r2, [r3, #0]
 80064ea:	e007      	b.n	80064fc <HAL_DMA_Abort+0x34c>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	681a      	ldr	r2, [r3, #0]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f022 0201 	bic.w	r2, r2, #1
 80064fa:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80064fc:	e013      	b.n	8006526 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80064fe:	f7fd fa25 	bl	800394c <HAL_GetTick>
 8006502:	4602      	mov	r2, r0
 8006504:	693b      	ldr	r3, [r7, #16]
 8006506:	1ad3      	subs	r3, r2, r3
 8006508:	2b05      	cmp	r3, #5
 800650a:	d90c      	bls.n	8006526 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2220      	movs	r2, #32
 8006510:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2203      	movs	r2, #3
 8006516:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2200      	movs	r2, #0
 800651e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 8006522:	2301      	movs	r3, #1
 8006524:	e12d      	b.n	8006782 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f003 0301 	and.w	r3, r3, #1
 800652e:	2b00      	cmp	r3, #0
 8006530:	d1e5      	bne.n	80064fe <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a2f      	ldr	r2, [pc, #188]	; (80065f4 <HAL_DMA_Abort+0x444>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d04a      	beq.n	80065d2 <HAL_DMA_Abort+0x422>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	4a2d      	ldr	r2, [pc, #180]	; (80065f8 <HAL_DMA_Abort+0x448>)
 8006542:	4293      	cmp	r3, r2
 8006544:	d045      	beq.n	80065d2 <HAL_DMA_Abort+0x422>
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a2c      	ldr	r2, [pc, #176]	; (80065fc <HAL_DMA_Abort+0x44c>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d040      	beq.n	80065d2 <HAL_DMA_Abort+0x422>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4a2a      	ldr	r2, [pc, #168]	; (8006600 <HAL_DMA_Abort+0x450>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d03b      	beq.n	80065d2 <HAL_DMA_Abort+0x422>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	4a29      	ldr	r2, [pc, #164]	; (8006604 <HAL_DMA_Abort+0x454>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d036      	beq.n	80065d2 <HAL_DMA_Abort+0x422>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	4a27      	ldr	r2, [pc, #156]	; (8006608 <HAL_DMA_Abort+0x458>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d031      	beq.n	80065d2 <HAL_DMA_Abort+0x422>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4a26      	ldr	r2, [pc, #152]	; (800660c <HAL_DMA_Abort+0x45c>)
 8006574:	4293      	cmp	r3, r2
 8006576:	d02c      	beq.n	80065d2 <HAL_DMA_Abort+0x422>
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a24      	ldr	r2, [pc, #144]	; (8006610 <HAL_DMA_Abort+0x460>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d027      	beq.n	80065d2 <HAL_DMA_Abort+0x422>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4a23      	ldr	r2, [pc, #140]	; (8006614 <HAL_DMA_Abort+0x464>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d022      	beq.n	80065d2 <HAL_DMA_Abort+0x422>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a21      	ldr	r2, [pc, #132]	; (8006618 <HAL_DMA_Abort+0x468>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d01d      	beq.n	80065d2 <HAL_DMA_Abort+0x422>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4a20      	ldr	r2, [pc, #128]	; (800661c <HAL_DMA_Abort+0x46c>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d018      	beq.n	80065d2 <HAL_DMA_Abort+0x422>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a1e      	ldr	r2, [pc, #120]	; (8006620 <HAL_DMA_Abort+0x470>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d013      	beq.n	80065d2 <HAL_DMA_Abort+0x422>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	4a1d      	ldr	r2, [pc, #116]	; (8006624 <HAL_DMA_Abort+0x474>)
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d00e      	beq.n	80065d2 <HAL_DMA_Abort+0x422>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a1b      	ldr	r2, [pc, #108]	; (8006628 <HAL_DMA_Abort+0x478>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d009      	beq.n	80065d2 <HAL_DMA_Abort+0x422>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4a1a      	ldr	r2, [pc, #104]	; (800662c <HAL_DMA_Abort+0x47c>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d004      	beq.n	80065d2 <HAL_DMA_Abort+0x422>
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a18      	ldr	r2, [pc, #96]	; (8006630 <HAL_DMA_Abort+0x480>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d101      	bne.n	80065d6 <HAL_DMA_Abort+0x426>
 80065d2:	2301      	movs	r3, #1
 80065d4:	e000      	b.n	80065d8 <HAL_DMA_Abort+0x428>
 80065d6:	2300      	movs	r3, #0
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d02b      	beq.n	8006634 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065e0:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065e6:	f003 031f 	and.w	r3, r3, #31
 80065ea:	223f      	movs	r2, #63	; 0x3f
 80065ec:	409a      	lsls	r2, r3
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	609a      	str	r2, [r3, #8]
 80065f2:	e02a      	b.n	800664a <HAL_DMA_Abort+0x49a>
 80065f4:	40020010 	.word	0x40020010
 80065f8:	40020028 	.word	0x40020028
 80065fc:	40020040 	.word	0x40020040
 8006600:	40020058 	.word	0x40020058
 8006604:	40020070 	.word	0x40020070
 8006608:	40020088 	.word	0x40020088
 800660c:	400200a0 	.word	0x400200a0
 8006610:	400200b8 	.word	0x400200b8
 8006614:	40020410 	.word	0x40020410
 8006618:	40020428 	.word	0x40020428
 800661c:	40020440 	.word	0x40020440
 8006620:	40020458 	.word	0x40020458
 8006624:	40020470 	.word	0x40020470
 8006628:	40020488 	.word	0x40020488
 800662c:	400204a0 	.word	0x400204a0
 8006630:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006638:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800663e:	f003 031f 	and.w	r3, r3, #31
 8006642:	2201      	movs	r2, #1
 8006644:	409a      	lsls	r2, r3
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a4f      	ldr	r2, [pc, #316]	; (800678c <HAL_DMA_Abort+0x5dc>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d072      	beq.n	800673a <HAL_DMA_Abort+0x58a>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a4d      	ldr	r2, [pc, #308]	; (8006790 <HAL_DMA_Abort+0x5e0>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d06d      	beq.n	800673a <HAL_DMA_Abort+0x58a>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4a4c      	ldr	r2, [pc, #304]	; (8006794 <HAL_DMA_Abort+0x5e4>)
 8006664:	4293      	cmp	r3, r2
 8006666:	d068      	beq.n	800673a <HAL_DMA_Abort+0x58a>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a4a      	ldr	r2, [pc, #296]	; (8006798 <HAL_DMA_Abort+0x5e8>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d063      	beq.n	800673a <HAL_DMA_Abort+0x58a>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a49      	ldr	r2, [pc, #292]	; (800679c <HAL_DMA_Abort+0x5ec>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d05e      	beq.n	800673a <HAL_DMA_Abort+0x58a>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a47      	ldr	r2, [pc, #284]	; (80067a0 <HAL_DMA_Abort+0x5f0>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d059      	beq.n	800673a <HAL_DMA_Abort+0x58a>
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	4a46      	ldr	r2, [pc, #280]	; (80067a4 <HAL_DMA_Abort+0x5f4>)
 800668c:	4293      	cmp	r3, r2
 800668e:	d054      	beq.n	800673a <HAL_DMA_Abort+0x58a>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a44      	ldr	r2, [pc, #272]	; (80067a8 <HAL_DMA_Abort+0x5f8>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d04f      	beq.n	800673a <HAL_DMA_Abort+0x58a>
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	4a43      	ldr	r2, [pc, #268]	; (80067ac <HAL_DMA_Abort+0x5fc>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d04a      	beq.n	800673a <HAL_DMA_Abort+0x58a>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	4a41      	ldr	r2, [pc, #260]	; (80067b0 <HAL_DMA_Abort+0x600>)
 80066aa:	4293      	cmp	r3, r2
 80066ac:	d045      	beq.n	800673a <HAL_DMA_Abort+0x58a>
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	4a40      	ldr	r2, [pc, #256]	; (80067b4 <HAL_DMA_Abort+0x604>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d040      	beq.n	800673a <HAL_DMA_Abort+0x58a>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a3e      	ldr	r2, [pc, #248]	; (80067b8 <HAL_DMA_Abort+0x608>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d03b      	beq.n	800673a <HAL_DMA_Abort+0x58a>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a3d      	ldr	r2, [pc, #244]	; (80067bc <HAL_DMA_Abort+0x60c>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d036      	beq.n	800673a <HAL_DMA_Abort+0x58a>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4a3b      	ldr	r2, [pc, #236]	; (80067c0 <HAL_DMA_Abort+0x610>)
 80066d2:	4293      	cmp	r3, r2
 80066d4:	d031      	beq.n	800673a <HAL_DMA_Abort+0x58a>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	4a3a      	ldr	r2, [pc, #232]	; (80067c4 <HAL_DMA_Abort+0x614>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d02c      	beq.n	800673a <HAL_DMA_Abort+0x58a>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	4a38      	ldr	r2, [pc, #224]	; (80067c8 <HAL_DMA_Abort+0x618>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d027      	beq.n	800673a <HAL_DMA_Abort+0x58a>
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	4a37      	ldr	r2, [pc, #220]	; (80067cc <HAL_DMA_Abort+0x61c>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d022      	beq.n	800673a <HAL_DMA_Abort+0x58a>
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	4a35      	ldr	r2, [pc, #212]	; (80067d0 <HAL_DMA_Abort+0x620>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d01d      	beq.n	800673a <HAL_DMA_Abort+0x58a>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	4a34      	ldr	r2, [pc, #208]	; (80067d4 <HAL_DMA_Abort+0x624>)
 8006704:	4293      	cmp	r3, r2
 8006706:	d018      	beq.n	800673a <HAL_DMA_Abort+0x58a>
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4a32      	ldr	r2, [pc, #200]	; (80067d8 <HAL_DMA_Abort+0x628>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d013      	beq.n	800673a <HAL_DMA_Abort+0x58a>
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a31      	ldr	r2, [pc, #196]	; (80067dc <HAL_DMA_Abort+0x62c>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d00e      	beq.n	800673a <HAL_DMA_Abort+0x58a>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4a2f      	ldr	r2, [pc, #188]	; (80067e0 <HAL_DMA_Abort+0x630>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d009      	beq.n	800673a <HAL_DMA_Abort+0x58a>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4a2e      	ldr	r2, [pc, #184]	; (80067e4 <HAL_DMA_Abort+0x634>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d004      	beq.n	800673a <HAL_DMA_Abort+0x58a>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a2c      	ldr	r2, [pc, #176]	; (80067e8 <HAL_DMA_Abort+0x638>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d101      	bne.n	800673e <HAL_DMA_Abort+0x58e>
 800673a:	2301      	movs	r3, #1
 800673c:	e000      	b.n	8006740 <HAL_DMA_Abort+0x590>
 800673e:	2300      	movs	r3, #0
 8006740:	2b00      	cmp	r3, #0
 8006742:	d015      	beq.n	8006770 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006748:	687a      	ldr	r2, [r7, #4]
 800674a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800674c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006752:	2b00      	cmp	r3, #0
 8006754:	d00c      	beq.n	8006770 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800675a:	681a      	ldr	r2, [r3, #0]
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006760:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006764:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800676a:	687a      	ldr	r2, [r7, #4]
 800676c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800676e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2201      	movs	r2, #1
 8006774:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2200      	movs	r2, #0
 800677c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8006780:	2300      	movs	r3, #0
}
 8006782:	4618      	mov	r0, r3
 8006784:	3718      	adds	r7, #24
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}
 800678a:	bf00      	nop
 800678c:	40020010 	.word	0x40020010
 8006790:	40020028 	.word	0x40020028
 8006794:	40020040 	.word	0x40020040
 8006798:	40020058 	.word	0x40020058
 800679c:	40020070 	.word	0x40020070
 80067a0:	40020088 	.word	0x40020088
 80067a4:	400200a0 	.word	0x400200a0
 80067a8:	400200b8 	.word	0x400200b8
 80067ac:	40020410 	.word	0x40020410
 80067b0:	40020428 	.word	0x40020428
 80067b4:	40020440 	.word	0x40020440
 80067b8:	40020458 	.word	0x40020458
 80067bc:	40020470 	.word	0x40020470
 80067c0:	40020488 	.word	0x40020488
 80067c4:	400204a0 	.word	0x400204a0
 80067c8:	400204b8 	.word	0x400204b8
 80067cc:	58025408 	.word	0x58025408
 80067d0:	5802541c 	.word	0x5802541c
 80067d4:	58025430 	.word	0x58025430
 80067d8:	58025444 	.word	0x58025444
 80067dc:	58025458 	.word	0x58025458
 80067e0:	5802546c 	.word	0x5802546c
 80067e4:	58025480 	.word	0x58025480
 80067e8:	58025494 	.word	0x58025494

080067ec <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b084      	sub	sp, #16
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d101      	bne.n	80067fe <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80067fa:	2301      	movs	r3, #1
 80067fc:	e237      	b.n	8006c6e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006804:	b2db      	uxtb	r3, r3
 8006806:	2b02      	cmp	r3, #2
 8006808:	d004      	beq.n	8006814 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2280      	movs	r2, #128	; 0x80
 800680e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006810:	2301      	movs	r3, #1
 8006812:	e22c      	b.n	8006c6e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a5c      	ldr	r2, [pc, #368]	; (800698c <HAL_DMA_Abort_IT+0x1a0>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d04a      	beq.n	80068b4 <HAL_DMA_Abort_IT+0xc8>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a5b      	ldr	r2, [pc, #364]	; (8006990 <HAL_DMA_Abort_IT+0x1a4>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d045      	beq.n	80068b4 <HAL_DMA_Abort_IT+0xc8>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4a59      	ldr	r2, [pc, #356]	; (8006994 <HAL_DMA_Abort_IT+0x1a8>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d040      	beq.n	80068b4 <HAL_DMA_Abort_IT+0xc8>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4a58      	ldr	r2, [pc, #352]	; (8006998 <HAL_DMA_Abort_IT+0x1ac>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d03b      	beq.n	80068b4 <HAL_DMA_Abort_IT+0xc8>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a56      	ldr	r2, [pc, #344]	; (800699c <HAL_DMA_Abort_IT+0x1b0>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d036      	beq.n	80068b4 <HAL_DMA_Abort_IT+0xc8>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a55      	ldr	r2, [pc, #340]	; (80069a0 <HAL_DMA_Abort_IT+0x1b4>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d031      	beq.n	80068b4 <HAL_DMA_Abort_IT+0xc8>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	4a53      	ldr	r2, [pc, #332]	; (80069a4 <HAL_DMA_Abort_IT+0x1b8>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d02c      	beq.n	80068b4 <HAL_DMA_Abort_IT+0xc8>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4a52      	ldr	r2, [pc, #328]	; (80069a8 <HAL_DMA_Abort_IT+0x1bc>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d027      	beq.n	80068b4 <HAL_DMA_Abort_IT+0xc8>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	4a50      	ldr	r2, [pc, #320]	; (80069ac <HAL_DMA_Abort_IT+0x1c0>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d022      	beq.n	80068b4 <HAL_DMA_Abort_IT+0xc8>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4a4f      	ldr	r2, [pc, #316]	; (80069b0 <HAL_DMA_Abort_IT+0x1c4>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d01d      	beq.n	80068b4 <HAL_DMA_Abort_IT+0xc8>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	4a4d      	ldr	r2, [pc, #308]	; (80069b4 <HAL_DMA_Abort_IT+0x1c8>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d018      	beq.n	80068b4 <HAL_DMA_Abort_IT+0xc8>
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	4a4c      	ldr	r2, [pc, #304]	; (80069b8 <HAL_DMA_Abort_IT+0x1cc>)
 8006888:	4293      	cmp	r3, r2
 800688a:	d013      	beq.n	80068b4 <HAL_DMA_Abort_IT+0xc8>
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4a4a      	ldr	r2, [pc, #296]	; (80069bc <HAL_DMA_Abort_IT+0x1d0>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d00e      	beq.n	80068b4 <HAL_DMA_Abort_IT+0xc8>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	4a49      	ldr	r2, [pc, #292]	; (80069c0 <HAL_DMA_Abort_IT+0x1d4>)
 800689c:	4293      	cmp	r3, r2
 800689e:	d009      	beq.n	80068b4 <HAL_DMA_Abort_IT+0xc8>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	4a47      	ldr	r2, [pc, #284]	; (80069c4 <HAL_DMA_Abort_IT+0x1d8>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d004      	beq.n	80068b4 <HAL_DMA_Abort_IT+0xc8>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4a46      	ldr	r2, [pc, #280]	; (80069c8 <HAL_DMA_Abort_IT+0x1dc>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d101      	bne.n	80068b8 <HAL_DMA_Abort_IT+0xcc>
 80068b4:	2301      	movs	r3, #1
 80068b6:	e000      	b.n	80068ba <HAL_DMA_Abort_IT+0xce>
 80068b8:	2300      	movs	r3, #0
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	f000 8086 	beq.w	80069cc <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2204      	movs	r2, #4
 80068c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	4a2f      	ldr	r2, [pc, #188]	; (800698c <HAL_DMA_Abort_IT+0x1a0>)
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d04a      	beq.n	8006968 <HAL_DMA_Abort_IT+0x17c>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4a2e      	ldr	r2, [pc, #184]	; (8006990 <HAL_DMA_Abort_IT+0x1a4>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d045      	beq.n	8006968 <HAL_DMA_Abort_IT+0x17c>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4a2c      	ldr	r2, [pc, #176]	; (8006994 <HAL_DMA_Abort_IT+0x1a8>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d040      	beq.n	8006968 <HAL_DMA_Abort_IT+0x17c>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	4a2b      	ldr	r2, [pc, #172]	; (8006998 <HAL_DMA_Abort_IT+0x1ac>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d03b      	beq.n	8006968 <HAL_DMA_Abort_IT+0x17c>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a29      	ldr	r2, [pc, #164]	; (800699c <HAL_DMA_Abort_IT+0x1b0>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d036      	beq.n	8006968 <HAL_DMA_Abort_IT+0x17c>
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4a28      	ldr	r2, [pc, #160]	; (80069a0 <HAL_DMA_Abort_IT+0x1b4>)
 8006900:	4293      	cmp	r3, r2
 8006902:	d031      	beq.n	8006968 <HAL_DMA_Abort_IT+0x17c>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	4a26      	ldr	r2, [pc, #152]	; (80069a4 <HAL_DMA_Abort_IT+0x1b8>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d02c      	beq.n	8006968 <HAL_DMA_Abort_IT+0x17c>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	4a25      	ldr	r2, [pc, #148]	; (80069a8 <HAL_DMA_Abort_IT+0x1bc>)
 8006914:	4293      	cmp	r3, r2
 8006916:	d027      	beq.n	8006968 <HAL_DMA_Abort_IT+0x17c>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4a23      	ldr	r2, [pc, #140]	; (80069ac <HAL_DMA_Abort_IT+0x1c0>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d022      	beq.n	8006968 <HAL_DMA_Abort_IT+0x17c>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a22      	ldr	r2, [pc, #136]	; (80069b0 <HAL_DMA_Abort_IT+0x1c4>)
 8006928:	4293      	cmp	r3, r2
 800692a:	d01d      	beq.n	8006968 <HAL_DMA_Abort_IT+0x17c>
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4a20      	ldr	r2, [pc, #128]	; (80069b4 <HAL_DMA_Abort_IT+0x1c8>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d018      	beq.n	8006968 <HAL_DMA_Abort_IT+0x17c>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	4a1f      	ldr	r2, [pc, #124]	; (80069b8 <HAL_DMA_Abort_IT+0x1cc>)
 800693c:	4293      	cmp	r3, r2
 800693e:	d013      	beq.n	8006968 <HAL_DMA_Abort_IT+0x17c>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	4a1d      	ldr	r2, [pc, #116]	; (80069bc <HAL_DMA_Abort_IT+0x1d0>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d00e      	beq.n	8006968 <HAL_DMA_Abort_IT+0x17c>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	4a1c      	ldr	r2, [pc, #112]	; (80069c0 <HAL_DMA_Abort_IT+0x1d4>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d009      	beq.n	8006968 <HAL_DMA_Abort_IT+0x17c>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4a1a      	ldr	r2, [pc, #104]	; (80069c4 <HAL_DMA_Abort_IT+0x1d8>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d004      	beq.n	8006968 <HAL_DMA_Abort_IT+0x17c>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	4a19      	ldr	r2, [pc, #100]	; (80069c8 <HAL_DMA_Abort_IT+0x1dc>)
 8006964:	4293      	cmp	r3, r2
 8006966:	d108      	bne.n	800697a <HAL_DMA_Abort_IT+0x18e>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	681a      	ldr	r2, [r3, #0]
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f022 0201 	bic.w	r2, r2, #1
 8006976:	601a      	str	r2, [r3, #0]
 8006978:	e178      	b.n	8006c6c <HAL_DMA_Abort_IT+0x480>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	681a      	ldr	r2, [r3, #0]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f022 0201 	bic.w	r2, r2, #1
 8006988:	601a      	str	r2, [r3, #0]
 800698a:	e16f      	b.n	8006c6c <HAL_DMA_Abort_IT+0x480>
 800698c:	40020010 	.word	0x40020010
 8006990:	40020028 	.word	0x40020028
 8006994:	40020040 	.word	0x40020040
 8006998:	40020058 	.word	0x40020058
 800699c:	40020070 	.word	0x40020070
 80069a0:	40020088 	.word	0x40020088
 80069a4:	400200a0 	.word	0x400200a0
 80069a8:	400200b8 	.word	0x400200b8
 80069ac:	40020410 	.word	0x40020410
 80069b0:	40020428 	.word	0x40020428
 80069b4:	40020440 	.word	0x40020440
 80069b8:	40020458 	.word	0x40020458
 80069bc:	40020470 	.word	0x40020470
 80069c0:	40020488 	.word	0x40020488
 80069c4:	400204a0 	.word	0x400204a0
 80069c8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	681a      	ldr	r2, [r3, #0]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f022 020e 	bic.w	r2, r2, #14
 80069da:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a6c      	ldr	r2, [pc, #432]	; (8006b94 <HAL_DMA_Abort_IT+0x3a8>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d04a      	beq.n	8006a7c <HAL_DMA_Abort_IT+0x290>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	4a6b      	ldr	r2, [pc, #428]	; (8006b98 <HAL_DMA_Abort_IT+0x3ac>)
 80069ec:	4293      	cmp	r3, r2
 80069ee:	d045      	beq.n	8006a7c <HAL_DMA_Abort_IT+0x290>
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4a69      	ldr	r2, [pc, #420]	; (8006b9c <HAL_DMA_Abort_IT+0x3b0>)
 80069f6:	4293      	cmp	r3, r2
 80069f8:	d040      	beq.n	8006a7c <HAL_DMA_Abort_IT+0x290>
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4a68      	ldr	r2, [pc, #416]	; (8006ba0 <HAL_DMA_Abort_IT+0x3b4>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d03b      	beq.n	8006a7c <HAL_DMA_Abort_IT+0x290>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4a66      	ldr	r2, [pc, #408]	; (8006ba4 <HAL_DMA_Abort_IT+0x3b8>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d036      	beq.n	8006a7c <HAL_DMA_Abort_IT+0x290>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a65      	ldr	r2, [pc, #404]	; (8006ba8 <HAL_DMA_Abort_IT+0x3bc>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d031      	beq.n	8006a7c <HAL_DMA_Abort_IT+0x290>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a63      	ldr	r2, [pc, #396]	; (8006bac <HAL_DMA_Abort_IT+0x3c0>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d02c      	beq.n	8006a7c <HAL_DMA_Abort_IT+0x290>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4a62      	ldr	r2, [pc, #392]	; (8006bb0 <HAL_DMA_Abort_IT+0x3c4>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d027      	beq.n	8006a7c <HAL_DMA_Abort_IT+0x290>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4a60      	ldr	r2, [pc, #384]	; (8006bb4 <HAL_DMA_Abort_IT+0x3c8>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d022      	beq.n	8006a7c <HAL_DMA_Abort_IT+0x290>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4a5f      	ldr	r2, [pc, #380]	; (8006bb8 <HAL_DMA_Abort_IT+0x3cc>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d01d      	beq.n	8006a7c <HAL_DMA_Abort_IT+0x290>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a5d      	ldr	r2, [pc, #372]	; (8006bbc <HAL_DMA_Abort_IT+0x3d0>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d018      	beq.n	8006a7c <HAL_DMA_Abort_IT+0x290>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4a5c      	ldr	r2, [pc, #368]	; (8006bc0 <HAL_DMA_Abort_IT+0x3d4>)
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d013      	beq.n	8006a7c <HAL_DMA_Abort_IT+0x290>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4a5a      	ldr	r2, [pc, #360]	; (8006bc4 <HAL_DMA_Abort_IT+0x3d8>)
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d00e      	beq.n	8006a7c <HAL_DMA_Abort_IT+0x290>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a59      	ldr	r2, [pc, #356]	; (8006bc8 <HAL_DMA_Abort_IT+0x3dc>)
 8006a64:	4293      	cmp	r3, r2
 8006a66:	d009      	beq.n	8006a7c <HAL_DMA_Abort_IT+0x290>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4a57      	ldr	r2, [pc, #348]	; (8006bcc <HAL_DMA_Abort_IT+0x3e0>)
 8006a6e:	4293      	cmp	r3, r2
 8006a70:	d004      	beq.n	8006a7c <HAL_DMA_Abort_IT+0x290>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4a56      	ldr	r2, [pc, #344]	; (8006bd0 <HAL_DMA_Abort_IT+0x3e4>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d108      	bne.n	8006a8e <HAL_DMA_Abort_IT+0x2a2>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	681a      	ldr	r2, [r3, #0]
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f022 0201 	bic.w	r2, r2, #1
 8006a8a:	601a      	str	r2, [r3, #0]
 8006a8c:	e007      	b.n	8006a9e <HAL_DMA_Abort_IT+0x2b2>
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	681a      	ldr	r2, [r3, #0]
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f022 0201 	bic.w	r2, r2, #1
 8006a9c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a3c      	ldr	r2, [pc, #240]	; (8006b94 <HAL_DMA_Abort_IT+0x3a8>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d072      	beq.n	8006b8e <HAL_DMA_Abort_IT+0x3a2>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a3a      	ldr	r2, [pc, #232]	; (8006b98 <HAL_DMA_Abort_IT+0x3ac>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d06d      	beq.n	8006b8e <HAL_DMA_Abort_IT+0x3a2>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a39      	ldr	r2, [pc, #228]	; (8006b9c <HAL_DMA_Abort_IT+0x3b0>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d068      	beq.n	8006b8e <HAL_DMA_Abort_IT+0x3a2>
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	4a37      	ldr	r2, [pc, #220]	; (8006ba0 <HAL_DMA_Abort_IT+0x3b4>)
 8006ac2:	4293      	cmp	r3, r2
 8006ac4:	d063      	beq.n	8006b8e <HAL_DMA_Abort_IT+0x3a2>
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4a36      	ldr	r2, [pc, #216]	; (8006ba4 <HAL_DMA_Abort_IT+0x3b8>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d05e      	beq.n	8006b8e <HAL_DMA_Abort_IT+0x3a2>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a34      	ldr	r2, [pc, #208]	; (8006ba8 <HAL_DMA_Abort_IT+0x3bc>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d059      	beq.n	8006b8e <HAL_DMA_Abort_IT+0x3a2>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a33      	ldr	r2, [pc, #204]	; (8006bac <HAL_DMA_Abort_IT+0x3c0>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d054      	beq.n	8006b8e <HAL_DMA_Abort_IT+0x3a2>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	4a31      	ldr	r2, [pc, #196]	; (8006bb0 <HAL_DMA_Abort_IT+0x3c4>)
 8006aea:	4293      	cmp	r3, r2
 8006aec:	d04f      	beq.n	8006b8e <HAL_DMA_Abort_IT+0x3a2>
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	4a30      	ldr	r2, [pc, #192]	; (8006bb4 <HAL_DMA_Abort_IT+0x3c8>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d04a      	beq.n	8006b8e <HAL_DMA_Abort_IT+0x3a2>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a2e      	ldr	r2, [pc, #184]	; (8006bb8 <HAL_DMA_Abort_IT+0x3cc>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d045      	beq.n	8006b8e <HAL_DMA_Abort_IT+0x3a2>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	4a2d      	ldr	r2, [pc, #180]	; (8006bbc <HAL_DMA_Abort_IT+0x3d0>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d040      	beq.n	8006b8e <HAL_DMA_Abort_IT+0x3a2>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	4a2b      	ldr	r2, [pc, #172]	; (8006bc0 <HAL_DMA_Abort_IT+0x3d4>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d03b      	beq.n	8006b8e <HAL_DMA_Abort_IT+0x3a2>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	4a2a      	ldr	r2, [pc, #168]	; (8006bc4 <HAL_DMA_Abort_IT+0x3d8>)
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d036      	beq.n	8006b8e <HAL_DMA_Abort_IT+0x3a2>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	4a28      	ldr	r2, [pc, #160]	; (8006bc8 <HAL_DMA_Abort_IT+0x3dc>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d031      	beq.n	8006b8e <HAL_DMA_Abort_IT+0x3a2>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	4a27      	ldr	r2, [pc, #156]	; (8006bcc <HAL_DMA_Abort_IT+0x3e0>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d02c      	beq.n	8006b8e <HAL_DMA_Abort_IT+0x3a2>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4a25      	ldr	r2, [pc, #148]	; (8006bd0 <HAL_DMA_Abort_IT+0x3e4>)
 8006b3a:	4293      	cmp	r3, r2
 8006b3c:	d027      	beq.n	8006b8e <HAL_DMA_Abort_IT+0x3a2>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	4a24      	ldr	r2, [pc, #144]	; (8006bd4 <HAL_DMA_Abort_IT+0x3e8>)
 8006b44:	4293      	cmp	r3, r2
 8006b46:	d022      	beq.n	8006b8e <HAL_DMA_Abort_IT+0x3a2>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a22      	ldr	r2, [pc, #136]	; (8006bd8 <HAL_DMA_Abort_IT+0x3ec>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d01d      	beq.n	8006b8e <HAL_DMA_Abort_IT+0x3a2>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a21      	ldr	r2, [pc, #132]	; (8006bdc <HAL_DMA_Abort_IT+0x3f0>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d018      	beq.n	8006b8e <HAL_DMA_Abort_IT+0x3a2>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4a1f      	ldr	r2, [pc, #124]	; (8006be0 <HAL_DMA_Abort_IT+0x3f4>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d013      	beq.n	8006b8e <HAL_DMA_Abort_IT+0x3a2>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4a1e      	ldr	r2, [pc, #120]	; (8006be4 <HAL_DMA_Abort_IT+0x3f8>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d00e      	beq.n	8006b8e <HAL_DMA_Abort_IT+0x3a2>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4a1c      	ldr	r2, [pc, #112]	; (8006be8 <HAL_DMA_Abort_IT+0x3fc>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d009      	beq.n	8006b8e <HAL_DMA_Abort_IT+0x3a2>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	4a1b      	ldr	r2, [pc, #108]	; (8006bec <HAL_DMA_Abort_IT+0x400>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d004      	beq.n	8006b8e <HAL_DMA_Abort_IT+0x3a2>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a19      	ldr	r2, [pc, #100]	; (8006bf0 <HAL_DMA_Abort_IT+0x404>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d132      	bne.n	8006bf4 <HAL_DMA_Abort_IT+0x408>
 8006b8e:	2301      	movs	r3, #1
 8006b90:	e031      	b.n	8006bf6 <HAL_DMA_Abort_IT+0x40a>
 8006b92:	bf00      	nop
 8006b94:	40020010 	.word	0x40020010
 8006b98:	40020028 	.word	0x40020028
 8006b9c:	40020040 	.word	0x40020040
 8006ba0:	40020058 	.word	0x40020058
 8006ba4:	40020070 	.word	0x40020070
 8006ba8:	40020088 	.word	0x40020088
 8006bac:	400200a0 	.word	0x400200a0
 8006bb0:	400200b8 	.word	0x400200b8
 8006bb4:	40020410 	.word	0x40020410
 8006bb8:	40020428 	.word	0x40020428
 8006bbc:	40020440 	.word	0x40020440
 8006bc0:	40020458 	.word	0x40020458
 8006bc4:	40020470 	.word	0x40020470
 8006bc8:	40020488 	.word	0x40020488
 8006bcc:	400204a0 	.word	0x400204a0
 8006bd0:	400204b8 	.word	0x400204b8
 8006bd4:	58025408 	.word	0x58025408
 8006bd8:	5802541c 	.word	0x5802541c
 8006bdc:	58025430 	.word	0x58025430
 8006be0:	58025444 	.word	0x58025444
 8006be4:	58025458 	.word	0x58025458
 8006be8:	5802546c 	.word	0x5802546c
 8006bec:	58025480 	.word	0x58025480
 8006bf0:	58025494 	.word	0x58025494
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d028      	beq.n	8006c4c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006bfe:	681a      	ldr	r2, [r3, #0]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006c04:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006c08:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c0e:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c14:	f003 031f 	and.w	r3, r3, #31
 8006c18:	2201      	movs	r2, #1
 8006c1a:	409a      	lsls	r2, r3
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006c24:	687a      	ldr	r2, [r7, #4]
 8006c26:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006c28:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d00c      	beq.n	8006c4c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c36:	681a      	ldr	r2, [r3, #0]
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006c40:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c46:	687a      	ldr	r2, [r7, #4]
 8006c48:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006c4a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	2201      	movs	r2, #1
 8006c50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2200      	movs	r2, #0
 8006c58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d003      	beq.n	8006c6c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8006c6c:	2300      	movs	r3, #0
}
 8006c6e:	4618      	mov	r0, r3
 8006c70:	3710      	adds	r7, #16
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bd80      	pop	{r7, pc}
 8006c76:	bf00      	nop

08006c78 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b08a      	sub	sp, #40	; 0x28
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8006c80:	2300      	movs	r3, #0
 8006c82:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006c84:	4b67      	ldr	r3, [pc, #412]	; (8006e24 <HAL_DMA_IRQHandler+0x1ac>)
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	4a67      	ldr	r2, [pc, #412]	; (8006e28 <HAL_DMA_IRQHandler+0x1b0>)
 8006c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8006c8e:	0a9b      	lsrs	r3, r3, #10
 8006c90:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c96:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c9c:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8006c9e:	6a3b      	ldr	r3, [r7, #32]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8006ca4:	69fb      	ldr	r3, [r7, #28]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	4a5f      	ldr	r2, [pc, #380]	; (8006e2c <HAL_DMA_IRQHandler+0x1b4>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d04a      	beq.n	8006d4a <HAL_DMA_IRQHandler+0xd2>
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a5d      	ldr	r2, [pc, #372]	; (8006e30 <HAL_DMA_IRQHandler+0x1b8>)
 8006cba:	4293      	cmp	r3, r2
 8006cbc:	d045      	beq.n	8006d4a <HAL_DMA_IRQHandler+0xd2>
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	4a5c      	ldr	r2, [pc, #368]	; (8006e34 <HAL_DMA_IRQHandler+0x1bc>)
 8006cc4:	4293      	cmp	r3, r2
 8006cc6:	d040      	beq.n	8006d4a <HAL_DMA_IRQHandler+0xd2>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4a5a      	ldr	r2, [pc, #360]	; (8006e38 <HAL_DMA_IRQHandler+0x1c0>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d03b      	beq.n	8006d4a <HAL_DMA_IRQHandler+0xd2>
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	4a59      	ldr	r2, [pc, #356]	; (8006e3c <HAL_DMA_IRQHandler+0x1c4>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d036      	beq.n	8006d4a <HAL_DMA_IRQHandler+0xd2>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	4a57      	ldr	r2, [pc, #348]	; (8006e40 <HAL_DMA_IRQHandler+0x1c8>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d031      	beq.n	8006d4a <HAL_DMA_IRQHandler+0xd2>
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4a56      	ldr	r2, [pc, #344]	; (8006e44 <HAL_DMA_IRQHandler+0x1cc>)
 8006cec:	4293      	cmp	r3, r2
 8006cee:	d02c      	beq.n	8006d4a <HAL_DMA_IRQHandler+0xd2>
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	4a54      	ldr	r2, [pc, #336]	; (8006e48 <HAL_DMA_IRQHandler+0x1d0>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d027      	beq.n	8006d4a <HAL_DMA_IRQHandler+0xd2>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	4a53      	ldr	r2, [pc, #332]	; (8006e4c <HAL_DMA_IRQHandler+0x1d4>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d022      	beq.n	8006d4a <HAL_DMA_IRQHandler+0xd2>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4a51      	ldr	r2, [pc, #324]	; (8006e50 <HAL_DMA_IRQHandler+0x1d8>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d01d      	beq.n	8006d4a <HAL_DMA_IRQHandler+0xd2>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	4a50      	ldr	r2, [pc, #320]	; (8006e54 <HAL_DMA_IRQHandler+0x1dc>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d018      	beq.n	8006d4a <HAL_DMA_IRQHandler+0xd2>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	4a4e      	ldr	r2, [pc, #312]	; (8006e58 <HAL_DMA_IRQHandler+0x1e0>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d013      	beq.n	8006d4a <HAL_DMA_IRQHandler+0xd2>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4a4d      	ldr	r2, [pc, #308]	; (8006e5c <HAL_DMA_IRQHandler+0x1e4>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d00e      	beq.n	8006d4a <HAL_DMA_IRQHandler+0xd2>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4a4b      	ldr	r2, [pc, #300]	; (8006e60 <HAL_DMA_IRQHandler+0x1e8>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d009      	beq.n	8006d4a <HAL_DMA_IRQHandler+0xd2>
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a4a      	ldr	r2, [pc, #296]	; (8006e64 <HAL_DMA_IRQHandler+0x1ec>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d004      	beq.n	8006d4a <HAL_DMA_IRQHandler+0xd2>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	4a48      	ldr	r2, [pc, #288]	; (8006e68 <HAL_DMA_IRQHandler+0x1f0>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d101      	bne.n	8006d4e <HAL_DMA_IRQHandler+0xd6>
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	e000      	b.n	8006d50 <HAL_DMA_IRQHandler+0xd8>
 8006d4e:	2300      	movs	r3, #0
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	f000 842b 	beq.w	80075ac <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d5a:	f003 031f 	and.w	r3, r3, #31
 8006d5e:	2208      	movs	r2, #8
 8006d60:	409a      	lsls	r2, r3
 8006d62:	69bb      	ldr	r3, [r7, #24]
 8006d64:	4013      	ands	r3, r2
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	f000 80a2 	beq.w	8006eb0 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4a2e      	ldr	r2, [pc, #184]	; (8006e2c <HAL_DMA_IRQHandler+0x1b4>)
 8006d72:	4293      	cmp	r3, r2
 8006d74:	d04a      	beq.n	8006e0c <HAL_DMA_IRQHandler+0x194>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4a2d      	ldr	r2, [pc, #180]	; (8006e30 <HAL_DMA_IRQHandler+0x1b8>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d045      	beq.n	8006e0c <HAL_DMA_IRQHandler+0x194>
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4a2b      	ldr	r2, [pc, #172]	; (8006e34 <HAL_DMA_IRQHandler+0x1bc>)
 8006d86:	4293      	cmp	r3, r2
 8006d88:	d040      	beq.n	8006e0c <HAL_DMA_IRQHandler+0x194>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4a2a      	ldr	r2, [pc, #168]	; (8006e38 <HAL_DMA_IRQHandler+0x1c0>)
 8006d90:	4293      	cmp	r3, r2
 8006d92:	d03b      	beq.n	8006e0c <HAL_DMA_IRQHandler+0x194>
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	4a28      	ldr	r2, [pc, #160]	; (8006e3c <HAL_DMA_IRQHandler+0x1c4>)
 8006d9a:	4293      	cmp	r3, r2
 8006d9c:	d036      	beq.n	8006e0c <HAL_DMA_IRQHandler+0x194>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	4a27      	ldr	r2, [pc, #156]	; (8006e40 <HAL_DMA_IRQHandler+0x1c8>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d031      	beq.n	8006e0c <HAL_DMA_IRQHandler+0x194>
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4a25      	ldr	r2, [pc, #148]	; (8006e44 <HAL_DMA_IRQHandler+0x1cc>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d02c      	beq.n	8006e0c <HAL_DMA_IRQHandler+0x194>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4a24      	ldr	r2, [pc, #144]	; (8006e48 <HAL_DMA_IRQHandler+0x1d0>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d027      	beq.n	8006e0c <HAL_DMA_IRQHandler+0x194>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a22      	ldr	r2, [pc, #136]	; (8006e4c <HAL_DMA_IRQHandler+0x1d4>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d022      	beq.n	8006e0c <HAL_DMA_IRQHandler+0x194>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4a21      	ldr	r2, [pc, #132]	; (8006e50 <HAL_DMA_IRQHandler+0x1d8>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d01d      	beq.n	8006e0c <HAL_DMA_IRQHandler+0x194>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4a1f      	ldr	r2, [pc, #124]	; (8006e54 <HAL_DMA_IRQHandler+0x1dc>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d018      	beq.n	8006e0c <HAL_DMA_IRQHandler+0x194>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4a1e      	ldr	r2, [pc, #120]	; (8006e58 <HAL_DMA_IRQHandler+0x1e0>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d013      	beq.n	8006e0c <HAL_DMA_IRQHandler+0x194>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4a1c      	ldr	r2, [pc, #112]	; (8006e5c <HAL_DMA_IRQHandler+0x1e4>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d00e      	beq.n	8006e0c <HAL_DMA_IRQHandler+0x194>
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a1b      	ldr	r2, [pc, #108]	; (8006e60 <HAL_DMA_IRQHandler+0x1e8>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d009      	beq.n	8006e0c <HAL_DMA_IRQHandler+0x194>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a19      	ldr	r2, [pc, #100]	; (8006e64 <HAL_DMA_IRQHandler+0x1ec>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d004      	beq.n	8006e0c <HAL_DMA_IRQHandler+0x194>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4a18      	ldr	r2, [pc, #96]	; (8006e68 <HAL_DMA_IRQHandler+0x1f0>)
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	d12f      	bne.n	8006e6c <HAL_DMA_IRQHandler+0x1f4>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f003 0304 	and.w	r3, r3, #4
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	bf14      	ite	ne
 8006e1a:	2301      	movne	r3, #1
 8006e1c:	2300      	moveq	r3, #0
 8006e1e:	b2db      	uxtb	r3, r3
 8006e20:	e02e      	b.n	8006e80 <HAL_DMA_IRQHandler+0x208>
 8006e22:	bf00      	nop
 8006e24:	24000004 	.word	0x24000004
 8006e28:	1b4e81b5 	.word	0x1b4e81b5
 8006e2c:	40020010 	.word	0x40020010
 8006e30:	40020028 	.word	0x40020028
 8006e34:	40020040 	.word	0x40020040
 8006e38:	40020058 	.word	0x40020058
 8006e3c:	40020070 	.word	0x40020070
 8006e40:	40020088 	.word	0x40020088
 8006e44:	400200a0 	.word	0x400200a0
 8006e48:	400200b8 	.word	0x400200b8
 8006e4c:	40020410 	.word	0x40020410
 8006e50:	40020428 	.word	0x40020428
 8006e54:	40020440 	.word	0x40020440
 8006e58:	40020458 	.word	0x40020458
 8006e5c:	40020470 	.word	0x40020470
 8006e60:	40020488 	.word	0x40020488
 8006e64:	400204a0 	.word	0x400204a0
 8006e68:	400204b8 	.word	0x400204b8
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f003 0308 	and.w	r3, r3, #8
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	bf14      	ite	ne
 8006e7a:	2301      	movne	r3, #1
 8006e7c:	2300      	moveq	r3, #0
 8006e7e:	b2db      	uxtb	r3, r3
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d015      	beq.n	8006eb0 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	681a      	ldr	r2, [r3, #0]
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f022 0204 	bic.w	r2, r2, #4
 8006e92:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e98:	f003 031f 	and.w	r3, r3, #31
 8006e9c:	2208      	movs	r2, #8
 8006e9e:	409a      	lsls	r2, r3
 8006ea0:	6a3b      	ldr	r3, [r7, #32]
 8006ea2:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006ea8:	f043 0201 	orr.w	r2, r3, #1
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006eb4:	f003 031f 	and.w	r3, r3, #31
 8006eb8:	69ba      	ldr	r2, [r7, #24]
 8006eba:	fa22 f303 	lsr.w	r3, r2, r3
 8006ebe:	f003 0301 	and.w	r3, r3, #1
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d06e      	beq.n	8006fa4 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4a69      	ldr	r2, [pc, #420]	; (8007070 <HAL_DMA_IRQHandler+0x3f8>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d04a      	beq.n	8006f66 <HAL_DMA_IRQHandler+0x2ee>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	4a67      	ldr	r2, [pc, #412]	; (8007074 <HAL_DMA_IRQHandler+0x3fc>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d045      	beq.n	8006f66 <HAL_DMA_IRQHandler+0x2ee>
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	4a66      	ldr	r2, [pc, #408]	; (8007078 <HAL_DMA_IRQHandler+0x400>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d040      	beq.n	8006f66 <HAL_DMA_IRQHandler+0x2ee>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	4a64      	ldr	r2, [pc, #400]	; (800707c <HAL_DMA_IRQHandler+0x404>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d03b      	beq.n	8006f66 <HAL_DMA_IRQHandler+0x2ee>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	4a63      	ldr	r2, [pc, #396]	; (8007080 <HAL_DMA_IRQHandler+0x408>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d036      	beq.n	8006f66 <HAL_DMA_IRQHandler+0x2ee>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4a61      	ldr	r2, [pc, #388]	; (8007084 <HAL_DMA_IRQHandler+0x40c>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d031      	beq.n	8006f66 <HAL_DMA_IRQHandler+0x2ee>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4a60      	ldr	r2, [pc, #384]	; (8007088 <HAL_DMA_IRQHandler+0x410>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d02c      	beq.n	8006f66 <HAL_DMA_IRQHandler+0x2ee>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4a5e      	ldr	r2, [pc, #376]	; (800708c <HAL_DMA_IRQHandler+0x414>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d027      	beq.n	8006f66 <HAL_DMA_IRQHandler+0x2ee>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a5d      	ldr	r2, [pc, #372]	; (8007090 <HAL_DMA_IRQHandler+0x418>)
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d022      	beq.n	8006f66 <HAL_DMA_IRQHandler+0x2ee>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4a5b      	ldr	r2, [pc, #364]	; (8007094 <HAL_DMA_IRQHandler+0x41c>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d01d      	beq.n	8006f66 <HAL_DMA_IRQHandler+0x2ee>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4a5a      	ldr	r2, [pc, #360]	; (8007098 <HAL_DMA_IRQHandler+0x420>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d018      	beq.n	8006f66 <HAL_DMA_IRQHandler+0x2ee>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	4a58      	ldr	r2, [pc, #352]	; (800709c <HAL_DMA_IRQHandler+0x424>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d013      	beq.n	8006f66 <HAL_DMA_IRQHandler+0x2ee>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4a57      	ldr	r2, [pc, #348]	; (80070a0 <HAL_DMA_IRQHandler+0x428>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d00e      	beq.n	8006f66 <HAL_DMA_IRQHandler+0x2ee>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a55      	ldr	r2, [pc, #340]	; (80070a4 <HAL_DMA_IRQHandler+0x42c>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d009      	beq.n	8006f66 <HAL_DMA_IRQHandler+0x2ee>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4a54      	ldr	r2, [pc, #336]	; (80070a8 <HAL_DMA_IRQHandler+0x430>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d004      	beq.n	8006f66 <HAL_DMA_IRQHandler+0x2ee>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4a52      	ldr	r2, [pc, #328]	; (80070ac <HAL_DMA_IRQHandler+0x434>)
 8006f62:	4293      	cmp	r3, r2
 8006f64:	d10a      	bne.n	8006f7c <HAL_DMA_IRQHandler+0x304>
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	695b      	ldr	r3, [r3, #20]
 8006f6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	bf14      	ite	ne
 8006f74:	2301      	movne	r3, #1
 8006f76:	2300      	moveq	r3, #0
 8006f78:	b2db      	uxtb	r3, r3
 8006f7a:	e003      	b.n	8006f84 <HAL_DMA_IRQHandler+0x30c>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	2300      	movs	r3, #0
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d00d      	beq.n	8006fa4 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f8c:	f003 031f 	and.w	r3, r3, #31
 8006f90:	2201      	movs	r2, #1
 8006f92:	409a      	lsls	r2, r3
 8006f94:	6a3b      	ldr	r3, [r7, #32]
 8006f96:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f9c:	f043 0202 	orr.w	r2, r3, #2
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fa8:	f003 031f 	and.w	r3, r3, #31
 8006fac:	2204      	movs	r2, #4
 8006fae:	409a      	lsls	r2, r3
 8006fb0:	69bb      	ldr	r3, [r7, #24]
 8006fb2:	4013      	ands	r3, r2
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	f000 808f 	beq.w	80070d8 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	4a2c      	ldr	r2, [pc, #176]	; (8007070 <HAL_DMA_IRQHandler+0x3f8>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	d04a      	beq.n	800705a <HAL_DMA_IRQHandler+0x3e2>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4a2a      	ldr	r2, [pc, #168]	; (8007074 <HAL_DMA_IRQHandler+0x3fc>)
 8006fca:	4293      	cmp	r3, r2
 8006fcc:	d045      	beq.n	800705a <HAL_DMA_IRQHandler+0x3e2>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4a29      	ldr	r2, [pc, #164]	; (8007078 <HAL_DMA_IRQHandler+0x400>)
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d040      	beq.n	800705a <HAL_DMA_IRQHandler+0x3e2>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4a27      	ldr	r2, [pc, #156]	; (800707c <HAL_DMA_IRQHandler+0x404>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d03b      	beq.n	800705a <HAL_DMA_IRQHandler+0x3e2>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4a26      	ldr	r2, [pc, #152]	; (8007080 <HAL_DMA_IRQHandler+0x408>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d036      	beq.n	800705a <HAL_DMA_IRQHandler+0x3e2>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	4a24      	ldr	r2, [pc, #144]	; (8007084 <HAL_DMA_IRQHandler+0x40c>)
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d031      	beq.n	800705a <HAL_DMA_IRQHandler+0x3e2>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	4a23      	ldr	r2, [pc, #140]	; (8007088 <HAL_DMA_IRQHandler+0x410>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d02c      	beq.n	800705a <HAL_DMA_IRQHandler+0x3e2>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4a21      	ldr	r2, [pc, #132]	; (800708c <HAL_DMA_IRQHandler+0x414>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d027      	beq.n	800705a <HAL_DMA_IRQHandler+0x3e2>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4a20      	ldr	r2, [pc, #128]	; (8007090 <HAL_DMA_IRQHandler+0x418>)
 8007010:	4293      	cmp	r3, r2
 8007012:	d022      	beq.n	800705a <HAL_DMA_IRQHandler+0x3e2>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	4a1e      	ldr	r2, [pc, #120]	; (8007094 <HAL_DMA_IRQHandler+0x41c>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d01d      	beq.n	800705a <HAL_DMA_IRQHandler+0x3e2>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	4a1d      	ldr	r2, [pc, #116]	; (8007098 <HAL_DMA_IRQHandler+0x420>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d018      	beq.n	800705a <HAL_DMA_IRQHandler+0x3e2>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4a1b      	ldr	r2, [pc, #108]	; (800709c <HAL_DMA_IRQHandler+0x424>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d013      	beq.n	800705a <HAL_DMA_IRQHandler+0x3e2>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	4a1a      	ldr	r2, [pc, #104]	; (80070a0 <HAL_DMA_IRQHandler+0x428>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d00e      	beq.n	800705a <HAL_DMA_IRQHandler+0x3e2>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4a18      	ldr	r2, [pc, #96]	; (80070a4 <HAL_DMA_IRQHandler+0x42c>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d009      	beq.n	800705a <HAL_DMA_IRQHandler+0x3e2>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4a17      	ldr	r2, [pc, #92]	; (80070a8 <HAL_DMA_IRQHandler+0x430>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d004      	beq.n	800705a <HAL_DMA_IRQHandler+0x3e2>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4a15      	ldr	r2, [pc, #84]	; (80070ac <HAL_DMA_IRQHandler+0x434>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d12a      	bne.n	80070b0 <HAL_DMA_IRQHandler+0x438>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f003 0302 	and.w	r3, r3, #2
 8007064:	2b00      	cmp	r3, #0
 8007066:	bf14      	ite	ne
 8007068:	2301      	movne	r3, #1
 800706a:	2300      	moveq	r3, #0
 800706c:	b2db      	uxtb	r3, r3
 800706e:	e023      	b.n	80070b8 <HAL_DMA_IRQHandler+0x440>
 8007070:	40020010 	.word	0x40020010
 8007074:	40020028 	.word	0x40020028
 8007078:	40020040 	.word	0x40020040
 800707c:	40020058 	.word	0x40020058
 8007080:	40020070 	.word	0x40020070
 8007084:	40020088 	.word	0x40020088
 8007088:	400200a0 	.word	0x400200a0
 800708c:	400200b8 	.word	0x400200b8
 8007090:	40020410 	.word	0x40020410
 8007094:	40020428 	.word	0x40020428
 8007098:	40020440 	.word	0x40020440
 800709c:	40020458 	.word	0x40020458
 80070a0:	40020470 	.word	0x40020470
 80070a4:	40020488 	.word	0x40020488
 80070a8:	400204a0 	.word	0x400204a0
 80070ac:	400204b8 	.word	0x400204b8
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	2300      	movs	r3, #0
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d00d      	beq.n	80070d8 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070c0:	f003 031f 	and.w	r3, r3, #31
 80070c4:	2204      	movs	r2, #4
 80070c6:	409a      	lsls	r2, r3
 80070c8:	6a3b      	ldr	r3, [r7, #32]
 80070ca:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070d0:	f043 0204 	orr.w	r2, r3, #4
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070dc:	f003 031f 	and.w	r3, r3, #31
 80070e0:	2210      	movs	r2, #16
 80070e2:	409a      	lsls	r2, r3
 80070e4:	69bb      	ldr	r3, [r7, #24]
 80070e6:	4013      	ands	r3, r2
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	f000 80a6 	beq.w	800723a <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4a85      	ldr	r2, [pc, #532]	; (8007308 <HAL_DMA_IRQHandler+0x690>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d04a      	beq.n	800718e <HAL_DMA_IRQHandler+0x516>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4a83      	ldr	r2, [pc, #524]	; (800730c <HAL_DMA_IRQHandler+0x694>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d045      	beq.n	800718e <HAL_DMA_IRQHandler+0x516>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4a82      	ldr	r2, [pc, #520]	; (8007310 <HAL_DMA_IRQHandler+0x698>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d040      	beq.n	800718e <HAL_DMA_IRQHandler+0x516>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	4a80      	ldr	r2, [pc, #512]	; (8007314 <HAL_DMA_IRQHandler+0x69c>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d03b      	beq.n	800718e <HAL_DMA_IRQHandler+0x516>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4a7f      	ldr	r2, [pc, #508]	; (8007318 <HAL_DMA_IRQHandler+0x6a0>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d036      	beq.n	800718e <HAL_DMA_IRQHandler+0x516>
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a7d      	ldr	r2, [pc, #500]	; (800731c <HAL_DMA_IRQHandler+0x6a4>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d031      	beq.n	800718e <HAL_DMA_IRQHandler+0x516>
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4a7c      	ldr	r2, [pc, #496]	; (8007320 <HAL_DMA_IRQHandler+0x6a8>)
 8007130:	4293      	cmp	r3, r2
 8007132:	d02c      	beq.n	800718e <HAL_DMA_IRQHandler+0x516>
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a7a      	ldr	r2, [pc, #488]	; (8007324 <HAL_DMA_IRQHandler+0x6ac>)
 800713a:	4293      	cmp	r3, r2
 800713c:	d027      	beq.n	800718e <HAL_DMA_IRQHandler+0x516>
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4a79      	ldr	r2, [pc, #484]	; (8007328 <HAL_DMA_IRQHandler+0x6b0>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d022      	beq.n	800718e <HAL_DMA_IRQHandler+0x516>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	4a77      	ldr	r2, [pc, #476]	; (800732c <HAL_DMA_IRQHandler+0x6b4>)
 800714e:	4293      	cmp	r3, r2
 8007150:	d01d      	beq.n	800718e <HAL_DMA_IRQHandler+0x516>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a76      	ldr	r2, [pc, #472]	; (8007330 <HAL_DMA_IRQHandler+0x6b8>)
 8007158:	4293      	cmp	r3, r2
 800715a:	d018      	beq.n	800718e <HAL_DMA_IRQHandler+0x516>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	4a74      	ldr	r2, [pc, #464]	; (8007334 <HAL_DMA_IRQHandler+0x6bc>)
 8007162:	4293      	cmp	r3, r2
 8007164:	d013      	beq.n	800718e <HAL_DMA_IRQHandler+0x516>
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	4a73      	ldr	r2, [pc, #460]	; (8007338 <HAL_DMA_IRQHandler+0x6c0>)
 800716c:	4293      	cmp	r3, r2
 800716e:	d00e      	beq.n	800718e <HAL_DMA_IRQHandler+0x516>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	4a71      	ldr	r2, [pc, #452]	; (800733c <HAL_DMA_IRQHandler+0x6c4>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d009      	beq.n	800718e <HAL_DMA_IRQHandler+0x516>
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	4a70      	ldr	r2, [pc, #448]	; (8007340 <HAL_DMA_IRQHandler+0x6c8>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d004      	beq.n	800718e <HAL_DMA_IRQHandler+0x516>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	4a6e      	ldr	r2, [pc, #440]	; (8007344 <HAL_DMA_IRQHandler+0x6cc>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d10a      	bne.n	80071a4 <HAL_DMA_IRQHandler+0x52c>
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f003 0308 	and.w	r3, r3, #8
 8007198:	2b00      	cmp	r3, #0
 800719a:	bf14      	ite	ne
 800719c:	2301      	movne	r3, #1
 800719e:	2300      	moveq	r3, #0
 80071a0:	b2db      	uxtb	r3, r3
 80071a2:	e009      	b.n	80071b8 <HAL_DMA_IRQHandler+0x540>
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f003 0304 	and.w	r3, r3, #4
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	bf14      	ite	ne
 80071b2:	2301      	movne	r3, #1
 80071b4:	2300      	moveq	r3, #0
 80071b6:	b2db      	uxtb	r3, r3
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d03e      	beq.n	800723a <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80071c0:	f003 031f 	and.w	r3, r3, #31
 80071c4:	2210      	movs	r2, #16
 80071c6:	409a      	lsls	r2, r3
 80071c8:	6a3b      	ldr	r3, [r7, #32]
 80071ca:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d018      	beq.n	800720c <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d108      	bne.n	80071fa <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d024      	beq.n	800723a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071f4:	6878      	ldr	r0, [r7, #4]
 80071f6:	4798      	blx	r3
 80071f8:	e01f      	b.n	800723a <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d01b      	beq.n	800723a <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	4798      	blx	r3
 800720a:	e016      	b.n	800723a <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007216:	2b00      	cmp	r3, #0
 8007218:	d107      	bne.n	800722a <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	681a      	ldr	r2, [r3, #0]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f022 0208 	bic.w	r2, r2, #8
 8007228:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800722e:	2b00      	cmp	r3, #0
 8007230:	d003      	beq.n	800723a <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007236:	6878      	ldr	r0, [r7, #4]
 8007238:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800723e:	f003 031f 	and.w	r3, r3, #31
 8007242:	2220      	movs	r2, #32
 8007244:	409a      	lsls	r2, r3
 8007246:	69bb      	ldr	r3, [r7, #24]
 8007248:	4013      	ands	r3, r2
 800724a:	2b00      	cmp	r3, #0
 800724c:	f000 8110 	beq.w	8007470 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	4a2c      	ldr	r2, [pc, #176]	; (8007308 <HAL_DMA_IRQHandler+0x690>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d04a      	beq.n	80072f0 <HAL_DMA_IRQHandler+0x678>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4a2b      	ldr	r2, [pc, #172]	; (800730c <HAL_DMA_IRQHandler+0x694>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d045      	beq.n	80072f0 <HAL_DMA_IRQHandler+0x678>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a29      	ldr	r2, [pc, #164]	; (8007310 <HAL_DMA_IRQHandler+0x698>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d040      	beq.n	80072f0 <HAL_DMA_IRQHandler+0x678>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4a28      	ldr	r2, [pc, #160]	; (8007314 <HAL_DMA_IRQHandler+0x69c>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d03b      	beq.n	80072f0 <HAL_DMA_IRQHandler+0x678>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a26      	ldr	r2, [pc, #152]	; (8007318 <HAL_DMA_IRQHandler+0x6a0>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d036      	beq.n	80072f0 <HAL_DMA_IRQHandler+0x678>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4a25      	ldr	r2, [pc, #148]	; (800731c <HAL_DMA_IRQHandler+0x6a4>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d031      	beq.n	80072f0 <HAL_DMA_IRQHandler+0x678>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4a23      	ldr	r2, [pc, #140]	; (8007320 <HAL_DMA_IRQHandler+0x6a8>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d02c      	beq.n	80072f0 <HAL_DMA_IRQHandler+0x678>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	4a22      	ldr	r2, [pc, #136]	; (8007324 <HAL_DMA_IRQHandler+0x6ac>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d027      	beq.n	80072f0 <HAL_DMA_IRQHandler+0x678>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	4a20      	ldr	r2, [pc, #128]	; (8007328 <HAL_DMA_IRQHandler+0x6b0>)
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d022      	beq.n	80072f0 <HAL_DMA_IRQHandler+0x678>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4a1f      	ldr	r2, [pc, #124]	; (800732c <HAL_DMA_IRQHandler+0x6b4>)
 80072b0:	4293      	cmp	r3, r2
 80072b2:	d01d      	beq.n	80072f0 <HAL_DMA_IRQHandler+0x678>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4a1d      	ldr	r2, [pc, #116]	; (8007330 <HAL_DMA_IRQHandler+0x6b8>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d018      	beq.n	80072f0 <HAL_DMA_IRQHandler+0x678>
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	4a1c      	ldr	r2, [pc, #112]	; (8007334 <HAL_DMA_IRQHandler+0x6bc>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d013      	beq.n	80072f0 <HAL_DMA_IRQHandler+0x678>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	4a1a      	ldr	r2, [pc, #104]	; (8007338 <HAL_DMA_IRQHandler+0x6c0>)
 80072ce:	4293      	cmp	r3, r2
 80072d0:	d00e      	beq.n	80072f0 <HAL_DMA_IRQHandler+0x678>
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	4a19      	ldr	r2, [pc, #100]	; (800733c <HAL_DMA_IRQHandler+0x6c4>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d009      	beq.n	80072f0 <HAL_DMA_IRQHandler+0x678>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	4a17      	ldr	r2, [pc, #92]	; (8007340 <HAL_DMA_IRQHandler+0x6c8>)
 80072e2:	4293      	cmp	r3, r2
 80072e4:	d004      	beq.n	80072f0 <HAL_DMA_IRQHandler+0x678>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4a16      	ldr	r2, [pc, #88]	; (8007344 <HAL_DMA_IRQHandler+0x6cc>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d12b      	bne.n	8007348 <HAL_DMA_IRQHandler+0x6d0>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f003 0310 	and.w	r3, r3, #16
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	bf14      	ite	ne
 80072fe:	2301      	movne	r3, #1
 8007300:	2300      	moveq	r3, #0
 8007302:	b2db      	uxtb	r3, r3
 8007304:	e02a      	b.n	800735c <HAL_DMA_IRQHandler+0x6e4>
 8007306:	bf00      	nop
 8007308:	40020010 	.word	0x40020010
 800730c:	40020028 	.word	0x40020028
 8007310:	40020040 	.word	0x40020040
 8007314:	40020058 	.word	0x40020058
 8007318:	40020070 	.word	0x40020070
 800731c:	40020088 	.word	0x40020088
 8007320:	400200a0 	.word	0x400200a0
 8007324:	400200b8 	.word	0x400200b8
 8007328:	40020410 	.word	0x40020410
 800732c:	40020428 	.word	0x40020428
 8007330:	40020440 	.word	0x40020440
 8007334:	40020458 	.word	0x40020458
 8007338:	40020470 	.word	0x40020470
 800733c:	40020488 	.word	0x40020488
 8007340:	400204a0 	.word	0x400204a0
 8007344:	400204b8 	.word	0x400204b8
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f003 0302 	and.w	r3, r3, #2
 8007352:	2b00      	cmp	r3, #0
 8007354:	bf14      	ite	ne
 8007356:	2301      	movne	r3, #1
 8007358:	2300      	moveq	r3, #0
 800735a:	b2db      	uxtb	r3, r3
 800735c:	2b00      	cmp	r3, #0
 800735e:	f000 8087 	beq.w	8007470 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007366:	f003 031f 	and.w	r3, r3, #31
 800736a:	2220      	movs	r2, #32
 800736c:	409a      	lsls	r2, r3
 800736e:	6a3b      	ldr	r3, [r7, #32]
 8007370:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007378:	b2db      	uxtb	r3, r3
 800737a:	2b04      	cmp	r3, #4
 800737c:	d139      	bne.n	80073f2 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	681a      	ldr	r2, [r3, #0]
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f022 0216 	bic.w	r2, r2, #22
 800738c:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	695a      	ldr	r2, [r3, #20]
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800739c:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d103      	bne.n	80073ae <HAL_DMA_IRQHandler+0x736>
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d007      	beq.n	80073be <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	681a      	ldr	r2, [r3, #0]
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f022 0208 	bic.w	r2, r2, #8
 80073bc:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80073c2:	f003 031f 	and.w	r3, r3, #31
 80073c6:	223f      	movs	r2, #63	; 0x3f
 80073c8:	409a      	lsls	r2, r3
 80073ca:	6a3b      	ldr	r3, [r7, #32]
 80073cc:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	2201      	movs	r2, #1
 80073d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2200      	movs	r2, #0
 80073da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	f000 834a 	beq.w	8007a7c <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073ec:	6878      	ldr	r0, [r7, #4]
 80073ee:	4798      	blx	r3
          }
          return;
 80073f0:	e344      	b.n	8007a7c <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d018      	beq.n	8007432 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800740a:	2b00      	cmp	r3, #0
 800740c:	d108      	bne.n	8007420 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007412:	2b00      	cmp	r3, #0
 8007414:	d02c      	beq.n	8007470 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800741a:	6878      	ldr	r0, [r7, #4]
 800741c:	4798      	blx	r3
 800741e:	e027      	b.n	8007470 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007424:	2b00      	cmp	r3, #0
 8007426:	d023      	beq.n	8007470 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800742c:	6878      	ldr	r0, [r7, #4]
 800742e:	4798      	blx	r3
 8007430:	e01e      	b.n	8007470 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800743c:	2b00      	cmp	r3, #0
 800743e:	d10f      	bne.n	8007460 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	681a      	ldr	r2, [r3, #0]
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f022 0210 	bic.w	r2, r2, #16
 800744e:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2201      	movs	r2, #1
 8007454:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	2200      	movs	r2, #0
 800745c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007464:	2b00      	cmp	r3, #0
 8007466:	d003      	beq.n	8007470 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800746c:	6878      	ldr	r0, [r7, #4]
 800746e:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007474:	2b00      	cmp	r3, #0
 8007476:	f000 8306 	beq.w	8007a86 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800747e:	f003 0301 	and.w	r3, r3, #1
 8007482:	2b00      	cmp	r3, #0
 8007484:	f000 8088 	beq.w	8007598 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2204      	movs	r2, #4
 800748c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	4a7a      	ldr	r2, [pc, #488]	; (8007680 <HAL_DMA_IRQHandler+0xa08>)
 8007496:	4293      	cmp	r3, r2
 8007498:	d04a      	beq.n	8007530 <HAL_DMA_IRQHandler+0x8b8>
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	4a79      	ldr	r2, [pc, #484]	; (8007684 <HAL_DMA_IRQHandler+0xa0c>)
 80074a0:	4293      	cmp	r3, r2
 80074a2:	d045      	beq.n	8007530 <HAL_DMA_IRQHandler+0x8b8>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	4a77      	ldr	r2, [pc, #476]	; (8007688 <HAL_DMA_IRQHandler+0xa10>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d040      	beq.n	8007530 <HAL_DMA_IRQHandler+0x8b8>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	4a76      	ldr	r2, [pc, #472]	; (800768c <HAL_DMA_IRQHandler+0xa14>)
 80074b4:	4293      	cmp	r3, r2
 80074b6:	d03b      	beq.n	8007530 <HAL_DMA_IRQHandler+0x8b8>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	4a74      	ldr	r2, [pc, #464]	; (8007690 <HAL_DMA_IRQHandler+0xa18>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d036      	beq.n	8007530 <HAL_DMA_IRQHandler+0x8b8>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	4a73      	ldr	r2, [pc, #460]	; (8007694 <HAL_DMA_IRQHandler+0xa1c>)
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d031      	beq.n	8007530 <HAL_DMA_IRQHandler+0x8b8>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4a71      	ldr	r2, [pc, #452]	; (8007698 <HAL_DMA_IRQHandler+0xa20>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d02c      	beq.n	8007530 <HAL_DMA_IRQHandler+0x8b8>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4a70      	ldr	r2, [pc, #448]	; (800769c <HAL_DMA_IRQHandler+0xa24>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d027      	beq.n	8007530 <HAL_DMA_IRQHandler+0x8b8>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4a6e      	ldr	r2, [pc, #440]	; (80076a0 <HAL_DMA_IRQHandler+0xa28>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d022      	beq.n	8007530 <HAL_DMA_IRQHandler+0x8b8>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	4a6d      	ldr	r2, [pc, #436]	; (80076a4 <HAL_DMA_IRQHandler+0xa2c>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d01d      	beq.n	8007530 <HAL_DMA_IRQHandler+0x8b8>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4a6b      	ldr	r2, [pc, #428]	; (80076a8 <HAL_DMA_IRQHandler+0xa30>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d018      	beq.n	8007530 <HAL_DMA_IRQHandler+0x8b8>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a6a      	ldr	r2, [pc, #424]	; (80076ac <HAL_DMA_IRQHandler+0xa34>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d013      	beq.n	8007530 <HAL_DMA_IRQHandler+0x8b8>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a68      	ldr	r2, [pc, #416]	; (80076b0 <HAL_DMA_IRQHandler+0xa38>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d00e      	beq.n	8007530 <HAL_DMA_IRQHandler+0x8b8>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4a67      	ldr	r2, [pc, #412]	; (80076b4 <HAL_DMA_IRQHandler+0xa3c>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d009      	beq.n	8007530 <HAL_DMA_IRQHandler+0x8b8>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a65      	ldr	r2, [pc, #404]	; (80076b8 <HAL_DMA_IRQHandler+0xa40>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d004      	beq.n	8007530 <HAL_DMA_IRQHandler+0x8b8>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a64      	ldr	r2, [pc, #400]	; (80076bc <HAL_DMA_IRQHandler+0xa44>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d108      	bne.n	8007542 <HAL_DMA_IRQHandler+0x8ca>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	681a      	ldr	r2, [r3, #0]
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f022 0201 	bic.w	r2, r2, #1
 800753e:	601a      	str	r2, [r3, #0]
 8007540:	e007      	b.n	8007552 <HAL_DMA_IRQHandler+0x8da>
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	681a      	ldr	r2, [r3, #0]
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f022 0201 	bic.w	r2, r2, #1
 8007550:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	3301      	adds	r3, #1
 8007556:	60fb      	str	r3, [r7, #12]
 8007558:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800755a:	429a      	cmp	r2, r3
 800755c:	d307      	bcc.n	800756e <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f003 0301 	and.w	r3, r3, #1
 8007568:	2b00      	cmp	r3, #0
 800756a:	d1f2      	bne.n	8007552 <HAL_DMA_IRQHandler+0x8da>
 800756c:	e000      	b.n	8007570 <HAL_DMA_IRQHandler+0x8f8>
            break;
 800756e:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f003 0301 	and.w	r3, r3, #1
 800757a:	2b00      	cmp	r3, #0
 800757c:	d004      	beq.n	8007588 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2203      	movs	r2, #3
 8007582:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8007586:	e003      	b.n	8007590 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2201      	movs	r2, #1
 800758c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	2200      	movs	r2, #0
 8007594:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800759c:	2b00      	cmp	r3, #0
 800759e:	f000 8272 	beq.w	8007a86 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075a6:	6878      	ldr	r0, [r7, #4]
 80075a8:	4798      	blx	r3
 80075aa:	e26c      	b.n	8007a86 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	4a43      	ldr	r2, [pc, #268]	; (80076c0 <HAL_DMA_IRQHandler+0xa48>)
 80075b2:	4293      	cmp	r3, r2
 80075b4:	d022      	beq.n	80075fc <HAL_DMA_IRQHandler+0x984>
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	4a42      	ldr	r2, [pc, #264]	; (80076c4 <HAL_DMA_IRQHandler+0xa4c>)
 80075bc:	4293      	cmp	r3, r2
 80075be:	d01d      	beq.n	80075fc <HAL_DMA_IRQHandler+0x984>
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	4a40      	ldr	r2, [pc, #256]	; (80076c8 <HAL_DMA_IRQHandler+0xa50>)
 80075c6:	4293      	cmp	r3, r2
 80075c8:	d018      	beq.n	80075fc <HAL_DMA_IRQHandler+0x984>
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	4a3f      	ldr	r2, [pc, #252]	; (80076cc <HAL_DMA_IRQHandler+0xa54>)
 80075d0:	4293      	cmp	r3, r2
 80075d2:	d013      	beq.n	80075fc <HAL_DMA_IRQHandler+0x984>
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	4a3d      	ldr	r2, [pc, #244]	; (80076d0 <HAL_DMA_IRQHandler+0xa58>)
 80075da:	4293      	cmp	r3, r2
 80075dc:	d00e      	beq.n	80075fc <HAL_DMA_IRQHandler+0x984>
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	4a3c      	ldr	r2, [pc, #240]	; (80076d4 <HAL_DMA_IRQHandler+0xa5c>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d009      	beq.n	80075fc <HAL_DMA_IRQHandler+0x984>
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4a3a      	ldr	r2, [pc, #232]	; (80076d8 <HAL_DMA_IRQHandler+0xa60>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d004      	beq.n	80075fc <HAL_DMA_IRQHandler+0x984>
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	4a39      	ldr	r2, [pc, #228]	; (80076dc <HAL_DMA_IRQHandler+0xa64>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d101      	bne.n	8007600 <HAL_DMA_IRQHandler+0x988>
 80075fc:	2301      	movs	r3, #1
 80075fe:	e000      	b.n	8007602 <HAL_DMA_IRQHandler+0x98a>
 8007600:	2300      	movs	r3, #0
 8007602:	2b00      	cmp	r3, #0
 8007604:	f000 823f 	beq.w	8007a86 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007614:	f003 031f 	and.w	r3, r3, #31
 8007618:	2204      	movs	r2, #4
 800761a:	409a      	lsls	r2, r3
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	4013      	ands	r3, r2
 8007620:	2b00      	cmp	r3, #0
 8007622:	f000 80cd 	beq.w	80077c0 <HAL_DMA_IRQHandler+0xb48>
 8007626:	693b      	ldr	r3, [r7, #16]
 8007628:	f003 0304 	and.w	r3, r3, #4
 800762c:	2b00      	cmp	r3, #0
 800762e:	f000 80c7 	beq.w	80077c0 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007636:	f003 031f 	and.w	r3, r3, #31
 800763a:	2204      	movs	r2, #4
 800763c:	409a      	lsls	r2, r3
 800763e:	69fb      	ldr	r3, [r7, #28]
 8007640:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007642:	693b      	ldr	r3, [r7, #16]
 8007644:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007648:	2b00      	cmp	r3, #0
 800764a:	d049      	beq.n	80076e0 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800764c:	693b      	ldr	r3, [r7, #16]
 800764e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007652:	2b00      	cmp	r3, #0
 8007654:	d109      	bne.n	800766a <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800765a:	2b00      	cmp	r3, #0
 800765c:	f000 8210 	beq.w	8007a80 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007668:	e20a      	b.n	8007a80 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800766e:	2b00      	cmp	r3, #0
 8007670:	f000 8206 	beq.w	8007a80 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007678:	6878      	ldr	r0, [r7, #4]
 800767a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800767c:	e200      	b.n	8007a80 <HAL_DMA_IRQHandler+0xe08>
 800767e:	bf00      	nop
 8007680:	40020010 	.word	0x40020010
 8007684:	40020028 	.word	0x40020028
 8007688:	40020040 	.word	0x40020040
 800768c:	40020058 	.word	0x40020058
 8007690:	40020070 	.word	0x40020070
 8007694:	40020088 	.word	0x40020088
 8007698:	400200a0 	.word	0x400200a0
 800769c:	400200b8 	.word	0x400200b8
 80076a0:	40020410 	.word	0x40020410
 80076a4:	40020428 	.word	0x40020428
 80076a8:	40020440 	.word	0x40020440
 80076ac:	40020458 	.word	0x40020458
 80076b0:	40020470 	.word	0x40020470
 80076b4:	40020488 	.word	0x40020488
 80076b8:	400204a0 	.word	0x400204a0
 80076bc:	400204b8 	.word	0x400204b8
 80076c0:	58025408 	.word	0x58025408
 80076c4:	5802541c 	.word	0x5802541c
 80076c8:	58025430 	.word	0x58025430
 80076cc:	58025444 	.word	0x58025444
 80076d0:	58025458 	.word	0x58025458
 80076d4:	5802546c 	.word	0x5802546c
 80076d8:	58025480 	.word	0x58025480
 80076dc:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80076e0:	693b      	ldr	r3, [r7, #16]
 80076e2:	f003 0320 	and.w	r3, r3, #32
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d160      	bne.n	80077ac <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4a7f      	ldr	r2, [pc, #508]	; (80078ec <HAL_DMA_IRQHandler+0xc74>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d04a      	beq.n	800778a <HAL_DMA_IRQHandler+0xb12>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	4a7d      	ldr	r2, [pc, #500]	; (80078f0 <HAL_DMA_IRQHandler+0xc78>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d045      	beq.n	800778a <HAL_DMA_IRQHandler+0xb12>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	4a7c      	ldr	r2, [pc, #496]	; (80078f4 <HAL_DMA_IRQHandler+0xc7c>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d040      	beq.n	800778a <HAL_DMA_IRQHandler+0xb12>
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	4a7a      	ldr	r2, [pc, #488]	; (80078f8 <HAL_DMA_IRQHandler+0xc80>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d03b      	beq.n	800778a <HAL_DMA_IRQHandler+0xb12>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	4a79      	ldr	r2, [pc, #484]	; (80078fc <HAL_DMA_IRQHandler+0xc84>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d036      	beq.n	800778a <HAL_DMA_IRQHandler+0xb12>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	4a77      	ldr	r2, [pc, #476]	; (8007900 <HAL_DMA_IRQHandler+0xc88>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d031      	beq.n	800778a <HAL_DMA_IRQHandler+0xb12>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	4a76      	ldr	r2, [pc, #472]	; (8007904 <HAL_DMA_IRQHandler+0xc8c>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d02c      	beq.n	800778a <HAL_DMA_IRQHandler+0xb12>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	4a74      	ldr	r2, [pc, #464]	; (8007908 <HAL_DMA_IRQHandler+0xc90>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d027      	beq.n	800778a <HAL_DMA_IRQHandler+0xb12>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	4a73      	ldr	r2, [pc, #460]	; (800790c <HAL_DMA_IRQHandler+0xc94>)
 8007740:	4293      	cmp	r3, r2
 8007742:	d022      	beq.n	800778a <HAL_DMA_IRQHandler+0xb12>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	4a71      	ldr	r2, [pc, #452]	; (8007910 <HAL_DMA_IRQHandler+0xc98>)
 800774a:	4293      	cmp	r3, r2
 800774c:	d01d      	beq.n	800778a <HAL_DMA_IRQHandler+0xb12>
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	4a70      	ldr	r2, [pc, #448]	; (8007914 <HAL_DMA_IRQHandler+0xc9c>)
 8007754:	4293      	cmp	r3, r2
 8007756:	d018      	beq.n	800778a <HAL_DMA_IRQHandler+0xb12>
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4a6e      	ldr	r2, [pc, #440]	; (8007918 <HAL_DMA_IRQHandler+0xca0>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d013      	beq.n	800778a <HAL_DMA_IRQHandler+0xb12>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4a6d      	ldr	r2, [pc, #436]	; (800791c <HAL_DMA_IRQHandler+0xca4>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d00e      	beq.n	800778a <HAL_DMA_IRQHandler+0xb12>
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	4a6b      	ldr	r2, [pc, #428]	; (8007920 <HAL_DMA_IRQHandler+0xca8>)
 8007772:	4293      	cmp	r3, r2
 8007774:	d009      	beq.n	800778a <HAL_DMA_IRQHandler+0xb12>
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4a6a      	ldr	r2, [pc, #424]	; (8007924 <HAL_DMA_IRQHandler+0xcac>)
 800777c:	4293      	cmp	r3, r2
 800777e:	d004      	beq.n	800778a <HAL_DMA_IRQHandler+0xb12>
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	4a68      	ldr	r2, [pc, #416]	; (8007928 <HAL_DMA_IRQHandler+0xcb0>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d108      	bne.n	800779c <HAL_DMA_IRQHandler+0xb24>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	681a      	ldr	r2, [r3, #0]
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	f022 0208 	bic.w	r2, r2, #8
 8007798:	601a      	str	r2, [r3, #0]
 800779a:	e007      	b.n	80077ac <HAL_DMA_IRQHandler+0xb34>
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	681a      	ldr	r2, [r3, #0]
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f022 0204 	bic.w	r2, r2, #4
 80077aa:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	f000 8165 	beq.w	8007a80 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077ba:	6878      	ldr	r0, [r7, #4]
 80077bc:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80077be:	e15f      	b.n	8007a80 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80077c4:	f003 031f 	and.w	r3, r3, #31
 80077c8:	2202      	movs	r2, #2
 80077ca:	409a      	lsls	r2, r3
 80077cc:	697b      	ldr	r3, [r7, #20]
 80077ce:	4013      	ands	r3, r2
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	f000 80c5 	beq.w	8007960 <HAL_DMA_IRQHandler+0xce8>
 80077d6:	693b      	ldr	r3, [r7, #16]
 80077d8:	f003 0302 	and.w	r3, r3, #2
 80077dc:	2b00      	cmp	r3, #0
 80077de:	f000 80bf 	beq.w	8007960 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80077e6:	f003 031f 	and.w	r3, r3, #31
 80077ea:	2202      	movs	r2, #2
 80077ec:	409a      	lsls	r2, r3
 80077ee:	69fb      	ldr	r3, [r7, #28]
 80077f0:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80077f2:	693b      	ldr	r3, [r7, #16]
 80077f4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d018      	beq.n	800782e <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80077fc:	693b      	ldr	r3, [r7, #16]
 80077fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007802:	2b00      	cmp	r3, #0
 8007804:	d109      	bne.n	800781a <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800780a:	2b00      	cmp	r3, #0
 800780c:	f000 813a 	beq.w	8007a84 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007814:	6878      	ldr	r0, [r7, #4]
 8007816:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007818:	e134      	b.n	8007a84 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800781e:	2b00      	cmp	r3, #0
 8007820:	f000 8130 	beq.w	8007a84 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007828:	6878      	ldr	r0, [r7, #4]
 800782a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800782c:	e12a      	b.n	8007a84 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800782e:	693b      	ldr	r3, [r7, #16]
 8007830:	f003 0320 	and.w	r3, r3, #32
 8007834:	2b00      	cmp	r3, #0
 8007836:	f040 8089 	bne.w	800794c <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	4a2b      	ldr	r2, [pc, #172]	; (80078ec <HAL_DMA_IRQHandler+0xc74>)
 8007840:	4293      	cmp	r3, r2
 8007842:	d04a      	beq.n	80078da <HAL_DMA_IRQHandler+0xc62>
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	4a29      	ldr	r2, [pc, #164]	; (80078f0 <HAL_DMA_IRQHandler+0xc78>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d045      	beq.n	80078da <HAL_DMA_IRQHandler+0xc62>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	4a28      	ldr	r2, [pc, #160]	; (80078f4 <HAL_DMA_IRQHandler+0xc7c>)
 8007854:	4293      	cmp	r3, r2
 8007856:	d040      	beq.n	80078da <HAL_DMA_IRQHandler+0xc62>
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	4a26      	ldr	r2, [pc, #152]	; (80078f8 <HAL_DMA_IRQHandler+0xc80>)
 800785e:	4293      	cmp	r3, r2
 8007860:	d03b      	beq.n	80078da <HAL_DMA_IRQHandler+0xc62>
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	4a25      	ldr	r2, [pc, #148]	; (80078fc <HAL_DMA_IRQHandler+0xc84>)
 8007868:	4293      	cmp	r3, r2
 800786a:	d036      	beq.n	80078da <HAL_DMA_IRQHandler+0xc62>
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	4a23      	ldr	r2, [pc, #140]	; (8007900 <HAL_DMA_IRQHandler+0xc88>)
 8007872:	4293      	cmp	r3, r2
 8007874:	d031      	beq.n	80078da <HAL_DMA_IRQHandler+0xc62>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	4a22      	ldr	r2, [pc, #136]	; (8007904 <HAL_DMA_IRQHandler+0xc8c>)
 800787c:	4293      	cmp	r3, r2
 800787e:	d02c      	beq.n	80078da <HAL_DMA_IRQHandler+0xc62>
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	4a20      	ldr	r2, [pc, #128]	; (8007908 <HAL_DMA_IRQHandler+0xc90>)
 8007886:	4293      	cmp	r3, r2
 8007888:	d027      	beq.n	80078da <HAL_DMA_IRQHandler+0xc62>
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	4a1f      	ldr	r2, [pc, #124]	; (800790c <HAL_DMA_IRQHandler+0xc94>)
 8007890:	4293      	cmp	r3, r2
 8007892:	d022      	beq.n	80078da <HAL_DMA_IRQHandler+0xc62>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4a1d      	ldr	r2, [pc, #116]	; (8007910 <HAL_DMA_IRQHandler+0xc98>)
 800789a:	4293      	cmp	r3, r2
 800789c:	d01d      	beq.n	80078da <HAL_DMA_IRQHandler+0xc62>
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	4a1c      	ldr	r2, [pc, #112]	; (8007914 <HAL_DMA_IRQHandler+0xc9c>)
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d018      	beq.n	80078da <HAL_DMA_IRQHandler+0xc62>
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	4a1a      	ldr	r2, [pc, #104]	; (8007918 <HAL_DMA_IRQHandler+0xca0>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d013      	beq.n	80078da <HAL_DMA_IRQHandler+0xc62>
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	4a19      	ldr	r2, [pc, #100]	; (800791c <HAL_DMA_IRQHandler+0xca4>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d00e      	beq.n	80078da <HAL_DMA_IRQHandler+0xc62>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	4a17      	ldr	r2, [pc, #92]	; (8007920 <HAL_DMA_IRQHandler+0xca8>)
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d009      	beq.n	80078da <HAL_DMA_IRQHandler+0xc62>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4a16      	ldr	r2, [pc, #88]	; (8007924 <HAL_DMA_IRQHandler+0xcac>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d004      	beq.n	80078da <HAL_DMA_IRQHandler+0xc62>
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4a14      	ldr	r2, [pc, #80]	; (8007928 <HAL_DMA_IRQHandler+0xcb0>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d128      	bne.n	800792c <HAL_DMA_IRQHandler+0xcb4>
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	681a      	ldr	r2, [r3, #0]
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f022 0214 	bic.w	r2, r2, #20
 80078e8:	601a      	str	r2, [r3, #0]
 80078ea:	e027      	b.n	800793c <HAL_DMA_IRQHandler+0xcc4>
 80078ec:	40020010 	.word	0x40020010
 80078f0:	40020028 	.word	0x40020028
 80078f4:	40020040 	.word	0x40020040
 80078f8:	40020058 	.word	0x40020058
 80078fc:	40020070 	.word	0x40020070
 8007900:	40020088 	.word	0x40020088
 8007904:	400200a0 	.word	0x400200a0
 8007908:	400200b8 	.word	0x400200b8
 800790c:	40020410 	.word	0x40020410
 8007910:	40020428 	.word	0x40020428
 8007914:	40020440 	.word	0x40020440
 8007918:	40020458 	.word	0x40020458
 800791c:	40020470 	.word	0x40020470
 8007920:	40020488 	.word	0x40020488
 8007924:	400204a0 	.word	0x400204a0
 8007928:	400204b8 	.word	0x400204b8
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	681a      	ldr	r2, [r3, #0]
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f022 020a 	bic.w	r2, r2, #10
 800793a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2201      	movs	r2, #1
 8007940:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2200      	movs	r2, #0
 8007948:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007950:	2b00      	cmp	r3, #0
 8007952:	f000 8097 	beq.w	8007a84 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800795a:	6878      	ldr	r0, [r7, #4]
 800795c:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800795e:	e091      	b.n	8007a84 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007964:	f003 031f 	and.w	r3, r3, #31
 8007968:	2208      	movs	r2, #8
 800796a:	409a      	lsls	r2, r3
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	4013      	ands	r3, r2
 8007970:	2b00      	cmp	r3, #0
 8007972:	f000 8088 	beq.w	8007a86 <HAL_DMA_IRQHandler+0xe0e>
 8007976:	693b      	ldr	r3, [r7, #16]
 8007978:	f003 0308 	and.w	r3, r3, #8
 800797c:	2b00      	cmp	r3, #0
 800797e:	f000 8082 	beq.w	8007a86 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	4a41      	ldr	r2, [pc, #260]	; (8007a8c <HAL_DMA_IRQHandler+0xe14>)
 8007988:	4293      	cmp	r3, r2
 800798a:	d04a      	beq.n	8007a22 <HAL_DMA_IRQHandler+0xdaa>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	4a3f      	ldr	r2, [pc, #252]	; (8007a90 <HAL_DMA_IRQHandler+0xe18>)
 8007992:	4293      	cmp	r3, r2
 8007994:	d045      	beq.n	8007a22 <HAL_DMA_IRQHandler+0xdaa>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	4a3e      	ldr	r2, [pc, #248]	; (8007a94 <HAL_DMA_IRQHandler+0xe1c>)
 800799c:	4293      	cmp	r3, r2
 800799e:	d040      	beq.n	8007a22 <HAL_DMA_IRQHandler+0xdaa>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	4a3c      	ldr	r2, [pc, #240]	; (8007a98 <HAL_DMA_IRQHandler+0xe20>)
 80079a6:	4293      	cmp	r3, r2
 80079a8:	d03b      	beq.n	8007a22 <HAL_DMA_IRQHandler+0xdaa>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	4a3b      	ldr	r2, [pc, #236]	; (8007a9c <HAL_DMA_IRQHandler+0xe24>)
 80079b0:	4293      	cmp	r3, r2
 80079b2:	d036      	beq.n	8007a22 <HAL_DMA_IRQHandler+0xdaa>
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	4a39      	ldr	r2, [pc, #228]	; (8007aa0 <HAL_DMA_IRQHandler+0xe28>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d031      	beq.n	8007a22 <HAL_DMA_IRQHandler+0xdaa>
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	4a38      	ldr	r2, [pc, #224]	; (8007aa4 <HAL_DMA_IRQHandler+0xe2c>)
 80079c4:	4293      	cmp	r3, r2
 80079c6:	d02c      	beq.n	8007a22 <HAL_DMA_IRQHandler+0xdaa>
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	4a36      	ldr	r2, [pc, #216]	; (8007aa8 <HAL_DMA_IRQHandler+0xe30>)
 80079ce:	4293      	cmp	r3, r2
 80079d0:	d027      	beq.n	8007a22 <HAL_DMA_IRQHandler+0xdaa>
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	4a35      	ldr	r2, [pc, #212]	; (8007aac <HAL_DMA_IRQHandler+0xe34>)
 80079d8:	4293      	cmp	r3, r2
 80079da:	d022      	beq.n	8007a22 <HAL_DMA_IRQHandler+0xdaa>
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	4a33      	ldr	r2, [pc, #204]	; (8007ab0 <HAL_DMA_IRQHandler+0xe38>)
 80079e2:	4293      	cmp	r3, r2
 80079e4:	d01d      	beq.n	8007a22 <HAL_DMA_IRQHandler+0xdaa>
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	4a32      	ldr	r2, [pc, #200]	; (8007ab4 <HAL_DMA_IRQHandler+0xe3c>)
 80079ec:	4293      	cmp	r3, r2
 80079ee:	d018      	beq.n	8007a22 <HAL_DMA_IRQHandler+0xdaa>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	4a30      	ldr	r2, [pc, #192]	; (8007ab8 <HAL_DMA_IRQHandler+0xe40>)
 80079f6:	4293      	cmp	r3, r2
 80079f8:	d013      	beq.n	8007a22 <HAL_DMA_IRQHandler+0xdaa>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	4a2f      	ldr	r2, [pc, #188]	; (8007abc <HAL_DMA_IRQHandler+0xe44>)
 8007a00:	4293      	cmp	r3, r2
 8007a02:	d00e      	beq.n	8007a22 <HAL_DMA_IRQHandler+0xdaa>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	4a2d      	ldr	r2, [pc, #180]	; (8007ac0 <HAL_DMA_IRQHandler+0xe48>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d009      	beq.n	8007a22 <HAL_DMA_IRQHandler+0xdaa>
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	4a2c      	ldr	r2, [pc, #176]	; (8007ac4 <HAL_DMA_IRQHandler+0xe4c>)
 8007a14:	4293      	cmp	r3, r2
 8007a16:	d004      	beq.n	8007a22 <HAL_DMA_IRQHandler+0xdaa>
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	4a2a      	ldr	r2, [pc, #168]	; (8007ac8 <HAL_DMA_IRQHandler+0xe50>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d108      	bne.n	8007a34 <HAL_DMA_IRQHandler+0xdbc>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	681a      	ldr	r2, [r3, #0]
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f022 021c 	bic.w	r2, r2, #28
 8007a30:	601a      	str	r2, [r3, #0]
 8007a32:	e007      	b.n	8007a44 <HAL_DMA_IRQHandler+0xdcc>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	681a      	ldr	r2, [r3, #0]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f022 020e 	bic.w	r2, r2, #14
 8007a42:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a48:	f003 031f 	and.w	r3, r3, #31
 8007a4c:	2201      	movs	r2, #1
 8007a4e:	409a      	lsls	r2, r3
 8007a50:	69fb      	ldr	r3, [r7, #28]
 8007a52:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2201      	movs	r2, #1
 8007a58:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2201      	movs	r2, #1
 8007a5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2200      	movs	r2, #0
 8007a66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d009      	beq.n	8007a86 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	4798      	blx	r3
 8007a7a:	e004      	b.n	8007a86 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8007a7c:	bf00      	nop
 8007a7e:	e002      	b.n	8007a86 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007a80:	bf00      	nop
 8007a82:	e000      	b.n	8007a86 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007a84:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007a86:	3728      	adds	r7, #40	; 0x28
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	bd80      	pop	{r7, pc}
 8007a8c:	40020010 	.word	0x40020010
 8007a90:	40020028 	.word	0x40020028
 8007a94:	40020040 	.word	0x40020040
 8007a98:	40020058 	.word	0x40020058
 8007a9c:	40020070 	.word	0x40020070
 8007aa0:	40020088 	.word	0x40020088
 8007aa4:	400200a0 	.word	0x400200a0
 8007aa8:	400200b8 	.word	0x400200b8
 8007aac:	40020410 	.word	0x40020410
 8007ab0:	40020428 	.word	0x40020428
 8007ab4:	40020440 	.word	0x40020440
 8007ab8:	40020458 	.word	0x40020458
 8007abc:	40020470 	.word	0x40020470
 8007ac0:	40020488 	.word	0x40020488
 8007ac4:	400204a0 	.word	0x400204a0
 8007ac8:	400204b8 	.word	0x400204b8

08007acc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007acc:	b480      	push	{r7}
 8007ace:	b087      	sub	sp, #28
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	60f8      	str	r0, [r7, #12]
 8007ad4:	60b9      	str	r1, [r7, #8]
 8007ad6:	607a      	str	r2, [r7, #4]
 8007ad8:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ade:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ae4:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4a7f      	ldr	r2, [pc, #508]	; (8007ce8 <DMA_SetConfig+0x21c>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d072      	beq.n	8007bd6 <DMA_SetConfig+0x10a>
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4a7d      	ldr	r2, [pc, #500]	; (8007cec <DMA_SetConfig+0x220>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d06d      	beq.n	8007bd6 <DMA_SetConfig+0x10a>
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	4a7c      	ldr	r2, [pc, #496]	; (8007cf0 <DMA_SetConfig+0x224>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d068      	beq.n	8007bd6 <DMA_SetConfig+0x10a>
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	4a7a      	ldr	r2, [pc, #488]	; (8007cf4 <DMA_SetConfig+0x228>)
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d063      	beq.n	8007bd6 <DMA_SetConfig+0x10a>
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	4a79      	ldr	r2, [pc, #484]	; (8007cf8 <DMA_SetConfig+0x22c>)
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d05e      	beq.n	8007bd6 <DMA_SetConfig+0x10a>
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	4a77      	ldr	r2, [pc, #476]	; (8007cfc <DMA_SetConfig+0x230>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d059      	beq.n	8007bd6 <DMA_SetConfig+0x10a>
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	4a76      	ldr	r2, [pc, #472]	; (8007d00 <DMA_SetConfig+0x234>)
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d054      	beq.n	8007bd6 <DMA_SetConfig+0x10a>
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	4a74      	ldr	r2, [pc, #464]	; (8007d04 <DMA_SetConfig+0x238>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d04f      	beq.n	8007bd6 <DMA_SetConfig+0x10a>
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4a73      	ldr	r2, [pc, #460]	; (8007d08 <DMA_SetConfig+0x23c>)
 8007b3c:	4293      	cmp	r3, r2
 8007b3e:	d04a      	beq.n	8007bd6 <DMA_SetConfig+0x10a>
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	4a71      	ldr	r2, [pc, #452]	; (8007d0c <DMA_SetConfig+0x240>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d045      	beq.n	8007bd6 <DMA_SetConfig+0x10a>
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	4a70      	ldr	r2, [pc, #448]	; (8007d10 <DMA_SetConfig+0x244>)
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d040      	beq.n	8007bd6 <DMA_SetConfig+0x10a>
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	4a6e      	ldr	r2, [pc, #440]	; (8007d14 <DMA_SetConfig+0x248>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d03b      	beq.n	8007bd6 <DMA_SetConfig+0x10a>
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	4a6d      	ldr	r2, [pc, #436]	; (8007d18 <DMA_SetConfig+0x24c>)
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d036      	beq.n	8007bd6 <DMA_SetConfig+0x10a>
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	4a6b      	ldr	r2, [pc, #428]	; (8007d1c <DMA_SetConfig+0x250>)
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	d031      	beq.n	8007bd6 <DMA_SetConfig+0x10a>
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	4a6a      	ldr	r2, [pc, #424]	; (8007d20 <DMA_SetConfig+0x254>)
 8007b78:	4293      	cmp	r3, r2
 8007b7a:	d02c      	beq.n	8007bd6 <DMA_SetConfig+0x10a>
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	4a68      	ldr	r2, [pc, #416]	; (8007d24 <DMA_SetConfig+0x258>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d027      	beq.n	8007bd6 <DMA_SetConfig+0x10a>
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	4a67      	ldr	r2, [pc, #412]	; (8007d28 <DMA_SetConfig+0x25c>)
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d022      	beq.n	8007bd6 <DMA_SetConfig+0x10a>
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4a65      	ldr	r2, [pc, #404]	; (8007d2c <DMA_SetConfig+0x260>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d01d      	beq.n	8007bd6 <DMA_SetConfig+0x10a>
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	4a64      	ldr	r2, [pc, #400]	; (8007d30 <DMA_SetConfig+0x264>)
 8007ba0:	4293      	cmp	r3, r2
 8007ba2:	d018      	beq.n	8007bd6 <DMA_SetConfig+0x10a>
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	4a62      	ldr	r2, [pc, #392]	; (8007d34 <DMA_SetConfig+0x268>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d013      	beq.n	8007bd6 <DMA_SetConfig+0x10a>
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	4a61      	ldr	r2, [pc, #388]	; (8007d38 <DMA_SetConfig+0x26c>)
 8007bb4:	4293      	cmp	r3, r2
 8007bb6:	d00e      	beq.n	8007bd6 <DMA_SetConfig+0x10a>
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	4a5f      	ldr	r2, [pc, #380]	; (8007d3c <DMA_SetConfig+0x270>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d009      	beq.n	8007bd6 <DMA_SetConfig+0x10a>
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	4a5e      	ldr	r2, [pc, #376]	; (8007d40 <DMA_SetConfig+0x274>)
 8007bc8:	4293      	cmp	r3, r2
 8007bca:	d004      	beq.n	8007bd6 <DMA_SetConfig+0x10a>
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	4a5c      	ldr	r2, [pc, #368]	; (8007d44 <DMA_SetConfig+0x278>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d101      	bne.n	8007bda <DMA_SetConfig+0x10e>
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	e000      	b.n	8007bdc <DMA_SetConfig+0x110>
 8007bda:	2300      	movs	r3, #0
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d00d      	beq.n	8007bfc <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007be4:	68fa      	ldr	r2, [r7, #12]
 8007be6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8007be8:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d004      	beq.n	8007bfc <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007bf6:	68fa      	ldr	r2, [r7, #12]
 8007bf8:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8007bfa:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	4a39      	ldr	r2, [pc, #228]	; (8007ce8 <DMA_SetConfig+0x21c>)
 8007c02:	4293      	cmp	r3, r2
 8007c04:	d04a      	beq.n	8007c9c <DMA_SetConfig+0x1d0>
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	4a38      	ldr	r2, [pc, #224]	; (8007cec <DMA_SetConfig+0x220>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d045      	beq.n	8007c9c <DMA_SetConfig+0x1d0>
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4a36      	ldr	r2, [pc, #216]	; (8007cf0 <DMA_SetConfig+0x224>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d040      	beq.n	8007c9c <DMA_SetConfig+0x1d0>
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	4a35      	ldr	r2, [pc, #212]	; (8007cf4 <DMA_SetConfig+0x228>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d03b      	beq.n	8007c9c <DMA_SetConfig+0x1d0>
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	4a33      	ldr	r2, [pc, #204]	; (8007cf8 <DMA_SetConfig+0x22c>)
 8007c2a:	4293      	cmp	r3, r2
 8007c2c:	d036      	beq.n	8007c9c <DMA_SetConfig+0x1d0>
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	4a32      	ldr	r2, [pc, #200]	; (8007cfc <DMA_SetConfig+0x230>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d031      	beq.n	8007c9c <DMA_SetConfig+0x1d0>
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	4a30      	ldr	r2, [pc, #192]	; (8007d00 <DMA_SetConfig+0x234>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d02c      	beq.n	8007c9c <DMA_SetConfig+0x1d0>
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	4a2f      	ldr	r2, [pc, #188]	; (8007d04 <DMA_SetConfig+0x238>)
 8007c48:	4293      	cmp	r3, r2
 8007c4a:	d027      	beq.n	8007c9c <DMA_SetConfig+0x1d0>
 8007c4c:	68fb      	ldr	r3, [r7, #12]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	4a2d      	ldr	r2, [pc, #180]	; (8007d08 <DMA_SetConfig+0x23c>)
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d022      	beq.n	8007c9c <DMA_SetConfig+0x1d0>
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	4a2c      	ldr	r2, [pc, #176]	; (8007d0c <DMA_SetConfig+0x240>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d01d      	beq.n	8007c9c <DMA_SetConfig+0x1d0>
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	4a2a      	ldr	r2, [pc, #168]	; (8007d10 <DMA_SetConfig+0x244>)
 8007c66:	4293      	cmp	r3, r2
 8007c68:	d018      	beq.n	8007c9c <DMA_SetConfig+0x1d0>
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	4a29      	ldr	r2, [pc, #164]	; (8007d14 <DMA_SetConfig+0x248>)
 8007c70:	4293      	cmp	r3, r2
 8007c72:	d013      	beq.n	8007c9c <DMA_SetConfig+0x1d0>
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	4a27      	ldr	r2, [pc, #156]	; (8007d18 <DMA_SetConfig+0x24c>)
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	d00e      	beq.n	8007c9c <DMA_SetConfig+0x1d0>
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	4a26      	ldr	r2, [pc, #152]	; (8007d1c <DMA_SetConfig+0x250>)
 8007c84:	4293      	cmp	r3, r2
 8007c86:	d009      	beq.n	8007c9c <DMA_SetConfig+0x1d0>
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	4a24      	ldr	r2, [pc, #144]	; (8007d20 <DMA_SetConfig+0x254>)
 8007c8e:	4293      	cmp	r3, r2
 8007c90:	d004      	beq.n	8007c9c <DMA_SetConfig+0x1d0>
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	4a23      	ldr	r2, [pc, #140]	; (8007d24 <DMA_SetConfig+0x258>)
 8007c98:	4293      	cmp	r3, r2
 8007c9a:	d101      	bne.n	8007ca0 <DMA_SetConfig+0x1d4>
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	e000      	b.n	8007ca2 <DMA_SetConfig+0x1d6>
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d059      	beq.n	8007d5a <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007caa:	f003 031f 	and.w	r3, r3, #31
 8007cae:	223f      	movs	r2, #63	; 0x3f
 8007cb0:	409a      	lsls	r2, r3
 8007cb2:	697b      	ldr	r3, [r7, #20]
 8007cb4:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	681a      	ldr	r2, [r3, #0]
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007cc4:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	683a      	ldr	r2, [r7, #0]
 8007ccc:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	689b      	ldr	r3, [r3, #8]
 8007cd2:	2b40      	cmp	r3, #64	; 0x40
 8007cd4:	d138      	bne.n	8007d48 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	687a      	ldr	r2, [r7, #4]
 8007cdc:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	68ba      	ldr	r2, [r7, #8]
 8007ce4:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007ce6:	e086      	b.n	8007df6 <DMA_SetConfig+0x32a>
 8007ce8:	40020010 	.word	0x40020010
 8007cec:	40020028 	.word	0x40020028
 8007cf0:	40020040 	.word	0x40020040
 8007cf4:	40020058 	.word	0x40020058
 8007cf8:	40020070 	.word	0x40020070
 8007cfc:	40020088 	.word	0x40020088
 8007d00:	400200a0 	.word	0x400200a0
 8007d04:	400200b8 	.word	0x400200b8
 8007d08:	40020410 	.word	0x40020410
 8007d0c:	40020428 	.word	0x40020428
 8007d10:	40020440 	.word	0x40020440
 8007d14:	40020458 	.word	0x40020458
 8007d18:	40020470 	.word	0x40020470
 8007d1c:	40020488 	.word	0x40020488
 8007d20:	400204a0 	.word	0x400204a0
 8007d24:	400204b8 	.word	0x400204b8
 8007d28:	58025408 	.word	0x58025408
 8007d2c:	5802541c 	.word	0x5802541c
 8007d30:	58025430 	.word	0x58025430
 8007d34:	58025444 	.word	0x58025444
 8007d38:	58025458 	.word	0x58025458
 8007d3c:	5802546c 	.word	0x5802546c
 8007d40:	58025480 	.word	0x58025480
 8007d44:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	68ba      	ldr	r2, [r7, #8]
 8007d4e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	687a      	ldr	r2, [r7, #4]
 8007d56:	60da      	str	r2, [r3, #12]
}
 8007d58:	e04d      	b.n	8007df6 <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	4a29      	ldr	r2, [pc, #164]	; (8007e04 <DMA_SetConfig+0x338>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d022      	beq.n	8007daa <DMA_SetConfig+0x2de>
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4a27      	ldr	r2, [pc, #156]	; (8007e08 <DMA_SetConfig+0x33c>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d01d      	beq.n	8007daa <DMA_SetConfig+0x2de>
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	4a26      	ldr	r2, [pc, #152]	; (8007e0c <DMA_SetConfig+0x340>)
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d018      	beq.n	8007daa <DMA_SetConfig+0x2de>
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4a24      	ldr	r2, [pc, #144]	; (8007e10 <DMA_SetConfig+0x344>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d013      	beq.n	8007daa <DMA_SetConfig+0x2de>
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	4a23      	ldr	r2, [pc, #140]	; (8007e14 <DMA_SetConfig+0x348>)
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d00e      	beq.n	8007daa <DMA_SetConfig+0x2de>
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	4a21      	ldr	r2, [pc, #132]	; (8007e18 <DMA_SetConfig+0x34c>)
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d009      	beq.n	8007daa <DMA_SetConfig+0x2de>
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	4a20      	ldr	r2, [pc, #128]	; (8007e1c <DMA_SetConfig+0x350>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d004      	beq.n	8007daa <DMA_SetConfig+0x2de>
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	4a1e      	ldr	r2, [pc, #120]	; (8007e20 <DMA_SetConfig+0x354>)
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d101      	bne.n	8007dae <DMA_SetConfig+0x2e2>
 8007daa:	2301      	movs	r3, #1
 8007dac:	e000      	b.n	8007db0 <DMA_SetConfig+0x2e4>
 8007dae:	2300      	movs	r3, #0
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d020      	beq.n	8007df6 <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007db8:	f003 031f 	and.w	r3, r3, #31
 8007dbc:	2201      	movs	r2, #1
 8007dbe:	409a      	lsls	r2, r3
 8007dc0:	693b      	ldr	r3, [r7, #16]
 8007dc2:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	683a      	ldr	r2, [r7, #0]
 8007dca:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	689b      	ldr	r3, [r3, #8]
 8007dd0:	2b40      	cmp	r3, #64	; 0x40
 8007dd2:	d108      	bne.n	8007de6 <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	687a      	ldr	r2, [r7, #4]
 8007dda:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	68ba      	ldr	r2, [r7, #8]
 8007de2:	60da      	str	r2, [r3, #12]
}
 8007de4:	e007      	b.n	8007df6 <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	68ba      	ldr	r2, [r7, #8]
 8007dec:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	687a      	ldr	r2, [r7, #4]
 8007df4:	60da      	str	r2, [r3, #12]
}
 8007df6:	bf00      	nop
 8007df8:	371c      	adds	r7, #28
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e00:	4770      	bx	lr
 8007e02:	bf00      	nop
 8007e04:	58025408 	.word	0x58025408
 8007e08:	5802541c 	.word	0x5802541c
 8007e0c:	58025430 	.word	0x58025430
 8007e10:	58025444 	.word	0x58025444
 8007e14:	58025458 	.word	0x58025458
 8007e18:	5802546c 	.word	0x5802546c
 8007e1c:	58025480 	.word	0x58025480
 8007e20:	58025494 	.word	0x58025494

08007e24 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007e24:	b480      	push	{r7}
 8007e26:	b085      	sub	sp, #20
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	4a42      	ldr	r2, [pc, #264]	; (8007f3c <DMA_CalcBaseAndBitshift+0x118>)
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d04a      	beq.n	8007ecc <DMA_CalcBaseAndBitshift+0xa8>
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	4a41      	ldr	r2, [pc, #260]	; (8007f40 <DMA_CalcBaseAndBitshift+0x11c>)
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d045      	beq.n	8007ecc <DMA_CalcBaseAndBitshift+0xa8>
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	4a3f      	ldr	r2, [pc, #252]	; (8007f44 <DMA_CalcBaseAndBitshift+0x120>)
 8007e46:	4293      	cmp	r3, r2
 8007e48:	d040      	beq.n	8007ecc <DMA_CalcBaseAndBitshift+0xa8>
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	4a3e      	ldr	r2, [pc, #248]	; (8007f48 <DMA_CalcBaseAndBitshift+0x124>)
 8007e50:	4293      	cmp	r3, r2
 8007e52:	d03b      	beq.n	8007ecc <DMA_CalcBaseAndBitshift+0xa8>
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	4a3c      	ldr	r2, [pc, #240]	; (8007f4c <DMA_CalcBaseAndBitshift+0x128>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d036      	beq.n	8007ecc <DMA_CalcBaseAndBitshift+0xa8>
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	4a3b      	ldr	r2, [pc, #236]	; (8007f50 <DMA_CalcBaseAndBitshift+0x12c>)
 8007e64:	4293      	cmp	r3, r2
 8007e66:	d031      	beq.n	8007ecc <DMA_CalcBaseAndBitshift+0xa8>
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	4a39      	ldr	r2, [pc, #228]	; (8007f54 <DMA_CalcBaseAndBitshift+0x130>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d02c      	beq.n	8007ecc <DMA_CalcBaseAndBitshift+0xa8>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a38      	ldr	r2, [pc, #224]	; (8007f58 <DMA_CalcBaseAndBitshift+0x134>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d027      	beq.n	8007ecc <DMA_CalcBaseAndBitshift+0xa8>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	4a36      	ldr	r2, [pc, #216]	; (8007f5c <DMA_CalcBaseAndBitshift+0x138>)
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d022      	beq.n	8007ecc <DMA_CalcBaseAndBitshift+0xa8>
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4a35      	ldr	r2, [pc, #212]	; (8007f60 <DMA_CalcBaseAndBitshift+0x13c>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d01d      	beq.n	8007ecc <DMA_CalcBaseAndBitshift+0xa8>
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	4a33      	ldr	r2, [pc, #204]	; (8007f64 <DMA_CalcBaseAndBitshift+0x140>)
 8007e96:	4293      	cmp	r3, r2
 8007e98:	d018      	beq.n	8007ecc <DMA_CalcBaseAndBitshift+0xa8>
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	4a32      	ldr	r2, [pc, #200]	; (8007f68 <DMA_CalcBaseAndBitshift+0x144>)
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d013      	beq.n	8007ecc <DMA_CalcBaseAndBitshift+0xa8>
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	4a30      	ldr	r2, [pc, #192]	; (8007f6c <DMA_CalcBaseAndBitshift+0x148>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d00e      	beq.n	8007ecc <DMA_CalcBaseAndBitshift+0xa8>
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	4a2f      	ldr	r2, [pc, #188]	; (8007f70 <DMA_CalcBaseAndBitshift+0x14c>)
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d009      	beq.n	8007ecc <DMA_CalcBaseAndBitshift+0xa8>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4a2d      	ldr	r2, [pc, #180]	; (8007f74 <DMA_CalcBaseAndBitshift+0x150>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d004      	beq.n	8007ecc <DMA_CalcBaseAndBitshift+0xa8>
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	4a2c      	ldr	r2, [pc, #176]	; (8007f78 <DMA_CalcBaseAndBitshift+0x154>)
 8007ec8:	4293      	cmp	r3, r2
 8007eca:	d101      	bne.n	8007ed0 <DMA_CalcBaseAndBitshift+0xac>
 8007ecc:	2301      	movs	r3, #1
 8007ece:	e000      	b.n	8007ed2 <DMA_CalcBaseAndBitshift+0xae>
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d024      	beq.n	8007f20 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	b2db      	uxtb	r3, r3
 8007edc:	3b10      	subs	r3, #16
 8007ede:	4a27      	ldr	r2, [pc, #156]	; (8007f7c <DMA_CalcBaseAndBitshift+0x158>)
 8007ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8007ee4:	091b      	lsrs	r3, r3, #4
 8007ee6:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	f003 0307 	and.w	r3, r3, #7
 8007eee:	4a24      	ldr	r2, [pc, #144]	; (8007f80 <DMA_CalcBaseAndBitshift+0x15c>)
 8007ef0:	5cd3      	ldrb	r3, [r2, r3]
 8007ef2:	461a      	mov	r2, r3
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	2b03      	cmp	r3, #3
 8007efc:	d908      	bls.n	8007f10 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	461a      	mov	r2, r3
 8007f04:	4b1f      	ldr	r3, [pc, #124]	; (8007f84 <DMA_CalcBaseAndBitshift+0x160>)
 8007f06:	4013      	ands	r3, r2
 8007f08:	1d1a      	adds	r2, r3, #4
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	659a      	str	r2, [r3, #88]	; 0x58
 8007f0e:	e00d      	b.n	8007f2c <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	461a      	mov	r2, r3
 8007f16:	4b1b      	ldr	r3, [pc, #108]	; (8007f84 <DMA_CalcBaseAndBitshift+0x160>)
 8007f18:	4013      	ands	r3, r2
 8007f1a:	687a      	ldr	r2, [r7, #4]
 8007f1c:	6593      	str	r3, [r2, #88]	; 0x58
 8007f1e:	e005      	b.n	8007f2c <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007f30:	4618      	mov	r0, r3
 8007f32:	3714      	adds	r7, #20
 8007f34:	46bd      	mov	sp, r7
 8007f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f3a:	4770      	bx	lr
 8007f3c:	40020010 	.word	0x40020010
 8007f40:	40020028 	.word	0x40020028
 8007f44:	40020040 	.word	0x40020040
 8007f48:	40020058 	.word	0x40020058
 8007f4c:	40020070 	.word	0x40020070
 8007f50:	40020088 	.word	0x40020088
 8007f54:	400200a0 	.word	0x400200a0
 8007f58:	400200b8 	.word	0x400200b8
 8007f5c:	40020410 	.word	0x40020410
 8007f60:	40020428 	.word	0x40020428
 8007f64:	40020440 	.word	0x40020440
 8007f68:	40020458 	.word	0x40020458
 8007f6c:	40020470 	.word	0x40020470
 8007f70:	40020488 	.word	0x40020488
 8007f74:	400204a0 	.word	0x400204a0
 8007f78:	400204b8 	.word	0x400204b8
 8007f7c:	aaaaaaab 	.word	0xaaaaaaab
 8007f80:	08015820 	.word	0x08015820
 8007f84:	fffffc00 	.word	0xfffffc00

08007f88 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b085      	sub	sp, #20
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007f90:	2300      	movs	r3, #0
 8007f92:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	699b      	ldr	r3, [r3, #24]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d120      	bne.n	8007fde <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fa0:	2b03      	cmp	r3, #3
 8007fa2:	d858      	bhi.n	8008056 <DMA_CheckFifoParam+0xce>
 8007fa4:	a201      	add	r2, pc, #4	; (adr r2, 8007fac <DMA_CheckFifoParam+0x24>)
 8007fa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007faa:	bf00      	nop
 8007fac:	08007fbd 	.word	0x08007fbd
 8007fb0:	08007fcf 	.word	0x08007fcf
 8007fb4:	08007fbd 	.word	0x08007fbd
 8007fb8:	08008057 	.word	0x08008057
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fc0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d048      	beq.n	800805a <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8007fc8:	2301      	movs	r3, #1
 8007fca:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007fcc:	e045      	b.n	800805a <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007fd2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007fd6:	d142      	bne.n	800805e <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8007fd8:	2301      	movs	r3, #1
 8007fda:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007fdc:	e03f      	b.n	800805e <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	699b      	ldr	r3, [r3, #24]
 8007fe2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007fe6:	d123      	bne.n	8008030 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007fec:	2b03      	cmp	r3, #3
 8007fee:	d838      	bhi.n	8008062 <DMA_CheckFifoParam+0xda>
 8007ff0:	a201      	add	r2, pc, #4	; (adr r2, 8007ff8 <DMA_CheckFifoParam+0x70>)
 8007ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ff6:	bf00      	nop
 8007ff8:	08008009 	.word	0x08008009
 8007ffc:	0800800f 	.word	0x0800800f
 8008000:	08008009 	.word	0x08008009
 8008004:	08008021 	.word	0x08008021
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8008008:	2301      	movs	r3, #1
 800800a:	73fb      	strb	r3, [r7, #15]
        break;
 800800c:	e030      	b.n	8008070 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008012:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008016:	2b00      	cmp	r3, #0
 8008018:	d025      	beq.n	8008066 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800801a:	2301      	movs	r3, #1
 800801c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800801e:	e022      	b.n	8008066 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008024:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008028:	d11f      	bne.n	800806a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800802a:	2301      	movs	r3, #1
 800802c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800802e:	e01c      	b.n	800806a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008034:	2b02      	cmp	r3, #2
 8008036:	d902      	bls.n	800803e <DMA_CheckFifoParam+0xb6>
 8008038:	2b03      	cmp	r3, #3
 800803a:	d003      	beq.n	8008044 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 800803c:	e018      	b.n	8008070 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 800803e:	2301      	movs	r3, #1
 8008040:	73fb      	strb	r3, [r7, #15]
        break;
 8008042:	e015      	b.n	8008070 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008048:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800804c:	2b00      	cmp	r3, #0
 800804e:	d00e      	beq.n	800806e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8008050:	2301      	movs	r3, #1
 8008052:	73fb      	strb	r3, [r7, #15]
    break;
 8008054:	e00b      	b.n	800806e <DMA_CheckFifoParam+0xe6>
        break;
 8008056:	bf00      	nop
 8008058:	e00a      	b.n	8008070 <DMA_CheckFifoParam+0xe8>
        break;
 800805a:	bf00      	nop
 800805c:	e008      	b.n	8008070 <DMA_CheckFifoParam+0xe8>
        break;
 800805e:	bf00      	nop
 8008060:	e006      	b.n	8008070 <DMA_CheckFifoParam+0xe8>
        break;
 8008062:	bf00      	nop
 8008064:	e004      	b.n	8008070 <DMA_CheckFifoParam+0xe8>
        break;
 8008066:	bf00      	nop
 8008068:	e002      	b.n	8008070 <DMA_CheckFifoParam+0xe8>
        break;
 800806a:	bf00      	nop
 800806c:	e000      	b.n	8008070 <DMA_CheckFifoParam+0xe8>
    break;
 800806e:	bf00      	nop
    }
  }

  return status;
 8008070:	7bfb      	ldrb	r3, [r7, #15]
}
 8008072:	4618      	mov	r0, r3
 8008074:	3714      	adds	r7, #20
 8008076:	46bd      	mov	sp, r7
 8008078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807c:	4770      	bx	lr
 800807e:	bf00      	nop

08008080 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008080:	b480      	push	{r7}
 8008082:	b085      	sub	sp, #20
 8008084:	af00      	add	r7, sp, #0
 8008086:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4a38      	ldr	r2, [pc, #224]	; (8008174 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8008094:	4293      	cmp	r3, r2
 8008096:	d022      	beq.n	80080de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	4a36      	ldr	r2, [pc, #216]	; (8008178 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 800809e:	4293      	cmp	r3, r2
 80080a0:	d01d      	beq.n	80080de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	4a35      	ldr	r2, [pc, #212]	; (800817c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d018      	beq.n	80080de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	4a33      	ldr	r2, [pc, #204]	; (8008180 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d013      	beq.n	80080de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	4a32      	ldr	r2, [pc, #200]	; (8008184 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80080bc:	4293      	cmp	r3, r2
 80080be:	d00e      	beq.n	80080de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	4a30      	ldr	r2, [pc, #192]	; (8008188 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80080c6:	4293      	cmp	r3, r2
 80080c8:	d009      	beq.n	80080de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	4a2f      	ldr	r2, [pc, #188]	; (800818c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80080d0:	4293      	cmp	r3, r2
 80080d2:	d004      	beq.n	80080de <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	4a2d      	ldr	r2, [pc, #180]	; (8008190 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80080da:	4293      	cmp	r3, r2
 80080dc:	d101      	bne.n	80080e2 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80080de:	2301      	movs	r3, #1
 80080e0:	e000      	b.n	80080e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80080e2:	2300      	movs	r3, #0
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d01a      	beq.n	800811e <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	b2db      	uxtb	r3, r3
 80080ee:	3b08      	subs	r3, #8
 80080f0:	4a28      	ldr	r2, [pc, #160]	; (8008194 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 80080f2:	fba2 2303 	umull	r2, r3, r2, r3
 80080f6:	091b      	lsrs	r3, r3, #4
 80080f8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 80080fa:	68fa      	ldr	r2, [r7, #12]
 80080fc:	4b26      	ldr	r3, [pc, #152]	; (8008198 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 80080fe:	4413      	add	r3, r2
 8008100:	009b      	lsls	r3, r3, #2
 8008102:	461a      	mov	r2, r3
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	4a24      	ldr	r2, [pc, #144]	; (800819c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 800810c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	f003 031f 	and.w	r3, r3, #31
 8008114:	2201      	movs	r2, #1
 8008116:	409a      	lsls	r2, r3
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 800811c:	e024      	b.n	8008168 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	b2db      	uxtb	r3, r3
 8008124:	3b10      	subs	r3, #16
 8008126:	4a1e      	ldr	r2, [pc, #120]	; (80081a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8008128:	fba2 2303 	umull	r2, r3, r2, r3
 800812c:	091b      	lsrs	r3, r3, #4
 800812e:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008130:	68bb      	ldr	r3, [r7, #8]
 8008132:	4a1c      	ldr	r2, [pc, #112]	; (80081a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8008134:	4293      	cmp	r3, r2
 8008136:	d806      	bhi.n	8008146 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	4a1b      	ldr	r2, [pc, #108]	; (80081a8 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 800813c:	4293      	cmp	r3, r2
 800813e:	d902      	bls.n	8008146 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	3308      	adds	r3, #8
 8008144:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008146:	68fa      	ldr	r2, [r7, #12]
 8008148:	4b18      	ldr	r3, [pc, #96]	; (80081ac <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800814a:	4413      	add	r3, r2
 800814c:	009b      	lsls	r3, r3, #2
 800814e:	461a      	mov	r2, r3
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	4a16      	ldr	r2, [pc, #88]	; (80081b0 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8008158:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	f003 031f 	and.w	r3, r3, #31
 8008160:	2201      	movs	r2, #1
 8008162:	409a      	lsls	r2, r3
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	669a      	str	r2, [r3, #104]	; 0x68
}
 8008168:	bf00      	nop
 800816a:	3714      	adds	r7, #20
 800816c:	46bd      	mov	sp, r7
 800816e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008172:	4770      	bx	lr
 8008174:	58025408 	.word	0x58025408
 8008178:	5802541c 	.word	0x5802541c
 800817c:	58025430 	.word	0x58025430
 8008180:	58025444 	.word	0x58025444
 8008184:	58025458 	.word	0x58025458
 8008188:	5802546c 	.word	0x5802546c
 800818c:	58025480 	.word	0x58025480
 8008190:	58025494 	.word	0x58025494
 8008194:	cccccccd 	.word	0xcccccccd
 8008198:	16009600 	.word	0x16009600
 800819c:	58025880 	.word	0x58025880
 80081a0:	aaaaaaab 	.word	0xaaaaaaab
 80081a4:	400204b8 	.word	0x400204b8
 80081a8:	4002040f 	.word	0x4002040f
 80081ac:	10008200 	.word	0x10008200
 80081b0:	40020880 	.word	0x40020880

080081b4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80081b4:	b480      	push	{r7}
 80081b6:	b085      	sub	sp, #20
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	685b      	ldr	r3, [r3, #4]
 80081c0:	b2db      	uxtb	r3, r3
 80081c2:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d04a      	beq.n	8008260 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	2b08      	cmp	r3, #8
 80081ce:	d847      	bhi.n	8008260 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	4a25      	ldr	r2, [pc, #148]	; (800826c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 80081d6:	4293      	cmp	r3, r2
 80081d8:	d022      	beq.n	8008220 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	4a24      	ldr	r2, [pc, #144]	; (8008270 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d01d      	beq.n	8008220 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	4a22      	ldr	r2, [pc, #136]	; (8008274 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 80081ea:	4293      	cmp	r3, r2
 80081ec:	d018      	beq.n	8008220 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	4a21      	ldr	r2, [pc, #132]	; (8008278 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d013      	beq.n	8008220 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	4a1f      	ldr	r2, [pc, #124]	; (800827c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 80081fe:	4293      	cmp	r3, r2
 8008200:	d00e      	beq.n	8008220 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4a1e      	ldr	r2, [pc, #120]	; (8008280 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8008208:	4293      	cmp	r3, r2
 800820a:	d009      	beq.n	8008220 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	4a1c      	ldr	r2, [pc, #112]	; (8008284 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8008212:	4293      	cmp	r3, r2
 8008214:	d004      	beq.n	8008220 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4a1b      	ldr	r2, [pc, #108]	; (8008288 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800821c:	4293      	cmp	r3, r2
 800821e:	d101      	bne.n	8008224 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8008220:	2301      	movs	r3, #1
 8008222:	e000      	b.n	8008226 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8008224:	2300      	movs	r3, #0
 8008226:	2b00      	cmp	r3, #0
 8008228:	d00a      	beq.n	8008240 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800822a:	68fa      	ldr	r2, [r7, #12]
 800822c:	4b17      	ldr	r3, [pc, #92]	; (800828c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800822e:	4413      	add	r3, r2
 8008230:	009b      	lsls	r3, r3, #2
 8008232:	461a      	mov	r2, r3
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	4a15      	ldr	r2, [pc, #84]	; (8008290 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800823c:	671a      	str	r2, [r3, #112]	; 0x70
 800823e:	e009      	b.n	8008254 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8008240:	68fa      	ldr	r2, [r7, #12]
 8008242:	4b14      	ldr	r3, [pc, #80]	; (8008294 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8008244:	4413      	add	r3, r2
 8008246:	009b      	lsls	r3, r3, #2
 8008248:	461a      	mov	r2, r3
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	4a11      	ldr	r2, [pc, #68]	; (8008298 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8008252:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	3b01      	subs	r3, #1
 8008258:	2201      	movs	r2, #1
 800825a:	409a      	lsls	r2, r3
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8008260:	bf00      	nop
 8008262:	3714      	adds	r7, #20
 8008264:	46bd      	mov	sp, r7
 8008266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826a:	4770      	bx	lr
 800826c:	58025408 	.word	0x58025408
 8008270:	5802541c 	.word	0x5802541c
 8008274:	58025430 	.word	0x58025430
 8008278:	58025444 	.word	0x58025444
 800827c:	58025458 	.word	0x58025458
 8008280:	5802546c 	.word	0x5802546c
 8008284:	58025480 	.word	0x58025480
 8008288:	58025494 	.word	0x58025494
 800828c:	1600963f 	.word	0x1600963f
 8008290:	58025940 	.word	0x58025940
 8008294:	1000823f 	.word	0x1000823f
 8008298:	40020940 	.word	0x40020940

0800829c <HAL_DMAEx_MUX_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800829c:	b580      	push	{r7, lr}
 800829e:	b082      	sub	sp, #8
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
  /* Check for DMAMUX Synchronization overrun */
  if((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80082a8:	681a      	ldr	r2, [r3, #0]
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80082ae:	4013      	ands	r3, r2
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d01a      	beq.n	80082ea <HAL_DMAEx_MUX_IRQHandler+0x4e>
  {
    /* Disable the synchro overrun interrupt */
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082b8:	681a      	ldr	r2, [r3, #0]
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80082c2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80082c8:	687a      	ldr	r2, [r7, #4]
 80082ca:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80082cc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80082d2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	655a      	str	r2, [r3, #84]	; 0x54

    if(hdma->XferErrorCallback != NULL)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d003      	beq.n	80082ea <HAL_DMAEx_MUX_IRQHandler+0x4e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082e6:	6878      	ldr	r0, [r7, #4]
 80082e8:	4798      	blx	r3
    }
  }

  if(hdma->DMAmuxRequestGen != 0)
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d022      	beq.n	8008338 <HAL_DMAEx_MUX_IRQHandler+0x9c>
  {
   /* if using a DMAMUX request generator block Check for DMAMUX request generator overrun */
    if((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082f6:	681a      	ldr	r2, [r3, #0]
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80082fc:	4013      	ands	r3, r2
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d01a      	beq.n	8008338 <HAL_DMAEx_MUX_IRQHandler+0x9c>
    {
      /* Disable the request gen overrun interrupt */
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008306:	681a      	ldr	r2, [r3, #0]
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800830c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008310:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008316:	687a      	ldr	r2, [r7, #4]
 8008318:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800831a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008320:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	655a      	str	r2, [r3, #84]	; 0x54

      if(hdma->XferErrorCallback != NULL)
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800832c:	2b00      	cmp	r3, #0
 800832e:	d003      	beq.n	8008338 <HAL_DMAEx_MUX_IRQHandler+0x9c>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008334:	6878      	ldr	r0, [r7, #4]
 8008336:	4798      	blx	r3
      }
    }
  }
}
 8008338:	bf00      	nop
 800833a:	3708      	adds	r7, #8
 800833c:	46bd      	mov	sp, r7
 800833e:	bd80      	pop	{r7, pc}

08008340 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008340:	b480      	push	{r7}
 8008342:	b089      	sub	sp, #36	; 0x24
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
 8008348:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800834a:	2300      	movs	r3, #0
 800834c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800834e:	4b89      	ldr	r3, [pc, #548]	; (8008574 <HAL_GPIO_Init+0x234>)
 8008350:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8008352:	e194      	b.n	800867e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	681a      	ldr	r2, [r3, #0]
 8008358:	2101      	movs	r1, #1
 800835a:	69fb      	ldr	r3, [r7, #28]
 800835c:	fa01 f303 	lsl.w	r3, r1, r3
 8008360:	4013      	ands	r3, r2
 8008362:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8008364:	693b      	ldr	r3, [r7, #16]
 8008366:	2b00      	cmp	r3, #0
 8008368:	f000 8186 	beq.w	8008678 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	685b      	ldr	r3, [r3, #4]
 8008370:	f003 0303 	and.w	r3, r3, #3
 8008374:	2b01      	cmp	r3, #1
 8008376:	d005      	beq.n	8008384 <HAL_GPIO_Init+0x44>
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	685b      	ldr	r3, [r3, #4]
 800837c:	f003 0303 	and.w	r3, r3, #3
 8008380:	2b02      	cmp	r3, #2
 8008382:	d130      	bne.n	80083e6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	689b      	ldr	r3, [r3, #8]
 8008388:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800838a:	69fb      	ldr	r3, [r7, #28]
 800838c:	005b      	lsls	r3, r3, #1
 800838e:	2203      	movs	r2, #3
 8008390:	fa02 f303 	lsl.w	r3, r2, r3
 8008394:	43db      	mvns	r3, r3
 8008396:	69ba      	ldr	r2, [r7, #24]
 8008398:	4013      	ands	r3, r2
 800839a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	68da      	ldr	r2, [r3, #12]
 80083a0:	69fb      	ldr	r3, [r7, #28]
 80083a2:	005b      	lsls	r3, r3, #1
 80083a4:	fa02 f303 	lsl.w	r3, r2, r3
 80083a8:	69ba      	ldr	r2, [r7, #24]
 80083aa:	4313      	orrs	r3, r2
 80083ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	69ba      	ldr	r2, [r7, #24]
 80083b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	685b      	ldr	r3, [r3, #4]
 80083b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80083ba:	2201      	movs	r2, #1
 80083bc:	69fb      	ldr	r3, [r7, #28]
 80083be:	fa02 f303 	lsl.w	r3, r2, r3
 80083c2:	43db      	mvns	r3, r3
 80083c4:	69ba      	ldr	r2, [r7, #24]
 80083c6:	4013      	ands	r3, r2
 80083c8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	685b      	ldr	r3, [r3, #4]
 80083ce:	091b      	lsrs	r3, r3, #4
 80083d0:	f003 0201 	and.w	r2, r3, #1
 80083d4:	69fb      	ldr	r3, [r7, #28]
 80083d6:	fa02 f303 	lsl.w	r3, r2, r3
 80083da:	69ba      	ldr	r2, [r7, #24]
 80083dc:	4313      	orrs	r3, r2
 80083de:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	69ba      	ldr	r2, [r7, #24]
 80083e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	685b      	ldr	r3, [r3, #4]
 80083ea:	f003 0303 	and.w	r3, r3, #3
 80083ee:	2b03      	cmp	r3, #3
 80083f0:	d017      	beq.n	8008422 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	68db      	ldr	r3, [r3, #12]
 80083f6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80083f8:	69fb      	ldr	r3, [r7, #28]
 80083fa:	005b      	lsls	r3, r3, #1
 80083fc:	2203      	movs	r2, #3
 80083fe:	fa02 f303 	lsl.w	r3, r2, r3
 8008402:	43db      	mvns	r3, r3
 8008404:	69ba      	ldr	r2, [r7, #24]
 8008406:	4013      	ands	r3, r2
 8008408:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800840a:	683b      	ldr	r3, [r7, #0]
 800840c:	689a      	ldr	r2, [r3, #8]
 800840e:	69fb      	ldr	r3, [r7, #28]
 8008410:	005b      	lsls	r3, r3, #1
 8008412:	fa02 f303 	lsl.w	r3, r2, r3
 8008416:	69ba      	ldr	r2, [r7, #24]
 8008418:	4313      	orrs	r3, r2
 800841a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	69ba      	ldr	r2, [r7, #24]
 8008420:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008422:	683b      	ldr	r3, [r7, #0]
 8008424:	685b      	ldr	r3, [r3, #4]
 8008426:	f003 0303 	and.w	r3, r3, #3
 800842a:	2b02      	cmp	r3, #2
 800842c:	d123      	bne.n	8008476 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800842e:	69fb      	ldr	r3, [r7, #28]
 8008430:	08da      	lsrs	r2, r3, #3
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	3208      	adds	r2, #8
 8008436:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800843a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800843c:	69fb      	ldr	r3, [r7, #28]
 800843e:	f003 0307 	and.w	r3, r3, #7
 8008442:	009b      	lsls	r3, r3, #2
 8008444:	220f      	movs	r2, #15
 8008446:	fa02 f303 	lsl.w	r3, r2, r3
 800844a:	43db      	mvns	r3, r3
 800844c:	69ba      	ldr	r2, [r7, #24]
 800844e:	4013      	ands	r3, r2
 8008450:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	691a      	ldr	r2, [r3, #16]
 8008456:	69fb      	ldr	r3, [r7, #28]
 8008458:	f003 0307 	and.w	r3, r3, #7
 800845c:	009b      	lsls	r3, r3, #2
 800845e:	fa02 f303 	lsl.w	r3, r2, r3
 8008462:	69ba      	ldr	r2, [r7, #24]
 8008464:	4313      	orrs	r3, r2
 8008466:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008468:	69fb      	ldr	r3, [r7, #28]
 800846a:	08da      	lsrs	r2, r3, #3
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	3208      	adds	r2, #8
 8008470:	69b9      	ldr	r1, [r7, #24]
 8008472:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800847c:	69fb      	ldr	r3, [r7, #28]
 800847e:	005b      	lsls	r3, r3, #1
 8008480:	2203      	movs	r2, #3
 8008482:	fa02 f303 	lsl.w	r3, r2, r3
 8008486:	43db      	mvns	r3, r3
 8008488:	69ba      	ldr	r2, [r7, #24]
 800848a:	4013      	ands	r3, r2
 800848c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	685b      	ldr	r3, [r3, #4]
 8008492:	f003 0203 	and.w	r2, r3, #3
 8008496:	69fb      	ldr	r3, [r7, #28]
 8008498:	005b      	lsls	r3, r3, #1
 800849a:	fa02 f303 	lsl.w	r3, r2, r3
 800849e:	69ba      	ldr	r2, [r7, #24]
 80084a0:	4313      	orrs	r3, r2
 80084a2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	69ba      	ldr	r2, [r7, #24]
 80084a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	685b      	ldr	r3, [r3, #4]
 80084ae:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	f000 80e0 	beq.w	8008678 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80084b8:	4b2f      	ldr	r3, [pc, #188]	; (8008578 <HAL_GPIO_Init+0x238>)
 80084ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80084be:	4a2e      	ldr	r2, [pc, #184]	; (8008578 <HAL_GPIO_Init+0x238>)
 80084c0:	f043 0302 	orr.w	r3, r3, #2
 80084c4:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80084c8:	4b2b      	ldr	r3, [pc, #172]	; (8008578 <HAL_GPIO_Init+0x238>)
 80084ca:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80084ce:	f003 0302 	and.w	r3, r3, #2
 80084d2:	60fb      	str	r3, [r7, #12]
 80084d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80084d6:	4a29      	ldr	r2, [pc, #164]	; (800857c <HAL_GPIO_Init+0x23c>)
 80084d8:	69fb      	ldr	r3, [r7, #28]
 80084da:	089b      	lsrs	r3, r3, #2
 80084dc:	3302      	adds	r3, #2
 80084de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80084e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80084e4:	69fb      	ldr	r3, [r7, #28]
 80084e6:	f003 0303 	and.w	r3, r3, #3
 80084ea:	009b      	lsls	r3, r3, #2
 80084ec:	220f      	movs	r2, #15
 80084ee:	fa02 f303 	lsl.w	r3, r2, r3
 80084f2:	43db      	mvns	r3, r3
 80084f4:	69ba      	ldr	r2, [r7, #24]
 80084f6:	4013      	ands	r3, r2
 80084f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	4a20      	ldr	r2, [pc, #128]	; (8008580 <HAL_GPIO_Init+0x240>)
 80084fe:	4293      	cmp	r3, r2
 8008500:	d052      	beq.n	80085a8 <HAL_GPIO_Init+0x268>
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	4a1f      	ldr	r2, [pc, #124]	; (8008584 <HAL_GPIO_Init+0x244>)
 8008506:	4293      	cmp	r3, r2
 8008508:	d031      	beq.n	800856e <HAL_GPIO_Init+0x22e>
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	4a1e      	ldr	r2, [pc, #120]	; (8008588 <HAL_GPIO_Init+0x248>)
 800850e:	4293      	cmp	r3, r2
 8008510:	d02b      	beq.n	800856a <HAL_GPIO_Init+0x22a>
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	4a1d      	ldr	r2, [pc, #116]	; (800858c <HAL_GPIO_Init+0x24c>)
 8008516:	4293      	cmp	r3, r2
 8008518:	d025      	beq.n	8008566 <HAL_GPIO_Init+0x226>
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	4a1c      	ldr	r2, [pc, #112]	; (8008590 <HAL_GPIO_Init+0x250>)
 800851e:	4293      	cmp	r3, r2
 8008520:	d01f      	beq.n	8008562 <HAL_GPIO_Init+0x222>
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	4a1b      	ldr	r2, [pc, #108]	; (8008594 <HAL_GPIO_Init+0x254>)
 8008526:	4293      	cmp	r3, r2
 8008528:	d019      	beq.n	800855e <HAL_GPIO_Init+0x21e>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	4a1a      	ldr	r2, [pc, #104]	; (8008598 <HAL_GPIO_Init+0x258>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d013      	beq.n	800855a <HAL_GPIO_Init+0x21a>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	4a19      	ldr	r2, [pc, #100]	; (800859c <HAL_GPIO_Init+0x25c>)
 8008536:	4293      	cmp	r3, r2
 8008538:	d00d      	beq.n	8008556 <HAL_GPIO_Init+0x216>
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	4a18      	ldr	r2, [pc, #96]	; (80085a0 <HAL_GPIO_Init+0x260>)
 800853e:	4293      	cmp	r3, r2
 8008540:	d007      	beq.n	8008552 <HAL_GPIO_Init+0x212>
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	4a17      	ldr	r2, [pc, #92]	; (80085a4 <HAL_GPIO_Init+0x264>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d101      	bne.n	800854e <HAL_GPIO_Init+0x20e>
 800854a:	2309      	movs	r3, #9
 800854c:	e02d      	b.n	80085aa <HAL_GPIO_Init+0x26a>
 800854e:	230a      	movs	r3, #10
 8008550:	e02b      	b.n	80085aa <HAL_GPIO_Init+0x26a>
 8008552:	2308      	movs	r3, #8
 8008554:	e029      	b.n	80085aa <HAL_GPIO_Init+0x26a>
 8008556:	2307      	movs	r3, #7
 8008558:	e027      	b.n	80085aa <HAL_GPIO_Init+0x26a>
 800855a:	2306      	movs	r3, #6
 800855c:	e025      	b.n	80085aa <HAL_GPIO_Init+0x26a>
 800855e:	2305      	movs	r3, #5
 8008560:	e023      	b.n	80085aa <HAL_GPIO_Init+0x26a>
 8008562:	2304      	movs	r3, #4
 8008564:	e021      	b.n	80085aa <HAL_GPIO_Init+0x26a>
 8008566:	2303      	movs	r3, #3
 8008568:	e01f      	b.n	80085aa <HAL_GPIO_Init+0x26a>
 800856a:	2302      	movs	r3, #2
 800856c:	e01d      	b.n	80085aa <HAL_GPIO_Init+0x26a>
 800856e:	2301      	movs	r3, #1
 8008570:	e01b      	b.n	80085aa <HAL_GPIO_Init+0x26a>
 8008572:	bf00      	nop
 8008574:	58000080 	.word	0x58000080
 8008578:	58024400 	.word	0x58024400
 800857c:	58000400 	.word	0x58000400
 8008580:	58020000 	.word	0x58020000
 8008584:	58020400 	.word	0x58020400
 8008588:	58020800 	.word	0x58020800
 800858c:	58020c00 	.word	0x58020c00
 8008590:	58021000 	.word	0x58021000
 8008594:	58021400 	.word	0x58021400
 8008598:	58021800 	.word	0x58021800
 800859c:	58021c00 	.word	0x58021c00
 80085a0:	58022000 	.word	0x58022000
 80085a4:	58022400 	.word	0x58022400
 80085a8:	2300      	movs	r3, #0
 80085aa:	69fa      	ldr	r2, [r7, #28]
 80085ac:	f002 0203 	and.w	r2, r2, #3
 80085b0:	0092      	lsls	r2, r2, #2
 80085b2:	4093      	lsls	r3, r2
 80085b4:	69ba      	ldr	r2, [r7, #24]
 80085b6:	4313      	orrs	r3, r2
 80085b8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80085ba:	4938      	ldr	r1, [pc, #224]	; (800869c <HAL_GPIO_Init+0x35c>)
 80085bc:	69fb      	ldr	r3, [r7, #28]
 80085be:	089b      	lsrs	r3, r3, #2
 80085c0:	3302      	adds	r3, #2
 80085c2:	69ba      	ldr	r2, [r7, #24]
 80085c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80085c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80085d0:	693b      	ldr	r3, [r7, #16]
 80085d2:	43db      	mvns	r3, r3
 80085d4:	69ba      	ldr	r2, [r7, #24]
 80085d6:	4013      	ands	r3, r2
 80085d8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80085da:	683b      	ldr	r3, [r7, #0]
 80085dc:	685b      	ldr	r3, [r3, #4]
 80085de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d003      	beq.n	80085ee <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80085e6:	69ba      	ldr	r2, [r7, #24]
 80085e8:	693b      	ldr	r3, [r7, #16]
 80085ea:	4313      	orrs	r3, r2
 80085ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80085ee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80085f2:	69bb      	ldr	r3, [r7, #24]
 80085f4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80085f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80085fa:	685b      	ldr	r3, [r3, #4]
 80085fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80085fe:	693b      	ldr	r3, [r7, #16]
 8008600:	43db      	mvns	r3, r3
 8008602:	69ba      	ldr	r2, [r7, #24]
 8008604:	4013      	ands	r3, r2
 8008606:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	685b      	ldr	r3, [r3, #4]
 800860c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008610:	2b00      	cmp	r3, #0
 8008612:	d003      	beq.n	800861c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008614:	69ba      	ldr	r2, [r7, #24]
 8008616:	693b      	ldr	r3, [r7, #16]
 8008618:	4313      	orrs	r3, r2
 800861a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800861c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008620:	69bb      	ldr	r3, [r7, #24]
 8008622:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8008624:	697b      	ldr	r3, [r7, #20]
 8008626:	685b      	ldr	r3, [r3, #4]
 8008628:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800862a:	693b      	ldr	r3, [r7, #16]
 800862c:	43db      	mvns	r3, r3
 800862e:	69ba      	ldr	r2, [r7, #24]
 8008630:	4013      	ands	r3, r2
 8008632:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	685b      	ldr	r3, [r3, #4]
 8008638:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800863c:	2b00      	cmp	r3, #0
 800863e:	d003      	beq.n	8008648 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8008640:	69ba      	ldr	r2, [r7, #24]
 8008642:	693b      	ldr	r3, [r7, #16]
 8008644:	4313      	orrs	r3, r2
 8008646:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008648:	697b      	ldr	r3, [r7, #20]
 800864a:	69ba      	ldr	r2, [r7, #24]
 800864c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800864e:	697b      	ldr	r3, [r7, #20]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	43db      	mvns	r3, r3
 8008658:	69ba      	ldr	r2, [r7, #24]
 800865a:	4013      	ands	r3, r2
 800865c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800865e:	683b      	ldr	r3, [r7, #0]
 8008660:	685b      	ldr	r3, [r3, #4]
 8008662:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008666:	2b00      	cmp	r3, #0
 8008668:	d003      	beq.n	8008672 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800866a:	69ba      	ldr	r2, [r7, #24]
 800866c:	693b      	ldr	r3, [r7, #16]
 800866e:	4313      	orrs	r3, r2
 8008670:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8008672:	697b      	ldr	r3, [r7, #20]
 8008674:	69ba      	ldr	r2, [r7, #24]
 8008676:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8008678:	69fb      	ldr	r3, [r7, #28]
 800867a:	3301      	adds	r3, #1
 800867c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800867e:	683b      	ldr	r3, [r7, #0]
 8008680:	681a      	ldr	r2, [r3, #0]
 8008682:	69fb      	ldr	r3, [r7, #28]
 8008684:	fa22 f303 	lsr.w	r3, r2, r3
 8008688:	2b00      	cmp	r3, #0
 800868a:	f47f ae63 	bne.w	8008354 <HAL_GPIO_Init+0x14>
  }
}
 800868e:	bf00      	nop
 8008690:	bf00      	nop
 8008692:	3724      	adds	r7, #36	; 0x24
 8008694:	46bd      	mov	sp, r7
 8008696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869a:	4770      	bx	lr
 800869c:	58000400 	.word	0x58000400

080086a0 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b084      	sub	sp, #16
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d101      	bne.n	80086b2 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80086ae:	2301      	movs	r3, #1
 80086b0:	e041      	b.n	8008736 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80086ba:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f245 5255 	movw	r2, #21845	; 0x5555
 80086c4:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	687a      	ldr	r2, [r7, #4]
 80086cc:	6852      	ldr	r2, [r2, #4]
 80086ce:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	687a      	ldr	r2, [r7, #4]
 80086d6:	6892      	ldr	r2, [r2, #8]
 80086d8:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80086da:	f7fb f937 	bl	800394c <HAL_GetTick>
 80086de:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80086e0:	e00f      	b.n	8008702 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80086e2:	f7fb f933 	bl	800394c <HAL_GetTick>
 80086e6:	4602      	mov	r2, r0
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	1ad3      	subs	r3, r2, r3
 80086ec:	2b31      	cmp	r3, #49	; 0x31
 80086ee:	d908      	bls.n	8008702 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	68db      	ldr	r3, [r3, #12]
 80086f6:	f003 0307 	and.w	r3, r3, #7
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d001      	beq.n	8008702 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 80086fe:	2303      	movs	r3, #3
 8008700:	e019      	b.n	8008736 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	68db      	ldr	r3, [r3, #12]
 8008708:	f003 0307 	and.w	r3, r3, #7
 800870c:	2b00      	cmp	r3, #0
 800870e:	d1e8      	bne.n	80086e2 <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	691a      	ldr	r2, [r3, #16]
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	68db      	ldr	r3, [r3, #12]
 800871a:	429a      	cmp	r2, r3
 800871c:	d005      	beq.n	800872a <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	687a      	ldr	r2, [r7, #4]
 8008724:	68d2      	ldr	r2, [r2, #12]
 8008726:	611a      	str	r2, [r3, #16]
 8008728:	e004      	b.n	8008734 <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8008732:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008734:	2300      	movs	r3, #0
}
 8008736:	4618      	mov	r0, r3
 8008738:	3710      	adds	r7, #16
 800873a:	46bd      	mov	sp, r7
 800873c:	bd80      	pop	{r7, pc}

0800873e <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800873e:	b480      	push	{r7}
 8008740:	b083      	sub	sp, #12
 8008742:	af00      	add	r7, sp, #0
 8008744:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800874e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008750:	2300      	movs	r3, #0
}
 8008752:	4618      	mov	r0, r3
 8008754:	370c      	adds	r7, #12
 8008756:	46bd      	mov	sp, r7
 8008758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875c:	4770      	bx	lr
	...

08008760 <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{ 
 8008760:	b580      	push	{r7, lr}
 8008762:	b084      	sub	sp, #16
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008768:	2300      	movs	r3, #0
 800876a:	73fb      	strb	r3, [r7, #15]
  uint32_t updateotrlpotr;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if(hopamp == NULL)
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d101      	bne.n	8008776 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 8008772:	2301      	movs	r3, #1
 8008774:	e0b1      	b.n	80088da <HAL_OPAMP_Init+0x17a>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800877c:	b2db      	uxtb	r3, r3
 800877e:	2b05      	cmp	r3, #5
 8008780:	d101      	bne.n	8008786 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 8008782:	2301      	movs	r3, #1
 8008784:	e0a9      	b.n	80088da <HAL_OPAMP_Init+0x17a>
  }  
  else if(hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800878c:	b2db      	uxtb	r3, r3
 800878e:	2b02      	cmp	r3, #2
 8008790:	d101      	bne.n	8008796 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 8008792:	2301      	movs	r3, #1
 8008794:	e0a1      	b.n	80088da <HAL_OPAMP_Init+0x17a>
    }
    

    assert_param(IS_OPAMP_TRIMMING(hopamp->Init.UserTrimming)); 

    if ((hopamp->Init.UserTrimming) == OPAMP_TRIMMING_USER)
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	69db      	ldr	r3, [r3, #28]
 800879a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValuePHighSpeed));
        assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueNHighSpeed));
      }
    }
     
    if(hopamp->State == HAL_OPAMP_STATE_RESET)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80087a4:	b2db      	uxtb	r3, r3
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d103      	bne.n	80087b2 <HAL_OPAMP_Init+0x52>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2200      	movs	r2, #0
 80087ae:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);    
#else    
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 80087b2:	6878      	ldr	r0, [r7, #4]
 80087b4:	f7f9 fd24 	bl	8002200 <HAL_OPAMP_MspInit>
#endif /* USE_HAL_OPAMP_REGISTER_CALLBACKS */

    /* Set operating mode */
    CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	681a      	ldr	r2, [r3, #0]
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80087c6:	601a      	str	r2, [r3, #0]
    /* In PGA mode InvertingInput is Not Applicable  */                                          
    if (hopamp->Init.Mode == OPAMP_PGA_MODE)
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	689b      	ldr	r3, [r3, #8]
 80087cc:	2b40      	cmp	r3, #64	; 0x40
 80087ce:	d119      	bne.n	8008804 <HAL_OPAMP_Init+0xa4>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_PGA, \
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	681a      	ldr	r2, [r3, #0]
 80087d6:	4b43      	ldr	r3, [pc, #268]	; (80088e4 <HAL_OPAMP_Init+0x184>)
 80087d8:	4013      	ands	r3, r2
 80087da:	687a      	ldr	r2, [r7, #4]
 80087dc:	6851      	ldr	r1, [r2, #4]
 80087de:	687a      	ldr	r2, [r7, #4]
 80087e0:	6892      	ldr	r2, [r2, #8]
 80087e2:	4311      	orrs	r1, r2
 80087e4:	687a      	ldr	r2, [r7, #4]
 80087e6:	6952      	ldr	r2, [r2, #20]
 80087e8:	4311      	orrs	r1, r2
 80087ea:	687a      	ldr	r2, [r7, #4]
 80087ec:	6992      	ldr	r2, [r2, #24]
 80087ee:	4311      	orrs	r1, r2
 80087f0:	687a      	ldr	r2, [r7, #4]
 80087f2:	6912      	ldr	r2, [r2, #16]
 80087f4:	4311      	orrs	r1, r2
 80087f6:	687a      	ldr	r2, [r7, #4]
 80087f8:	69d2      	ldr	r2, [r2, #28]
 80087fa:	4311      	orrs	r1, r2
 80087fc:	687a      	ldr	r2, [r7, #4]
 80087fe:	6812      	ldr	r2, [r2, #0]
 8008800:	430b      	orrs	r3, r1
 8008802:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.PgaConnect | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    }
    
    if (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE)
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	689b      	ldr	r3, [r3, #8]
 8008808:	2b60      	cmp	r3, #96	; 0x60
 800880a:	d113      	bne.n	8008834 <HAL_OPAMP_Init+0xd4>
    {
  /* In Follower mode InvertingInput is Not Applicable  */
    MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_FOLLOWER, \
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	681a      	ldr	r2, [r3, #0]
 8008812:	4b35      	ldr	r3, [pc, #212]	; (80088e8 <HAL_OPAMP_Init+0x188>)
 8008814:	4013      	ands	r3, r2
 8008816:	687a      	ldr	r2, [r7, #4]
 8008818:	6851      	ldr	r1, [r2, #4]
 800881a:	687a      	ldr	r2, [r7, #4]
 800881c:	6892      	ldr	r2, [r2, #8]
 800881e:	4311      	orrs	r1, r2
 8008820:	687a      	ldr	r2, [r7, #4]
 8008822:	6912      	ldr	r2, [r2, #16]
 8008824:	4311      	orrs	r1, r2
 8008826:	687a      	ldr	r2, [r7, #4]
 8008828:	69d2      	ldr	r2, [r2, #28]
 800882a:	4311      	orrs	r1, r2
 800882c:	687a      	ldr	r2, [r7, #4]
 800882e:	6812      	ldr	r2, [r2, #0]
 8008830:	430b      	orrs	r3, r1
 8008832:	6013      	str	r3, [r2, #0]
                                              hopamp->Init.Mode | \
                                              hopamp->Init.NonInvertingInput | \
                                              hopamp->Init.UserTrimming);     
    }     
    
    if (hopamp->Init.Mode == OPAMP_STANDALONE_MODE)
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	689b      	ldr	r3, [r3, #8]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d116      	bne.n	800886a <HAL_OPAMP_Init+0x10a>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_INIT_MASK_STANDALONE, \
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	681a      	ldr	r2, [r3, #0]
 8008842:	4b29      	ldr	r3, [pc, #164]	; (80088e8 <HAL_OPAMP_Init+0x188>)
 8008844:	4013      	ands	r3, r2
 8008846:	687a      	ldr	r2, [r7, #4]
 8008848:	6851      	ldr	r1, [r2, #4]
 800884a:	687a      	ldr	r2, [r7, #4]
 800884c:	6892      	ldr	r2, [r2, #8]
 800884e:	4311      	orrs	r1, r2
 8008850:	687a      	ldr	r2, [r7, #4]
 8008852:	68d2      	ldr	r2, [r2, #12]
 8008854:	4311      	orrs	r1, r2
 8008856:	687a      	ldr	r2, [r7, #4]
 8008858:	6912      	ldr	r2, [r2, #16]
 800885a:	4311      	orrs	r1, r2
 800885c:	687a      	ldr	r2, [r7, #4]
 800885e:	69d2      	ldr	r2, [r2, #28]
 8008860:	4311      	orrs	r1, r2
 8008862:	687a      	ldr	r2, [r7, #4]
 8008864:	6812      	ldr	r2, [r2, #0]
 8008866:	430b      	orrs	r3, r1
 8008868:	6013      	str	r3, [r2, #0]
                                        hopamp->Init.InvertingInput    | \
                                        hopamp->Init.NonInvertingInput | \
                                        hopamp->Init.UserTrimming);
    } 
    
    if (hopamp->Init.UserTrimming == OPAMP_TRIMMING_USER)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	69db      	ldr	r3, [r3, #28]
 800886e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008872:	d127      	bne.n	80088c4 <HAL_OPAMP_Init+0x164>
    {
      /* Set power mode and associated calibration parameters */
      if (hopamp->Init.PowerMode != OPAMP_POWERMODE_HIGHSPEED)
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	685b      	ldr	r3, [r3, #4]
 8008878:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800887c:	d011      	beq.n	80088a2 <HAL_OPAMP_Init+0x142>
      {
        /* OPAMP_POWERMODE_NORMAL */
        /* Set calibration mode (factory or user) and values for            */
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* normal mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6a1b      	ldr	r3, [r3, #32]
 8008882:	021a      	lsls	r2, r3, #8
                         | (hopamp->Init.TrimmingValueN)); 
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        updateotrlpotr = (((hopamp->Init.TrimmingValueP) << (OPAMP_INPUT_NONINVERTING)) \
 8008888:	4313      	orrs	r3, r2
 800888a:	60bb      	str	r3, [r7, #8]
        MODIFY_REG(hopamp->Instance->OTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	685a      	ldr	r2, [r3, #4]
 8008892:	4b16      	ldr	r3, [pc, #88]	; (80088ec <HAL_OPAMP_Init+0x18c>)
 8008894:	4013      	ands	r3, r2
 8008896:	687a      	ldr	r2, [r7, #4]
 8008898:	6812      	ldr	r2, [r2, #0]
 800889a:	68b9      	ldr	r1, [r7, #8]
 800889c:	430b      	orrs	r3, r1
 800889e:	6053      	str	r3, [r2, #4]
 80088a0:	e010      	b.n	80088c4 <HAL_OPAMP_Init+0x164>
      else
      {
        /* OPAMP_POWERMODE_HIGHSPEED*/
        /* transistors differential pair high (PMOS) and low (NMOS) for     */
        /* high speed mode.                                                     */
        updateotrlpotr = (((hopamp->Init.TrimmingValuePHighSpeed) << (OPAMP_INPUT_NONINVERTING)) \
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80088a6:	021a      	lsls	r2, r3, #8
                         | (hopamp->Init.TrimmingValueNHighSpeed)); 
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        updateotrlpotr = (((hopamp->Init.TrimmingValuePHighSpeed) << (OPAMP_INPUT_NONINVERTING)) \
 80088ac:	4313      	orrs	r3, r2
 80088ae:	60bb      	str	r3, [r7, #8]
        MODIFY_REG(hopamp->Instance->HSOTR, OPAMP_OTR_TRIMOFFSETN | OPAMP_OTR_TRIMOFFSETP, updateotrlpotr);     
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	689a      	ldr	r2, [r3, #8]
 80088b6:	4b0d      	ldr	r3, [pc, #52]	; (80088ec <HAL_OPAMP_Init+0x18c>)
 80088b8:	4013      	ands	r3, r2
 80088ba:	687a      	ldr	r2, [r7, #4]
 80088bc:	6812      	ldr	r2, [r2, #0]
 80088be:	68b9      	ldr	r1, [r7, #8]
 80088c0:	430b      	orrs	r3, r1
 80088c2:	6093      	str	r3, [r2, #8]
      }
    } 
   
    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80088ca:	b2db      	uxtb	r3, r3
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d103      	bne.n	80088d8 <HAL_OPAMP_Init+0x178>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2201      	movs	r2, #1
 80088d4:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
    }
    /* else: remain in READY or BUSY state (no update) */
    return status;
 80088d8:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80088da:	4618      	mov	r0, r3
 80088dc:	3710      	adds	r7, #16
 80088de:	46bd      	mov	sp, r7
 80088e0:	bd80      	pop	{r7, pc}
 80088e2:	bf00      	nop
 80088e4:	fff83e93 	.word	0xfff83e93
 80088e8:	fffbfe93 	.word	0xfffbfe93
 80088ec:	ffffe0e0 	.word	0xffffe0e0

080088f0 <HAL_OPAMP_Start>:
  * @brief  Start the OPAMP.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{ 
 80088f0:	b480      	push	{r7}
 80088f2:	b085      	sub	sp, #20
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80088f8:	2300      	movs	r3, #0
 80088fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if(hopamp == NULL)
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d102      	bne.n	8008908 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 8008902:	2301      	movs	r3, #1
 8008904:	73fb      	strb	r3, [r7, #15]
 8008906:	e01d      	b.n	8008944 <HAL_OPAMP_Start+0x54>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800890e:	b2db      	uxtb	r3, r3
 8008910:	2b05      	cmp	r3, #5
 8008912:	d102      	bne.n	800891a <HAL_OPAMP_Start+0x2a>
  {
    status = HAL_ERROR;
 8008914:	2301      	movs	r3, #1
 8008916:	73fb      	strb	r3, [r7, #15]
 8008918:	e014      	b.n	8008944 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));
    
    if(hopamp->State == HAL_OPAMP_STATE_READY)
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8008920:	b2db      	uxtb	r3, r3
 8008922:	2b01      	cmp	r3, #1
 8008924:	d10c      	bne.n	8008940 <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT (hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	681a      	ldr	r2, [r3, #0]
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	f042 0201 	orr.w	r2, r2, #1
 8008934:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/     
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;   
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	2204      	movs	r2, #4
 800893a:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 800893e:	e001      	b.n	8008944 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 8008940:	2301      	movs	r3, #1
 8008942:	73fb      	strb	r3, [r7, #15]
    }
    
   }
  return status;
 8008944:	7bfb      	ldrb	r3, [r7, #15]
}
 8008946:	4618      	mov	r0, r3
 8008948:	3714      	adds	r7, #20
 800894a:	46bd      	mov	sp, r7
 800894c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008950:	4770      	bx	lr

08008952 <HAL_OPAMP_Stop>:
  * @brief  Stop the OPAMP. 
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Stop(OPAMP_HandleTypeDef *hopamp)
{ 
 8008952:	b480      	push	{r7}
 8008954:	b085      	sub	sp, #20
 8008956:	af00      	add	r7, sp, #0
 8008958:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800895a:	2300      	movs	r3, #0
 800895c:	73fb      	strb	r3, [r7, #15]
    
  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  /* Check if OPAMP calibration ongoing */
  if(hopamp == NULL)
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d102      	bne.n	800896a <HAL_OPAMP_Stop+0x18>
  {
    status = HAL_ERROR;
 8008964:	2301      	movs	r3, #1
 8008966:	73fb      	strb	r3, [r7, #15]
 8008968:	e026      	b.n	80089b8 <HAL_OPAMP_Stop+0x66>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8008970:	b2db      	uxtb	r3, r3
 8008972:	2b05      	cmp	r3, #5
 8008974:	d102      	bne.n	800897c <HAL_OPAMP_Stop+0x2a>
  {
    status = HAL_ERROR;
 8008976:	2301      	movs	r3, #1
 8008978:	73fb      	strb	r3, [r7, #15]
 800897a:	e01d      	b.n	80089b8 <HAL_OPAMP_Stop+0x66>
  }
  else if(hopamp->State == HAL_OPAMP_STATE_CALIBBUSY) 
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8008982:	b2db      	uxtb	r3, r3
 8008984:	2b02      	cmp	r3, #2
 8008986:	d102      	bne.n	800898e <HAL_OPAMP_Stop+0x3c>
  {
    status = HAL_ERROR;
 8008988:	2301      	movs	r3, #1
 800898a:	73fb      	strb	r3, [r7, #15]
 800898c:	e014      	b.n	80089b8 <HAL_OPAMP_Stop+0x66>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if(hopamp->State == HAL_OPAMP_STATE_BUSY)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8008994:	b2db      	uxtb	r3, r3
 8008996:	2b04      	cmp	r3, #4
 8008998:	d10c      	bne.n	80089b4 <HAL_OPAMP_Stop+0x62>
    {
      /* Disable the selected opamp */
      CLEAR_BIT (hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN); 
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	681a      	ldr	r2, [r3, #0]
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	f022 0201 	bic.w	r2, r2, #1
 80089a8:	601a      	str	r2, [r3, #0]
    
      /* Update the OPAMP state*/     
      /* From  HAL_OPAMP_STATE_BUSY to HAL_OPAMP_STATE_READY*/
      hopamp->State = HAL_OPAMP_STATE_READY;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2201      	movs	r2, #1
 80089ae:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 80089b2:	e001      	b.n	80089b8 <HAL_OPAMP_Stop+0x66>
    }
    else
    {
      status = HAL_ERROR;
 80089b4:	2301      	movs	r3, #1
 80089b6:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 80089b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80089ba:	4618      	mov	r0, r3
 80089bc:	3714      	adds	r7, #20
 80089be:	46bd      	mov	sp, r7
 80089c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c4:	4770      	bx	lr

080089c6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80089c6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80089c8:	b08f      	sub	sp, #60	; 0x3c
 80089ca:	af0a      	add	r7, sp, #40	; 0x28
 80089cc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d101      	bne.n	80089d8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80089d4:	2301      	movs	r3, #1
 80089d6:	e116      	b.n	8008c06 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80089e4:	b2db      	uxtb	r3, r3
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d106      	bne.n	80089f8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	2200      	movs	r2, #0
 80089ee:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80089f2:	6878      	ldr	r0, [r7, #4]
 80089f4:	f00b fd9c 	bl	8014530 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	2203      	movs	r2, #3
 80089fc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8008a00:	68bb      	ldr	r3, [r7, #8]
 8008a02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d102      	bne.n	8008a12 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	2200      	movs	r2, #0
 8008a10:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	4618      	mov	r0, r3
 8008a18:	f008 fbff 	bl	801121a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	603b      	str	r3, [r7, #0]
 8008a22:	687e      	ldr	r6, [r7, #4]
 8008a24:	466d      	mov	r5, sp
 8008a26:	f106 0410 	add.w	r4, r6, #16
 8008a2a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008a2c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008a2e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008a30:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008a32:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008a36:	e885 0003 	stmia.w	r5, {r0, r1}
 8008a3a:	1d33      	adds	r3, r6, #4
 8008a3c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008a3e:	6838      	ldr	r0, [r7, #0]
 8008a40:	f008 faca 	bl	8010fd8 <USB_CoreInit>
 8008a44:	4603      	mov	r3, r0
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d005      	beq.n	8008a56 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	2202      	movs	r2, #2
 8008a4e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8008a52:	2301      	movs	r3, #1
 8008a54:	e0d7      	b.n	8008c06 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	2100      	movs	r1, #0
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	f008 fbed 	bl	801123c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008a62:	2300      	movs	r3, #0
 8008a64:	73fb      	strb	r3, [r7, #15]
 8008a66:	e04a      	b.n	8008afe <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008a68:	7bfa      	ldrb	r2, [r7, #15]
 8008a6a:	6879      	ldr	r1, [r7, #4]
 8008a6c:	4613      	mov	r3, r2
 8008a6e:	00db      	lsls	r3, r3, #3
 8008a70:	1a9b      	subs	r3, r3, r2
 8008a72:	009b      	lsls	r3, r3, #2
 8008a74:	440b      	add	r3, r1
 8008a76:	333d      	adds	r3, #61	; 0x3d
 8008a78:	2201      	movs	r2, #1
 8008a7a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008a7c:	7bfa      	ldrb	r2, [r7, #15]
 8008a7e:	6879      	ldr	r1, [r7, #4]
 8008a80:	4613      	mov	r3, r2
 8008a82:	00db      	lsls	r3, r3, #3
 8008a84:	1a9b      	subs	r3, r3, r2
 8008a86:	009b      	lsls	r3, r3, #2
 8008a88:	440b      	add	r3, r1
 8008a8a:	333c      	adds	r3, #60	; 0x3c
 8008a8c:	7bfa      	ldrb	r2, [r7, #15]
 8008a8e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008a90:	7bfa      	ldrb	r2, [r7, #15]
 8008a92:	7bfb      	ldrb	r3, [r7, #15]
 8008a94:	b298      	uxth	r0, r3
 8008a96:	6879      	ldr	r1, [r7, #4]
 8008a98:	4613      	mov	r3, r2
 8008a9a:	00db      	lsls	r3, r3, #3
 8008a9c:	1a9b      	subs	r3, r3, r2
 8008a9e:	009b      	lsls	r3, r3, #2
 8008aa0:	440b      	add	r3, r1
 8008aa2:	3342      	adds	r3, #66	; 0x42
 8008aa4:	4602      	mov	r2, r0
 8008aa6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008aa8:	7bfa      	ldrb	r2, [r7, #15]
 8008aaa:	6879      	ldr	r1, [r7, #4]
 8008aac:	4613      	mov	r3, r2
 8008aae:	00db      	lsls	r3, r3, #3
 8008ab0:	1a9b      	subs	r3, r3, r2
 8008ab2:	009b      	lsls	r3, r3, #2
 8008ab4:	440b      	add	r3, r1
 8008ab6:	333f      	adds	r3, #63	; 0x3f
 8008ab8:	2200      	movs	r2, #0
 8008aba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008abc:	7bfa      	ldrb	r2, [r7, #15]
 8008abe:	6879      	ldr	r1, [r7, #4]
 8008ac0:	4613      	mov	r3, r2
 8008ac2:	00db      	lsls	r3, r3, #3
 8008ac4:	1a9b      	subs	r3, r3, r2
 8008ac6:	009b      	lsls	r3, r3, #2
 8008ac8:	440b      	add	r3, r1
 8008aca:	3344      	adds	r3, #68	; 0x44
 8008acc:	2200      	movs	r2, #0
 8008ace:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008ad0:	7bfa      	ldrb	r2, [r7, #15]
 8008ad2:	6879      	ldr	r1, [r7, #4]
 8008ad4:	4613      	mov	r3, r2
 8008ad6:	00db      	lsls	r3, r3, #3
 8008ad8:	1a9b      	subs	r3, r3, r2
 8008ada:	009b      	lsls	r3, r3, #2
 8008adc:	440b      	add	r3, r1
 8008ade:	3348      	adds	r3, #72	; 0x48
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008ae4:	7bfa      	ldrb	r2, [r7, #15]
 8008ae6:	6879      	ldr	r1, [r7, #4]
 8008ae8:	4613      	mov	r3, r2
 8008aea:	00db      	lsls	r3, r3, #3
 8008aec:	1a9b      	subs	r3, r3, r2
 8008aee:	009b      	lsls	r3, r3, #2
 8008af0:	440b      	add	r3, r1
 8008af2:	3350      	adds	r3, #80	; 0x50
 8008af4:	2200      	movs	r2, #0
 8008af6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008af8:	7bfb      	ldrb	r3, [r7, #15]
 8008afa:	3301      	adds	r3, #1
 8008afc:	73fb      	strb	r3, [r7, #15]
 8008afe:	7bfa      	ldrb	r2, [r7, #15]
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	685b      	ldr	r3, [r3, #4]
 8008b04:	429a      	cmp	r2, r3
 8008b06:	d3af      	bcc.n	8008a68 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008b08:	2300      	movs	r3, #0
 8008b0a:	73fb      	strb	r3, [r7, #15]
 8008b0c:	e044      	b.n	8008b98 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008b0e:	7bfa      	ldrb	r2, [r7, #15]
 8008b10:	6879      	ldr	r1, [r7, #4]
 8008b12:	4613      	mov	r3, r2
 8008b14:	00db      	lsls	r3, r3, #3
 8008b16:	1a9b      	subs	r3, r3, r2
 8008b18:	009b      	lsls	r3, r3, #2
 8008b1a:	440b      	add	r3, r1
 8008b1c:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8008b20:	2200      	movs	r2, #0
 8008b22:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008b24:	7bfa      	ldrb	r2, [r7, #15]
 8008b26:	6879      	ldr	r1, [r7, #4]
 8008b28:	4613      	mov	r3, r2
 8008b2a:	00db      	lsls	r3, r3, #3
 8008b2c:	1a9b      	subs	r3, r3, r2
 8008b2e:	009b      	lsls	r3, r3, #2
 8008b30:	440b      	add	r3, r1
 8008b32:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8008b36:	7bfa      	ldrb	r2, [r7, #15]
 8008b38:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008b3a:	7bfa      	ldrb	r2, [r7, #15]
 8008b3c:	6879      	ldr	r1, [r7, #4]
 8008b3e:	4613      	mov	r3, r2
 8008b40:	00db      	lsls	r3, r3, #3
 8008b42:	1a9b      	subs	r3, r3, r2
 8008b44:	009b      	lsls	r3, r3, #2
 8008b46:	440b      	add	r3, r1
 8008b48:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008b50:	7bfa      	ldrb	r2, [r7, #15]
 8008b52:	6879      	ldr	r1, [r7, #4]
 8008b54:	4613      	mov	r3, r2
 8008b56:	00db      	lsls	r3, r3, #3
 8008b58:	1a9b      	subs	r3, r3, r2
 8008b5a:	009b      	lsls	r3, r3, #2
 8008b5c:	440b      	add	r3, r1
 8008b5e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8008b62:	2200      	movs	r2, #0
 8008b64:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008b66:	7bfa      	ldrb	r2, [r7, #15]
 8008b68:	6879      	ldr	r1, [r7, #4]
 8008b6a:	4613      	mov	r3, r2
 8008b6c:	00db      	lsls	r3, r3, #3
 8008b6e:	1a9b      	subs	r3, r3, r2
 8008b70:	009b      	lsls	r3, r3, #2
 8008b72:	440b      	add	r3, r1
 8008b74:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008b78:	2200      	movs	r2, #0
 8008b7a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008b7c:	7bfa      	ldrb	r2, [r7, #15]
 8008b7e:	6879      	ldr	r1, [r7, #4]
 8008b80:	4613      	mov	r3, r2
 8008b82:	00db      	lsls	r3, r3, #3
 8008b84:	1a9b      	subs	r3, r3, r2
 8008b86:	009b      	lsls	r3, r3, #2
 8008b88:	440b      	add	r3, r1
 8008b8a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8008b8e:	2200      	movs	r2, #0
 8008b90:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008b92:	7bfb      	ldrb	r3, [r7, #15]
 8008b94:	3301      	adds	r3, #1
 8008b96:	73fb      	strb	r3, [r7, #15]
 8008b98:	7bfa      	ldrb	r2, [r7, #15]
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	685b      	ldr	r3, [r3, #4]
 8008b9e:	429a      	cmp	r2, r3
 8008ba0:	d3b5      	bcc.n	8008b0e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	603b      	str	r3, [r7, #0]
 8008ba8:	687e      	ldr	r6, [r7, #4]
 8008baa:	466d      	mov	r5, sp
 8008bac:	f106 0410 	add.w	r4, r6, #16
 8008bb0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008bb2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008bb4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008bb6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008bb8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008bbc:	e885 0003 	stmia.w	r5, {r0, r1}
 8008bc0:	1d33      	adds	r3, r6, #4
 8008bc2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008bc4:	6838      	ldr	r0, [r7, #0]
 8008bc6:	f008 fb85 	bl	80112d4 <USB_DevInit>
 8008bca:	4603      	mov	r3, r0
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d005      	beq.n	8008bdc <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2202      	movs	r2, #2
 8008bd4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8008bd8:	2301      	movs	r3, #1
 8008bda:	e014      	b.n	8008c06 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2200      	movs	r2, #0
 8008be0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2201      	movs	r2, #1
 8008be8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008bf0:	2b01      	cmp	r3, #1
 8008bf2:	d102      	bne.n	8008bfa <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8008bf4:	6878      	ldr	r0, [r7, #4]
 8008bf6:	f001 f885 	bl	8009d04 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	4618      	mov	r0, r3
 8008c00:	f009 fc1d 	bl	801243e <USB_DevDisconnect>

  return HAL_OK;
 8008c04:	2300      	movs	r3, #0
}
 8008c06:	4618      	mov	r0, r3
 8008c08:	3714      	adds	r7, #20
 8008c0a:	46bd      	mov	sp, r7
 8008c0c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008c0e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008c0e:	b580      	push	{r7, lr}
 8008c10:	b084      	sub	sp, #16
 8008c12:	af00      	add	r7, sp, #0
 8008c14:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008c22:	2b01      	cmp	r3, #1
 8008c24:	d101      	bne.n	8008c2a <HAL_PCD_Start+0x1c>
 8008c26:	2302      	movs	r3, #2
 8008c28:	e020      	b.n	8008c6c <HAL_PCD_Start+0x5e>
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2201      	movs	r2, #1
 8008c2e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c36:	2b01      	cmp	r3, #1
 8008c38:	d109      	bne.n	8008c4e <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8008c3e:	2b01      	cmp	r3, #1
 8008c40:	d005      	beq.n	8008c4e <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c46:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	4618      	mov	r0, r3
 8008c54:	f008 fad0 	bl	80111f8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	f009 fbcd 	bl	80123fc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2200      	movs	r2, #0
 8008c66:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8008c6a:	2300      	movs	r3, #0
}
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	3710      	adds	r7, #16
 8008c70:	46bd      	mov	sp, r7
 8008c72:	bd80      	pop	{r7, pc}

08008c74 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008c74:	b590      	push	{r4, r7, lr}
 8008c76:	b08d      	sub	sp, #52	; 0x34
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c82:	6a3b      	ldr	r3, [r7, #32]
 8008c84:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	f009 fc8b 	bl	80125a6 <USB_GetMode>
 8008c90:	4603      	mov	r3, r0
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	f040 83be 	bne.w	8009414 <HAL_PCD_IRQHandler+0x7a0>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	f009 fbef 	bl	8012480 <USB_ReadInterrupts>
 8008ca2:	4603      	mov	r3, r0
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	f000 83b4 	beq.w	8009412 <HAL_PCD_IRQHandler+0x79e>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	4618      	mov	r0, r3
 8008cb0:	f009 fbe6 	bl	8012480 <USB_ReadInterrupts>
 8008cb4:	4603      	mov	r3, r0
 8008cb6:	f003 0302 	and.w	r3, r3, #2
 8008cba:	2b02      	cmp	r3, #2
 8008cbc:	d107      	bne.n	8008cce <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	695a      	ldr	r2, [r3, #20]
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f002 0202 	and.w	r2, r2, #2
 8008ccc:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	f009 fbd4 	bl	8012480 <USB_ReadInterrupts>
 8008cd8:	4603      	mov	r3, r0
 8008cda:	f003 0310 	and.w	r3, r3, #16
 8008cde:	2b10      	cmp	r3, #16
 8008ce0:	d161      	bne.n	8008da6 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	699a      	ldr	r2, [r3, #24]
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f022 0210 	bic.w	r2, r2, #16
 8008cf0:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8008cf2:	6a3b      	ldr	r3, [r7, #32]
 8008cf4:	6a1b      	ldr	r3, [r3, #32]
 8008cf6:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8008cf8:	69bb      	ldr	r3, [r7, #24]
 8008cfa:	f003 020f 	and.w	r2, r3, #15
 8008cfe:	4613      	mov	r3, r2
 8008d00:	00db      	lsls	r3, r3, #3
 8008d02:	1a9b      	subs	r3, r3, r2
 8008d04:	009b      	lsls	r3, r3, #2
 8008d06:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008d0a:	687a      	ldr	r2, [r7, #4]
 8008d0c:	4413      	add	r3, r2
 8008d0e:	3304      	adds	r3, #4
 8008d10:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8008d12:	69bb      	ldr	r3, [r7, #24]
 8008d14:	0c5b      	lsrs	r3, r3, #17
 8008d16:	f003 030f 	and.w	r3, r3, #15
 8008d1a:	2b02      	cmp	r3, #2
 8008d1c:	d124      	bne.n	8008d68 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8008d1e:	69ba      	ldr	r2, [r7, #24]
 8008d20:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8008d24:	4013      	ands	r3, r2
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d035      	beq.n	8008d96 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008d2a:	697b      	ldr	r3, [r7, #20]
 8008d2c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8008d2e:	69bb      	ldr	r3, [r7, #24]
 8008d30:	091b      	lsrs	r3, r3, #4
 8008d32:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008d34:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008d38:	b29b      	uxth	r3, r3
 8008d3a:	461a      	mov	r2, r3
 8008d3c:	6a38      	ldr	r0, [r7, #32]
 8008d3e:	f009 fa0b 	bl	8012158 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008d42:	697b      	ldr	r3, [r7, #20]
 8008d44:	68da      	ldr	r2, [r3, #12]
 8008d46:	69bb      	ldr	r3, [r7, #24]
 8008d48:	091b      	lsrs	r3, r3, #4
 8008d4a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008d4e:	441a      	add	r2, r3
 8008d50:	697b      	ldr	r3, [r7, #20]
 8008d52:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008d54:	697b      	ldr	r3, [r7, #20]
 8008d56:	699a      	ldr	r2, [r3, #24]
 8008d58:	69bb      	ldr	r3, [r7, #24]
 8008d5a:	091b      	lsrs	r3, r3, #4
 8008d5c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008d60:	441a      	add	r2, r3
 8008d62:	697b      	ldr	r3, [r7, #20]
 8008d64:	619a      	str	r2, [r3, #24]
 8008d66:	e016      	b.n	8008d96 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8008d68:	69bb      	ldr	r3, [r7, #24]
 8008d6a:	0c5b      	lsrs	r3, r3, #17
 8008d6c:	f003 030f 	and.w	r3, r3, #15
 8008d70:	2b06      	cmp	r3, #6
 8008d72:	d110      	bne.n	8008d96 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008d7a:	2208      	movs	r2, #8
 8008d7c:	4619      	mov	r1, r3
 8008d7e:	6a38      	ldr	r0, [r7, #32]
 8008d80:	f009 f9ea 	bl	8012158 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008d84:	697b      	ldr	r3, [r7, #20]
 8008d86:	699a      	ldr	r2, [r3, #24]
 8008d88:	69bb      	ldr	r3, [r7, #24]
 8008d8a:	091b      	lsrs	r3, r3, #4
 8008d8c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008d90:	441a      	add	r2, r3
 8008d92:	697b      	ldr	r3, [r7, #20]
 8008d94:	619a      	str	r2, [r3, #24]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	699a      	ldr	r2, [r3, #24]
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f042 0210 	orr.w	r2, r2, #16
 8008da4:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	4618      	mov	r0, r3
 8008dac:	f009 fb68 	bl	8012480 <USB_ReadInterrupts>
 8008db0:	4603      	mov	r3, r0
 8008db2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008db6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008dba:	d16e      	bne.n	8008e9a <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	f009 fb6e 	bl	80124a6 <USB_ReadDevAllOutEpInterrupt>
 8008dca:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8008dcc:	e062      	b.n	8008e94 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8008dce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dd0:	f003 0301 	and.w	r3, r3, #1
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d057      	beq.n	8008e88 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008dde:	b2d2      	uxtb	r2, r2
 8008de0:	4611      	mov	r1, r2
 8008de2:	4618      	mov	r0, r3
 8008de4:	f009 fb93 	bl	801250e <USB_ReadDevOutEPInterrupt>
 8008de8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8008dea:	693b      	ldr	r3, [r7, #16]
 8008dec:	f003 0301 	and.w	r3, r3, #1
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d00c      	beq.n	8008e0e <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8008df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008df6:	015a      	lsls	r2, r3, #5
 8008df8:	69fb      	ldr	r3, [r7, #28]
 8008dfa:	4413      	add	r3, r2
 8008dfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e00:	461a      	mov	r2, r3
 8008e02:	2301      	movs	r3, #1
 8008e04:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8008e06:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008e08:	6878      	ldr	r0, [r7, #4]
 8008e0a:	f000 fdd1 	bl	80099b0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8008e0e:	693b      	ldr	r3, [r7, #16]
 8008e10:	f003 0308 	and.w	r3, r3, #8
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d00c      	beq.n	8008e32 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8008e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e1a:	015a      	lsls	r2, r3, #5
 8008e1c:	69fb      	ldr	r3, [r7, #28]
 8008e1e:	4413      	add	r3, r2
 8008e20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e24:	461a      	mov	r2, r3
 8008e26:	2308      	movs	r3, #8
 8008e28:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8008e2a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f000 fecb 	bl	8009bc8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8008e32:	693b      	ldr	r3, [r7, #16]
 8008e34:	f003 0310 	and.w	r3, r3, #16
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d008      	beq.n	8008e4e <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8008e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e3e:	015a      	lsls	r2, r3, #5
 8008e40:	69fb      	ldr	r3, [r7, #28]
 8008e42:	4413      	add	r3, r2
 8008e44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e48:	461a      	mov	r2, r3
 8008e4a:	2310      	movs	r3, #16
 8008e4c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008e4e:	693b      	ldr	r3, [r7, #16]
 8008e50:	f003 0320 	and.w	r3, r3, #32
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d008      	beq.n	8008e6a <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8008e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e5a:	015a      	lsls	r2, r3, #5
 8008e5c:	69fb      	ldr	r3, [r7, #28]
 8008e5e:	4413      	add	r3, r2
 8008e60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e64:	461a      	mov	r2, r3
 8008e66:	2320      	movs	r3, #32
 8008e68:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8008e6a:	693b      	ldr	r3, [r7, #16]
 8008e6c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d009      	beq.n	8008e88 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8008e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e76:	015a      	lsls	r2, r3, #5
 8008e78:	69fb      	ldr	r3, [r7, #28]
 8008e7a:	4413      	add	r3, r2
 8008e7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e80:	461a      	mov	r2, r3
 8008e82:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008e86:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8008e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e8a:	3301      	adds	r3, #1
 8008e8c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8008e8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e90:	085b      	lsrs	r3, r3, #1
 8008e92:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d199      	bne.n	8008dce <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	4618      	mov	r0, r3
 8008ea0:	f009 faee 	bl	8012480 <USB_ReadInterrupts>
 8008ea4:	4603      	mov	r3, r0
 8008ea6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008eaa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008eae:	f040 80c4 	bne.w	800903a <HAL_PCD_IRQHandler+0x3c6>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	f009 fb0f 	bl	80124da <USB_ReadDevAllInEpInterrupt>
 8008ebc:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8008ec2:	e0b6      	b.n	8009032 <HAL_PCD_IRQHandler+0x3be>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8008ec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ec6:	f003 0301 	and.w	r3, r3, #1
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	f000 80ab 	beq.w	8009026 <HAL_PCD_IRQHandler+0x3b2>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ed6:	b2d2      	uxtb	r2, r2
 8008ed8:	4611      	mov	r1, r2
 8008eda:	4618      	mov	r0, r3
 8008edc:	f009 fb35 	bl	801254a <USB_ReadDevInEPInterrupt>
 8008ee0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8008ee2:	693b      	ldr	r3, [r7, #16]
 8008ee4:	f003 0301 	and.w	r3, r3, #1
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d057      	beq.n	8008f9c <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eee:	f003 030f 	and.w	r3, r3, #15
 8008ef2:	2201      	movs	r2, #1
 8008ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8008ef8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008efa:	69fb      	ldr	r3, [r7, #28]
 8008efc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f00:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	43db      	mvns	r3, r3
 8008f06:	69f9      	ldr	r1, [r7, #28]
 8008f08:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008f0c:	4013      	ands	r3, r2
 8008f0e:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8008f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f12:	015a      	lsls	r2, r3, #5
 8008f14:	69fb      	ldr	r3, [r7, #28]
 8008f16:	4413      	add	r3, r2
 8008f18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f1c:	461a      	mov	r2, r3
 8008f1e:	2301      	movs	r3, #1
 8008f20:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	691b      	ldr	r3, [r3, #16]
 8008f26:	2b01      	cmp	r3, #1
 8008f28:	d132      	bne.n	8008f90 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8008f2a:	6879      	ldr	r1, [r7, #4]
 8008f2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f2e:	4613      	mov	r3, r2
 8008f30:	00db      	lsls	r3, r3, #3
 8008f32:	1a9b      	subs	r3, r3, r2
 8008f34:	009b      	lsls	r3, r3, #2
 8008f36:	440b      	add	r3, r1
 8008f38:	3348      	adds	r3, #72	; 0x48
 8008f3a:	6819      	ldr	r1, [r3, #0]
 8008f3c:	6878      	ldr	r0, [r7, #4]
 8008f3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f40:	4613      	mov	r3, r2
 8008f42:	00db      	lsls	r3, r3, #3
 8008f44:	1a9b      	subs	r3, r3, r2
 8008f46:	009b      	lsls	r3, r3, #2
 8008f48:	4403      	add	r3, r0
 8008f4a:	3344      	adds	r3, #68	; 0x44
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	4419      	add	r1, r3
 8008f50:	6878      	ldr	r0, [r7, #4]
 8008f52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f54:	4613      	mov	r3, r2
 8008f56:	00db      	lsls	r3, r3, #3
 8008f58:	1a9b      	subs	r3, r3, r2
 8008f5a:	009b      	lsls	r3, r3, #2
 8008f5c:	4403      	add	r3, r0
 8008f5e:	3348      	adds	r3, #72	; 0x48
 8008f60:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8008f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d113      	bne.n	8008f90 <HAL_PCD_IRQHandler+0x31c>
 8008f68:	6879      	ldr	r1, [r7, #4]
 8008f6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f6c:	4613      	mov	r3, r2
 8008f6e:	00db      	lsls	r3, r3, #3
 8008f70:	1a9b      	subs	r3, r3, r2
 8008f72:	009b      	lsls	r3, r3, #2
 8008f74:	440b      	add	r3, r1
 8008f76:	3350      	adds	r3, #80	; 0x50
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d108      	bne.n	8008f90 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	6818      	ldr	r0, [r3, #0]
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008f88:	461a      	mov	r2, r3
 8008f8a:	2101      	movs	r1, #1
 8008f8c:	f009 fb3e 	bl	801260c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008f90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f92:	b2db      	uxtb	r3, r3
 8008f94:	4619      	mov	r1, r3
 8008f96:	6878      	ldr	r0, [r7, #4]
 8008f98:	f00b fb69 	bl	801466e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8008f9c:	693b      	ldr	r3, [r7, #16]
 8008f9e:	f003 0308 	and.w	r3, r3, #8
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d008      	beq.n	8008fb8 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8008fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fa8:	015a      	lsls	r2, r3, #5
 8008faa:	69fb      	ldr	r3, [r7, #28]
 8008fac:	4413      	add	r3, r2
 8008fae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fb2:	461a      	mov	r2, r3
 8008fb4:	2308      	movs	r3, #8
 8008fb6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8008fb8:	693b      	ldr	r3, [r7, #16]
 8008fba:	f003 0310 	and.w	r3, r3, #16
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d008      	beq.n	8008fd4 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8008fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fc4:	015a      	lsls	r2, r3, #5
 8008fc6:	69fb      	ldr	r3, [r7, #28]
 8008fc8:	4413      	add	r3, r2
 8008fca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fce:	461a      	mov	r2, r3
 8008fd0:	2310      	movs	r3, #16
 8008fd2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8008fd4:	693b      	ldr	r3, [r7, #16]
 8008fd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d008      	beq.n	8008ff0 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8008fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fe0:	015a      	lsls	r2, r3, #5
 8008fe2:	69fb      	ldr	r3, [r7, #28]
 8008fe4:	4413      	add	r3, r2
 8008fe6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fea:	461a      	mov	r2, r3
 8008fec:	2340      	movs	r3, #64	; 0x40
 8008fee:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8008ff0:	693b      	ldr	r3, [r7, #16]
 8008ff2:	f003 0302 	and.w	r3, r3, #2
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d00c      	beq.n	8009014 <HAL_PCD_IRQHandler+0x3a0>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8008ffa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008ffc:	6a38      	ldr	r0, [r7, #32]
 8008ffe:	f008 fac7 	bl	8011590 <USB_FlushTxFifo>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8009002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009004:	015a      	lsls	r2, r3, #5
 8009006:	69fb      	ldr	r3, [r7, #28]
 8009008:	4413      	add	r3, r2
 800900a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800900e:	461a      	mov	r2, r3
 8009010:	2302      	movs	r3, #2
 8009012:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8009014:	693b      	ldr	r3, [r7, #16]
 8009016:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800901a:	2b00      	cmp	r3, #0
 800901c:	d003      	beq.n	8009026 <HAL_PCD_IRQHandler+0x3b2>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800901e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009020:	6878      	ldr	r0, [r7, #4]
 8009022:	f000 fc38 	bl	8009896 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8009026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009028:	3301      	adds	r3, #1
 800902a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800902c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800902e:	085b      	lsrs	r3, r3, #1
 8009030:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8009032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009034:	2b00      	cmp	r3, #0
 8009036:	f47f af45 	bne.w	8008ec4 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	4618      	mov	r0, r3
 8009040:	f009 fa1e 	bl	8012480 <USB_ReadInterrupts>
 8009044:	4603      	mov	r3, r0
 8009046:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800904a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800904e:	d122      	bne.n	8009096 <HAL_PCD_IRQHandler+0x422>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009050:	69fb      	ldr	r3, [r7, #28]
 8009052:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009056:	685b      	ldr	r3, [r3, #4]
 8009058:	69fa      	ldr	r2, [r7, #28]
 800905a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800905e:	f023 0301 	bic.w	r3, r3, #1
 8009062:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800906a:	2b01      	cmp	r3, #1
 800906c:	d108      	bne.n	8009080 <HAL_PCD_IRQHandler+0x40c>
      {
        hpcd->LPM_State = LPM_L0;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2200      	movs	r2, #0
 8009072:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8009076:	2100      	movs	r1, #0
 8009078:	6878      	ldr	r0, [r7, #4]
 800907a:	f000 fe67 	bl	8009d4c <HAL_PCDEx_LPM_Callback>
 800907e:	e002      	b.n	8009086 <HAL_PCD_IRQHandler+0x412>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8009080:	6878      	ldr	r0, [r7, #4]
 8009082:	f00b fb6b 	bl	801475c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	695a      	ldr	r2, [r3, #20]
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8009094:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	4618      	mov	r0, r3
 800909c:	f009 f9f0 	bl	8012480 <USB_ReadInterrupts>
 80090a0:	4603      	mov	r3, r0
 80090a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80090a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80090aa:	d112      	bne.n	80090d2 <HAL_PCD_IRQHandler+0x45e>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80090ac:	69fb      	ldr	r3, [r7, #28]
 80090ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090b2:	689b      	ldr	r3, [r3, #8]
 80090b4:	f003 0301 	and.w	r3, r3, #1
 80090b8:	2b01      	cmp	r3, #1
 80090ba:	d102      	bne.n	80090c2 <HAL_PCD_IRQHandler+0x44e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80090bc:	6878      	ldr	r0, [r7, #4]
 80090be:	f00b fb27 	bl	8014710 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	695a      	ldr	r2, [r3, #20]
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80090d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	4618      	mov	r0, r3
 80090d8:	f009 f9d2 	bl	8012480 <USB_ReadInterrupts>
 80090dc:	4603      	mov	r3, r0
 80090de:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80090e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80090e6:	d121      	bne.n	800912c <HAL_PCD_IRQHandler+0x4b8>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	695a      	ldr	r2, [r3, #20]
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 80090f6:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d111      	bne.n	8009126 <HAL_PCD_IRQHandler+0x4b2>
      {
        hpcd->LPM_State = LPM_L1;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2201      	movs	r2, #1
 8009106:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009110:	089b      	lsrs	r3, r3, #2
 8009112:	f003 020f 	and.w	r2, r3, #15
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800911c:	2101      	movs	r1, #1
 800911e:	6878      	ldr	r0, [r7, #4]
 8009120:	f000 fe14 	bl	8009d4c <HAL_PCDEx_LPM_Callback>
 8009124:	e002      	b.n	800912c <HAL_PCD_IRQHandler+0x4b8>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8009126:	6878      	ldr	r0, [r7, #4]
 8009128:	f00b faf2 	bl	8014710 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	4618      	mov	r0, r3
 8009132:	f009 f9a5 	bl	8012480 <USB_ReadInterrupts>
 8009136:	4603      	mov	r3, r0
 8009138:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800913c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009140:	f040 80b7 	bne.w	80092b2 <HAL_PCD_IRQHandler+0x63e>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8009144:	69fb      	ldr	r3, [r7, #28]
 8009146:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800914a:	685b      	ldr	r3, [r3, #4]
 800914c:	69fa      	ldr	r2, [r7, #28]
 800914e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009152:	f023 0301 	bic.w	r3, r3, #1
 8009156:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	2110      	movs	r1, #16
 800915e:	4618      	mov	r0, r3
 8009160:	f008 fa16 	bl	8011590 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009164:	2300      	movs	r3, #0
 8009166:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009168:	e046      	b.n	80091f8 <HAL_PCD_IRQHandler+0x584>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800916a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800916c:	015a      	lsls	r2, r3, #5
 800916e:	69fb      	ldr	r3, [r7, #28]
 8009170:	4413      	add	r3, r2
 8009172:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009176:	461a      	mov	r2, r3
 8009178:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800917c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800917e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009180:	015a      	lsls	r2, r3, #5
 8009182:	69fb      	ldr	r3, [r7, #28]
 8009184:	4413      	add	r3, r2
 8009186:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800918e:	0151      	lsls	r1, r2, #5
 8009190:	69fa      	ldr	r2, [r7, #28]
 8009192:	440a      	add	r2, r1
 8009194:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009198:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800919c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800919e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091a0:	015a      	lsls	r2, r3, #5
 80091a2:	69fb      	ldr	r3, [r7, #28]
 80091a4:	4413      	add	r3, r2
 80091a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091aa:	461a      	mov	r2, r3
 80091ac:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80091b0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80091b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091b4:	015a      	lsls	r2, r3, #5
 80091b6:	69fb      	ldr	r3, [r7, #28]
 80091b8:	4413      	add	r3, r2
 80091ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80091c2:	0151      	lsls	r1, r2, #5
 80091c4:	69fa      	ldr	r2, [r7, #28]
 80091c6:	440a      	add	r2, r1
 80091c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80091cc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80091d0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80091d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091d4:	015a      	lsls	r2, r3, #5
 80091d6:	69fb      	ldr	r3, [r7, #28]
 80091d8:	4413      	add	r3, r2
 80091da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80091e2:	0151      	lsls	r1, r2, #5
 80091e4:	69fa      	ldr	r2, [r7, #28]
 80091e6:	440a      	add	r2, r1
 80091e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80091ec:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80091f0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80091f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091f4:	3301      	adds	r3, #1
 80091f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	685b      	ldr	r3, [r3, #4]
 80091fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80091fe:	429a      	cmp	r2, r3
 8009200:	d3b3      	bcc.n	800916a <HAL_PCD_IRQHandler+0x4f6>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009202:	69fb      	ldr	r3, [r7, #28]
 8009204:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009208:	69db      	ldr	r3, [r3, #28]
 800920a:	69fa      	ldr	r2, [r7, #28]
 800920c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009210:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8009214:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800921a:	2b00      	cmp	r3, #0
 800921c:	d016      	beq.n	800924c <HAL_PCD_IRQHandler+0x5d8>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800921e:	69fb      	ldr	r3, [r7, #28]
 8009220:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009224:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009228:	69fa      	ldr	r2, [r7, #28]
 800922a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800922e:	f043 030b 	orr.w	r3, r3, #11
 8009232:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8009236:	69fb      	ldr	r3, [r7, #28]
 8009238:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800923c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800923e:	69fa      	ldr	r2, [r7, #28]
 8009240:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009244:	f043 030b 	orr.w	r3, r3, #11
 8009248:	6453      	str	r3, [r2, #68]	; 0x44
 800924a:	e015      	b.n	8009278 <HAL_PCD_IRQHandler+0x604>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800924c:	69fb      	ldr	r3, [r7, #28]
 800924e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009252:	695a      	ldr	r2, [r3, #20]
 8009254:	69fb      	ldr	r3, [r7, #28]
 8009256:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800925a:	4619      	mov	r1, r3
 800925c:	f242 032b 	movw	r3, #8235	; 0x202b
 8009260:	4313      	orrs	r3, r2
 8009262:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8009264:	69fb      	ldr	r3, [r7, #28]
 8009266:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800926a:	691b      	ldr	r3, [r3, #16]
 800926c:	69fa      	ldr	r2, [r7, #28]
 800926e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009272:	f043 030b 	orr.w	r3, r3, #11
 8009276:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8009278:	69fb      	ldr	r3, [r7, #28]
 800927a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	69fa      	ldr	r2, [r7, #28]
 8009282:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009286:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800928a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	6818      	ldr	r0, [r3, #0]
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	691b      	ldr	r3, [r3, #16]
 8009294:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800929c:	461a      	mov	r2, r3
 800929e:	f009 f9b5 	bl	801260c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	695a      	ldr	r2, [r3, #20]
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80092b0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	4618      	mov	r0, r3
 80092b8:	f009 f8e2 	bl	8012480 <USB_ReadInterrupts>
 80092bc:	4603      	mov	r3, r0
 80092be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80092c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80092c6:	d124      	bne.n	8009312 <HAL_PCD_IRQHandler+0x69e>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	4618      	mov	r0, r3
 80092ce:	f009 f979 	bl	80125c4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	4618      	mov	r0, r3
 80092d8:	f008 f9d3 	bl	8011682 <USB_GetDevSpeed>
 80092dc:	4603      	mov	r3, r0
 80092de:	461a      	mov	r2, r3
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681c      	ldr	r4, [r3, #0]
 80092e8:	f002 f8b0 	bl	800b44c <HAL_RCC_GetHCLKFreq>
 80092ec:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80092f2:	b2db      	uxtb	r3, r3
 80092f4:	461a      	mov	r2, r3
 80092f6:	4620      	mov	r0, r4
 80092f8:	f007 fedc 	bl	80110b4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f00b f9de 	bl	80146be <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	695a      	ldr	r2, [r3, #20]
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8009310:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	4618      	mov	r0, r3
 8009318:	f009 f8b2 	bl	8012480 <USB_ReadInterrupts>
 800931c:	4603      	mov	r3, r0
 800931e:	f003 0308 	and.w	r3, r3, #8
 8009322:	2b08      	cmp	r3, #8
 8009324:	d10a      	bne.n	800933c <HAL_PCD_IRQHandler+0x6c8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8009326:	6878      	ldr	r0, [r7, #4]
 8009328:	f00b f9bb 	bl	80146a2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	695a      	ldr	r2, [r3, #20]
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	f002 0208 	and.w	r2, r2, #8
 800933a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	4618      	mov	r0, r3
 8009342:	f009 f89d 	bl	8012480 <USB_ReadInterrupts>
 8009346:	4603      	mov	r3, r0
 8009348:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800934c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009350:	d10f      	bne.n	8009372 <HAL_PCD_IRQHandler+0x6fe>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8009352:	2300      	movs	r3, #0
 8009354:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8009356:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009358:	b2db      	uxtb	r3, r3
 800935a:	4619      	mov	r1, r3
 800935c:	6878      	ldr	r0, [r7, #4]
 800935e:	f00b fa1d 	bl	801479c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	695a      	ldr	r2, [r3, #20]
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8009370:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	4618      	mov	r0, r3
 8009378:	f009 f882 	bl	8012480 <USB_ReadInterrupts>
 800937c:	4603      	mov	r3, r0
 800937e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009382:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009386:	d10f      	bne.n	80093a8 <HAL_PCD_IRQHandler+0x734>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8009388:	2300      	movs	r3, #0
 800938a:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800938c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800938e:	b2db      	uxtb	r3, r3
 8009390:	4619      	mov	r1, r3
 8009392:	6878      	ldr	r0, [r7, #4]
 8009394:	f00b f9f0 	bl	8014778 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	695a      	ldr	r2, [r3, #20]
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80093a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	4618      	mov	r0, r3
 80093ae:	f009 f867 	bl	8012480 <USB_ReadInterrupts>
 80093b2:	4603      	mov	r3, r0
 80093b4:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80093b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093bc:	d10a      	bne.n	80093d4 <HAL_PCD_IRQHandler+0x760>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	f00b f9fe 	bl	80147c0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	695a      	ldr	r2, [r3, #20]
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80093d2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	4618      	mov	r0, r3
 80093da:	f009 f851 	bl	8012480 <USB_ReadInterrupts>
 80093de:	4603      	mov	r3, r0
 80093e0:	f003 0304 	and.w	r3, r3, #4
 80093e4:	2b04      	cmp	r3, #4
 80093e6:	d115      	bne.n	8009414 <HAL_PCD_IRQHandler+0x7a0>
    {
      temp = hpcd->Instance->GOTGINT;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	685b      	ldr	r3, [r3, #4]
 80093ee:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80093f0:	69bb      	ldr	r3, [r7, #24]
 80093f2:	f003 0304 	and.w	r3, r3, #4
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d002      	beq.n	8009400 <HAL_PCD_IRQHandler+0x78c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80093fa:	6878      	ldr	r0, [r7, #4]
 80093fc:	f00b f9ee 	bl	80147dc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	6859      	ldr	r1, [r3, #4]
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	69ba      	ldr	r2, [r7, #24]
 800940c:	430a      	orrs	r2, r1
 800940e:	605a      	str	r2, [r3, #4]
 8009410:	e000      	b.n	8009414 <HAL_PCD_IRQHandler+0x7a0>
      return;
 8009412:	bf00      	nop
    }
  }
}
 8009414:	3734      	adds	r7, #52	; 0x34
 8009416:	46bd      	mov	sp, r7
 8009418:	bd90      	pop	{r4, r7, pc}

0800941a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800941a:	b580      	push	{r7, lr}
 800941c:	b082      	sub	sp, #8
 800941e:	af00      	add	r7, sp, #0
 8009420:	6078      	str	r0, [r7, #4]
 8009422:	460b      	mov	r3, r1
 8009424:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800942c:	2b01      	cmp	r3, #1
 800942e:	d101      	bne.n	8009434 <HAL_PCD_SetAddress+0x1a>
 8009430:	2302      	movs	r3, #2
 8009432:	e013      	b.n	800945c <HAL_PCD_SetAddress+0x42>
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2201      	movs	r2, #1
 8009438:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	78fa      	ldrb	r2, [r7, #3]
 8009440:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	78fa      	ldrb	r2, [r7, #3]
 800944a:	4611      	mov	r1, r2
 800944c:	4618      	mov	r0, r3
 800944e:	f008 ffaf 	bl	80123b0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	2200      	movs	r2, #0
 8009456:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800945a:	2300      	movs	r3, #0
}
 800945c:	4618      	mov	r0, r3
 800945e:	3708      	adds	r7, #8
 8009460:	46bd      	mov	sp, r7
 8009462:	bd80      	pop	{r7, pc}

08009464 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b084      	sub	sp, #16
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
 800946c:	4608      	mov	r0, r1
 800946e:	4611      	mov	r1, r2
 8009470:	461a      	mov	r2, r3
 8009472:	4603      	mov	r3, r0
 8009474:	70fb      	strb	r3, [r7, #3]
 8009476:	460b      	mov	r3, r1
 8009478:	803b      	strh	r3, [r7, #0]
 800947a:	4613      	mov	r3, r2
 800947c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800947e:	2300      	movs	r3, #0
 8009480:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009482:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009486:	2b00      	cmp	r3, #0
 8009488:	da0f      	bge.n	80094aa <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800948a:	78fb      	ldrb	r3, [r7, #3]
 800948c:	f003 020f 	and.w	r2, r3, #15
 8009490:	4613      	mov	r3, r2
 8009492:	00db      	lsls	r3, r3, #3
 8009494:	1a9b      	subs	r3, r3, r2
 8009496:	009b      	lsls	r3, r3, #2
 8009498:	3338      	adds	r3, #56	; 0x38
 800949a:	687a      	ldr	r2, [r7, #4]
 800949c:	4413      	add	r3, r2
 800949e:	3304      	adds	r3, #4
 80094a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	2201      	movs	r2, #1
 80094a6:	705a      	strb	r2, [r3, #1]
 80094a8:	e00f      	b.n	80094ca <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80094aa:	78fb      	ldrb	r3, [r7, #3]
 80094ac:	f003 020f 	and.w	r2, r3, #15
 80094b0:	4613      	mov	r3, r2
 80094b2:	00db      	lsls	r3, r3, #3
 80094b4:	1a9b      	subs	r3, r3, r2
 80094b6:	009b      	lsls	r3, r3, #2
 80094b8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80094bc:	687a      	ldr	r2, [r7, #4]
 80094be:	4413      	add	r3, r2
 80094c0:	3304      	adds	r3, #4
 80094c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	2200      	movs	r2, #0
 80094c8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80094ca:	78fb      	ldrb	r3, [r7, #3]
 80094cc:	f003 030f 	and.w	r3, r3, #15
 80094d0:	b2da      	uxtb	r2, r3
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80094d6:	883a      	ldrh	r2, [r7, #0]
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	78ba      	ldrb	r2, [r7, #2]
 80094e0:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	785b      	ldrb	r3, [r3, #1]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d004      	beq.n	80094f4 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	781b      	ldrb	r3, [r3, #0]
 80094ee:	b29a      	uxth	r2, r3
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80094f4:	78bb      	ldrb	r3, [r7, #2]
 80094f6:	2b02      	cmp	r3, #2
 80094f8:	d102      	bne.n	8009500 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	2200      	movs	r2, #0
 80094fe:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009506:	2b01      	cmp	r3, #1
 8009508:	d101      	bne.n	800950e <HAL_PCD_EP_Open+0xaa>
 800950a:	2302      	movs	r3, #2
 800950c:	e00e      	b.n	800952c <HAL_PCD_EP_Open+0xc8>
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2201      	movs	r2, #1
 8009512:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	68f9      	ldr	r1, [r7, #12]
 800951c:	4618      	mov	r0, r3
 800951e:	f008 f8d5 	bl	80116cc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2200      	movs	r2, #0
 8009526:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 800952a:	7afb      	ldrb	r3, [r7, #11]
}
 800952c:	4618      	mov	r0, r3
 800952e:	3710      	adds	r7, #16
 8009530:	46bd      	mov	sp, r7
 8009532:	bd80      	pop	{r7, pc}

08009534 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b084      	sub	sp, #16
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
 800953c:	460b      	mov	r3, r1
 800953e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009540:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009544:	2b00      	cmp	r3, #0
 8009546:	da0f      	bge.n	8009568 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009548:	78fb      	ldrb	r3, [r7, #3]
 800954a:	f003 020f 	and.w	r2, r3, #15
 800954e:	4613      	mov	r3, r2
 8009550:	00db      	lsls	r3, r3, #3
 8009552:	1a9b      	subs	r3, r3, r2
 8009554:	009b      	lsls	r3, r3, #2
 8009556:	3338      	adds	r3, #56	; 0x38
 8009558:	687a      	ldr	r2, [r7, #4]
 800955a:	4413      	add	r3, r2
 800955c:	3304      	adds	r3, #4
 800955e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	2201      	movs	r2, #1
 8009564:	705a      	strb	r2, [r3, #1]
 8009566:	e00f      	b.n	8009588 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009568:	78fb      	ldrb	r3, [r7, #3]
 800956a:	f003 020f 	and.w	r2, r3, #15
 800956e:	4613      	mov	r3, r2
 8009570:	00db      	lsls	r3, r3, #3
 8009572:	1a9b      	subs	r3, r3, r2
 8009574:	009b      	lsls	r3, r3, #2
 8009576:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800957a:	687a      	ldr	r2, [r7, #4]
 800957c:	4413      	add	r3, r2
 800957e:	3304      	adds	r3, #4
 8009580:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	2200      	movs	r2, #0
 8009586:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8009588:	78fb      	ldrb	r3, [r7, #3]
 800958a:	f003 030f 	and.w	r3, r3, #15
 800958e:	b2da      	uxtb	r2, r3
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800959a:	2b01      	cmp	r3, #1
 800959c:	d101      	bne.n	80095a2 <HAL_PCD_EP_Close+0x6e>
 800959e:	2302      	movs	r3, #2
 80095a0:	e00e      	b.n	80095c0 <HAL_PCD_EP_Close+0x8c>
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2201      	movs	r2, #1
 80095a6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	68f9      	ldr	r1, [r7, #12]
 80095b0:	4618      	mov	r0, r3
 80095b2:	f008 f913 	bl	80117dc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	2200      	movs	r2, #0
 80095ba:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80095be:	2300      	movs	r3, #0
}
 80095c0:	4618      	mov	r0, r3
 80095c2:	3710      	adds	r7, #16
 80095c4:	46bd      	mov	sp, r7
 80095c6:	bd80      	pop	{r7, pc}

080095c8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b086      	sub	sp, #24
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	60f8      	str	r0, [r7, #12]
 80095d0:	607a      	str	r2, [r7, #4]
 80095d2:	603b      	str	r3, [r7, #0]
 80095d4:	460b      	mov	r3, r1
 80095d6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80095d8:	7afb      	ldrb	r3, [r7, #11]
 80095da:	f003 020f 	and.w	r2, r3, #15
 80095de:	4613      	mov	r3, r2
 80095e0:	00db      	lsls	r3, r3, #3
 80095e2:	1a9b      	subs	r3, r3, r2
 80095e4:	009b      	lsls	r3, r3, #2
 80095e6:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80095ea:	68fa      	ldr	r2, [r7, #12]
 80095ec:	4413      	add	r3, r2
 80095ee:	3304      	adds	r3, #4
 80095f0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80095f2:	697b      	ldr	r3, [r7, #20]
 80095f4:	687a      	ldr	r2, [r7, #4]
 80095f6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80095f8:	697b      	ldr	r3, [r7, #20]
 80095fa:	683a      	ldr	r2, [r7, #0]
 80095fc:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80095fe:	697b      	ldr	r3, [r7, #20]
 8009600:	2200      	movs	r2, #0
 8009602:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8009604:	697b      	ldr	r3, [r7, #20]
 8009606:	2200      	movs	r2, #0
 8009608:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800960a:	7afb      	ldrb	r3, [r7, #11]
 800960c:	f003 030f 	and.w	r3, r3, #15
 8009610:	b2da      	uxtb	r2, r3
 8009612:	697b      	ldr	r3, [r7, #20]
 8009614:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	691b      	ldr	r3, [r3, #16]
 800961a:	2b01      	cmp	r3, #1
 800961c:	d102      	bne.n	8009624 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800961e:	687a      	ldr	r2, [r7, #4]
 8009620:	697b      	ldr	r3, [r7, #20]
 8009622:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009624:	7afb      	ldrb	r3, [r7, #11]
 8009626:	f003 030f 	and.w	r3, r3, #15
 800962a:	2b00      	cmp	r3, #0
 800962c:	d109      	bne.n	8009642 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	6818      	ldr	r0, [r3, #0]
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	691b      	ldr	r3, [r3, #16]
 8009636:	b2db      	uxtb	r3, r3
 8009638:	461a      	mov	r2, r3
 800963a:	6979      	ldr	r1, [r7, #20]
 800963c:	f008 fbf6 	bl	8011e2c <USB_EP0StartXfer>
 8009640:	e008      	b.n	8009654 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	6818      	ldr	r0, [r3, #0]
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	691b      	ldr	r3, [r3, #16]
 800964a:	b2db      	uxtb	r3, r3
 800964c:	461a      	mov	r2, r3
 800964e:	6979      	ldr	r1, [r7, #20]
 8009650:	f008 f9a0 	bl	8011994 <USB_EPStartXfer>
  }

  return HAL_OK;
 8009654:	2300      	movs	r3, #0
}
 8009656:	4618      	mov	r0, r3
 8009658:	3718      	adds	r7, #24
 800965a:	46bd      	mov	sp, r7
 800965c:	bd80      	pop	{r7, pc}

0800965e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800965e:	b480      	push	{r7}
 8009660:	b083      	sub	sp, #12
 8009662:	af00      	add	r7, sp, #0
 8009664:	6078      	str	r0, [r7, #4]
 8009666:	460b      	mov	r3, r1
 8009668:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800966a:	78fb      	ldrb	r3, [r7, #3]
 800966c:	f003 020f 	and.w	r2, r3, #15
 8009670:	6879      	ldr	r1, [r7, #4]
 8009672:	4613      	mov	r3, r2
 8009674:	00db      	lsls	r3, r3, #3
 8009676:	1a9b      	subs	r3, r3, r2
 8009678:	009b      	lsls	r3, r3, #2
 800967a:	440b      	add	r3, r1
 800967c:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8009680:	681b      	ldr	r3, [r3, #0]
}
 8009682:	4618      	mov	r0, r3
 8009684:	370c      	adds	r7, #12
 8009686:	46bd      	mov	sp, r7
 8009688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968c:	4770      	bx	lr

0800968e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800968e:	b580      	push	{r7, lr}
 8009690:	b086      	sub	sp, #24
 8009692:	af00      	add	r7, sp, #0
 8009694:	60f8      	str	r0, [r7, #12]
 8009696:	607a      	str	r2, [r7, #4]
 8009698:	603b      	str	r3, [r7, #0]
 800969a:	460b      	mov	r3, r1
 800969c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800969e:	7afb      	ldrb	r3, [r7, #11]
 80096a0:	f003 020f 	and.w	r2, r3, #15
 80096a4:	4613      	mov	r3, r2
 80096a6:	00db      	lsls	r3, r3, #3
 80096a8:	1a9b      	subs	r3, r3, r2
 80096aa:	009b      	lsls	r3, r3, #2
 80096ac:	3338      	adds	r3, #56	; 0x38
 80096ae:	68fa      	ldr	r2, [r7, #12]
 80096b0:	4413      	add	r3, r2
 80096b2:	3304      	adds	r3, #4
 80096b4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80096b6:	697b      	ldr	r3, [r7, #20]
 80096b8:	687a      	ldr	r2, [r7, #4]
 80096ba:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80096bc:	697b      	ldr	r3, [r7, #20]
 80096be:	683a      	ldr	r2, [r7, #0]
 80096c0:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80096c2:	697b      	ldr	r3, [r7, #20]
 80096c4:	2200      	movs	r2, #0
 80096c6:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80096c8:	697b      	ldr	r3, [r7, #20]
 80096ca:	2201      	movs	r2, #1
 80096cc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80096ce:	7afb      	ldrb	r3, [r7, #11]
 80096d0:	f003 030f 	and.w	r3, r3, #15
 80096d4:	b2da      	uxtb	r2, r3
 80096d6:	697b      	ldr	r3, [r7, #20]
 80096d8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	691b      	ldr	r3, [r3, #16]
 80096de:	2b01      	cmp	r3, #1
 80096e0:	d102      	bne.n	80096e8 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80096e2:	687a      	ldr	r2, [r7, #4]
 80096e4:	697b      	ldr	r3, [r7, #20]
 80096e6:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80096e8:	7afb      	ldrb	r3, [r7, #11]
 80096ea:	f003 030f 	and.w	r3, r3, #15
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d109      	bne.n	8009706 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80096f2:	68fb      	ldr	r3, [r7, #12]
 80096f4:	6818      	ldr	r0, [r3, #0]
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	691b      	ldr	r3, [r3, #16]
 80096fa:	b2db      	uxtb	r3, r3
 80096fc:	461a      	mov	r2, r3
 80096fe:	6979      	ldr	r1, [r7, #20]
 8009700:	f008 fb94 	bl	8011e2c <USB_EP0StartXfer>
 8009704:	e008      	b.n	8009718 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	6818      	ldr	r0, [r3, #0]
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	691b      	ldr	r3, [r3, #16]
 800970e:	b2db      	uxtb	r3, r3
 8009710:	461a      	mov	r2, r3
 8009712:	6979      	ldr	r1, [r7, #20]
 8009714:	f008 f93e 	bl	8011994 <USB_EPStartXfer>
  }

  return HAL_OK;
 8009718:	2300      	movs	r3, #0
}
 800971a:	4618      	mov	r0, r3
 800971c:	3718      	adds	r7, #24
 800971e:	46bd      	mov	sp, r7
 8009720:	bd80      	pop	{r7, pc}

08009722 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009722:	b580      	push	{r7, lr}
 8009724:	b084      	sub	sp, #16
 8009726:	af00      	add	r7, sp, #0
 8009728:	6078      	str	r0, [r7, #4]
 800972a:	460b      	mov	r3, r1
 800972c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800972e:	78fb      	ldrb	r3, [r7, #3]
 8009730:	f003 020f 	and.w	r2, r3, #15
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	685b      	ldr	r3, [r3, #4]
 8009738:	429a      	cmp	r2, r3
 800973a:	d901      	bls.n	8009740 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800973c:	2301      	movs	r3, #1
 800973e:	e050      	b.n	80097e2 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009740:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009744:	2b00      	cmp	r3, #0
 8009746:	da0f      	bge.n	8009768 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009748:	78fb      	ldrb	r3, [r7, #3]
 800974a:	f003 020f 	and.w	r2, r3, #15
 800974e:	4613      	mov	r3, r2
 8009750:	00db      	lsls	r3, r3, #3
 8009752:	1a9b      	subs	r3, r3, r2
 8009754:	009b      	lsls	r3, r3, #2
 8009756:	3338      	adds	r3, #56	; 0x38
 8009758:	687a      	ldr	r2, [r7, #4]
 800975a:	4413      	add	r3, r2
 800975c:	3304      	adds	r3, #4
 800975e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009760:	68fb      	ldr	r3, [r7, #12]
 8009762:	2201      	movs	r2, #1
 8009764:	705a      	strb	r2, [r3, #1]
 8009766:	e00d      	b.n	8009784 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009768:	78fa      	ldrb	r2, [r7, #3]
 800976a:	4613      	mov	r3, r2
 800976c:	00db      	lsls	r3, r3, #3
 800976e:	1a9b      	subs	r3, r3, r2
 8009770:	009b      	lsls	r3, r3, #2
 8009772:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009776:	687a      	ldr	r2, [r7, #4]
 8009778:	4413      	add	r3, r2
 800977a:	3304      	adds	r3, #4
 800977c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	2200      	movs	r2, #0
 8009782:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	2201      	movs	r2, #1
 8009788:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800978a:	78fb      	ldrb	r3, [r7, #3]
 800978c:	f003 030f 	and.w	r3, r3, #15
 8009790:	b2da      	uxtb	r2, r3
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800979c:	2b01      	cmp	r3, #1
 800979e:	d101      	bne.n	80097a4 <HAL_PCD_EP_SetStall+0x82>
 80097a0:	2302      	movs	r3, #2
 80097a2:	e01e      	b.n	80097e2 <HAL_PCD_EP_SetStall+0xc0>
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2201      	movs	r2, #1
 80097a8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	68f9      	ldr	r1, [r7, #12]
 80097b2:	4618      	mov	r0, r3
 80097b4:	f008 fd28 	bl	8012208 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80097b8:	78fb      	ldrb	r3, [r7, #3]
 80097ba:	f003 030f 	and.w	r3, r3, #15
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d10a      	bne.n	80097d8 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	6818      	ldr	r0, [r3, #0]
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	691b      	ldr	r3, [r3, #16]
 80097ca:	b2d9      	uxtb	r1, r3
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80097d2:	461a      	mov	r2, r3
 80097d4:	f008 ff1a 	bl	801260c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2200      	movs	r2, #0
 80097dc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80097e0:	2300      	movs	r3, #0
}
 80097e2:	4618      	mov	r0, r3
 80097e4:	3710      	adds	r7, #16
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}

080097ea <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80097ea:	b580      	push	{r7, lr}
 80097ec:	b084      	sub	sp, #16
 80097ee:	af00      	add	r7, sp, #0
 80097f0:	6078      	str	r0, [r7, #4]
 80097f2:	460b      	mov	r3, r1
 80097f4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80097f6:	78fb      	ldrb	r3, [r7, #3]
 80097f8:	f003 020f 	and.w	r2, r3, #15
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	685b      	ldr	r3, [r3, #4]
 8009800:	429a      	cmp	r2, r3
 8009802:	d901      	bls.n	8009808 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8009804:	2301      	movs	r3, #1
 8009806:	e042      	b.n	800988e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009808:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800980c:	2b00      	cmp	r3, #0
 800980e:	da0f      	bge.n	8009830 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009810:	78fb      	ldrb	r3, [r7, #3]
 8009812:	f003 020f 	and.w	r2, r3, #15
 8009816:	4613      	mov	r3, r2
 8009818:	00db      	lsls	r3, r3, #3
 800981a:	1a9b      	subs	r3, r3, r2
 800981c:	009b      	lsls	r3, r3, #2
 800981e:	3338      	adds	r3, #56	; 0x38
 8009820:	687a      	ldr	r2, [r7, #4]
 8009822:	4413      	add	r3, r2
 8009824:	3304      	adds	r3, #4
 8009826:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	2201      	movs	r2, #1
 800982c:	705a      	strb	r2, [r3, #1]
 800982e:	e00f      	b.n	8009850 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009830:	78fb      	ldrb	r3, [r7, #3]
 8009832:	f003 020f 	and.w	r2, r3, #15
 8009836:	4613      	mov	r3, r2
 8009838:	00db      	lsls	r3, r3, #3
 800983a:	1a9b      	subs	r3, r3, r2
 800983c:	009b      	lsls	r3, r3, #2
 800983e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009842:	687a      	ldr	r2, [r7, #4]
 8009844:	4413      	add	r3, r2
 8009846:	3304      	adds	r3, #4
 8009848:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	2200      	movs	r2, #0
 800984e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	2200      	movs	r2, #0
 8009854:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009856:	78fb      	ldrb	r3, [r7, #3]
 8009858:	f003 030f 	and.w	r3, r3, #15
 800985c:	b2da      	uxtb	r2, r3
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009868:	2b01      	cmp	r3, #1
 800986a:	d101      	bne.n	8009870 <HAL_PCD_EP_ClrStall+0x86>
 800986c:	2302      	movs	r3, #2
 800986e:	e00e      	b.n	800988e <HAL_PCD_EP_ClrStall+0xa4>
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2201      	movs	r2, #1
 8009874:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	68f9      	ldr	r1, [r7, #12]
 800987e:	4618      	mov	r0, r3
 8009880:	f008 fd30 	bl	80122e4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2200      	movs	r2, #0
 8009888:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800988c:	2300      	movs	r3, #0
}
 800988e:	4618      	mov	r0, r3
 8009890:	3710      	adds	r7, #16
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}

08009896 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009896:	b580      	push	{r7, lr}
 8009898:	b08a      	sub	sp, #40	; 0x28
 800989a:	af02      	add	r7, sp, #8
 800989c:	6078      	str	r0, [r7, #4]
 800989e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098a6:	697b      	ldr	r3, [r7, #20]
 80098a8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80098aa:	683a      	ldr	r2, [r7, #0]
 80098ac:	4613      	mov	r3, r2
 80098ae:	00db      	lsls	r3, r3, #3
 80098b0:	1a9b      	subs	r3, r3, r2
 80098b2:	009b      	lsls	r3, r3, #2
 80098b4:	3338      	adds	r3, #56	; 0x38
 80098b6:	687a      	ldr	r2, [r7, #4]
 80098b8:	4413      	add	r3, r2
 80098ba:	3304      	adds	r3, #4
 80098bc:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	699a      	ldr	r2, [r3, #24]
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	695b      	ldr	r3, [r3, #20]
 80098c6:	429a      	cmp	r2, r3
 80098c8:	d901      	bls.n	80098ce <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80098ca:	2301      	movs	r3, #1
 80098cc:	e06c      	b.n	80099a8 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	695a      	ldr	r2, [r3, #20]
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	699b      	ldr	r3, [r3, #24]
 80098d6:	1ad3      	subs	r3, r2, r3
 80098d8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	689b      	ldr	r3, [r3, #8]
 80098de:	69fa      	ldr	r2, [r7, #28]
 80098e0:	429a      	cmp	r2, r3
 80098e2:	d902      	bls.n	80098ea <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	689b      	ldr	r3, [r3, #8]
 80098e8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80098ea:	69fb      	ldr	r3, [r7, #28]
 80098ec:	3303      	adds	r3, #3
 80098ee:	089b      	lsrs	r3, r3, #2
 80098f0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80098f2:	e02b      	b.n	800994c <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	695a      	ldr	r2, [r3, #20]
 80098f8:	68fb      	ldr	r3, [r7, #12]
 80098fa:	699b      	ldr	r3, [r3, #24]
 80098fc:	1ad3      	subs	r3, r2, r3
 80098fe:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	689b      	ldr	r3, [r3, #8]
 8009904:	69fa      	ldr	r2, [r7, #28]
 8009906:	429a      	cmp	r2, r3
 8009908:	d902      	bls.n	8009910 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	689b      	ldr	r3, [r3, #8]
 800990e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8009910:	69fb      	ldr	r3, [r7, #28]
 8009912:	3303      	adds	r3, #3
 8009914:	089b      	lsrs	r3, r3, #2
 8009916:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	68d9      	ldr	r1, [r3, #12]
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	b2da      	uxtb	r2, r3
 8009920:	69fb      	ldr	r3, [r7, #28]
 8009922:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009928:	b2db      	uxtb	r3, r3
 800992a:	9300      	str	r3, [sp, #0]
 800992c:	4603      	mov	r3, r0
 800992e:	6978      	ldr	r0, [r7, #20]
 8009930:	f008 fbd4 	bl	80120dc <USB_WritePacket>

    ep->xfer_buff  += len;
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	68da      	ldr	r2, [r3, #12]
 8009938:	69fb      	ldr	r3, [r7, #28]
 800993a:	441a      	add	r2, r3
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	699a      	ldr	r2, [r3, #24]
 8009944:	69fb      	ldr	r3, [r7, #28]
 8009946:	441a      	add	r2, r3
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	015a      	lsls	r2, r3, #5
 8009950:	693b      	ldr	r3, [r7, #16]
 8009952:	4413      	add	r3, r2
 8009954:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009958:	699b      	ldr	r3, [r3, #24]
 800995a:	b29b      	uxth	r3, r3
 800995c:	69ba      	ldr	r2, [r7, #24]
 800995e:	429a      	cmp	r2, r3
 8009960:	d809      	bhi.n	8009976 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	699a      	ldr	r2, [r3, #24]
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800996a:	429a      	cmp	r2, r3
 800996c:	d203      	bcs.n	8009976 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	695b      	ldr	r3, [r3, #20]
 8009972:	2b00      	cmp	r3, #0
 8009974:	d1be      	bne.n	80098f4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	695a      	ldr	r2, [r3, #20]
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	699b      	ldr	r3, [r3, #24]
 800997e:	429a      	cmp	r2, r3
 8009980:	d811      	bhi.n	80099a6 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009982:	683b      	ldr	r3, [r7, #0]
 8009984:	f003 030f 	and.w	r3, r3, #15
 8009988:	2201      	movs	r2, #1
 800998a:	fa02 f303 	lsl.w	r3, r2, r3
 800998e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009990:	693b      	ldr	r3, [r7, #16]
 8009992:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009996:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009998:	68bb      	ldr	r3, [r7, #8]
 800999a:	43db      	mvns	r3, r3
 800999c:	6939      	ldr	r1, [r7, #16]
 800999e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80099a2:	4013      	ands	r3, r2
 80099a4:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80099a6:	2300      	movs	r3, #0
}
 80099a8:	4618      	mov	r0, r3
 80099aa:	3720      	adds	r7, #32
 80099ac:	46bd      	mov	sp, r7
 80099ae:	bd80      	pop	{r7, pc}

080099b0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b086      	sub	sp, #24
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
 80099b8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099c0:	697b      	ldr	r3, [r7, #20]
 80099c2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80099c4:	697b      	ldr	r3, [r7, #20]
 80099c6:	333c      	adds	r3, #60	; 0x3c
 80099c8:	3304      	adds	r3, #4
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	015a      	lsls	r2, r3, #5
 80099d2:	693b      	ldr	r3, [r7, #16]
 80099d4:	4413      	add	r3, r2
 80099d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099da:	689b      	ldr	r3, [r3, #8]
 80099dc:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	691b      	ldr	r3, [r3, #16]
 80099e2:	2b01      	cmp	r3, #1
 80099e4:	f040 80a0 	bne.w	8009b28 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80099e8:	68bb      	ldr	r3, [r7, #8]
 80099ea:	f003 0308 	and.w	r3, r3, #8
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d015      	beq.n	8009a1e <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	4a72      	ldr	r2, [pc, #456]	; (8009bc0 <PCD_EP_OutXfrComplete_int+0x210>)
 80099f6:	4293      	cmp	r3, r2
 80099f8:	f240 80dd 	bls.w	8009bb6 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80099fc:	68bb      	ldr	r3, [r7, #8]
 80099fe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	f000 80d7 	beq.w	8009bb6 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	015a      	lsls	r2, r3, #5
 8009a0c:	693b      	ldr	r3, [r7, #16]
 8009a0e:	4413      	add	r3, r2
 8009a10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a14:	461a      	mov	r2, r3
 8009a16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009a1a:	6093      	str	r3, [r2, #8]
 8009a1c:	e0cb      	b.n	8009bb6 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8009a1e:	68bb      	ldr	r3, [r7, #8]
 8009a20:	f003 0320 	and.w	r3, r3, #32
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d009      	beq.n	8009a3c <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	015a      	lsls	r2, r3, #5
 8009a2c:	693b      	ldr	r3, [r7, #16]
 8009a2e:	4413      	add	r3, r2
 8009a30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a34:	461a      	mov	r2, r3
 8009a36:	2320      	movs	r3, #32
 8009a38:	6093      	str	r3, [r2, #8]
 8009a3a:	e0bc      	b.n	8009bb6 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8009a3c:	68bb      	ldr	r3, [r7, #8]
 8009a3e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	f040 80b7 	bne.w	8009bb6 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	4a5d      	ldr	r2, [pc, #372]	; (8009bc0 <PCD_EP_OutXfrComplete_int+0x210>)
 8009a4c:	4293      	cmp	r3, r2
 8009a4e:	d90f      	bls.n	8009a70 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009a50:	68bb      	ldr	r3, [r7, #8]
 8009a52:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d00a      	beq.n	8009a70 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009a5a:	683b      	ldr	r3, [r7, #0]
 8009a5c:	015a      	lsls	r2, r3, #5
 8009a5e:	693b      	ldr	r3, [r7, #16]
 8009a60:	4413      	add	r3, r2
 8009a62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a66:	461a      	mov	r2, r3
 8009a68:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009a6c:	6093      	str	r3, [r2, #8]
 8009a6e:	e0a2      	b.n	8009bb6 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8009a70:	6879      	ldr	r1, [r7, #4]
 8009a72:	683a      	ldr	r2, [r7, #0]
 8009a74:	4613      	mov	r3, r2
 8009a76:	00db      	lsls	r3, r3, #3
 8009a78:	1a9b      	subs	r3, r3, r2
 8009a7a:	009b      	lsls	r3, r3, #2
 8009a7c:	440b      	add	r3, r1
 8009a7e:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8009a82:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8009a84:	683b      	ldr	r3, [r7, #0]
 8009a86:	0159      	lsls	r1, r3, #5
 8009a88:	693b      	ldr	r3, [r7, #16]
 8009a8a:	440b      	add	r3, r1
 8009a8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a90:	691b      	ldr	r3, [r3, #16]
 8009a92:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8009a96:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8009a98:	6878      	ldr	r0, [r7, #4]
 8009a9a:	683a      	ldr	r2, [r7, #0]
 8009a9c:	4613      	mov	r3, r2
 8009a9e:	00db      	lsls	r3, r3, #3
 8009aa0:	1a9b      	subs	r3, r3, r2
 8009aa2:	009b      	lsls	r3, r3, #2
 8009aa4:	4403      	add	r3, r0
 8009aa6:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8009aaa:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8009aac:	6879      	ldr	r1, [r7, #4]
 8009aae:	683a      	ldr	r2, [r7, #0]
 8009ab0:	4613      	mov	r3, r2
 8009ab2:	00db      	lsls	r3, r3, #3
 8009ab4:	1a9b      	subs	r3, r3, r2
 8009ab6:	009b      	lsls	r3, r3, #2
 8009ab8:	440b      	add	r3, r1
 8009aba:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009abe:	6819      	ldr	r1, [r3, #0]
 8009ac0:	6878      	ldr	r0, [r7, #4]
 8009ac2:	683a      	ldr	r2, [r7, #0]
 8009ac4:	4613      	mov	r3, r2
 8009ac6:	00db      	lsls	r3, r3, #3
 8009ac8:	1a9b      	subs	r3, r3, r2
 8009aca:	009b      	lsls	r3, r3, #2
 8009acc:	4403      	add	r3, r0
 8009ace:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	4419      	add	r1, r3
 8009ad6:	6878      	ldr	r0, [r7, #4]
 8009ad8:	683a      	ldr	r2, [r7, #0]
 8009ada:	4613      	mov	r3, r2
 8009adc:	00db      	lsls	r3, r3, #3
 8009ade:	1a9b      	subs	r3, r3, r2
 8009ae0:	009b      	lsls	r3, r3, #2
 8009ae2:	4403      	add	r3, r0
 8009ae4:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009ae8:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009aea:	683b      	ldr	r3, [r7, #0]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d114      	bne.n	8009b1a <PCD_EP_OutXfrComplete_int+0x16a>
 8009af0:	6879      	ldr	r1, [r7, #4]
 8009af2:	683a      	ldr	r2, [r7, #0]
 8009af4:	4613      	mov	r3, r2
 8009af6:	00db      	lsls	r3, r3, #3
 8009af8:	1a9b      	subs	r3, r3, r2
 8009afa:	009b      	lsls	r3, r3, #2
 8009afc:	440b      	add	r3, r1
 8009afe:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d108      	bne.n	8009b1a <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	6818      	ldr	r0, [r3, #0]
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009b12:	461a      	mov	r2, r3
 8009b14:	2101      	movs	r1, #1
 8009b16:	f008 fd79 	bl	801260c <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009b1a:	683b      	ldr	r3, [r7, #0]
 8009b1c:	b2db      	uxtb	r3, r3
 8009b1e:	4619      	mov	r1, r3
 8009b20:	6878      	ldr	r0, [r7, #4]
 8009b22:	f00a fd89 	bl	8014638 <HAL_PCD_DataOutStageCallback>
 8009b26:	e046      	b.n	8009bb6 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	4a26      	ldr	r2, [pc, #152]	; (8009bc4 <PCD_EP_OutXfrComplete_int+0x214>)
 8009b2c:	4293      	cmp	r3, r2
 8009b2e:	d124      	bne.n	8009b7a <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8009b30:	68bb      	ldr	r3, [r7, #8]
 8009b32:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d00a      	beq.n	8009b50 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	015a      	lsls	r2, r3, #5
 8009b3e:	693b      	ldr	r3, [r7, #16]
 8009b40:	4413      	add	r3, r2
 8009b42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b46:	461a      	mov	r2, r3
 8009b48:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009b4c:	6093      	str	r3, [r2, #8]
 8009b4e:	e032      	b.n	8009bb6 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009b50:	68bb      	ldr	r3, [r7, #8]
 8009b52:	f003 0320 	and.w	r3, r3, #32
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d008      	beq.n	8009b6c <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	015a      	lsls	r2, r3, #5
 8009b5e:	693b      	ldr	r3, [r7, #16]
 8009b60:	4413      	add	r3, r2
 8009b62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b66:	461a      	mov	r2, r3
 8009b68:	2320      	movs	r3, #32
 8009b6a:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009b6c:	683b      	ldr	r3, [r7, #0]
 8009b6e:	b2db      	uxtb	r3, r3
 8009b70:	4619      	mov	r1, r3
 8009b72:	6878      	ldr	r0, [r7, #4]
 8009b74:	f00a fd60 	bl	8014638 <HAL_PCD_DataOutStageCallback>
 8009b78:	e01d      	b.n	8009bb6 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d114      	bne.n	8009baa <PCD_EP_OutXfrComplete_int+0x1fa>
 8009b80:	6879      	ldr	r1, [r7, #4]
 8009b82:	683a      	ldr	r2, [r7, #0]
 8009b84:	4613      	mov	r3, r2
 8009b86:	00db      	lsls	r3, r3, #3
 8009b88:	1a9b      	subs	r3, r3, r2
 8009b8a:	009b      	lsls	r3, r3, #2
 8009b8c:	440b      	add	r3, r1
 8009b8e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d108      	bne.n	8009baa <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	6818      	ldr	r0, [r3, #0]
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009ba2:	461a      	mov	r2, r3
 8009ba4:	2100      	movs	r1, #0
 8009ba6:	f008 fd31 	bl	801260c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009baa:	683b      	ldr	r3, [r7, #0]
 8009bac:	b2db      	uxtb	r3, r3
 8009bae:	4619      	mov	r1, r3
 8009bb0:	6878      	ldr	r0, [r7, #4]
 8009bb2:	f00a fd41 	bl	8014638 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8009bb6:	2300      	movs	r3, #0
}
 8009bb8:	4618      	mov	r0, r3
 8009bba:	3718      	adds	r7, #24
 8009bbc:	46bd      	mov	sp, r7
 8009bbe:	bd80      	pop	{r7, pc}
 8009bc0:	4f54300a 	.word	0x4f54300a
 8009bc4:	4f54310a 	.word	0x4f54310a

08009bc8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b086      	sub	sp, #24
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
 8009bd0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009bd8:	697b      	ldr	r3, [r7, #20]
 8009bda:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	333c      	adds	r3, #60	; 0x3c
 8009be0:	3304      	adds	r3, #4
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	015a      	lsls	r2, r3, #5
 8009bea:	693b      	ldr	r3, [r7, #16]
 8009bec:	4413      	add	r3, r2
 8009bee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009bf2:	689b      	ldr	r3, [r3, #8]
 8009bf4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	4a15      	ldr	r2, [pc, #84]	; (8009c50 <PCD_EP_OutSetupPacket_int+0x88>)
 8009bfa:	4293      	cmp	r3, r2
 8009bfc:	d90e      	bls.n	8009c1c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009bfe:	68bb      	ldr	r3, [r7, #8]
 8009c00:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d009      	beq.n	8009c1c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009c08:	683b      	ldr	r3, [r7, #0]
 8009c0a:	015a      	lsls	r2, r3, #5
 8009c0c:	693b      	ldr	r3, [r7, #16]
 8009c0e:	4413      	add	r3, r2
 8009c10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c14:	461a      	mov	r2, r3
 8009c16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009c1a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8009c1c:	6878      	ldr	r0, [r7, #4]
 8009c1e:	f00a fcf9 	bl	8014614 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	4a0a      	ldr	r2, [pc, #40]	; (8009c50 <PCD_EP_OutSetupPacket_int+0x88>)
 8009c26:	4293      	cmp	r3, r2
 8009c28:	d90c      	bls.n	8009c44 <PCD_EP_OutSetupPacket_int+0x7c>
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	691b      	ldr	r3, [r3, #16]
 8009c2e:	2b01      	cmp	r3, #1
 8009c30:	d108      	bne.n	8009c44 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	6818      	ldr	r0, [r3, #0]
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009c3c:	461a      	mov	r2, r3
 8009c3e:	2101      	movs	r1, #1
 8009c40:	f008 fce4 	bl	801260c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8009c44:	2300      	movs	r3, #0
}
 8009c46:	4618      	mov	r0, r3
 8009c48:	3718      	adds	r7, #24
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	bd80      	pop	{r7, pc}
 8009c4e:	bf00      	nop
 8009c50:	4f54300a 	.word	0x4f54300a

08009c54 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009c54:	b480      	push	{r7}
 8009c56:	b085      	sub	sp, #20
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
 8009c5c:	460b      	mov	r3, r1
 8009c5e:	70fb      	strb	r3, [r7, #3]
 8009c60:	4613      	mov	r3, r2
 8009c62:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c6a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8009c6c:	78fb      	ldrb	r3, [r7, #3]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d107      	bne.n	8009c82 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009c72:	883b      	ldrh	r3, [r7, #0]
 8009c74:	0419      	lsls	r1, r3, #16
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	68ba      	ldr	r2, [r7, #8]
 8009c7c:	430a      	orrs	r2, r1
 8009c7e:	629a      	str	r2, [r3, #40]	; 0x28
 8009c80:	e028      	b.n	8009cd4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c88:	0c1b      	lsrs	r3, r3, #16
 8009c8a:	68ba      	ldr	r2, [r7, #8]
 8009c8c:	4413      	add	r3, r2
 8009c8e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009c90:	2300      	movs	r3, #0
 8009c92:	73fb      	strb	r3, [r7, #15]
 8009c94:	e00d      	b.n	8009cb2 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681a      	ldr	r2, [r3, #0]
 8009c9a:	7bfb      	ldrb	r3, [r7, #15]
 8009c9c:	3340      	adds	r3, #64	; 0x40
 8009c9e:	009b      	lsls	r3, r3, #2
 8009ca0:	4413      	add	r3, r2
 8009ca2:	685b      	ldr	r3, [r3, #4]
 8009ca4:	0c1b      	lsrs	r3, r3, #16
 8009ca6:	68ba      	ldr	r2, [r7, #8]
 8009ca8:	4413      	add	r3, r2
 8009caa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009cac:	7bfb      	ldrb	r3, [r7, #15]
 8009cae:	3301      	adds	r3, #1
 8009cb0:	73fb      	strb	r3, [r7, #15]
 8009cb2:	7bfa      	ldrb	r2, [r7, #15]
 8009cb4:	78fb      	ldrb	r3, [r7, #3]
 8009cb6:	3b01      	subs	r3, #1
 8009cb8:	429a      	cmp	r2, r3
 8009cba:	d3ec      	bcc.n	8009c96 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009cbc:	883b      	ldrh	r3, [r7, #0]
 8009cbe:	0418      	lsls	r0, r3, #16
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	6819      	ldr	r1, [r3, #0]
 8009cc4:	78fb      	ldrb	r3, [r7, #3]
 8009cc6:	3b01      	subs	r3, #1
 8009cc8:	68ba      	ldr	r2, [r7, #8]
 8009cca:	4302      	orrs	r2, r0
 8009ccc:	3340      	adds	r3, #64	; 0x40
 8009cce:	009b      	lsls	r3, r3, #2
 8009cd0:	440b      	add	r3, r1
 8009cd2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009cd4:	2300      	movs	r3, #0
}
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	3714      	adds	r7, #20
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce0:	4770      	bx	lr

08009ce2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8009ce2:	b480      	push	{r7}
 8009ce4:	b083      	sub	sp, #12
 8009ce6:	af00      	add	r7, sp, #0
 8009ce8:	6078      	str	r0, [r7, #4]
 8009cea:	460b      	mov	r3, r1
 8009cec:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	887a      	ldrh	r2, [r7, #2]
 8009cf4:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009cf6:	2300      	movs	r3, #0
}
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	370c      	adds	r7, #12
 8009cfc:	46bd      	mov	sp, r7
 8009cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d02:	4770      	bx	lr

08009d04 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8009d04:	b480      	push	{r7}
 8009d06:	b085      	sub	sp, #20
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	2201      	movs	r2, #1
 8009d16:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	699b      	ldr	r3, [r3, #24]
 8009d26:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8009d32:	4b05      	ldr	r3, [pc, #20]	; (8009d48 <HAL_PCDEx_ActivateLPM+0x44>)
 8009d34:	4313      	orrs	r3, r2
 8009d36:	68fa      	ldr	r2, [r7, #12]
 8009d38:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8009d3a:	2300      	movs	r3, #0
}
 8009d3c:	4618      	mov	r0, r3
 8009d3e:	3714      	adds	r7, #20
 8009d40:	46bd      	mov	sp, r7
 8009d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d46:	4770      	bx	lr
 8009d48:	10000003 	.word	0x10000003

08009d4c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009d4c:	b480      	push	{r7}
 8009d4e:	b083      	sub	sp, #12
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
 8009d54:	460b      	mov	r3, r1
 8009d56:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8009d58:	bf00      	nop
 8009d5a:	370c      	adds	r7, #12
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d62:	4770      	bx	lr

08009d64 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8009d64:	b580      	push	{r7, lr}
 8009d66:	b084      	sub	sp, #16
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8009d6c:	4b19      	ldr	r3, [pc, #100]	; (8009dd4 <HAL_PWREx_ConfigSupply+0x70>)
 8009d6e:	68db      	ldr	r3, [r3, #12]
 8009d70:	f003 0304 	and.w	r3, r3, #4
 8009d74:	2b04      	cmp	r3, #4
 8009d76:	d00a      	beq.n	8009d8e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8009d78:	4b16      	ldr	r3, [pc, #88]	; (8009dd4 <HAL_PWREx_ConfigSupply+0x70>)
 8009d7a:	68db      	ldr	r3, [r3, #12]
 8009d7c:	f003 0307 	and.w	r3, r3, #7
 8009d80:	687a      	ldr	r2, [r7, #4]
 8009d82:	429a      	cmp	r2, r3
 8009d84:	d001      	beq.n	8009d8a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8009d86:	2301      	movs	r3, #1
 8009d88:	e01f      	b.n	8009dca <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	e01d      	b.n	8009dca <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8009d8e:	4b11      	ldr	r3, [pc, #68]	; (8009dd4 <HAL_PWREx_ConfigSupply+0x70>)
 8009d90:	68db      	ldr	r3, [r3, #12]
 8009d92:	f023 0207 	bic.w	r2, r3, #7
 8009d96:	490f      	ldr	r1, [pc, #60]	; (8009dd4 <HAL_PWREx_ConfigSupply+0x70>)
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	4313      	orrs	r3, r2
 8009d9c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8009d9e:	f7f9 fdd5 	bl	800394c <HAL_GetTick>
 8009da2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009da4:	e009      	b.n	8009dba <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8009da6:	f7f9 fdd1 	bl	800394c <HAL_GetTick>
 8009daa:	4602      	mov	r2, r0
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	1ad3      	subs	r3, r2, r3
 8009db0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009db4:	d901      	bls.n	8009dba <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8009db6:	2301      	movs	r3, #1
 8009db8:	e007      	b.n	8009dca <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009dba:	4b06      	ldr	r3, [pc, #24]	; (8009dd4 <HAL_PWREx_ConfigSupply+0x70>)
 8009dbc:	685b      	ldr	r3, [r3, #4]
 8009dbe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009dc2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009dc6:	d1ee      	bne.n	8009da6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8009dc8:	2300      	movs	r3, #0
}
 8009dca:	4618      	mov	r0, r3
 8009dcc:	3710      	adds	r7, #16
 8009dce:	46bd      	mov	sp, r7
 8009dd0:	bd80      	pop	{r7, pc}
 8009dd2:	bf00      	nop
 8009dd4:	58024800 	.word	0x58024800

08009dd8 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8009dd8:	b480      	push	{r7}
 8009dda:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8009ddc:	4b05      	ldr	r3, [pc, #20]	; (8009df4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8009dde:	68db      	ldr	r3, [r3, #12]
 8009de0:	4a04      	ldr	r2, [pc, #16]	; (8009df4 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8009de2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009de6:	60d3      	str	r3, [r2, #12]
}
 8009de8:	bf00      	nop
 8009dea:	46bd      	mov	sp, r7
 8009dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df0:	4770      	bx	lr
 8009df2:	bf00      	nop
 8009df4:	58024800 	.word	0x58024800

08009df8 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8009df8:	b580      	push	{r7, lr}
 8009dfa:	b086      	sub	sp, #24
 8009dfc:	af02      	add	r7, sp, #8
 8009dfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8009e00:	f7f9 fda4 	bl	800394c <HAL_GetTick>
 8009e04:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d101      	bne.n	8009e10 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8009e0c:	2301      	movs	r3, #1
 8009e0e:	e05f      	b.n	8009ed0 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009e16:	b2db      	uxtb	r3, r3
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d107      	bne.n	8009e2c <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8009e1c:	6878      	ldr	r0, [r7, #4]
 8009e1e:	f7f8 ff87 	bl	8002d30 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8009e22:	f241 3188 	movw	r1, #5000	; 0x1388
 8009e26:	6878      	ldr	r0, [r7, #4]
 8009e28:	f000 f9e7 	bl	800a1fa <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	689b      	ldr	r3, [r3, #8]
 8009e3a:	3b01      	subs	r3, #1
 8009e3c:	021a      	lsls	r2, r3, #8
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	430a      	orrs	r2, r1
 8009e44:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009e4a:	9300      	str	r3, [sp, #0]
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	2200      	movs	r2, #0
 8009e50:	2120      	movs	r1, #32
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f000 f9df 	bl	800a216 <QSPI_WaitFlagStateUntilTimeout>
 8009e58:	4603      	mov	r3, r0
 8009e5a:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8009e5c:	7afb      	ldrb	r3, [r7, #11]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d135      	bne.n	8009ece <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	681a      	ldr	r2, [r3, #0]
 8009e68:	4b1b      	ldr	r3, [pc, #108]	; (8009ed8 <HAL_QSPI_Init+0xe0>)
 8009e6a:	4013      	ands	r3, r2
 8009e6c:	687a      	ldr	r2, [r7, #4]
 8009e6e:	6852      	ldr	r2, [r2, #4]
 8009e70:	0611      	lsls	r1, r2, #24
 8009e72:	687a      	ldr	r2, [r7, #4]
 8009e74:	68d2      	ldr	r2, [r2, #12]
 8009e76:	4311      	orrs	r1, r2
 8009e78:	687a      	ldr	r2, [r7, #4]
 8009e7a:	69d2      	ldr	r2, [r2, #28]
 8009e7c:	4311      	orrs	r1, r2
 8009e7e:	687a      	ldr	r2, [r7, #4]
 8009e80:	6a12      	ldr	r2, [r2, #32]
 8009e82:	4311      	orrs	r1, r2
 8009e84:	687a      	ldr	r2, [r7, #4]
 8009e86:	6812      	ldr	r2, [r2, #0]
 8009e88:	430b      	orrs	r3, r1
 8009e8a:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	685a      	ldr	r2, [r3, #4]
 8009e92:	4b12      	ldr	r3, [pc, #72]	; (8009edc <HAL_QSPI_Init+0xe4>)
 8009e94:	4013      	ands	r3, r2
 8009e96:	687a      	ldr	r2, [r7, #4]
 8009e98:	6912      	ldr	r2, [r2, #16]
 8009e9a:	0411      	lsls	r1, r2, #16
 8009e9c:	687a      	ldr	r2, [r7, #4]
 8009e9e:	6952      	ldr	r2, [r2, #20]
 8009ea0:	4311      	orrs	r1, r2
 8009ea2:	687a      	ldr	r2, [r7, #4]
 8009ea4:	6992      	ldr	r2, [r2, #24]
 8009ea6:	4311      	orrs	r1, r2
 8009ea8:	687a      	ldr	r2, [r7, #4]
 8009eaa:	6812      	ldr	r2, [r2, #0]
 8009eac:	430b      	orrs	r3, r1
 8009eae:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	681a      	ldr	r2, [r3, #0]
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	681b      	ldr	r3, [r3, #0]
 8009eba:	f042 0201 	orr.w	r2, r2, #1
 8009ebe:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	2200      	movs	r2, #0
 8009ec4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	2201      	movs	r2, #1
 8009eca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 8009ece:	7afb      	ldrb	r3, [r7, #11]
}
 8009ed0:	4618      	mov	r0, r3
 8009ed2:	3710      	adds	r7, #16
 8009ed4:	46bd      	mov	sp, r7
 8009ed6:	bd80      	pop	{r7, pc}
 8009ed8:	00ffff2f 	.word	0x00ffff2f
 8009edc:	ffe0f8fe 	.word	0xffe0f8fe

08009ee0 <HAL_QSPI_Command>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8009ee0:	b580      	push	{r7, lr}
 8009ee2:	b088      	sub	sp, #32
 8009ee4:	af02      	add	r7, sp, #8
 8009ee6:	60f8      	str	r0, [r7, #12]
 8009ee8:	60b9      	str	r1, [r7, #8]
 8009eea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8009eec:	f7f9 fd2e 	bl	800394c <HAL_GetTick>
 8009ef0:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009ef8:	b2db      	uxtb	r3, r3
 8009efa:	2b01      	cmp	r3, #1
 8009efc:	d101      	bne.n	8009f02 <HAL_QSPI_Command+0x22>
 8009efe:	2302      	movs	r3, #2
 8009f00:	e048      	b.n	8009f94 <HAL_QSPI_Command+0xb4>
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	2201      	movs	r2, #1
 8009f06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009f10:	b2db      	uxtb	r3, r3
 8009f12:	2b01      	cmp	r3, #1
 8009f14:	d137      	bne.n	8009f86 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	2200      	movs	r2, #0
 8009f1a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	2202      	movs	r2, #2
 8009f20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	9300      	str	r3, [sp, #0]
 8009f28:	693b      	ldr	r3, [r7, #16]
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	2120      	movs	r1, #32
 8009f2e:	68f8      	ldr	r0, [r7, #12]
 8009f30:	f000 f971 	bl	800a216 <QSPI_WaitFlagStateUntilTimeout>
 8009f34:	4603      	mov	r3, r0
 8009f36:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8009f38:	7dfb      	ldrb	r3, [r7, #23]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d125      	bne.n	8009f8a <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8009f3e:	2200      	movs	r2, #0
 8009f40:	68b9      	ldr	r1, [r7, #8]
 8009f42:	68f8      	ldr	r0, [r7, #12]
 8009f44:	f000 f99e 	bl	800a284 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8009f48:	68bb      	ldr	r3, [r7, #8]
 8009f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d115      	bne.n	8009f7c <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	9300      	str	r3, [sp, #0]
 8009f54:	693b      	ldr	r3, [r7, #16]
 8009f56:	2201      	movs	r2, #1
 8009f58:	2102      	movs	r1, #2
 8009f5a:	68f8      	ldr	r0, [r7, #12]
 8009f5c:	f000 f95b 	bl	800a216 <QSPI_WaitFlagStateUntilTimeout>
 8009f60:	4603      	mov	r3, r0
 8009f62:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8009f64:	7dfb      	ldrb	r3, [r7, #23]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d10f      	bne.n	8009f8a <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	2202      	movs	r2, #2
 8009f70:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	2201      	movs	r2, #1
 8009f76:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009f7a:	e006      	b.n	8009f8a <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	2201      	movs	r2, #1
 8009f80:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009f84:	e001      	b.n	8009f8a <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8009f86:	2302      	movs	r3, #2
 8009f88:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8009f92:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f94:	4618      	mov	r0, r3
 8009f96:	3718      	adds	r7, #24
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	bd80      	pop	{r7, pc}

08009f9c <HAL_QSPI_Transmit>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8009f9c:	b580      	push	{r7, lr}
 8009f9e:	b08a      	sub	sp, #40	; 0x28
 8009fa0:	af02      	add	r7, sp, #8
 8009fa2:	60f8      	str	r0, [r7, #12]
 8009fa4:	60b9      	str	r1, [r7, #8]
 8009fa6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009fa8:	2300      	movs	r3, #0
 8009faa:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8009fac:	f7f9 fcce 	bl	800394c <HAL_GetTick>
 8009fb0:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	3320      	adds	r3, #32
 8009fb8:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009fc0:	b2db      	uxtb	r3, r3
 8009fc2:	2b01      	cmp	r3, #1
 8009fc4:	d101      	bne.n	8009fca <HAL_QSPI_Transmit+0x2e>
 8009fc6:	2302      	movs	r3, #2
 8009fc8:	e076      	b.n	800a0b8 <HAL_QSPI_Transmit+0x11c>
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	2201      	movs	r2, #1
 8009fce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009fd8:	b2db      	uxtb	r3, r3
 8009fda:	2b01      	cmp	r3, #1
 8009fdc:	d165      	bne.n	800a0aa <HAL_QSPI_Transmit+0x10e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 8009fe4:	68bb      	ldr	r3, [r7, #8]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d056      	beq.n	800a098 <HAL_QSPI_Transmit+0xfc>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	2212      	movs	r2, #18
 8009fee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	691b      	ldr	r3, [r3, #16]
 8009ff8:	1c5a      	adds	r2, r3, #1
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	691b      	ldr	r3, [r3, #16]
 800a004:	1c5a      	adds	r2, r3, #1
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	629a      	str	r2, [r3, #40]	; 0x28
      hqspi->pTxBuffPtr = pData;
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	68ba      	ldr	r2, [r7, #8]
 800a00e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	695a      	ldr	r2, [r3, #20]
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	681b      	ldr	r3, [r3, #0]
 800a01a:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 800a01e:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 800a020:	e01b      	b.n	800a05a <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	9300      	str	r3, [sp, #0]
 800a026:	69bb      	ldr	r3, [r7, #24]
 800a028:	2201      	movs	r2, #1
 800a02a:	2104      	movs	r1, #4
 800a02c:	68f8      	ldr	r0, [r7, #12]
 800a02e:	f000 f8f2 	bl	800a216 <QSPI_WaitFlagStateUntilTimeout>
 800a032:	4603      	mov	r3, r0
 800a034:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 800a036:	7ffb      	ldrb	r3, [r7, #31]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d113      	bne.n	800a064 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a040:	781a      	ldrb	r2, [r3, #0]
 800a042:	697b      	ldr	r3, [r7, #20]
 800a044:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a04a:	1c5a      	adds	r2, r3, #1
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	625a      	str	r2, [r3, #36]	; 0x24
        hqspi->TxXferCount--;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a054:	1e5a      	subs	r2, r3, #1
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	62da      	str	r2, [r3, #44]	; 0x2c
      while(hqspi->TxXferCount > 0U)
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d1df      	bne.n	800a022 <HAL_QSPI_Transmit+0x86>
 800a062:	e000      	b.n	800a066 <HAL_QSPI_Transmit+0xca>
          break;
 800a064:	bf00      	nop
      }

      if (status == HAL_OK)
 800a066:	7ffb      	ldrb	r3, [r7, #31]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d110      	bne.n	800a08e <HAL_QSPI_Transmit+0xf2>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	9300      	str	r3, [sp, #0]
 800a070:	69bb      	ldr	r3, [r7, #24]
 800a072:	2201      	movs	r2, #1
 800a074:	2102      	movs	r1, #2
 800a076:	68f8      	ldr	r0, [r7, #12]
 800a078:	f000 f8cd 	bl	800a216 <QSPI_WaitFlagStateUntilTimeout>
 800a07c:	4603      	mov	r3, r0
 800a07e:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 800a080:	7ffb      	ldrb	r3, [r7, #31]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d103      	bne.n	800a08e <HAL_QSPI_Transmit+0xf2>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	2202      	movs	r2, #2
 800a08c:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	2201      	movs	r2, #1
 800a092:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a096:	e00a      	b.n	800a0ae <HAL_QSPI_Transmit+0x112>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a09c:	f043 0208 	orr.w	r2, r3, #8
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 800a0a4:	2301      	movs	r3, #1
 800a0a6:	77fb      	strb	r3, [r7, #31]
 800a0a8:	e001      	b.n	800a0ae <HAL_QSPI_Transmit+0x112>
    }
  }
  else
  {
    status = HAL_BUSY;
 800a0aa:	2302      	movs	r3, #2
 800a0ac:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 800a0b6:	7ffb      	ldrb	r3, [r7, #31]
}
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	3720      	adds	r7, #32
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	bd80      	pop	{r7, pc}

0800a0c0 <HAL_QSPI_Receive>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b08a      	sub	sp, #40	; 0x28
 800a0c4:	af02      	add	r7, sp, #8
 800a0c6:	60f8      	str	r0, [r7, #12]
 800a0c8:	60b9      	str	r1, [r7, #8]
 800a0ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 800a0d0:	f7f9 fc3c 	bl	800394c <HAL_GetTick>
 800a0d4:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	699b      	ldr	r3, [r3, #24]
 800a0dc:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	3320      	adds	r3, #32
 800a0e4:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a0ec:	b2db      	uxtb	r3, r3
 800a0ee:	2b01      	cmp	r3, #1
 800a0f0:	d101      	bne.n	800a0f6 <HAL_QSPI_Receive+0x36>
 800a0f2:	2302      	movs	r3, #2
 800a0f4:	e07d      	b.n	800a1f2 <HAL_QSPI_Receive+0x132>
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	2201      	movs	r2, #1
 800a0fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a104:	b2db      	uxtb	r3, r3
 800a106:	2b01      	cmp	r3, #1
 800a108:	d16c      	bne.n	800a1e4 <HAL_QSPI_Receive+0x124>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	2200      	movs	r2, #0
 800a10e:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 800a110:	68bb      	ldr	r3, [r7, #8]
 800a112:	2b00      	cmp	r3, #0
 800a114:	d05d      	beq.n	800a1d2 <HAL_QSPI_Receive+0x112>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	2222      	movs	r2, #34	; 0x22
 800a11a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	691b      	ldr	r3, [r3, #16]
 800a124:	1c5a      	adds	r2, r3, #1
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	639a      	str	r2, [r3, #56]	; 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	691b      	ldr	r3, [r3, #16]
 800a130:	1c5a      	adds	r2, r3, #1
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	635a      	str	r2, [r3, #52]	; 0x34
      hqspi->pRxBuffPtr = pData;
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	68ba      	ldr	r2, [r7, #8]
 800a13a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	695b      	ldr	r3, [r3, #20]
 800a142:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800a14e:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	697a      	ldr	r2, [r7, #20]
 800a156:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 800a158:	e01c      	b.n	800a194 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	9300      	str	r3, [sp, #0]
 800a15e:	69bb      	ldr	r3, [r7, #24]
 800a160:	2201      	movs	r2, #1
 800a162:	2106      	movs	r1, #6
 800a164:	68f8      	ldr	r0, [r7, #12]
 800a166:	f000 f856 	bl	800a216 <QSPI_WaitFlagStateUntilTimeout>
 800a16a:	4603      	mov	r3, r0
 800a16c:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 800a16e:	7ffb      	ldrb	r3, [r7, #31]
 800a170:	2b00      	cmp	r3, #0
 800a172:	d114      	bne.n	800a19e <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a178:	693a      	ldr	r2, [r7, #16]
 800a17a:	7812      	ldrb	r2, [r2, #0]
 800a17c:	b2d2      	uxtb	r2, r2
 800a17e:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a184:	1c5a      	adds	r2, r3, #1
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	631a      	str	r2, [r3, #48]	; 0x30
        hqspi->RxXferCount--;
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a18e:	1e5a      	subs	r2, r3, #1
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	639a      	str	r2, [r3, #56]	; 0x38
      while(hqspi->RxXferCount > 0U)
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d1de      	bne.n	800a15a <HAL_QSPI_Receive+0x9a>
 800a19c:	e000      	b.n	800a1a0 <HAL_QSPI_Receive+0xe0>
          break;
 800a19e:	bf00      	nop
      }

      if (status == HAL_OK)
 800a1a0:	7ffb      	ldrb	r3, [r7, #31]
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d110      	bne.n	800a1c8 <HAL_QSPI_Receive+0x108>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	9300      	str	r3, [sp, #0]
 800a1aa:	69bb      	ldr	r3, [r7, #24]
 800a1ac:	2201      	movs	r2, #1
 800a1ae:	2102      	movs	r1, #2
 800a1b0:	68f8      	ldr	r0, [r7, #12]
 800a1b2:	f000 f830 	bl	800a216 <QSPI_WaitFlagStateUntilTimeout>
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 800a1ba:	7ffb      	ldrb	r3, [r7, #31]
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d103      	bne.n	800a1c8 <HAL_QSPI_Receive+0x108>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	2202      	movs	r2, #2
 800a1c6:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	2201      	movs	r2, #1
 800a1cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800a1d0:	e00a      	b.n	800a1e8 <HAL_QSPI_Receive+0x128>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a1d6:	f043 0208 	orr.w	r2, r3, #8
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 800a1de:	2301      	movs	r3, #1
 800a1e0:	77fb      	strb	r3, [r7, #31]
 800a1e2:	e001      	b.n	800a1e8 <HAL_QSPI_Receive+0x128>
    }
  }
  else
  {
    status = HAL_BUSY;
 800a1e4:	2302      	movs	r3, #2
 800a1e6:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 800a1f0:	7ffb      	ldrb	r3, [r7, #31]
}
 800a1f2:	4618      	mov	r0, r3
 800a1f4:	3720      	adds	r7, #32
 800a1f6:	46bd      	mov	sp, r7
 800a1f8:	bd80      	pop	{r7, pc}

0800a1fa <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800a1fa:	b480      	push	{r7}
 800a1fc:	b083      	sub	sp, #12
 800a1fe:	af00      	add	r7, sp, #0
 800a200:	6078      	str	r0, [r7, #4]
 800a202:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	683a      	ldr	r2, [r7, #0]
 800a208:	649a      	str	r2, [r3, #72]	; 0x48
}
 800a20a:	bf00      	nop
 800a20c:	370c      	adds	r7, #12
 800a20e:	46bd      	mov	sp, r7
 800a210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a214:	4770      	bx	lr

0800a216 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800a216:	b580      	push	{r7, lr}
 800a218:	b084      	sub	sp, #16
 800a21a:	af00      	add	r7, sp, #0
 800a21c:	60f8      	str	r0, [r7, #12]
 800a21e:	60b9      	str	r1, [r7, #8]
 800a220:	603b      	str	r3, [r7, #0]
 800a222:	4613      	mov	r3, r2
 800a224:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800a226:	e01a      	b.n	800a25e <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a228:	69bb      	ldr	r3, [r7, #24]
 800a22a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a22e:	d016      	beq.n	800a25e <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a230:	f7f9 fb8c 	bl	800394c <HAL_GetTick>
 800a234:	4602      	mov	r2, r0
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	1ad3      	subs	r3, r2, r3
 800a23a:	69ba      	ldr	r2, [r7, #24]
 800a23c:	429a      	cmp	r2, r3
 800a23e:	d302      	bcc.n	800a246 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800a240:	69bb      	ldr	r3, [r7, #24]
 800a242:	2b00      	cmp	r3, #0
 800a244:	d10b      	bne.n	800a25e <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	2204      	movs	r2, #4
 800a24a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a252:	f043 0201 	orr.w	r2, r3, #1
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 800a25a:	2301      	movs	r3, #1
 800a25c:	e00e      	b.n	800a27c <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	689a      	ldr	r2, [r3, #8]
 800a264:	68bb      	ldr	r3, [r7, #8]
 800a266:	4013      	ands	r3, r2
 800a268:	2b00      	cmp	r3, #0
 800a26a:	bf14      	ite	ne
 800a26c:	2301      	movne	r3, #1
 800a26e:	2300      	moveq	r3, #0
 800a270:	b2db      	uxtb	r3, r3
 800a272:	461a      	mov	r2, r3
 800a274:	79fb      	ldrb	r3, [r7, #7]
 800a276:	429a      	cmp	r2, r3
 800a278:	d1d6      	bne.n	800a228 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a27a:	2300      	movs	r3, #0
}
 800a27c:	4618      	mov	r0, r3
 800a27e:	3710      	adds	r7, #16
 800a280:	46bd      	mov	sp, r7
 800a282:	bd80      	pop	{r7, pc}

0800a284 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 800a284:	b480      	push	{r7}
 800a286:	b085      	sub	sp, #20
 800a288:	af00      	add	r7, sp, #0
 800a28a:	60f8      	str	r0, [r7, #12]
 800a28c:	60b9      	str	r1, [r7, #8]
 800a28e:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 800a290:	68bb      	ldr	r3, [r7, #8]
 800a292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a294:	2b00      	cmp	r3, #0
 800a296:	d009      	beq.n	800a2ac <QSPI_Config+0x28>
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800a29e:	d005      	beq.n	800a2ac <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 800a2a0:	68bb      	ldr	r3, [r7, #8]
 800a2a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a2a4:	68fb      	ldr	r3, [r7, #12]
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	3a01      	subs	r2, #1
 800a2aa:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 800a2ac:	68bb      	ldr	r3, [r7, #8]
 800a2ae:	699b      	ldr	r3, [r3, #24]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	f000 80b9 	beq.w	800a428 <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 800a2b6:	68bb      	ldr	r3, [r7, #8]
 800a2b8:	6a1b      	ldr	r3, [r3, #32]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d05f      	beq.n	800a37e <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	68ba      	ldr	r2, [r7, #8]
 800a2c4:	6892      	ldr	r2, [r2, #8]
 800a2c6:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	69db      	ldr	r3, [r3, #28]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d031      	beq.n	800a334 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800a2d0:	68bb      	ldr	r3, [r7, #8]
 800a2d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a2d4:	68bb      	ldr	r3, [r7, #8]
 800a2d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2d8:	431a      	orrs	r2, r3
 800a2da:	68bb      	ldr	r3, [r7, #8]
 800a2dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a2de:	431a      	orrs	r2, r3
 800a2e0:	68bb      	ldr	r3, [r7, #8]
 800a2e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2e4:	431a      	orrs	r2, r3
 800a2e6:	68bb      	ldr	r3, [r7, #8]
 800a2e8:	695b      	ldr	r3, [r3, #20]
 800a2ea:	049b      	lsls	r3, r3, #18
 800a2ec:	431a      	orrs	r2, r3
 800a2ee:	68bb      	ldr	r3, [r7, #8]
 800a2f0:	691b      	ldr	r3, [r3, #16]
 800a2f2:	431a      	orrs	r2, r3
 800a2f4:	68bb      	ldr	r3, [r7, #8]
 800a2f6:	6a1b      	ldr	r3, [r3, #32]
 800a2f8:	431a      	orrs	r2, r3
 800a2fa:	68bb      	ldr	r3, [r7, #8]
 800a2fc:	68db      	ldr	r3, [r3, #12]
 800a2fe:	431a      	orrs	r2, r3
 800a300:	68bb      	ldr	r3, [r7, #8]
 800a302:	69db      	ldr	r3, [r3, #28]
 800a304:	431a      	orrs	r2, r3
 800a306:	68bb      	ldr	r3, [r7, #8]
 800a308:	699b      	ldr	r3, [r3, #24]
 800a30a:	431a      	orrs	r2, r3
 800a30c:	68bb      	ldr	r3, [r7, #8]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	ea42 0103 	orr.w	r1, r2, r3
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	687a      	ldr	r2, [r7, #4]
 800a31a:	430a      	orrs	r2, r1
 800a31c:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800a324:	f000 812e 	beq.w	800a584 <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	68ba      	ldr	r2, [r7, #8]
 800a32e:	6852      	ldr	r2, [r2, #4]
 800a330:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 800a332:	e127      	b.n	800a584 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800a334:	68bb      	ldr	r3, [r7, #8]
 800a336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a338:	68bb      	ldr	r3, [r7, #8]
 800a33a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a33c:	431a      	orrs	r2, r3
 800a33e:	68bb      	ldr	r3, [r7, #8]
 800a340:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a342:	431a      	orrs	r2, r3
 800a344:	68bb      	ldr	r3, [r7, #8]
 800a346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a348:	431a      	orrs	r2, r3
 800a34a:	68bb      	ldr	r3, [r7, #8]
 800a34c:	695b      	ldr	r3, [r3, #20]
 800a34e:	049b      	lsls	r3, r3, #18
 800a350:	431a      	orrs	r2, r3
 800a352:	68bb      	ldr	r3, [r7, #8]
 800a354:	691b      	ldr	r3, [r3, #16]
 800a356:	431a      	orrs	r2, r3
 800a358:	68bb      	ldr	r3, [r7, #8]
 800a35a:	6a1b      	ldr	r3, [r3, #32]
 800a35c:	431a      	orrs	r2, r3
 800a35e:	68bb      	ldr	r3, [r7, #8]
 800a360:	69db      	ldr	r3, [r3, #28]
 800a362:	431a      	orrs	r2, r3
 800a364:	68bb      	ldr	r3, [r7, #8]
 800a366:	699b      	ldr	r3, [r3, #24]
 800a368:	431a      	orrs	r2, r3
 800a36a:	68bb      	ldr	r3, [r7, #8]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	ea42 0103 	orr.w	r1, r2, r3
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	687a      	ldr	r2, [r7, #4]
 800a378:	430a      	orrs	r2, r1
 800a37a:	615a      	str	r2, [r3, #20]
}
 800a37c:	e102      	b.n	800a584 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800a37e:	68bb      	ldr	r3, [r7, #8]
 800a380:	69db      	ldr	r3, [r3, #28]
 800a382:	2b00      	cmp	r3, #0
 800a384:	d02e      	beq.n	800a3e4 <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800a386:	68bb      	ldr	r3, [r7, #8]
 800a388:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a38a:	68bb      	ldr	r3, [r7, #8]
 800a38c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a38e:	431a      	orrs	r2, r3
 800a390:	68bb      	ldr	r3, [r7, #8]
 800a392:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a394:	431a      	orrs	r2, r3
 800a396:	68bb      	ldr	r3, [r7, #8]
 800a398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a39a:	431a      	orrs	r2, r3
 800a39c:	68bb      	ldr	r3, [r7, #8]
 800a39e:	695b      	ldr	r3, [r3, #20]
 800a3a0:	049b      	lsls	r3, r3, #18
 800a3a2:	431a      	orrs	r2, r3
 800a3a4:	68bb      	ldr	r3, [r7, #8]
 800a3a6:	6a1b      	ldr	r3, [r3, #32]
 800a3a8:	431a      	orrs	r2, r3
 800a3aa:	68bb      	ldr	r3, [r7, #8]
 800a3ac:	68db      	ldr	r3, [r3, #12]
 800a3ae:	431a      	orrs	r2, r3
 800a3b0:	68bb      	ldr	r3, [r7, #8]
 800a3b2:	69db      	ldr	r3, [r3, #28]
 800a3b4:	431a      	orrs	r2, r3
 800a3b6:	68bb      	ldr	r3, [r7, #8]
 800a3b8:	699b      	ldr	r3, [r3, #24]
 800a3ba:	431a      	orrs	r2, r3
 800a3bc:	68bb      	ldr	r3, [r7, #8]
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	ea42 0103 	orr.w	r1, r2, r3
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	687a      	ldr	r2, [r7, #4]
 800a3ca:	430a      	orrs	r2, r1
 800a3cc:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800a3d4:	f000 80d6 	beq.w	800a584 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	68ba      	ldr	r2, [r7, #8]
 800a3de:	6852      	ldr	r2, [r2, #4]
 800a3e0:	619a      	str	r2, [r3, #24]
}
 800a3e2:	e0cf      	b.n	800a584 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800a3e4:	68bb      	ldr	r3, [r7, #8]
 800a3e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3e8:	68bb      	ldr	r3, [r7, #8]
 800a3ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3ec:	431a      	orrs	r2, r3
 800a3ee:	68bb      	ldr	r3, [r7, #8]
 800a3f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a3f2:	431a      	orrs	r2, r3
 800a3f4:	68bb      	ldr	r3, [r7, #8]
 800a3f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3f8:	431a      	orrs	r2, r3
 800a3fa:	68bb      	ldr	r3, [r7, #8]
 800a3fc:	695b      	ldr	r3, [r3, #20]
 800a3fe:	049b      	lsls	r3, r3, #18
 800a400:	431a      	orrs	r2, r3
 800a402:	68bb      	ldr	r3, [r7, #8]
 800a404:	6a1b      	ldr	r3, [r3, #32]
 800a406:	431a      	orrs	r2, r3
 800a408:	68bb      	ldr	r3, [r7, #8]
 800a40a:	69db      	ldr	r3, [r3, #28]
 800a40c:	431a      	orrs	r2, r3
 800a40e:	68bb      	ldr	r3, [r7, #8]
 800a410:	699b      	ldr	r3, [r3, #24]
 800a412:	431a      	orrs	r2, r3
 800a414:	68bb      	ldr	r3, [r7, #8]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	ea42 0103 	orr.w	r1, r2, r3
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	687a      	ldr	r2, [r7, #4]
 800a422:	430a      	orrs	r2, r1
 800a424:	615a      	str	r2, [r3, #20]
}
 800a426:	e0ad      	b.n	800a584 <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 800a428:	68bb      	ldr	r3, [r7, #8]
 800a42a:	6a1b      	ldr	r3, [r3, #32]
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d058      	beq.n	800a4e2 <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	68ba      	ldr	r2, [r7, #8]
 800a436:	6892      	ldr	r2, [r2, #8]
 800a438:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800a43a:	68bb      	ldr	r3, [r7, #8]
 800a43c:	69db      	ldr	r3, [r3, #28]
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d02d      	beq.n	800a49e <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800a442:	68bb      	ldr	r3, [r7, #8]
 800a444:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a446:	68bb      	ldr	r3, [r7, #8]
 800a448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a44a:	431a      	orrs	r2, r3
 800a44c:	68bb      	ldr	r3, [r7, #8]
 800a44e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a450:	431a      	orrs	r2, r3
 800a452:	68bb      	ldr	r3, [r7, #8]
 800a454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a456:	431a      	orrs	r2, r3
 800a458:	68bb      	ldr	r3, [r7, #8]
 800a45a:	695b      	ldr	r3, [r3, #20]
 800a45c:	049b      	lsls	r3, r3, #18
 800a45e:	431a      	orrs	r2, r3
 800a460:	68bb      	ldr	r3, [r7, #8]
 800a462:	691b      	ldr	r3, [r3, #16]
 800a464:	431a      	orrs	r2, r3
 800a466:	68bb      	ldr	r3, [r7, #8]
 800a468:	6a1b      	ldr	r3, [r3, #32]
 800a46a:	431a      	orrs	r2, r3
 800a46c:	68bb      	ldr	r3, [r7, #8]
 800a46e:	68db      	ldr	r3, [r3, #12]
 800a470:	431a      	orrs	r2, r3
 800a472:	68bb      	ldr	r3, [r7, #8]
 800a474:	69db      	ldr	r3, [r3, #28]
 800a476:	431a      	orrs	r2, r3
 800a478:	68bb      	ldr	r3, [r7, #8]
 800a47a:	699b      	ldr	r3, [r3, #24]
 800a47c:	ea42 0103 	orr.w	r1, r2, r3
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	687a      	ldr	r2, [r7, #4]
 800a486:	430a      	orrs	r2, r1
 800a488:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800a490:	d078      	beq.n	800a584 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	68ba      	ldr	r2, [r7, #8]
 800a498:	6852      	ldr	r2, [r2, #4]
 800a49a:	619a      	str	r2, [r3, #24]
}
 800a49c:	e072      	b.n	800a584 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800a49e:	68bb      	ldr	r3, [r7, #8]
 800a4a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4a2:	68bb      	ldr	r3, [r7, #8]
 800a4a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4a6:	431a      	orrs	r2, r3
 800a4a8:	68bb      	ldr	r3, [r7, #8]
 800a4aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4ac:	431a      	orrs	r2, r3
 800a4ae:	68bb      	ldr	r3, [r7, #8]
 800a4b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4b2:	431a      	orrs	r2, r3
 800a4b4:	68bb      	ldr	r3, [r7, #8]
 800a4b6:	695b      	ldr	r3, [r3, #20]
 800a4b8:	049b      	lsls	r3, r3, #18
 800a4ba:	431a      	orrs	r2, r3
 800a4bc:	68bb      	ldr	r3, [r7, #8]
 800a4be:	691b      	ldr	r3, [r3, #16]
 800a4c0:	431a      	orrs	r2, r3
 800a4c2:	68bb      	ldr	r3, [r7, #8]
 800a4c4:	6a1b      	ldr	r3, [r3, #32]
 800a4c6:	431a      	orrs	r2, r3
 800a4c8:	68bb      	ldr	r3, [r7, #8]
 800a4ca:	69db      	ldr	r3, [r3, #28]
 800a4cc:	431a      	orrs	r2, r3
 800a4ce:	68bb      	ldr	r3, [r7, #8]
 800a4d0:	699b      	ldr	r3, [r3, #24]
 800a4d2:	ea42 0103 	orr.w	r1, r2, r3
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	687a      	ldr	r2, [r7, #4]
 800a4dc:	430a      	orrs	r2, r1
 800a4de:	615a      	str	r2, [r3, #20]
}
 800a4e0:	e050      	b.n	800a584 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800a4e2:	68bb      	ldr	r3, [r7, #8]
 800a4e4:	69db      	ldr	r3, [r3, #28]
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d02a      	beq.n	800a540 <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800a4ea:	68bb      	ldr	r3, [r7, #8]
 800a4ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a4ee:	68bb      	ldr	r3, [r7, #8]
 800a4f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4f2:	431a      	orrs	r2, r3
 800a4f4:	68bb      	ldr	r3, [r7, #8]
 800a4f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4f8:	431a      	orrs	r2, r3
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4fe:	431a      	orrs	r2, r3
 800a500:	68bb      	ldr	r3, [r7, #8]
 800a502:	695b      	ldr	r3, [r3, #20]
 800a504:	049b      	lsls	r3, r3, #18
 800a506:	431a      	orrs	r2, r3
 800a508:	68bb      	ldr	r3, [r7, #8]
 800a50a:	6a1b      	ldr	r3, [r3, #32]
 800a50c:	431a      	orrs	r2, r3
 800a50e:	68bb      	ldr	r3, [r7, #8]
 800a510:	68db      	ldr	r3, [r3, #12]
 800a512:	431a      	orrs	r2, r3
 800a514:	68bb      	ldr	r3, [r7, #8]
 800a516:	69db      	ldr	r3, [r3, #28]
 800a518:	431a      	orrs	r2, r3
 800a51a:	68bb      	ldr	r3, [r7, #8]
 800a51c:	699b      	ldr	r3, [r3, #24]
 800a51e:	ea42 0103 	orr.w	r1, r2, r3
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	687a      	ldr	r2, [r7, #4]
 800a528:	430a      	orrs	r2, r1
 800a52a:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800a532:	d027      	beq.n	800a584 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	68ba      	ldr	r2, [r7, #8]
 800a53a:	6852      	ldr	r2, [r2, #4]
 800a53c:	619a      	str	r2, [r3, #24]
}
 800a53e:	e021      	b.n	800a584 <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 800a540:	68bb      	ldr	r3, [r7, #8]
 800a542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a544:	2b00      	cmp	r3, #0
 800a546:	d01d      	beq.n	800a584 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800a548:	68bb      	ldr	r3, [r7, #8]
 800a54a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a54c:	68bb      	ldr	r3, [r7, #8]
 800a54e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a550:	431a      	orrs	r2, r3
 800a552:	68bb      	ldr	r3, [r7, #8]
 800a554:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a556:	431a      	orrs	r2, r3
 800a558:	68bb      	ldr	r3, [r7, #8]
 800a55a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a55c:	431a      	orrs	r2, r3
 800a55e:	68bb      	ldr	r3, [r7, #8]
 800a560:	695b      	ldr	r3, [r3, #20]
 800a562:	049b      	lsls	r3, r3, #18
 800a564:	431a      	orrs	r2, r3
 800a566:	68bb      	ldr	r3, [r7, #8]
 800a568:	6a1b      	ldr	r3, [r3, #32]
 800a56a:	431a      	orrs	r2, r3
 800a56c:	68bb      	ldr	r3, [r7, #8]
 800a56e:	69db      	ldr	r3, [r3, #28]
 800a570:	431a      	orrs	r2, r3
 800a572:	68bb      	ldr	r3, [r7, #8]
 800a574:	699b      	ldr	r3, [r3, #24]
 800a576:	ea42 0103 	orr.w	r1, r2, r3
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	687a      	ldr	r2, [r7, #4]
 800a580:	430a      	orrs	r2, r1
 800a582:	615a      	str	r2, [r3, #20]
}
 800a584:	bf00      	nop
 800a586:	3714      	adds	r7, #20
 800a588:	46bd      	mov	sp, r7
 800a58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a58e:	4770      	bx	lr

0800a590 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b08c      	sub	sp, #48	; 0x30
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d102      	bne.n	800a5a4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800a59e:	2301      	movs	r3, #1
 800a5a0:	f000 bc1d 	b.w	800adde <HAL_RCC_OscConfig+0x84e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	f003 0301 	and.w	r3, r3, #1
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	f000 8087 	beq.w	800a6c0 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a5b2:	4b99      	ldr	r3, [pc, #612]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a5b4:	691b      	ldr	r3, [r3, #16]
 800a5b6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a5ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a5bc:	4b96      	ldr	r3, [pc, #600]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a5be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5c0:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a5c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5c4:	2b10      	cmp	r3, #16
 800a5c6:	d007      	beq.n	800a5d8 <HAL_RCC_OscConfig+0x48>
 800a5c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5ca:	2b18      	cmp	r3, #24
 800a5cc:	d110      	bne.n	800a5f0 <HAL_RCC_OscConfig+0x60>
 800a5ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a5d0:	f003 0303 	and.w	r3, r3, #3
 800a5d4:	2b02      	cmp	r3, #2
 800a5d6:	d10b      	bne.n	800a5f0 <HAL_RCC_OscConfig+0x60>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a5d8:	4b8f      	ldr	r3, [pc, #572]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d06c      	beq.n	800a6be <HAL_RCC_OscConfig+0x12e>
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	685b      	ldr	r3, [r3, #4]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d168      	bne.n	800a6be <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 800a5ec:	2301      	movs	r3, #1
 800a5ee:	e3f6      	b.n	800adde <HAL_RCC_OscConfig+0x84e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	685b      	ldr	r3, [r3, #4]
 800a5f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a5f8:	d106      	bne.n	800a608 <HAL_RCC_OscConfig+0x78>
 800a5fa:	4b87      	ldr	r3, [pc, #540]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	4a86      	ldr	r2, [pc, #536]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a600:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a604:	6013      	str	r3, [r2, #0]
 800a606:	e02e      	b.n	800a666 <HAL_RCC_OscConfig+0xd6>
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	685b      	ldr	r3, [r3, #4]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d10c      	bne.n	800a62a <HAL_RCC_OscConfig+0x9a>
 800a610:	4b81      	ldr	r3, [pc, #516]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	4a80      	ldr	r2, [pc, #512]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a616:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a61a:	6013      	str	r3, [r2, #0]
 800a61c:	4b7e      	ldr	r3, [pc, #504]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	4a7d      	ldr	r2, [pc, #500]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a622:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a626:	6013      	str	r3, [r2, #0]
 800a628:	e01d      	b.n	800a666 <HAL_RCC_OscConfig+0xd6>
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	685b      	ldr	r3, [r3, #4]
 800a62e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a632:	d10c      	bne.n	800a64e <HAL_RCC_OscConfig+0xbe>
 800a634:	4b78      	ldr	r3, [pc, #480]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	4a77      	ldr	r2, [pc, #476]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a63a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a63e:	6013      	str	r3, [r2, #0]
 800a640:	4b75      	ldr	r3, [pc, #468]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	4a74      	ldr	r2, [pc, #464]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a646:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a64a:	6013      	str	r3, [r2, #0]
 800a64c:	e00b      	b.n	800a666 <HAL_RCC_OscConfig+0xd6>
 800a64e:	4b72      	ldr	r3, [pc, #456]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	4a71      	ldr	r2, [pc, #452]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a654:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a658:	6013      	str	r3, [r2, #0]
 800a65a:	4b6f      	ldr	r3, [pc, #444]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	4a6e      	ldr	r2, [pc, #440]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a660:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a664:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	685b      	ldr	r3, [r3, #4]
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d013      	beq.n	800a696 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a66e:	f7f9 f96d 	bl	800394c <HAL_GetTick>
 800a672:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a674:	e008      	b.n	800a688 <HAL_RCC_OscConfig+0xf8>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a676:	f7f9 f969 	bl	800394c <HAL_GetTick>
 800a67a:	4602      	mov	r2, r0
 800a67c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a67e:	1ad3      	subs	r3, r2, r3
 800a680:	2b64      	cmp	r3, #100	; 0x64
 800a682:	d901      	bls.n	800a688 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 800a684:	2303      	movs	r3, #3
 800a686:	e3aa      	b.n	800adde <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a688:	4b63      	ldr	r3, [pc, #396]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a690:	2b00      	cmp	r3, #0
 800a692:	d0f0      	beq.n	800a676 <HAL_RCC_OscConfig+0xe6>
 800a694:	e014      	b.n	800a6c0 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a696:	f7f9 f959 	bl	800394c <HAL_GetTick>
 800a69a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a69c:	e008      	b.n	800a6b0 <HAL_RCC_OscConfig+0x120>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a69e:	f7f9 f955 	bl	800394c <HAL_GetTick>
 800a6a2:	4602      	mov	r2, r0
 800a6a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6a6:	1ad3      	subs	r3, r2, r3
 800a6a8:	2b64      	cmp	r3, #100	; 0x64
 800a6aa:	d901      	bls.n	800a6b0 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 800a6ac:	2303      	movs	r3, #3
 800a6ae:	e396      	b.n	800adde <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a6b0:	4b59      	ldr	r3, [pc, #356]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d1f0      	bne.n	800a69e <HAL_RCC_OscConfig+0x10e>
 800a6bc:	e000      	b.n	800a6c0 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a6be:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	f003 0302 	and.w	r3, r3, #2
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	f000 80cb 	beq.w	800a864 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a6ce:	4b52      	ldr	r3, [pc, #328]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a6d0:	691b      	ldr	r3, [r3, #16]
 800a6d2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a6d6:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a6d8:	4b4f      	ldr	r3, [pc, #316]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a6da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6dc:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a6de:	6a3b      	ldr	r3, [r7, #32]
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d007      	beq.n	800a6f4 <HAL_RCC_OscConfig+0x164>
 800a6e4:	6a3b      	ldr	r3, [r7, #32]
 800a6e6:	2b18      	cmp	r3, #24
 800a6e8:	d156      	bne.n	800a798 <HAL_RCC_OscConfig+0x208>
 800a6ea:	69fb      	ldr	r3, [r7, #28]
 800a6ec:	f003 0303 	and.w	r3, r3, #3
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d151      	bne.n	800a798 <HAL_RCC_OscConfig+0x208>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a6f4:	4b48      	ldr	r3, [pc, #288]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	f003 0304 	and.w	r3, r3, #4
 800a6fc:	2b00      	cmp	r3, #0
 800a6fe:	d005      	beq.n	800a70c <HAL_RCC_OscConfig+0x17c>
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	68db      	ldr	r3, [r3, #12]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d101      	bne.n	800a70c <HAL_RCC_OscConfig+0x17c>
      {
        return HAL_ERROR;
 800a708:	2301      	movs	r3, #1
 800a70a:	e368      	b.n	800adde <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a70c:	4b42      	ldr	r3, [pc, #264]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	f023 0219 	bic.w	r2, r3, #25
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	68db      	ldr	r3, [r3, #12]
 800a718:	493f      	ldr	r1, [pc, #252]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a71a:	4313      	orrs	r3, r2
 800a71c:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a71e:	f7f9 f915 	bl	800394c <HAL_GetTick>
 800a722:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a724:	e008      	b.n	800a738 <HAL_RCC_OscConfig+0x1a8>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a726:	f7f9 f911 	bl	800394c <HAL_GetTick>
 800a72a:	4602      	mov	r2, r0
 800a72c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a72e:	1ad3      	subs	r3, r2, r3
 800a730:	2b02      	cmp	r3, #2
 800a732:	d901      	bls.n	800a738 <HAL_RCC_OscConfig+0x1a8>
            {
              return HAL_TIMEOUT;
 800a734:	2303      	movs	r3, #3
 800a736:	e352      	b.n	800adde <HAL_RCC_OscConfig+0x84e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a738:	4b37      	ldr	r3, [pc, #220]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	f003 0304 	and.w	r3, r3, #4
 800a740:	2b00      	cmp	r3, #0
 800a742:	d0f0      	beq.n	800a726 <HAL_RCC_OscConfig+0x196>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a744:	f7f9 f932 	bl	80039ac <HAL_GetREVID>
 800a748:	4603      	mov	r3, r0
 800a74a:	f241 0203 	movw	r2, #4099	; 0x1003
 800a74e:	4293      	cmp	r3, r2
 800a750:	d817      	bhi.n	800a782 <HAL_RCC_OscConfig+0x1f2>
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	691b      	ldr	r3, [r3, #16]
 800a756:	2b40      	cmp	r3, #64	; 0x40
 800a758:	d108      	bne.n	800a76c <HAL_RCC_OscConfig+0x1dc>
 800a75a:	4b2f      	ldr	r3, [pc, #188]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a75c:	685b      	ldr	r3, [r3, #4]
 800a75e:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800a762:	4a2d      	ldr	r2, [pc, #180]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a764:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a768:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a76a:	e07b      	b.n	800a864 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a76c:	4b2a      	ldr	r3, [pc, #168]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a76e:	685b      	ldr	r3, [r3, #4]
 800a770:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	691b      	ldr	r3, [r3, #16]
 800a778:	031b      	lsls	r3, r3, #12
 800a77a:	4927      	ldr	r1, [pc, #156]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a77c:	4313      	orrs	r3, r2
 800a77e:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a780:	e070      	b.n	800a864 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a782:	4b25      	ldr	r3, [pc, #148]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a784:	685b      	ldr	r3, [r3, #4]
 800a786:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	691b      	ldr	r3, [r3, #16]
 800a78e:	061b      	lsls	r3, r3, #24
 800a790:	4921      	ldr	r1, [pc, #132]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a792:	4313      	orrs	r3, r2
 800a794:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a796:	e065      	b.n	800a864 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	68db      	ldr	r3, [r3, #12]
 800a79c:	2b00      	cmp	r3, #0
 800a79e:	d048      	beq.n	800a832 <HAL_RCC_OscConfig+0x2a2>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a7a0:	4b1d      	ldr	r3, [pc, #116]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	f023 0219 	bic.w	r2, r3, #25
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	68db      	ldr	r3, [r3, #12]
 800a7ac:	491a      	ldr	r1, [pc, #104]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a7ae:	4313      	orrs	r3, r2
 800a7b0:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a7b2:	f7f9 f8cb 	bl	800394c <HAL_GetTick>
 800a7b6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a7b8:	e008      	b.n	800a7cc <HAL_RCC_OscConfig+0x23c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a7ba:	f7f9 f8c7 	bl	800394c <HAL_GetTick>
 800a7be:	4602      	mov	r2, r0
 800a7c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7c2:	1ad3      	subs	r3, r2, r3
 800a7c4:	2b02      	cmp	r3, #2
 800a7c6:	d901      	bls.n	800a7cc <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_TIMEOUT;
 800a7c8:	2303      	movs	r3, #3
 800a7ca:	e308      	b.n	800adde <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a7cc:	4b12      	ldr	r3, [pc, #72]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	f003 0304 	and.w	r3, r3, #4
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d0f0      	beq.n	800a7ba <HAL_RCC_OscConfig+0x22a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a7d8:	f7f9 f8e8 	bl	80039ac <HAL_GetREVID>
 800a7dc:	4603      	mov	r3, r0
 800a7de:	f241 0203 	movw	r2, #4099	; 0x1003
 800a7e2:	4293      	cmp	r3, r2
 800a7e4:	d81a      	bhi.n	800a81c <HAL_RCC_OscConfig+0x28c>
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	691b      	ldr	r3, [r3, #16]
 800a7ea:	2b40      	cmp	r3, #64	; 0x40
 800a7ec:	d108      	bne.n	800a800 <HAL_RCC_OscConfig+0x270>
 800a7ee:	4b0a      	ldr	r3, [pc, #40]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a7f0:	685b      	ldr	r3, [r3, #4]
 800a7f2:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800a7f6:	4a08      	ldr	r2, [pc, #32]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a7f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a7fc:	6053      	str	r3, [r2, #4]
 800a7fe:	e031      	b.n	800a864 <HAL_RCC_OscConfig+0x2d4>
 800a800:	4b05      	ldr	r3, [pc, #20]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a802:	685b      	ldr	r3, [r3, #4]
 800a804:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	691b      	ldr	r3, [r3, #16]
 800a80c:	031b      	lsls	r3, r3, #12
 800a80e:	4902      	ldr	r1, [pc, #8]	; (800a818 <HAL_RCC_OscConfig+0x288>)
 800a810:	4313      	orrs	r3, r2
 800a812:	604b      	str	r3, [r1, #4]
 800a814:	e026      	b.n	800a864 <HAL_RCC_OscConfig+0x2d4>
 800a816:	bf00      	nop
 800a818:	58024400 	.word	0x58024400
 800a81c:	4b9a      	ldr	r3, [pc, #616]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a81e:	685b      	ldr	r3, [r3, #4]
 800a820:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	691b      	ldr	r3, [r3, #16]
 800a828:	061b      	lsls	r3, r3, #24
 800a82a:	4997      	ldr	r1, [pc, #604]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a82c:	4313      	orrs	r3, r2
 800a82e:	604b      	str	r3, [r1, #4]
 800a830:	e018      	b.n	800a864 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a832:	4b95      	ldr	r3, [pc, #596]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	4a94      	ldr	r2, [pc, #592]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a838:	f023 0301 	bic.w	r3, r3, #1
 800a83c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a83e:	f7f9 f885 	bl	800394c <HAL_GetTick>
 800a842:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a844:	e008      	b.n	800a858 <HAL_RCC_OscConfig+0x2c8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a846:	f7f9 f881 	bl	800394c <HAL_GetTick>
 800a84a:	4602      	mov	r2, r0
 800a84c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a84e:	1ad3      	subs	r3, r2, r3
 800a850:	2b02      	cmp	r3, #2
 800a852:	d901      	bls.n	800a858 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800a854:	2303      	movs	r3, #3
 800a856:	e2c2      	b.n	800adde <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800a858:	4b8b      	ldr	r3, [pc, #556]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	f003 0304 	and.w	r3, r3, #4
 800a860:	2b00      	cmp	r3, #0
 800a862:	d1f0      	bne.n	800a846 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	f003 0310 	and.w	r3, r3, #16
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	f000 80a9 	beq.w	800a9c4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a872:	4b85      	ldr	r3, [pc, #532]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a874:	691b      	ldr	r3, [r3, #16]
 800a876:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a87a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a87c:	4b82      	ldr	r3, [pc, #520]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a87e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a880:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800a882:	69bb      	ldr	r3, [r7, #24]
 800a884:	2b08      	cmp	r3, #8
 800a886:	d007      	beq.n	800a898 <HAL_RCC_OscConfig+0x308>
 800a888:	69bb      	ldr	r3, [r7, #24]
 800a88a:	2b18      	cmp	r3, #24
 800a88c:	d13a      	bne.n	800a904 <HAL_RCC_OscConfig+0x374>
 800a88e:	697b      	ldr	r3, [r7, #20]
 800a890:	f003 0303 	and.w	r3, r3, #3
 800a894:	2b01      	cmp	r3, #1
 800a896:	d135      	bne.n	800a904 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a898:	4b7b      	ldr	r3, [pc, #492]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d005      	beq.n	800a8b0 <HAL_RCC_OscConfig+0x320>
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	69db      	ldr	r3, [r3, #28]
 800a8a8:	2b80      	cmp	r3, #128	; 0x80
 800a8aa:	d001      	beq.n	800a8b0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800a8ac:	2301      	movs	r3, #1
 800a8ae:	e296      	b.n	800adde <HAL_RCC_OscConfig+0x84e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a8b0:	f7f9 f87c 	bl	80039ac <HAL_GetREVID>
 800a8b4:	4603      	mov	r3, r0
 800a8b6:	f241 0203 	movw	r2, #4099	; 0x1003
 800a8ba:	4293      	cmp	r3, r2
 800a8bc:	d817      	bhi.n	800a8ee <HAL_RCC_OscConfig+0x35e>
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	6a1b      	ldr	r3, [r3, #32]
 800a8c2:	2b20      	cmp	r3, #32
 800a8c4:	d108      	bne.n	800a8d8 <HAL_RCC_OscConfig+0x348>
 800a8c6:	4b70      	ldr	r3, [pc, #448]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a8c8:	685b      	ldr	r3, [r3, #4]
 800a8ca:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800a8ce:	4a6e      	ldr	r2, [pc, #440]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a8d0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a8d4:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a8d6:	e075      	b.n	800a9c4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a8d8:	4b6b      	ldr	r3, [pc, #428]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a8da:	685b      	ldr	r3, [r3, #4]
 800a8dc:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	6a1b      	ldr	r3, [r3, #32]
 800a8e4:	069b      	lsls	r3, r3, #26
 800a8e6:	4968      	ldr	r1, [pc, #416]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a8e8:	4313      	orrs	r3, r2
 800a8ea:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a8ec:	e06a      	b.n	800a9c4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a8ee:	4b66      	ldr	r3, [pc, #408]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a8f0:	68db      	ldr	r3, [r3, #12]
 800a8f2:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	6a1b      	ldr	r3, [r3, #32]
 800a8fa:	061b      	lsls	r3, r3, #24
 800a8fc:	4962      	ldr	r1, [pc, #392]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a8fe:	4313      	orrs	r3, r2
 800a900:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800a902:	e05f      	b.n	800a9c4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	69db      	ldr	r3, [r3, #28]
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d042      	beq.n	800a992 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800a90c:	4b5e      	ldr	r3, [pc, #376]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	4a5d      	ldr	r2, [pc, #372]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a912:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a916:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a918:	f7f9 f818 	bl	800394c <HAL_GetTick>
 800a91c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a91e:	e008      	b.n	800a932 <HAL_RCC_OscConfig+0x3a2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800a920:	f7f9 f814 	bl	800394c <HAL_GetTick>
 800a924:	4602      	mov	r2, r0
 800a926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a928:	1ad3      	subs	r3, r2, r3
 800a92a:	2b02      	cmp	r3, #2
 800a92c:	d901      	bls.n	800a932 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800a92e:	2303      	movs	r3, #3
 800a930:	e255      	b.n	800adde <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a932:	4b55      	ldr	r3, [pc, #340]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d0f0      	beq.n	800a920 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800a93e:	f7f9 f835 	bl	80039ac <HAL_GetREVID>
 800a942:	4603      	mov	r3, r0
 800a944:	f241 0203 	movw	r2, #4099	; 0x1003
 800a948:	4293      	cmp	r3, r2
 800a94a:	d817      	bhi.n	800a97c <HAL_RCC_OscConfig+0x3ec>
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	6a1b      	ldr	r3, [r3, #32]
 800a950:	2b20      	cmp	r3, #32
 800a952:	d108      	bne.n	800a966 <HAL_RCC_OscConfig+0x3d6>
 800a954:	4b4c      	ldr	r3, [pc, #304]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a956:	685b      	ldr	r3, [r3, #4]
 800a958:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800a95c:	4a4a      	ldr	r2, [pc, #296]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a95e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a962:	6053      	str	r3, [r2, #4]
 800a964:	e02e      	b.n	800a9c4 <HAL_RCC_OscConfig+0x434>
 800a966:	4b48      	ldr	r3, [pc, #288]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a968:	685b      	ldr	r3, [r3, #4]
 800a96a:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800a96e:	687b      	ldr	r3, [r7, #4]
 800a970:	6a1b      	ldr	r3, [r3, #32]
 800a972:	069b      	lsls	r3, r3, #26
 800a974:	4944      	ldr	r1, [pc, #272]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a976:	4313      	orrs	r3, r2
 800a978:	604b      	str	r3, [r1, #4]
 800a97a:	e023      	b.n	800a9c4 <HAL_RCC_OscConfig+0x434>
 800a97c:	4b42      	ldr	r3, [pc, #264]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a97e:	68db      	ldr	r3, [r3, #12]
 800a980:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	6a1b      	ldr	r3, [r3, #32]
 800a988:	061b      	lsls	r3, r3, #24
 800a98a:	493f      	ldr	r1, [pc, #252]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a98c:	4313      	orrs	r3, r2
 800a98e:	60cb      	str	r3, [r1, #12]
 800a990:	e018      	b.n	800a9c4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800a992:	4b3d      	ldr	r3, [pc, #244]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	4a3c      	ldr	r2, [pc, #240]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a998:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a99c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a99e:	f7f8 ffd5 	bl	800394c <HAL_GetTick>
 800a9a2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a9a4:	e008      	b.n	800a9b8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800a9a6:	f7f8 ffd1 	bl	800394c <HAL_GetTick>
 800a9aa:	4602      	mov	r2, r0
 800a9ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9ae:	1ad3      	subs	r3, r2, r3
 800a9b0:	2b02      	cmp	r3, #2
 800a9b2:	d901      	bls.n	800a9b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a9b4:	2303      	movs	r3, #3
 800a9b6:	e212      	b.n	800adde <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800a9b8:	4b33      	ldr	r3, [pc, #204]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d1f0      	bne.n	800a9a6 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	f003 0308 	and.w	r3, r3, #8
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d036      	beq.n	800aa3e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	695b      	ldr	r3, [r3, #20]
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d019      	beq.n	800aa0c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a9d8:	4b2b      	ldr	r3, [pc, #172]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a9da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a9dc:	4a2a      	ldr	r2, [pc, #168]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800a9de:	f043 0301 	orr.w	r3, r3, #1
 800a9e2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a9e4:	f7f8 ffb2 	bl	800394c <HAL_GetTick>
 800a9e8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a9ea:	e008      	b.n	800a9fe <HAL_RCC_OscConfig+0x46e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a9ec:	f7f8 ffae 	bl	800394c <HAL_GetTick>
 800a9f0:	4602      	mov	r2, r0
 800a9f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9f4:	1ad3      	subs	r3, r2, r3
 800a9f6:	2b02      	cmp	r3, #2
 800a9f8:	d901      	bls.n	800a9fe <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800a9fa:	2303      	movs	r3, #3
 800a9fc:	e1ef      	b.n	800adde <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800a9fe:	4b22      	ldr	r3, [pc, #136]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800aa00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aa02:	f003 0302 	and.w	r3, r3, #2
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d0f0      	beq.n	800a9ec <HAL_RCC_OscConfig+0x45c>
 800aa0a:	e018      	b.n	800aa3e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800aa0c:	4b1e      	ldr	r3, [pc, #120]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800aa0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aa10:	4a1d      	ldr	r2, [pc, #116]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800aa12:	f023 0301 	bic.w	r3, r3, #1
 800aa16:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aa18:	f7f8 ff98 	bl	800394c <HAL_GetTick>
 800aa1c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800aa1e:	e008      	b.n	800aa32 <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800aa20:	f7f8 ff94 	bl	800394c <HAL_GetTick>
 800aa24:	4602      	mov	r2, r0
 800aa26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa28:	1ad3      	subs	r3, r2, r3
 800aa2a:	2b02      	cmp	r3, #2
 800aa2c:	d901      	bls.n	800aa32 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800aa2e:	2303      	movs	r3, #3
 800aa30:	e1d5      	b.n	800adde <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800aa32:	4b15      	ldr	r3, [pc, #84]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800aa34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800aa36:	f003 0302 	and.w	r3, r3, #2
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d1f0      	bne.n	800aa20 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	681b      	ldr	r3, [r3, #0]
 800aa42:	f003 0320 	and.w	r3, r3, #32
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d039      	beq.n	800aabe <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	699b      	ldr	r3, [r3, #24]
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d01c      	beq.n	800aa8c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800aa52:	4b0d      	ldr	r3, [pc, #52]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	4a0c      	ldr	r2, [pc, #48]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800aa58:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800aa5c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800aa5e:	f7f8 ff75 	bl	800394c <HAL_GetTick>
 800aa62:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800aa64:	e008      	b.n	800aa78 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800aa66:	f7f8 ff71 	bl	800394c <HAL_GetTick>
 800aa6a:	4602      	mov	r2, r0
 800aa6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa6e:	1ad3      	subs	r3, r2, r3
 800aa70:	2b02      	cmp	r3, #2
 800aa72:	d901      	bls.n	800aa78 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800aa74:	2303      	movs	r3, #3
 800aa76:	e1b2      	b.n	800adde <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800aa78:	4b03      	ldr	r3, [pc, #12]	; (800aa88 <HAL_RCC_OscConfig+0x4f8>)
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d0f0      	beq.n	800aa66 <HAL_RCC_OscConfig+0x4d6>
 800aa84:	e01b      	b.n	800aabe <HAL_RCC_OscConfig+0x52e>
 800aa86:	bf00      	nop
 800aa88:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800aa8c:	4b9b      	ldr	r3, [pc, #620]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	4a9a      	ldr	r2, [pc, #616]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800aa92:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800aa96:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800aa98:	f7f8 ff58 	bl	800394c <HAL_GetTick>
 800aa9c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800aa9e:	e008      	b.n	800aab2 <HAL_RCC_OscConfig+0x522>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800aaa0:	f7f8 ff54 	bl	800394c <HAL_GetTick>
 800aaa4:	4602      	mov	r2, r0
 800aaa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aaa8:	1ad3      	subs	r3, r2, r3
 800aaaa:	2b02      	cmp	r3, #2
 800aaac:	d901      	bls.n	800aab2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800aaae:	2303      	movs	r3, #3
 800aab0:	e195      	b.n	800adde <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800aab2:	4b92      	ldr	r3, [pc, #584]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d1f0      	bne.n	800aaa0 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	f003 0304 	and.w	r3, r3, #4
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	f000 8081 	beq.w	800abce <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800aacc:	4b8c      	ldr	r3, [pc, #560]	; (800ad00 <HAL_RCC_OscConfig+0x770>)
 800aace:	681b      	ldr	r3, [r3, #0]
 800aad0:	4a8b      	ldr	r2, [pc, #556]	; (800ad00 <HAL_RCC_OscConfig+0x770>)
 800aad2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aad6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800aad8:	f7f8 ff38 	bl	800394c <HAL_GetTick>
 800aadc:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800aade:	e008      	b.n	800aaf2 <HAL_RCC_OscConfig+0x562>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800aae0:	f7f8 ff34 	bl	800394c <HAL_GetTick>
 800aae4:	4602      	mov	r2, r0
 800aae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aae8:	1ad3      	subs	r3, r2, r3
 800aaea:	2b64      	cmp	r3, #100	; 0x64
 800aaec:	d901      	bls.n	800aaf2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800aaee:	2303      	movs	r3, #3
 800aaf0:	e175      	b.n	800adde <HAL_RCC_OscConfig+0x84e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800aaf2:	4b83      	ldr	r3, [pc, #524]	; (800ad00 <HAL_RCC_OscConfig+0x770>)
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d0f0      	beq.n	800aae0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	689b      	ldr	r3, [r3, #8]
 800ab02:	2b01      	cmp	r3, #1
 800ab04:	d106      	bne.n	800ab14 <HAL_RCC_OscConfig+0x584>
 800ab06:	4b7d      	ldr	r3, [pc, #500]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ab08:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab0a:	4a7c      	ldr	r2, [pc, #496]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ab0c:	f043 0301 	orr.w	r3, r3, #1
 800ab10:	6713      	str	r3, [r2, #112]	; 0x70
 800ab12:	e02d      	b.n	800ab70 <HAL_RCC_OscConfig+0x5e0>
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	689b      	ldr	r3, [r3, #8]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d10c      	bne.n	800ab36 <HAL_RCC_OscConfig+0x5a6>
 800ab1c:	4b77      	ldr	r3, [pc, #476]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ab1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab20:	4a76      	ldr	r2, [pc, #472]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ab22:	f023 0301 	bic.w	r3, r3, #1
 800ab26:	6713      	str	r3, [r2, #112]	; 0x70
 800ab28:	4b74      	ldr	r3, [pc, #464]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ab2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab2c:	4a73      	ldr	r2, [pc, #460]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ab2e:	f023 0304 	bic.w	r3, r3, #4
 800ab32:	6713      	str	r3, [r2, #112]	; 0x70
 800ab34:	e01c      	b.n	800ab70 <HAL_RCC_OscConfig+0x5e0>
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	689b      	ldr	r3, [r3, #8]
 800ab3a:	2b05      	cmp	r3, #5
 800ab3c:	d10c      	bne.n	800ab58 <HAL_RCC_OscConfig+0x5c8>
 800ab3e:	4b6f      	ldr	r3, [pc, #444]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ab40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab42:	4a6e      	ldr	r2, [pc, #440]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ab44:	f043 0304 	orr.w	r3, r3, #4
 800ab48:	6713      	str	r3, [r2, #112]	; 0x70
 800ab4a:	4b6c      	ldr	r3, [pc, #432]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ab4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab4e:	4a6b      	ldr	r2, [pc, #428]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ab50:	f043 0301 	orr.w	r3, r3, #1
 800ab54:	6713      	str	r3, [r2, #112]	; 0x70
 800ab56:	e00b      	b.n	800ab70 <HAL_RCC_OscConfig+0x5e0>
 800ab58:	4b68      	ldr	r3, [pc, #416]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ab5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab5c:	4a67      	ldr	r2, [pc, #412]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ab5e:	f023 0301 	bic.w	r3, r3, #1
 800ab62:	6713      	str	r3, [r2, #112]	; 0x70
 800ab64:	4b65      	ldr	r3, [pc, #404]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ab66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab68:	4a64      	ldr	r2, [pc, #400]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ab6a:	f023 0304 	bic.w	r3, r3, #4
 800ab6e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	689b      	ldr	r3, [r3, #8]
 800ab74:	2b00      	cmp	r3, #0
 800ab76:	d015      	beq.n	800aba4 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ab78:	f7f8 fee8 	bl	800394c <HAL_GetTick>
 800ab7c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ab7e:	e00a      	b.n	800ab96 <HAL_RCC_OscConfig+0x606>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800ab80:	f7f8 fee4 	bl	800394c <HAL_GetTick>
 800ab84:	4602      	mov	r2, r0
 800ab86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab88:	1ad3      	subs	r3, r2, r3
 800ab8a:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab8e:	4293      	cmp	r3, r2
 800ab90:	d901      	bls.n	800ab96 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800ab92:	2303      	movs	r3, #3
 800ab94:	e123      	b.n	800adde <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ab96:	4b59      	ldr	r3, [pc, #356]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ab98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ab9a:	f003 0302 	and.w	r3, r3, #2
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d0ee      	beq.n	800ab80 <HAL_RCC_OscConfig+0x5f0>
 800aba2:	e014      	b.n	800abce <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800aba4:	f7f8 fed2 	bl	800394c <HAL_GetTick>
 800aba8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800abaa:	e00a      	b.n	800abc2 <HAL_RCC_OscConfig+0x632>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800abac:	f7f8 fece 	bl	800394c <HAL_GetTick>
 800abb0:	4602      	mov	r2, r0
 800abb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abb4:	1ad3      	subs	r3, r2, r3
 800abb6:	f241 3288 	movw	r2, #5000	; 0x1388
 800abba:	4293      	cmp	r3, r2
 800abbc:	d901      	bls.n	800abc2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800abbe:	2303      	movs	r3, #3
 800abc0:	e10d      	b.n	800adde <HAL_RCC_OscConfig+0x84e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800abc2:	4b4e      	ldr	r3, [pc, #312]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800abc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abc6:	f003 0302 	and.w	r3, r3, #2
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d1ee      	bne.n	800abac <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	f000 8102 	beq.w	800addc <HAL_RCC_OscConfig+0x84c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800abd8:	4b48      	ldr	r3, [pc, #288]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800abda:	691b      	ldr	r3, [r3, #16]
 800abdc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800abe0:	2b18      	cmp	r3, #24
 800abe2:	f000 80bd 	beq.w	800ad60 <HAL_RCC_OscConfig+0x7d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800abea:	2b02      	cmp	r3, #2
 800abec:	f040 809e 	bne.w	800ad2c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800abf0:	4b42      	ldr	r3, [pc, #264]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	4a41      	ldr	r2, [pc, #260]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800abf6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800abfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800abfc:	f7f8 fea6 	bl	800394c <HAL_GetTick>
 800ac00:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ac02:	e008      	b.n	800ac16 <HAL_RCC_OscConfig+0x686>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ac04:	f7f8 fea2 	bl	800394c <HAL_GetTick>
 800ac08:	4602      	mov	r2, r0
 800ac0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac0c:	1ad3      	subs	r3, r2, r3
 800ac0e:	2b02      	cmp	r3, #2
 800ac10:	d901      	bls.n	800ac16 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800ac12:	2303      	movs	r3, #3
 800ac14:	e0e3      	b.n	800adde <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ac16:	4b39      	ldr	r3, [pc, #228]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d1f0      	bne.n	800ac04 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ac22:	4b36      	ldr	r3, [pc, #216]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ac24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ac26:	4b37      	ldr	r3, [pc, #220]	; (800ad04 <HAL_RCC_OscConfig+0x774>)
 800ac28:	4013      	ands	r3, r2
 800ac2a:	687a      	ldr	r2, [r7, #4]
 800ac2c:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800ac2e:	687a      	ldr	r2, [r7, #4]
 800ac30:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800ac32:	0112      	lsls	r2, r2, #4
 800ac34:	430a      	orrs	r2, r1
 800ac36:	4931      	ldr	r1, [pc, #196]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ac38:	4313      	orrs	r3, r2
 800ac3a:	628b      	str	r3, [r1, #40]	; 0x28
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac40:	3b01      	subs	r3, #1
 800ac42:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ac4a:	3b01      	subs	r3, #1
 800ac4c:	025b      	lsls	r3, r3, #9
 800ac4e:	b29b      	uxth	r3, r3
 800ac50:	431a      	orrs	r2, r3
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac56:	3b01      	subs	r3, #1
 800ac58:	041b      	lsls	r3, r3, #16
 800ac5a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800ac5e:	431a      	orrs	r2, r3
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ac64:	3b01      	subs	r3, #1
 800ac66:	061b      	lsls	r3, r3, #24
 800ac68:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800ac6c:	4923      	ldr	r1, [pc, #140]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ac6e:	4313      	orrs	r3, r2
 800ac70:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800ac72:	4b22      	ldr	r3, [pc, #136]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ac74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac76:	4a21      	ldr	r2, [pc, #132]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ac78:	f023 0301 	bic.w	r3, r3, #1
 800ac7c:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800ac7e:	4b1f      	ldr	r3, [pc, #124]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ac80:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ac82:	4b21      	ldr	r3, [pc, #132]	; (800ad08 <HAL_RCC_OscConfig+0x778>)
 800ac84:	4013      	ands	r3, r2
 800ac86:	687a      	ldr	r2, [r7, #4]
 800ac88:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800ac8a:	00d2      	lsls	r2, r2, #3
 800ac8c:	491b      	ldr	r1, [pc, #108]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ac8e:	4313      	orrs	r3, r2
 800ac90:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800ac92:	4b1a      	ldr	r3, [pc, #104]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ac94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac96:	f023 020c 	bic.w	r2, r3, #12
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac9e:	4917      	ldr	r1, [pc, #92]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800aca0:	4313      	orrs	r3, r2
 800aca2:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800aca4:	4b15      	ldr	r3, [pc, #84]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800aca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aca8:	f023 0202 	bic.w	r2, r3, #2
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800acb0:	4912      	ldr	r1, [pc, #72]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800acb2:	4313      	orrs	r3, r2
 800acb4:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800acb6:	4b11      	ldr	r3, [pc, #68]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800acb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acba:	4a10      	ldr	r2, [pc, #64]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800acbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800acc0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800acc2:	4b0e      	ldr	r3, [pc, #56]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800acc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acc6:	4a0d      	ldr	r2, [pc, #52]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800acc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800accc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800acce:	4b0b      	ldr	r3, [pc, #44]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800acd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acd2:	4a0a      	ldr	r2, [pc, #40]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800acd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800acd8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 800acda:	4b08      	ldr	r3, [pc, #32]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800acdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acde:	4a07      	ldr	r2, [pc, #28]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ace0:	f043 0301 	orr.w	r3, r3, #1
 800ace4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800ace6:	4b05      	ldr	r3, [pc, #20]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	4a04      	ldr	r2, [pc, #16]	; (800acfc <HAL_RCC_OscConfig+0x76c>)
 800acec:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800acf0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800acf2:	f7f8 fe2b 	bl	800394c <HAL_GetTick>
 800acf6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800acf8:	e011      	b.n	800ad1e <HAL_RCC_OscConfig+0x78e>
 800acfa:	bf00      	nop
 800acfc:	58024400 	.word	0x58024400
 800ad00:	58024800 	.word	0x58024800
 800ad04:	fffffc0c 	.word	0xfffffc0c
 800ad08:	ffff0007 	.word	0xffff0007
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ad0c:	f7f8 fe1e 	bl	800394c <HAL_GetTick>
 800ad10:	4602      	mov	r2, r0
 800ad12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad14:	1ad3      	subs	r3, r2, r3
 800ad16:	2b02      	cmp	r3, #2
 800ad18:	d901      	bls.n	800ad1e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800ad1a:	2303      	movs	r3, #3
 800ad1c:	e05f      	b.n	800adde <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800ad1e:	4b32      	ldr	r3, [pc, #200]	; (800ade8 <HAL_RCC_OscConfig+0x858>)
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d0f0      	beq.n	800ad0c <HAL_RCC_OscConfig+0x77c>
 800ad2a:	e057      	b.n	800addc <HAL_RCC_OscConfig+0x84c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ad2c:	4b2e      	ldr	r3, [pc, #184]	; (800ade8 <HAL_RCC_OscConfig+0x858>)
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	4a2d      	ldr	r2, [pc, #180]	; (800ade8 <HAL_RCC_OscConfig+0x858>)
 800ad32:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ad36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ad38:	f7f8 fe08 	bl	800394c <HAL_GetTick>
 800ad3c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ad3e:	e008      	b.n	800ad52 <HAL_RCC_OscConfig+0x7c2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ad40:	f7f8 fe04 	bl	800394c <HAL_GetTick>
 800ad44:	4602      	mov	r2, r0
 800ad46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad48:	1ad3      	subs	r3, r2, r3
 800ad4a:	2b02      	cmp	r3, #2
 800ad4c:	d901      	bls.n	800ad52 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800ad4e:	2303      	movs	r3, #3
 800ad50:	e045      	b.n	800adde <HAL_RCC_OscConfig+0x84e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ad52:	4b25      	ldr	r3, [pc, #148]	; (800ade8 <HAL_RCC_OscConfig+0x858>)
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d1f0      	bne.n	800ad40 <HAL_RCC_OscConfig+0x7b0>
 800ad5e:	e03d      	b.n	800addc <HAL_RCC_OscConfig+0x84c>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800ad60:	4b21      	ldr	r3, [pc, #132]	; (800ade8 <HAL_RCC_OscConfig+0x858>)
 800ad62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad64:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800ad66:	4b20      	ldr	r3, [pc, #128]	; (800ade8 <HAL_RCC_OscConfig+0x858>)
 800ad68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad6a:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ad70:	2b01      	cmp	r3, #1
 800ad72:	d031      	beq.n	800add8 <HAL_RCC_OscConfig+0x848>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ad74:	693b      	ldr	r3, [r7, #16]
 800ad76:	f003 0203 	and.w	r2, r3, #3
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800ad7e:	429a      	cmp	r2, r3
 800ad80:	d12a      	bne.n	800add8 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ad82:	693b      	ldr	r3, [r7, #16]
 800ad84:	091b      	lsrs	r3, r3, #4
 800ad86:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ad8e:	429a      	cmp	r2, r3
 800ad90:	d122      	bne.n	800add8 <HAL_RCC_OscConfig+0x848>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad9c:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800ad9e:	429a      	cmp	r2, r3
 800ada0:	d11a      	bne.n	800add8 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	0a5b      	lsrs	r3, r3, #9
 800ada6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800adae:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800adb0:	429a      	cmp	r2, r3
 800adb2:	d111      	bne.n	800add8 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	0c1b      	lsrs	r3, r3, #16
 800adb8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adc0:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800adc2:	429a      	cmp	r2, r3
 800adc4:	d108      	bne.n	800add8 <HAL_RCC_OscConfig+0x848>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	0e1b      	lsrs	r3, r3, #24
 800adca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800add2:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800add4:	429a      	cmp	r2, r3
 800add6:	d001      	beq.n	800addc <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800add8:	2301      	movs	r3, #1
 800adda:	e000      	b.n	800adde <HAL_RCC_OscConfig+0x84e>
      }
    }
  }
  return HAL_OK;
 800addc:	2300      	movs	r3, #0
}
 800adde:	4618      	mov	r0, r3
 800ade0:	3730      	adds	r7, #48	; 0x30
 800ade2:	46bd      	mov	sp, r7
 800ade4:	bd80      	pop	{r7, pc}
 800ade6:	bf00      	nop
 800ade8:	58024400 	.word	0x58024400

0800adec <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800adec:	b580      	push	{r7, lr}
 800adee:	b086      	sub	sp, #24
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	6078      	str	r0, [r7, #4]
 800adf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d101      	bne.n	800ae00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800adfc:	2301      	movs	r3, #1
 800adfe:	e19c      	b.n	800b13a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800ae00:	4b8a      	ldr	r3, [pc, #552]	; (800b02c <HAL_RCC_ClockConfig+0x240>)
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	f003 030f 	and.w	r3, r3, #15
 800ae08:	683a      	ldr	r2, [r7, #0]
 800ae0a:	429a      	cmp	r2, r3
 800ae0c:	d910      	bls.n	800ae30 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ae0e:	4b87      	ldr	r3, [pc, #540]	; (800b02c <HAL_RCC_ClockConfig+0x240>)
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	f023 020f 	bic.w	r2, r3, #15
 800ae16:	4985      	ldr	r1, [pc, #532]	; (800b02c <HAL_RCC_ClockConfig+0x240>)
 800ae18:	683b      	ldr	r3, [r7, #0]
 800ae1a:	4313      	orrs	r3, r2
 800ae1c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ae1e:	4b83      	ldr	r3, [pc, #524]	; (800b02c <HAL_RCC_ClockConfig+0x240>)
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	f003 030f 	and.w	r3, r3, #15
 800ae26:	683a      	ldr	r2, [r7, #0]
 800ae28:	429a      	cmp	r2, r3
 800ae2a:	d001      	beq.n	800ae30 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800ae2c:	2301      	movs	r3, #1
 800ae2e:	e184      	b.n	800b13a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800ae30:	687b      	ldr	r3, [r7, #4]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	f003 0304 	and.w	r3, r3, #4
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d010      	beq.n	800ae5e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	691a      	ldr	r2, [r3, #16]
 800ae40:	4b7b      	ldr	r3, [pc, #492]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800ae42:	699b      	ldr	r3, [r3, #24]
 800ae44:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800ae48:	429a      	cmp	r2, r3
 800ae4a:	d908      	bls.n	800ae5e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800ae4c:	4b78      	ldr	r3, [pc, #480]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800ae4e:	699b      	ldr	r3, [r3, #24]
 800ae50:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800ae54:	687b      	ldr	r3, [r7, #4]
 800ae56:	691b      	ldr	r3, [r3, #16]
 800ae58:	4975      	ldr	r1, [pc, #468]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800ae5a:	4313      	orrs	r3, r2
 800ae5c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	f003 0308 	and.w	r3, r3, #8
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d010      	beq.n	800ae8c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	695a      	ldr	r2, [r3, #20]
 800ae6e:	4b70      	ldr	r3, [pc, #448]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800ae70:	69db      	ldr	r3, [r3, #28]
 800ae72:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800ae76:	429a      	cmp	r2, r3
 800ae78:	d908      	bls.n	800ae8c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800ae7a:	4b6d      	ldr	r3, [pc, #436]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800ae7c:	69db      	ldr	r3, [r3, #28]
 800ae7e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	695b      	ldr	r3, [r3, #20]
 800ae86:	496a      	ldr	r1, [pc, #424]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800ae88:	4313      	orrs	r3, r2
 800ae8a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	f003 0310 	and.w	r3, r3, #16
 800ae94:	2b00      	cmp	r3, #0
 800ae96:	d010      	beq.n	800aeba <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	699a      	ldr	r2, [r3, #24]
 800ae9c:	4b64      	ldr	r3, [pc, #400]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800ae9e:	69db      	ldr	r3, [r3, #28]
 800aea0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800aea4:	429a      	cmp	r2, r3
 800aea6:	d908      	bls.n	800aeba <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800aea8:	4b61      	ldr	r3, [pc, #388]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800aeaa:	69db      	ldr	r3, [r3, #28]
 800aeac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	699b      	ldr	r3, [r3, #24]
 800aeb4:	495e      	ldr	r1, [pc, #376]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800aeb6:	4313      	orrs	r3, r2
 800aeb8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	f003 0320 	and.w	r3, r3, #32
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d010      	beq.n	800aee8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	69da      	ldr	r2, [r3, #28]
 800aeca:	4b59      	ldr	r3, [pc, #356]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800aecc:	6a1b      	ldr	r3, [r3, #32]
 800aece:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800aed2:	429a      	cmp	r2, r3
 800aed4:	d908      	bls.n	800aee8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800aed6:	4b56      	ldr	r3, [pc, #344]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800aed8:	6a1b      	ldr	r3, [r3, #32]
 800aeda:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	69db      	ldr	r3, [r3, #28]
 800aee2:	4953      	ldr	r1, [pc, #332]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800aee4:	4313      	orrs	r3, r2
 800aee6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	f003 0302 	and.w	r3, r3, #2
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d010      	beq.n	800af16 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	68da      	ldr	r2, [r3, #12]
 800aef8:	4b4d      	ldr	r3, [pc, #308]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800aefa:	699b      	ldr	r3, [r3, #24]
 800aefc:	f003 030f 	and.w	r3, r3, #15
 800af00:	429a      	cmp	r2, r3
 800af02:	d908      	bls.n	800af16 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800af04:	4b4a      	ldr	r3, [pc, #296]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800af06:	699b      	ldr	r3, [r3, #24]
 800af08:	f023 020f 	bic.w	r2, r3, #15
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	68db      	ldr	r3, [r3, #12]
 800af10:	4947      	ldr	r1, [pc, #284]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800af12:	4313      	orrs	r3, r2
 800af14:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	681b      	ldr	r3, [r3, #0]
 800af1a:	f003 0301 	and.w	r3, r3, #1
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d055      	beq.n	800afce <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800af22:	4b43      	ldr	r3, [pc, #268]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800af24:	699b      	ldr	r3, [r3, #24]
 800af26:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	689b      	ldr	r3, [r3, #8]
 800af2e:	4940      	ldr	r1, [pc, #256]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800af30:	4313      	orrs	r3, r2
 800af32:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	685b      	ldr	r3, [r3, #4]
 800af38:	2b02      	cmp	r3, #2
 800af3a:	d107      	bne.n	800af4c <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800af3c:	4b3c      	ldr	r3, [pc, #240]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800af44:	2b00      	cmp	r3, #0
 800af46:	d121      	bne.n	800af8c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800af48:	2301      	movs	r3, #1
 800af4a:	e0f6      	b.n	800b13a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	685b      	ldr	r3, [r3, #4]
 800af50:	2b03      	cmp	r3, #3
 800af52:	d107      	bne.n	800af64 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800af54:	4b36      	ldr	r3, [pc, #216]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d115      	bne.n	800af8c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800af60:	2301      	movs	r3, #1
 800af62:	e0ea      	b.n	800b13a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	685b      	ldr	r3, [r3, #4]
 800af68:	2b01      	cmp	r3, #1
 800af6a:	d107      	bne.n	800af7c <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800af6c:	4b30      	ldr	r3, [pc, #192]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af74:	2b00      	cmp	r3, #0
 800af76:	d109      	bne.n	800af8c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800af78:	2301      	movs	r3, #1
 800af7a:	e0de      	b.n	800b13a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800af7c:	4b2c      	ldr	r3, [pc, #176]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	f003 0304 	and.w	r3, r3, #4
 800af84:	2b00      	cmp	r3, #0
 800af86:	d101      	bne.n	800af8c <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800af88:	2301      	movs	r3, #1
 800af8a:	e0d6      	b.n	800b13a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800af8c:	4b28      	ldr	r3, [pc, #160]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800af8e:	691b      	ldr	r3, [r3, #16]
 800af90:	f023 0207 	bic.w	r2, r3, #7
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	685b      	ldr	r3, [r3, #4]
 800af98:	4925      	ldr	r1, [pc, #148]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800af9a:	4313      	orrs	r3, r2
 800af9c:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af9e:	f7f8 fcd5 	bl	800394c <HAL_GetTick>
 800afa2:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800afa4:	e00a      	b.n	800afbc <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800afa6:	f7f8 fcd1 	bl	800394c <HAL_GetTick>
 800afaa:	4602      	mov	r2, r0
 800afac:	697b      	ldr	r3, [r7, #20]
 800afae:	1ad3      	subs	r3, r2, r3
 800afb0:	f241 3288 	movw	r2, #5000	; 0x1388
 800afb4:	4293      	cmp	r3, r2
 800afb6:	d901      	bls.n	800afbc <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800afb8:	2303      	movs	r3, #3
 800afba:	e0be      	b.n	800b13a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800afbc:	4b1c      	ldr	r3, [pc, #112]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800afbe:	691b      	ldr	r3, [r3, #16]
 800afc0:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	685b      	ldr	r3, [r3, #4]
 800afc8:	00db      	lsls	r3, r3, #3
 800afca:	429a      	cmp	r2, r3
 800afcc:	d1eb      	bne.n	800afa6 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	f003 0302 	and.w	r3, r3, #2
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d010      	beq.n	800affc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	68da      	ldr	r2, [r3, #12]
 800afde:	4b14      	ldr	r3, [pc, #80]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800afe0:	699b      	ldr	r3, [r3, #24]
 800afe2:	f003 030f 	and.w	r3, r3, #15
 800afe6:	429a      	cmp	r2, r3
 800afe8:	d208      	bcs.n	800affc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800afea:	4b11      	ldr	r3, [pc, #68]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800afec:	699b      	ldr	r3, [r3, #24]
 800afee:	f023 020f 	bic.w	r2, r3, #15
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	68db      	ldr	r3, [r3, #12]
 800aff6:	490e      	ldr	r1, [pc, #56]	; (800b030 <HAL_RCC_ClockConfig+0x244>)
 800aff8:	4313      	orrs	r3, r2
 800affa:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800affc:	4b0b      	ldr	r3, [pc, #44]	; (800b02c <HAL_RCC_ClockConfig+0x240>)
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	f003 030f 	and.w	r3, r3, #15
 800b004:	683a      	ldr	r2, [r7, #0]
 800b006:	429a      	cmp	r2, r3
 800b008:	d214      	bcs.n	800b034 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b00a:	4b08      	ldr	r3, [pc, #32]	; (800b02c <HAL_RCC_ClockConfig+0x240>)
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	f023 020f 	bic.w	r2, r3, #15
 800b012:	4906      	ldr	r1, [pc, #24]	; (800b02c <HAL_RCC_ClockConfig+0x240>)
 800b014:	683b      	ldr	r3, [r7, #0]
 800b016:	4313      	orrs	r3, r2
 800b018:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b01a:	4b04      	ldr	r3, [pc, #16]	; (800b02c <HAL_RCC_ClockConfig+0x240>)
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	f003 030f 	and.w	r3, r3, #15
 800b022:	683a      	ldr	r2, [r7, #0]
 800b024:	429a      	cmp	r2, r3
 800b026:	d005      	beq.n	800b034 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800b028:	2301      	movs	r3, #1
 800b02a:	e086      	b.n	800b13a <HAL_RCC_ClockConfig+0x34e>
 800b02c:	52002000 	.word	0x52002000
 800b030:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	f003 0304 	and.w	r3, r3, #4
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d010      	beq.n	800b062 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	691a      	ldr	r2, [r3, #16]
 800b044:	4b3f      	ldr	r3, [pc, #252]	; (800b144 <HAL_RCC_ClockConfig+0x358>)
 800b046:	699b      	ldr	r3, [r3, #24]
 800b048:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b04c:	429a      	cmp	r2, r3
 800b04e:	d208      	bcs.n	800b062 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b050:	4b3c      	ldr	r3, [pc, #240]	; (800b144 <HAL_RCC_ClockConfig+0x358>)
 800b052:	699b      	ldr	r3, [r3, #24]
 800b054:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	691b      	ldr	r3, [r3, #16]
 800b05c:	4939      	ldr	r1, [pc, #228]	; (800b144 <HAL_RCC_ClockConfig+0x358>)
 800b05e:	4313      	orrs	r3, r2
 800b060:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	f003 0308 	and.w	r3, r3, #8
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d010      	beq.n	800b090 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	695a      	ldr	r2, [r3, #20]
 800b072:	4b34      	ldr	r3, [pc, #208]	; (800b144 <HAL_RCC_ClockConfig+0x358>)
 800b074:	69db      	ldr	r3, [r3, #28]
 800b076:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b07a:	429a      	cmp	r2, r3
 800b07c:	d208      	bcs.n	800b090 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b07e:	4b31      	ldr	r3, [pc, #196]	; (800b144 <HAL_RCC_ClockConfig+0x358>)
 800b080:	69db      	ldr	r3, [r3, #28]
 800b082:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	695b      	ldr	r3, [r3, #20]
 800b08a:	492e      	ldr	r1, [pc, #184]	; (800b144 <HAL_RCC_ClockConfig+0x358>)
 800b08c:	4313      	orrs	r3, r2
 800b08e:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	f003 0310 	and.w	r3, r3, #16
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d010      	beq.n	800b0be <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	699a      	ldr	r2, [r3, #24]
 800b0a0:	4b28      	ldr	r3, [pc, #160]	; (800b144 <HAL_RCC_ClockConfig+0x358>)
 800b0a2:	69db      	ldr	r3, [r3, #28]
 800b0a4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b0a8:	429a      	cmp	r2, r3
 800b0aa:	d208      	bcs.n	800b0be <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b0ac:	4b25      	ldr	r3, [pc, #148]	; (800b144 <HAL_RCC_ClockConfig+0x358>)
 800b0ae:	69db      	ldr	r3, [r3, #28]
 800b0b0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	699b      	ldr	r3, [r3, #24]
 800b0b8:	4922      	ldr	r1, [pc, #136]	; (800b144 <HAL_RCC_ClockConfig+0x358>)
 800b0ba:	4313      	orrs	r3, r2
 800b0bc:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	f003 0320 	and.w	r3, r3, #32
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d010      	beq.n	800b0ec <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	69da      	ldr	r2, [r3, #28]
 800b0ce:	4b1d      	ldr	r3, [pc, #116]	; (800b144 <HAL_RCC_ClockConfig+0x358>)
 800b0d0:	6a1b      	ldr	r3, [r3, #32]
 800b0d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b0d6:	429a      	cmp	r2, r3
 800b0d8:	d208      	bcs.n	800b0ec <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800b0da:	4b1a      	ldr	r3, [pc, #104]	; (800b144 <HAL_RCC_ClockConfig+0x358>)
 800b0dc:	6a1b      	ldr	r3, [r3, #32]
 800b0de:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	69db      	ldr	r3, [r3, #28]
 800b0e6:	4917      	ldr	r1, [pc, #92]	; (800b144 <HAL_RCC_ClockConfig+0x358>)
 800b0e8:	4313      	orrs	r3, r2
 800b0ea:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800b0ec:	f000 f834 	bl	800b158 <HAL_RCC_GetSysClockFreq>
 800b0f0:	4602      	mov	r2, r0
 800b0f2:	4b14      	ldr	r3, [pc, #80]	; (800b144 <HAL_RCC_ClockConfig+0x358>)
 800b0f4:	699b      	ldr	r3, [r3, #24]
 800b0f6:	0a1b      	lsrs	r3, r3, #8
 800b0f8:	f003 030f 	and.w	r3, r3, #15
 800b0fc:	4912      	ldr	r1, [pc, #72]	; (800b148 <HAL_RCC_ClockConfig+0x35c>)
 800b0fe:	5ccb      	ldrb	r3, [r1, r3]
 800b100:	f003 031f 	and.w	r3, r3, #31
 800b104:	fa22 f303 	lsr.w	r3, r2, r3
 800b108:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b10a:	4b0e      	ldr	r3, [pc, #56]	; (800b144 <HAL_RCC_ClockConfig+0x358>)
 800b10c:	699b      	ldr	r3, [r3, #24]
 800b10e:	f003 030f 	and.w	r3, r3, #15
 800b112:	4a0d      	ldr	r2, [pc, #52]	; (800b148 <HAL_RCC_ClockConfig+0x35c>)
 800b114:	5cd3      	ldrb	r3, [r2, r3]
 800b116:	f003 031f 	and.w	r3, r3, #31
 800b11a:	693a      	ldr	r2, [r7, #16]
 800b11c:	fa22 f303 	lsr.w	r3, r2, r3
 800b120:	4a0a      	ldr	r2, [pc, #40]	; (800b14c <HAL_RCC_ClockConfig+0x360>)
 800b122:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b124:	4a0a      	ldr	r2, [pc, #40]	; (800b150 <HAL_RCC_ClockConfig+0x364>)
 800b126:	693b      	ldr	r3, [r7, #16]
 800b128:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800b12a:	4b0a      	ldr	r3, [pc, #40]	; (800b154 <HAL_RCC_ClockConfig+0x368>)
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	4618      	mov	r0, r3
 800b130:	f7f8 fbc2 	bl	80038b8 <HAL_InitTick>
 800b134:	4603      	mov	r3, r0
 800b136:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800b138:	7bfb      	ldrb	r3, [r7, #15]
}
 800b13a:	4618      	mov	r0, r3
 800b13c:	3718      	adds	r7, #24
 800b13e:	46bd      	mov	sp, r7
 800b140:	bd80      	pop	{r7, pc}
 800b142:	bf00      	nop
 800b144:	58024400 	.word	0x58024400
 800b148:	08015810 	.word	0x08015810
 800b14c:	24000008 	.word	0x24000008
 800b150:	24000004 	.word	0x24000004
 800b154:	2400000c 	.word	0x2400000c

0800b158 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b158:	b480      	push	{r7}
 800b15a:	b089      	sub	sp, #36	; 0x24
 800b15c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b15e:	4bb3      	ldr	r3, [pc, #716]	; (800b42c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b160:	691b      	ldr	r3, [r3, #16]
 800b162:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b166:	2b18      	cmp	r3, #24
 800b168:	f200 8155 	bhi.w	800b416 <HAL_RCC_GetSysClockFreq+0x2be>
 800b16c:	a201      	add	r2, pc, #4	; (adr r2, 800b174 <HAL_RCC_GetSysClockFreq+0x1c>)
 800b16e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b172:	bf00      	nop
 800b174:	0800b1d9 	.word	0x0800b1d9
 800b178:	0800b417 	.word	0x0800b417
 800b17c:	0800b417 	.word	0x0800b417
 800b180:	0800b417 	.word	0x0800b417
 800b184:	0800b417 	.word	0x0800b417
 800b188:	0800b417 	.word	0x0800b417
 800b18c:	0800b417 	.word	0x0800b417
 800b190:	0800b417 	.word	0x0800b417
 800b194:	0800b1ff 	.word	0x0800b1ff
 800b198:	0800b417 	.word	0x0800b417
 800b19c:	0800b417 	.word	0x0800b417
 800b1a0:	0800b417 	.word	0x0800b417
 800b1a4:	0800b417 	.word	0x0800b417
 800b1a8:	0800b417 	.word	0x0800b417
 800b1ac:	0800b417 	.word	0x0800b417
 800b1b0:	0800b417 	.word	0x0800b417
 800b1b4:	0800b205 	.word	0x0800b205
 800b1b8:	0800b417 	.word	0x0800b417
 800b1bc:	0800b417 	.word	0x0800b417
 800b1c0:	0800b417 	.word	0x0800b417
 800b1c4:	0800b417 	.word	0x0800b417
 800b1c8:	0800b417 	.word	0x0800b417
 800b1cc:	0800b417 	.word	0x0800b417
 800b1d0:	0800b417 	.word	0x0800b417
 800b1d4:	0800b20b 	.word	0x0800b20b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b1d8:	4b94      	ldr	r3, [pc, #592]	; (800b42c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	f003 0320 	and.w	r3, r3, #32
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d009      	beq.n	800b1f8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800b1e4:	4b91      	ldr	r3, [pc, #580]	; (800b42c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	08db      	lsrs	r3, r3, #3
 800b1ea:	f003 0303 	and.w	r3, r3, #3
 800b1ee:	4a90      	ldr	r2, [pc, #576]	; (800b430 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b1f0:	fa22 f303 	lsr.w	r3, r2, r3
 800b1f4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800b1f6:	e111      	b.n	800b41c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800b1f8:	4b8d      	ldr	r3, [pc, #564]	; (800b430 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b1fa:	61bb      	str	r3, [r7, #24]
    break;
 800b1fc:	e10e      	b.n	800b41c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800b1fe:	4b8d      	ldr	r3, [pc, #564]	; (800b434 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b200:	61bb      	str	r3, [r7, #24]
    break;
 800b202:	e10b      	b.n	800b41c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800b204:	4b8c      	ldr	r3, [pc, #560]	; (800b438 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800b206:	61bb      	str	r3, [r7, #24]
    break;
 800b208:	e108      	b.n	800b41c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b20a:	4b88      	ldr	r3, [pc, #544]	; (800b42c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b20c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b20e:	f003 0303 	and.w	r3, r3, #3
 800b212:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800b214:	4b85      	ldr	r3, [pc, #532]	; (800b42c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b218:	091b      	lsrs	r3, r3, #4
 800b21a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b21e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800b220:	4b82      	ldr	r3, [pc, #520]	; (800b42c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b224:	f003 0301 	and.w	r3, r3, #1
 800b228:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800b22a:	4b80      	ldr	r3, [pc, #512]	; (800b42c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b22c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b22e:	08db      	lsrs	r3, r3, #3
 800b230:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b234:	68fa      	ldr	r2, [r7, #12]
 800b236:	fb02 f303 	mul.w	r3, r2, r3
 800b23a:	ee07 3a90 	vmov	s15, r3
 800b23e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b242:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800b246:	693b      	ldr	r3, [r7, #16]
 800b248:	2b00      	cmp	r3, #0
 800b24a:	f000 80e1 	beq.w	800b410 <HAL_RCC_GetSysClockFreq+0x2b8>
 800b24e:	697b      	ldr	r3, [r7, #20]
 800b250:	2b02      	cmp	r3, #2
 800b252:	f000 8083 	beq.w	800b35c <HAL_RCC_GetSysClockFreq+0x204>
 800b256:	697b      	ldr	r3, [r7, #20]
 800b258:	2b02      	cmp	r3, #2
 800b25a:	f200 80a1 	bhi.w	800b3a0 <HAL_RCC_GetSysClockFreq+0x248>
 800b25e:	697b      	ldr	r3, [r7, #20]
 800b260:	2b00      	cmp	r3, #0
 800b262:	d003      	beq.n	800b26c <HAL_RCC_GetSysClockFreq+0x114>
 800b264:	697b      	ldr	r3, [r7, #20]
 800b266:	2b01      	cmp	r3, #1
 800b268:	d056      	beq.n	800b318 <HAL_RCC_GetSysClockFreq+0x1c0>
 800b26a:	e099      	b.n	800b3a0 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b26c:	4b6f      	ldr	r3, [pc, #444]	; (800b42c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	f003 0320 	and.w	r3, r3, #32
 800b274:	2b00      	cmp	r3, #0
 800b276:	d02d      	beq.n	800b2d4 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800b278:	4b6c      	ldr	r3, [pc, #432]	; (800b42c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	08db      	lsrs	r3, r3, #3
 800b27e:	f003 0303 	and.w	r3, r3, #3
 800b282:	4a6b      	ldr	r2, [pc, #428]	; (800b430 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b284:	fa22 f303 	lsr.w	r3, r2, r3
 800b288:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	ee07 3a90 	vmov	s15, r3
 800b290:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b294:	693b      	ldr	r3, [r7, #16]
 800b296:	ee07 3a90 	vmov	s15, r3
 800b29a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b29e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b2a2:	4b62      	ldr	r3, [pc, #392]	; (800b42c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b2a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2aa:	ee07 3a90 	vmov	s15, r3
 800b2ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2b2:	ed97 6a02 	vldr	s12, [r7, #8]
 800b2b6:	eddf 5a61 	vldr	s11, [pc, #388]	; 800b43c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b2ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b2be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b2c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b2c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b2ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b2ce:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800b2d2:	e087      	b.n	800b3e4 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b2d4:	693b      	ldr	r3, [r7, #16]
 800b2d6:	ee07 3a90 	vmov	s15, r3
 800b2da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b2de:	eddf 6a58 	vldr	s13, [pc, #352]	; 800b440 <HAL_RCC_GetSysClockFreq+0x2e8>
 800b2e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b2e6:	4b51      	ldr	r3, [pc, #324]	; (800b42c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b2e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b2ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b2ee:	ee07 3a90 	vmov	s15, r3
 800b2f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b2f6:	ed97 6a02 	vldr	s12, [r7, #8]
 800b2fa:	eddf 5a50 	vldr	s11, [pc, #320]	; 800b43c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b2fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b302:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b306:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b30a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b30e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b312:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b316:	e065      	b.n	800b3e4 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b318:	693b      	ldr	r3, [r7, #16]
 800b31a:	ee07 3a90 	vmov	s15, r3
 800b31e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b322:	eddf 6a48 	vldr	s13, [pc, #288]	; 800b444 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b326:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b32a:	4b40      	ldr	r3, [pc, #256]	; (800b42c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b32c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b32e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b332:	ee07 3a90 	vmov	s15, r3
 800b336:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b33a:	ed97 6a02 	vldr	s12, [r7, #8]
 800b33e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800b43c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b342:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b346:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b34a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b34e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b352:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b356:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b35a:	e043      	b.n	800b3e4 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b35c:	693b      	ldr	r3, [r7, #16]
 800b35e:	ee07 3a90 	vmov	s15, r3
 800b362:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b366:	eddf 6a38 	vldr	s13, [pc, #224]	; 800b448 <HAL_RCC_GetSysClockFreq+0x2f0>
 800b36a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b36e:	4b2f      	ldr	r3, [pc, #188]	; (800b42c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b372:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b376:	ee07 3a90 	vmov	s15, r3
 800b37a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b37e:	ed97 6a02 	vldr	s12, [r7, #8]
 800b382:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800b43c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b386:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b38a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b38e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b392:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b396:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b39a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b39e:	e021      	b.n	800b3e4 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b3a0:	693b      	ldr	r3, [r7, #16]
 800b3a2:	ee07 3a90 	vmov	s15, r3
 800b3a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b3aa:	eddf 6a26 	vldr	s13, [pc, #152]	; 800b444 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b3ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b3b2:	4b1e      	ldr	r3, [pc, #120]	; (800b42c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b3b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b3b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b3ba:	ee07 3a90 	vmov	s15, r3
 800b3be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b3c2:	ed97 6a02 	vldr	s12, [r7, #8]
 800b3c6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800b43c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b3ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b3ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b3d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b3d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b3da:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b3de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b3e2:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800b3e4:	4b11      	ldr	r3, [pc, #68]	; (800b42c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b3e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b3e8:	0a5b      	lsrs	r3, r3, #9
 800b3ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b3ee:	3301      	adds	r3, #1
 800b3f0:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800b3f2:	683b      	ldr	r3, [r7, #0]
 800b3f4:	ee07 3a90 	vmov	s15, r3
 800b3f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b3fc:	edd7 6a07 	vldr	s13, [r7, #28]
 800b400:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b404:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b408:	ee17 3a90 	vmov	r3, s15
 800b40c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800b40e:	e005      	b.n	800b41c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 800b410:	2300      	movs	r3, #0
 800b412:	61bb      	str	r3, [r7, #24]
    break;
 800b414:	e002      	b.n	800b41c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800b416:	4b07      	ldr	r3, [pc, #28]	; (800b434 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b418:	61bb      	str	r3, [r7, #24]
    break;
 800b41a:	bf00      	nop
  }

  return sysclockfreq;
 800b41c:	69bb      	ldr	r3, [r7, #24]
}
 800b41e:	4618      	mov	r0, r3
 800b420:	3724      	adds	r7, #36	; 0x24
 800b422:	46bd      	mov	sp, r7
 800b424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b428:	4770      	bx	lr
 800b42a:	bf00      	nop
 800b42c:	58024400 	.word	0x58024400
 800b430:	03d09000 	.word	0x03d09000
 800b434:	003d0900 	.word	0x003d0900
 800b438:	017d7840 	.word	0x017d7840
 800b43c:	46000000 	.word	0x46000000
 800b440:	4c742400 	.word	0x4c742400
 800b444:	4a742400 	.word	0x4a742400
 800b448:	4bbebc20 	.word	0x4bbebc20

0800b44c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b44c:	b580      	push	{r7, lr}
 800b44e:	b082      	sub	sp, #8
 800b450:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b452:	f7ff fe81 	bl	800b158 <HAL_RCC_GetSysClockFreq>
 800b456:	4602      	mov	r2, r0
 800b458:	4b10      	ldr	r3, [pc, #64]	; (800b49c <HAL_RCC_GetHCLKFreq+0x50>)
 800b45a:	699b      	ldr	r3, [r3, #24]
 800b45c:	0a1b      	lsrs	r3, r3, #8
 800b45e:	f003 030f 	and.w	r3, r3, #15
 800b462:	490f      	ldr	r1, [pc, #60]	; (800b4a0 <HAL_RCC_GetHCLKFreq+0x54>)
 800b464:	5ccb      	ldrb	r3, [r1, r3]
 800b466:	f003 031f 	and.w	r3, r3, #31
 800b46a:	fa22 f303 	lsr.w	r3, r2, r3
 800b46e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b470:	4b0a      	ldr	r3, [pc, #40]	; (800b49c <HAL_RCC_GetHCLKFreq+0x50>)
 800b472:	699b      	ldr	r3, [r3, #24]
 800b474:	f003 030f 	and.w	r3, r3, #15
 800b478:	4a09      	ldr	r2, [pc, #36]	; (800b4a0 <HAL_RCC_GetHCLKFreq+0x54>)
 800b47a:	5cd3      	ldrb	r3, [r2, r3]
 800b47c:	f003 031f 	and.w	r3, r3, #31
 800b480:	687a      	ldr	r2, [r7, #4]
 800b482:	fa22 f303 	lsr.w	r3, r2, r3
 800b486:	4a07      	ldr	r2, [pc, #28]	; (800b4a4 <HAL_RCC_GetHCLKFreq+0x58>)
 800b488:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b48a:	4a07      	ldr	r2, [pc, #28]	; (800b4a8 <HAL_RCC_GetHCLKFreq+0x5c>)
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800b490:	4b04      	ldr	r3, [pc, #16]	; (800b4a4 <HAL_RCC_GetHCLKFreq+0x58>)
 800b492:	681b      	ldr	r3, [r3, #0]
}
 800b494:	4618      	mov	r0, r3
 800b496:	3708      	adds	r7, #8
 800b498:	46bd      	mov	sp, r7
 800b49a:	bd80      	pop	{r7, pc}
 800b49c:	58024400 	.word	0x58024400
 800b4a0:	08015810 	.word	0x08015810
 800b4a4:	24000008 	.word	0x24000008
 800b4a8:	24000004 	.word	0x24000004

0800b4ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800b4b0:	f7ff ffcc 	bl	800b44c <HAL_RCC_GetHCLKFreq>
 800b4b4:	4602      	mov	r2, r0
 800b4b6:	4b06      	ldr	r3, [pc, #24]	; (800b4d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b4b8:	69db      	ldr	r3, [r3, #28]
 800b4ba:	091b      	lsrs	r3, r3, #4
 800b4bc:	f003 0307 	and.w	r3, r3, #7
 800b4c0:	4904      	ldr	r1, [pc, #16]	; (800b4d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b4c2:	5ccb      	ldrb	r3, [r1, r3]
 800b4c4:	f003 031f 	and.w	r3, r3, #31
 800b4c8:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800b4cc:	4618      	mov	r0, r3
 800b4ce:	bd80      	pop	{r7, pc}
 800b4d0:	58024400 	.word	0x58024400
 800b4d4:	08015810 	.word	0x08015810

0800b4d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b4d8:	b580      	push	{r7, lr}
 800b4da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800b4dc:	f7ff ffb6 	bl	800b44c <HAL_RCC_GetHCLKFreq>
 800b4e0:	4602      	mov	r2, r0
 800b4e2:	4b06      	ldr	r3, [pc, #24]	; (800b4fc <HAL_RCC_GetPCLK2Freq+0x24>)
 800b4e4:	69db      	ldr	r3, [r3, #28]
 800b4e6:	0a1b      	lsrs	r3, r3, #8
 800b4e8:	f003 0307 	and.w	r3, r3, #7
 800b4ec:	4904      	ldr	r1, [pc, #16]	; (800b500 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b4ee:	5ccb      	ldrb	r3, [r1, r3]
 800b4f0:	f003 031f 	and.w	r3, r3, #31
 800b4f4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800b4f8:	4618      	mov	r0, r3
 800b4fa:	bd80      	pop	{r7, pc}
 800b4fc:	58024400 	.word	0x58024400
 800b500:	08015810 	.word	0x08015810

0800b504 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b504:	b580      	push	{r7, lr}
 800b506:	b086      	sub	sp, #24
 800b508:	af00      	add	r7, sp, #0
 800b50a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b50c:	2300      	movs	r3, #0
 800b50e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b510:	2300      	movs	r3, #0
 800b512:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d03f      	beq.n	800b5a0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b524:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b528:	d02a      	beq.n	800b580 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800b52a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b52e:	d824      	bhi.n	800b57a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800b530:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b534:	d018      	beq.n	800b568 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b536:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b53a:	d81e      	bhi.n	800b57a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	d003      	beq.n	800b548 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800b540:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b544:	d007      	beq.n	800b556 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800b546:	e018      	b.n	800b57a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b548:	4ba3      	ldr	r3, [pc, #652]	; (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b54a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b54c:	4aa2      	ldr	r2, [pc, #648]	; (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b54e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b552:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800b554:	e015      	b.n	800b582 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	3304      	adds	r3, #4
 800b55a:	2102      	movs	r1, #2
 800b55c:	4618      	mov	r0, r3
 800b55e:	f001 fff9 	bl	800d554 <RCCEx_PLL2_Config>
 800b562:	4603      	mov	r3, r0
 800b564:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800b566:	e00c      	b.n	800b582 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	3324      	adds	r3, #36	; 0x24
 800b56c:	2102      	movs	r1, #2
 800b56e:	4618      	mov	r0, r3
 800b570:	f002 f8a2 	bl	800d6b8 <RCCEx_PLL3_Config>
 800b574:	4603      	mov	r3, r0
 800b576:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800b578:	e003      	b.n	800b582 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b57a:	2301      	movs	r3, #1
 800b57c:	75fb      	strb	r3, [r7, #23]
      break;
 800b57e:	e000      	b.n	800b582 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800b580:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b582:	7dfb      	ldrb	r3, [r7, #23]
 800b584:	2b00      	cmp	r3, #0
 800b586:	d109      	bne.n	800b59c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b588:	4b93      	ldr	r3, [pc, #588]	; (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b58a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b58c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b594:	4990      	ldr	r1, [pc, #576]	; (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b596:	4313      	orrs	r3, r2
 800b598:	650b      	str	r3, [r1, #80]	; 0x50
 800b59a:	e001      	b.n	800b5a0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b59c:	7dfb      	ldrb	r3, [r7, #23]
 800b59e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d03d      	beq.n	800b628 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b5b0:	2b04      	cmp	r3, #4
 800b5b2:	d826      	bhi.n	800b602 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800b5b4:	a201      	add	r2, pc, #4	; (adr r2, 800b5bc <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 800b5b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b5ba:	bf00      	nop
 800b5bc:	0800b5d1 	.word	0x0800b5d1
 800b5c0:	0800b5df 	.word	0x0800b5df
 800b5c4:	0800b5f1 	.word	0x0800b5f1
 800b5c8:	0800b609 	.word	0x0800b609
 800b5cc:	0800b609 	.word	0x0800b609
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b5d0:	4b81      	ldr	r3, [pc, #516]	; (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b5d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b5d4:	4a80      	ldr	r2, [pc, #512]	; (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b5d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b5da:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b5dc:	e015      	b.n	800b60a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	3304      	adds	r3, #4
 800b5e2:	2100      	movs	r1, #0
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	f001 ffb5 	bl	800d554 <RCCEx_PLL2_Config>
 800b5ea:	4603      	mov	r3, r0
 800b5ec:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b5ee:	e00c      	b.n	800b60a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	3324      	adds	r3, #36	; 0x24
 800b5f4:	2100      	movs	r1, #0
 800b5f6:	4618      	mov	r0, r3
 800b5f8:	f002 f85e 	bl	800d6b8 <RCCEx_PLL3_Config>
 800b5fc:	4603      	mov	r3, r0
 800b5fe:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b600:	e003      	b.n	800b60a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b602:	2301      	movs	r3, #1
 800b604:	75fb      	strb	r3, [r7, #23]
      break;
 800b606:	e000      	b.n	800b60a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 800b608:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b60a:	7dfb      	ldrb	r3, [r7, #23]
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d109      	bne.n	800b624 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b610:	4b71      	ldr	r3, [pc, #452]	; (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b612:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b614:	f023 0207 	bic.w	r2, r3, #7
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b61c:	496e      	ldr	r1, [pc, #440]	; (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b61e:	4313      	orrs	r3, r2
 800b620:	650b      	str	r3, [r1, #80]	; 0x50
 800b622:	e001      	b.n	800b628 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b624:	7dfb      	ldrb	r3, [r7, #23]
 800b626:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b630:	2b00      	cmp	r3, #0
 800b632:	d042      	beq.n	800b6ba <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b638:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b63c:	d02b      	beq.n	800b696 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800b63e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b642:	d825      	bhi.n	800b690 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800b644:	2bc0      	cmp	r3, #192	; 0xc0
 800b646:	d028      	beq.n	800b69a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800b648:	2bc0      	cmp	r3, #192	; 0xc0
 800b64a:	d821      	bhi.n	800b690 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800b64c:	2b80      	cmp	r3, #128	; 0x80
 800b64e:	d016      	beq.n	800b67e <HAL_RCCEx_PeriphCLKConfig+0x17a>
 800b650:	2b80      	cmp	r3, #128	; 0x80
 800b652:	d81d      	bhi.n	800b690 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800b654:	2b00      	cmp	r3, #0
 800b656:	d002      	beq.n	800b65e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 800b658:	2b40      	cmp	r3, #64	; 0x40
 800b65a:	d007      	beq.n	800b66c <HAL_RCCEx_PeriphCLKConfig+0x168>
 800b65c:	e018      	b.n	800b690 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b65e:	4b5e      	ldr	r3, [pc, #376]	; (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b662:	4a5d      	ldr	r2, [pc, #372]	; (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b664:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b668:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800b66a:	e017      	b.n	800b69c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	3304      	adds	r3, #4
 800b670:	2100      	movs	r1, #0
 800b672:	4618      	mov	r0, r3
 800b674:	f001 ff6e 	bl	800d554 <RCCEx_PLL2_Config>
 800b678:	4603      	mov	r3, r0
 800b67a:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800b67c:	e00e      	b.n	800b69c <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	3324      	adds	r3, #36	; 0x24
 800b682:	2100      	movs	r1, #0
 800b684:	4618      	mov	r0, r3
 800b686:	f002 f817 	bl	800d6b8 <RCCEx_PLL3_Config>
 800b68a:	4603      	mov	r3, r0
 800b68c:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800b68e:	e005      	b.n	800b69c <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b690:	2301      	movs	r3, #1
 800b692:	75fb      	strb	r3, [r7, #23]
      break;
 800b694:	e002      	b.n	800b69c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800b696:	bf00      	nop
 800b698:	e000      	b.n	800b69c <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800b69a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b69c:	7dfb      	ldrb	r3, [r7, #23]
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d109      	bne.n	800b6b6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800b6a2:	4b4d      	ldr	r3, [pc, #308]	; (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b6a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b6a6:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b6ae:	494a      	ldr	r1, [pc, #296]	; (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b6b0:	4313      	orrs	r3, r2
 800b6b2:	650b      	str	r3, [r1, #80]	; 0x50
 800b6b4:	e001      	b.n	800b6ba <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b6b6:	7dfb      	ldrb	r3, [r7, #23]
 800b6b8:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d049      	beq.n	800b75a <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800b6cc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b6d0:	d030      	beq.n	800b734 <HAL_RCCEx_PeriphCLKConfig+0x230>
 800b6d2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b6d6:	d82a      	bhi.n	800b72e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800b6d8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800b6dc:	d02c      	beq.n	800b738 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800b6de:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800b6e2:	d824      	bhi.n	800b72e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800b6e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b6e8:	d018      	beq.n	800b71c <HAL_RCCEx_PeriphCLKConfig+0x218>
 800b6ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b6ee:	d81e      	bhi.n	800b72e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d003      	beq.n	800b6fc <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800b6f4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b6f8:	d007      	beq.n	800b70a <HAL_RCCEx_PeriphCLKConfig+0x206>
 800b6fa:	e018      	b.n	800b72e <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b6fc:	4b36      	ldr	r3, [pc, #216]	; (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b6fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b700:	4a35      	ldr	r2, [pc, #212]	; (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b702:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b706:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b708:	e017      	b.n	800b73a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	3304      	adds	r3, #4
 800b70e:	2100      	movs	r1, #0
 800b710:	4618      	mov	r0, r3
 800b712:	f001 ff1f 	bl	800d554 <RCCEx_PLL2_Config>
 800b716:	4603      	mov	r3, r0
 800b718:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800b71a:	e00e      	b.n	800b73a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	3324      	adds	r3, #36	; 0x24
 800b720:	2100      	movs	r1, #0
 800b722:	4618      	mov	r0, r3
 800b724:	f001 ffc8 	bl	800d6b8 <RCCEx_PLL3_Config>
 800b728:	4603      	mov	r3, r0
 800b72a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b72c:	e005      	b.n	800b73a <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800b72e:	2301      	movs	r3, #1
 800b730:	75fb      	strb	r3, [r7, #23]
      break;
 800b732:	e002      	b.n	800b73a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800b734:	bf00      	nop
 800b736:	e000      	b.n	800b73a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800b738:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b73a:	7dfb      	ldrb	r3, [r7, #23]
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d10a      	bne.n	800b756 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800b740:	4b25      	ldr	r3, [pc, #148]	; (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b742:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b744:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800b74e:	4922      	ldr	r1, [pc, #136]	; (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b750:	4313      	orrs	r3, r2
 800b752:	658b      	str	r3, [r1, #88]	; 0x58
 800b754:	e001      	b.n	800b75a <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b756:	7dfb      	ldrb	r3, [r7, #23]
 800b758:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b762:	2b00      	cmp	r3, #0
 800b764:	d04b      	beq.n	800b7fe <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800b76c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b770:	d030      	beq.n	800b7d4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 800b772:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b776:	d82a      	bhi.n	800b7ce <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800b778:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b77c:	d02e      	beq.n	800b7dc <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 800b77e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b782:	d824      	bhi.n	800b7ce <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800b784:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b788:	d018      	beq.n	800b7bc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800b78a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b78e:	d81e      	bhi.n	800b7ce <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800b790:	2b00      	cmp	r3, #0
 800b792:	d003      	beq.n	800b79c <HAL_RCCEx_PeriphCLKConfig+0x298>
 800b794:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b798:	d007      	beq.n	800b7aa <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800b79a:	e018      	b.n	800b7ce <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b79c:	4b0e      	ldr	r3, [pc, #56]	; (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b79e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7a0:	4a0d      	ldr	r2, [pc, #52]	; (800b7d8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>)
 800b7a2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b7a6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b7a8:	e019      	b.n	800b7de <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	3304      	adds	r3, #4
 800b7ae:	2100      	movs	r1, #0
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	f001 fecf 	bl	800d554 <RCCEx_PLL2_Config>
 800b7b6:	4603      	mov	r3, r0
 800b7b8:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800b7ba:	e010      	b.n	800b7de <HAL_RCCEx_PeriphCLKConfig+0x2da>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	3324      	adds	r3, #36	; 0x24
 800b7c0:	2100      	movs	r1, #0
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	f001 ff78 	bl	800d6b8 <RCCEx_PLL3_Config>
 800b7c8:	4603      	mov	r3, r0
 800b7ca:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b7cc:	e007      	b.n	800b7de <HAL_RCCEx_PeriphCLKConfig+0x2da>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800b7ce:	2301      	movs	r3, #1
 800b7d0:	75fb      	strb	r3, [r7, #23]
      break;
 800b7d2:	e004      	b.n	800b7de <HAL_RCCEx_PeriphCLKConfig+0x2da>
      break;
 800b7d4:	bf00      	nop
 800b7d6:	e002      	b.n	800b7de <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800b7d8:	58024400 	.word	0x58024400
      break;
 800b7dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b7de:	7dfb      	ldrb	r3, [r7, #23]
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d10a      	bne.n	800b7fa <HAL_RCCEx_PeriphCLKConfig+0x2f6>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800b7e4:	4b99      	ldr	r3, [pc, #612]	; (800ba4c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b7e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b7e8:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800b7f2:	4996      	ldr	r1, [pc, #600]	; (800ba4c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b7f4:	4313      	orrs	r3, r2
 800b7f6:	658b      	str	r3, [r1, #88]	; 0x58
 800b7f8:	e001      	b.n	800b7fe <HAL_RCCEx_PeriphCLKConfig+0x2fa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7fa:	7dfb      	ldrb	r3, [r7, #23]
 800b7fc:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b806:	2b00      	cmp	r3, #0
 800b808:	d032      	beq.n	800b870 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b80e:	2b30      	cmp	r3, #48	; 0x30
 800b810:	d01c      	beq.n	800b84c <HAL_RCCEx_PeriphCLKConfig+0x348>
 800b812:	2b30      	cmp	r3, #48	; 0x30
 800b814:	d817      	bhi.n	800b846 <HAL_RCCEx_PeriphCLKConfig+0x342>
 800b816:	2b20      	cmp	r3, #32
 800b818:	d00c      	beq.n	800b834 <HAL_RCCEx_PeriphCLKConfig+0x330>
 800b81a:	2b20      	cmp	r3, #32
 800b81c:	d813      	bhi.n	800b846 <HAL_RCCEx_PeriphCLKConfig+0x342>
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d016      	beq.n	800b850 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 800b822:	2b10      	cmp	r3, #16
 800b824:	d10f      	bne.n	800b846 <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b826:	4b89      	ldr	r3, [pc, #548]	; (800ba4c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b828:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b82a:	4a88      	ldr	r2, [pc, #544]	; (800ba4c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b82c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b830:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800b832:	e00e      	b.n	800b852 <HAL_RCCEx_PeriphCLKConfig+0x34e>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	3304      	adds	r3, #4
 800b838:	2102      	movs	r1, #2
 800b83a:	4618      	mov	r0, r3
 800b83c:	f001 fe8a 	bl	800d554 <RCCEx_PLL2_Config>
 800b840:	4603      	mov	r3, r0
 800b842:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800b844:	e005      	b.n	800b852 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800b846:	2301      	movs	r3, #1
 800b848:	75fb      	strb	r3, [r7, #23]
      break;
 800b84a:	e002      	b.n	800b852 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 800b84c:	bf00      	nop
 800b84e:	e000      	b.n	800b852 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      break;
 800b850:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b852:	7dfb      	ldrb	r3, [r7, #23]
 800b854:	2b00      	cmp	r3, #0
 800b856:	d109      	bne.n	800b86c <HAL_RCCEx_PeriphCLKConfig+0x368>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800b858:	4b7c      	ldr	r3, [pc, #496]	; (800ba4c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b85a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b85c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b864:	4979      	ldr	r1, [pc, #484]	; (800ba4c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b866:	4313      	orrs	r3, r2
 800b868:	64cb      	str	r3, [r1, #76]	; 0x4c
 800b86a:	e001      	b.n	800b870 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b86c:	7dfb      	ldrb	r3, [r7, #23]
 800b86e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b878:	2b00      	cmp	r3, #0
 800b87a:	d047      	beq.n	800b90c <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b880:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b884:	d030      	beq.n	800b8e8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800b886:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b88a:	d82a      	bhi.n	800b8e2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800b88c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b890:	d02c      	beq.n	800b8ec <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800b892:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800b896:	d824      	bhi.n	800b8e2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800b898:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b89c:	d018      	beq.n	800b8d0 <HAL_RCCEx_PeriphCLKConfig+0x3cc>
 800b89e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b8a2:	d81e      	bhi.n	800b8e2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d003      	beq.n	800b8b0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
 800b8a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b8ac:	d007      	beq.n	800b8be <HAL_RCCEx_PeriphCLKConfig+0x3ba>
 800b8ae:	e018      	b.n	800b8e2 <HAL_RCCEx_PeriphCLKConfig+0x3de>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b8b0:	4b66      	ldr	r3, [pc, #408]	; (800ba4c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b8b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8b4:	4a65      	ldr	r2, [pc, #404]	; (800ba4c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b8b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b8ba:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800b8bc:	e017      	b.n	800b8ee <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	3304      	adds	r3, #4
 800b8c2:	2100      	movs	r1, #0
 800b8c4:	4618      	mov	r0, r3
 800b8c6:	f001 fe45 	bl	800d554 <RCCEx_PLL2_Config>
 800b8ca:	4603      	mov	r3, r0
 800b8cc:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800b8ce:	e00e      	b.n	800b8ee <HAL_RCCEx_PeriphCLKConfig+0x3ea>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	3324      	adds	r3, #36	; 0x24
 800b8d4:	2100      	movs	r1, #0
 800b8d6:	4618      	mov	r0, r3
 800b8d8:	f001 feee 	bl	800d6b8 <RCCEx_PLL3_Config>
 800b8dc:	4603      	mov	r3, r0
 800b8de:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800b8e0:	e005      	b.n	800b8ee <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b8e2:	2301      	movs	r3, #1
 800b8e4:	75fb      	strb	r3, [r7, #23]
      break;
 800b8e6:	e002      	b.n	800b8ee <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 800b8e8:	bf00      	nop
 800b8ea:	e000      	b.n	800b8ee <HAL_RCCEx_PeriphCLKConfig+0x3ea>
      break;
 800b8ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b8ee:	7dfb      	ldrb	r3, [r7, #23]
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d109      	bne.n	800b908 <HAL_RCCEx_PeriphCLKConfig+0x404>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800b8f4:	4b55      	ldr	r3, [pc, #340]	; (800ba4c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b8f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b8f8:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b900:	4952      	ldr	r1, [pc, #328]	; (800ba4c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b902:	4313      	orrs	r3, r2
 800b904:	650b      	str	r3, [r1, #80]	; 0x50
 800b906:	e001      	b.n	800b90c <HAL_RCCEx_PeriphCLKConfig+0x408>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b908:	7dfb      	ldrb	r3, [r7, #23]
 800b90a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b914:	2b00      	cmp	r3, #0
 800b916:	d049      	beq.n	800b9ac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b91c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b920:	d02e      	beq.n	800b980 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800b922:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b926:	d828      	bhi.n	800b97a <HAL_RCCEx_PeriphCLKConfig+0x476>
 800b928:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b92c:	d02a      	beq.n	800b984 <HAL_RCCEx_PeriphCLKConfig+0x480>
 800b92e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b932:	d822      	bhi.n	800b97a <HAL_RCCEx_PeriphCLKConfig+0x476>
 800b934:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b938:	d026      	beq.n	800b988 <HAL_RCCEx_PeriphCLKConfig+0x484>
 800b93a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800b93e:	d81c      	bhi.n	800b97a <HAL_RCCEx_PeriphCLKConfig+0x476>
 800b940:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b944:	d010      	beq.n	800b968 <HAL_RCCEx_PeriphCLKConfig+0x464>
 800b946:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b94a:	d816      	bhi.n	800b97a <HAL_RCCEx_PeriphCLKConfig+0x476>
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d01d      	beq.n	800b98c <HAL_RCCEx_PeriphCLKConfig+0x488>
 800b950:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b954:	d111      	bne.n	800b97a <HAL_RCCEx_PeriphCLKConfig+0x476>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	3304      	adds	r3, #4
 800b95a:	2101      	movs	r1, #1
 800b95c:	4618      	mov	r0, r3
 800b95e:	f001 fdf9 	bl	800d554 <RCCEx_PLL2_Config>
 800b962:	4603      	mov	r3, r0
 800b964:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800b966:	e012      	b.n	800b98e <HAL_RCCEx_PeriphCLKConfig+0x48a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	3324      	adds	r3, #36	; 0x24
 800b96c:	2101      	movs	r1, #1
 800b96e:	4618      	mov	r0, r3
 800b970:	f001 fea2 	bl	800d6b8 <RCCEx_PLL3_Config>
 800b974:	4603      	mov	r3, r0
 800b976:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800b978:	e009      	b.n	800b98e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b97a:	2301      	movs	r3, #1
 800b97c:	75fb      	strb	r3, [r7, #23]
      break;
 800b97e:	e006      	b.n	800b98e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800b980:	bf00      	nop
 800b982:	e004      	b.n	800b98e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800b984:	bf00      	nop
 800b986:	e002      	b.n	800b98e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800b988:	bf00      	nop
 800b98a:	e000      	b.n	800b98e <HAL_RCCEx_PeriphCLKConfig+0x48a>
      break;
 800b98c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b98e:	7dfb      	ldrb	r3, [r7, #23]
 800b990:	2b00      	cmp	r3, #0
 800b992:	d109      	bne.n	800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800b994:	4b2d      	ldr	r3, [pc, #180]	; (800ba4c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b996:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b998:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b9a0:	492a      	ldr	r1, [pc, #168]	; (800ba4c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800b9a2:	4313      	orrs	r3, r2
 800b9a4:	650b      	str	r3, [r1, #80]	; 0x50
 800b9a6:	e001      	b.n	800b9ac <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9a8:	7dfb      	ldrb	r3, [r7, #23]
 800b9aa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d04d      	beq.n	800ba54 <HAL_RCCEx_PeriphCLKConfig+0x550>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800b9be:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b9c2:	d02e      	beq.n	800ba22 <HAL_RCCEx_PeriphCLKConfig+0x51e>
 800b9c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b9c8:	d828      	bhi.n	800ba1c <HAL_RCCEx_PeriphCLKConfig+0x518>
 800b9ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b9ce:	d02a      	beq.n	800ba26 <HAL_RCCEx_PeriphCLKConfig+0x522>
 800b9d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b9d4:	d822      	bhi.n	800ba1c <HAL_RCCEx_PeriphCLKConfig+0x518>
 800b9d6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b9da:	d026      	beq.n	800ba2a <HAL_RCCEx_PeriphCLKConfig+0x526>
 800b9dc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b9e0:	d81c      	bhi.n	800ba1c <HAL_RCCEx_PeriphCLKConfig+0x518>
 800b9e2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b9e6:	d010      	beq.n	800ba0a <HAL_RCCEx_PeriphCLKConfig+0x506>
 800b9e8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b9ec:	d816      	bhi.n	800ba1c <HAL_RCCEx_PeriphCLKConfig+0x518>
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d01d      	beq.n	800ba2e <HAL_RCCEx_PeriphCLKConfig+0x52a>
 800b9f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b9f6:	d111      	bne.n	800ba1c <HAL_RCCEx_PeriphCLKConfig+0x518>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	3304      	adds	r3, #4
 800b9fc:	2101      	movs	r1, #1
 800b9fe:	4618      	mov	r0, r3
 800ba00:	f001 fda8 	bl	800d554 <RCCEx_PLL2_Config>
 800ba04:	4603      	mov	r3, r0
 800ba06:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800ba08:	e012      	b.n	800ba30 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	3324      	adds	r3, #36	; 0x24
 800ba0e:	2101      	movs	r1, #1
 800ba10:	4618      	mov	r0, r3
 800ba12:	f001 fe51 	bl	800d6b8 <RCCEx_PLL3_Config>
 800ba16:	4603      	mov	r3, r0
 800ba18:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800ba1a:	e009      	b.n	800ba30 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800ba1c:	2301      	movs	r3, #1
 800ba1e:	75fb      	strb	r3, [r7, #23]
      break;
 800ba20:	e006      	b.n	800ba30 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800ba22:	bf00      	nop
 800ba24:	e004      	b.n	800ba30 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800ba26:	bf00      	nop
 800ba28:	e002      	b.n	800ba30 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800ba2a:	bf00      	nop
 800ba2c:	e000      	b.n	800ba30 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      break;
 800ba2e:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ba30:	7dfb      	ldrb	r3, [r7, #23]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d10c      	bne.n	800ba50 <HAL_RCCEx_PeriphCLKConfig+0x54c>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800ba36:	4b05      	ldr	r3, [pc, #20]	; (800ba4c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800ba38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba3a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800ba44:	4901      	ldr	r1, [pc, #4]	; (800ba4c <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800ba46:	4313      	orrs	r3, r2
 800ba48:	658b      	str	r3, [r1, #88]	; 0x58
 800ba4a:	e003      	b.n	800ba54 <HAL_RCCEx_PeriphCLKConfig+0x550>
 800ba4c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba50:	7dfb      	ldrb	r3, [r7, #23]
 800ba52:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d02f      	beq.n	800bac0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ba64:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ba68:	d00e      	beq.n	800ba88 <HAL_RCCEx_PeriphCLKConfig+0x584>
 800ba6a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ba6e:	d814      	bhi.n	800ba9a <HAL_RCCEx_PeriphCLKConfig+0x596>
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d015      	beq.n	800baa0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 800ba74:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ba78:	d10f      	bne.n	800ba9a <HAL_RCCEx_PeriphCLKConfig+0x596>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ba7a:	4baf      	ldr	r3, [pc, #700]	; (800bd38 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800ba7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba7e:	4aae      	ldr	r2, [pc, #696]	; (800bd38 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800ba80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ba84:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800ba86:	e00c      	b.n	800baa2 <HAL_RCCEx_PeriphCLKConfig+0x59e>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	3304      	adds	r3, #4
 800ba8c:	2101      	movs	r1, #1
 800ba8e:	4618      	mov	r0, r3
 800ba90:	f001 fd60 	bl	800d554 <RCCEx_PLL2_Config>
 800ba94:	4603      	mov	r3, r0
 800ba96:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800ba98:	e003      	b.n	800baa2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800ba9a:	2301      	movs	r3, #1
 800ba9c:	75fb      	strb	r3, [r7, #23]
      break;
 800ba9e:	e000      	b.n	800baa2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
      break;
 800baa0:	bf00      	nop
    }

    if(ret == HAL_OK)
 800baa2:	7dfb      	ldrb	r3, [r7, #23]
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d109      	bne.n	800babc <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800baa8:	4ba3      	ldr	r3, [pc, #652]	; (800bd38 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800baaa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800baac:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bab4:	49a0      	ldr	r1, [pc, #640]	; (800bd38 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800bab6:	4313      	orrs	r3, r2
 800bab8:	650b      	str	r3, [r1, #80]	; 0x50
 800baba:	e001      	b.n	800bac0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800babc:	7dfb      	ldrb	r3, [r7, #23]
 800babe:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d032      	beq.n	800bb32 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bad0:	2b03      	cmp	r3, #3
 800bad2:	d81b      	bhi.n	800bb0c <HAL_RCCEx_PeriphCLKConfig+0x608>
 800bad4:	a201      	add	r2, pc, #4	; (adr r2, 800badc <HAL_RCCEx_PeriphCLKConfig+0x5d8>)
 800bad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bada:	bf00      	nop
 800badc:	0800bb13 	.word	0x0800bb13
 800bae0:	0800baed 	.word	0x0800baed
 800bae4:	0800bafb 	.word	0x0800bafb
 800bae8:	0800bb13 	.word	0x0800bb13
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800baec:	4b92      	ldr	r3, [pc, #584]	; (800bd38 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800baee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800baf0:	4a91      	ldr	r2, [pc, #580]	; (800bd38 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800baf2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800baf6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 800baf8:	e00c      	b.n	800bb14 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	3304      	adds	r3, #4
 800bafe:	2102      	movs	r1, #2
 800bb00:	4618      	mov	r0, r3
 800bb02:	f001 fd27 	bl	800d554 <RCCEx_PLL2_Config>
 800bb06:	4603      	mov	r3, r0
 800bb08:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800bb0a:	e003      	b.n	800bb14 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800bb0c:	2301      	movs	r3, #1
 800bb0e:	75fb      	strb	r3, [r7, #23]
      break;
 800bb10:	e000      	b.n	800bb14 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 800bb12:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bb14:	7dfb      	ldrb	r3, [r7, #23]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d109      	bne.n	800bb2e <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800bb1a:	4b87      	ldr	r3, [pc, #540]	; (800bd38 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800bb1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bb1e:	f023 0203 	bic.w	r2, r3, #3
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb26:	4984      	ldr	r1, [pc, #528]	; (800bd38 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800bb28:	4313      	orrs	r3, r2
 800bb2a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800bb2c:	e001      	b.n	800bb32 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb2e:	7dfb      	ldrb	r3, [r7, #23]
 800bb30:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	f000 8086 	beq.w	800bc4c <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bb40:	4b7e      	ldr	r3, [pc, #504]	; (800bd3c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	4a7d      	ldr	r2, [pc, #500]	; (800bd3c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800bb46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bb4a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800bb4c:	f7f7 fefe 	bl	800394c <HAL_GetTick>
 800bb50:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bb52:	e009      	b.n	800bb68 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bb54:	f7f7 fefa 	bl	800394c <HAL_GetTick>
 800bb58:	4602      	mov	r2, r0
 800bb5a:	693b      	ldr	r3, [r7, #16]
 800bb5c:	1ad3      	subs	r3, r2, r3
 800bb5e:	2b64      	cmp	r3, #100	; 0x64
 800bb60:	d902      	bls.n	800bb68 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 800bb62:	2303      	movs	r3, #3
 800bb64:	75fb      	strb	r3, [r7, #23]
        break;
 800bb66:	e005      	b.n	800bb74 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bb68:	4b74      	ldr	r3, [pc, #464]	; (800bd3c <HAL_RCCEx_PeriphCLKConfig+0x838>)
 800bb6a:	681b      	ldr	r3, [r3, #0]
 800bb6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bb70:	2b00      	cmp	r3, #0
 800bb72:	d0ef      	beq.n	800bb54 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 800bb74:	7dfb      	ldrb	r3, [r7, #23]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d166      	bne.n	800bc48 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800bb7a:	4b6f      	ldr	r3, [pc, #444]	; (800bd38 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800bb7c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800bb84:	4053      	eors	r3, r2
 800bb86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d013      	beq.n	800bbb6 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800bb8e:	4b6a      	ldr	r3, [pc, #424]	; (800bd38 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800bb90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bb92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bb96:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800bb98:	4b67      	ldr	r3, [pc, #412]	; (800bd38 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800bb9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bb9c:	4a66      	ldr	r2, [pc, #408]	; (800bd38 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800bb9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bba2:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800bba4:	4b64      	ldr	r3, [pc, #400]	; (800bd38 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800bba6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bba8:	4a63      	ldr	r2, [pc, #396]	; (800bd38 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800bbaa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bbae:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800bbb0:	4a61      	ldr	r2, [pc, #388]	; (800bd38 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800bbbc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bbc0:	d115      	bne.n	800bbee <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bbc2:	f7f7 fec3 	bl	800394c <HAL_GetTick>
 800bbc6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bbc8:	e00b      	b.n	800bbe2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bbca:	f7f7 febf 	bl	800394c <HAL_GetTick>
 800bbce:	4602      	mov	r2, r0
 800bbd0:	693b      	ldr	r3, [r7, #16]
 800bbd2:	1ad3      	subs	r3, r2, r3
 800bbd4:	f241 3288 	movw	r2, #5000	; 0x1388
 800bbd8:	4293      	cmp	r3, r2
 800bbda:	d902      	bls.n	800bbe2 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 800bbdc:	2303      	movs	r3, #3
 800bbde:	75fb      	strb	r3, [r7, #23]
            break;
 800bbe0:	e005      	b.n	800bbee <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bbe2:	4b55      	ldr	r3, [pc, #340]	; (800bd38 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800bbe4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bbe6:	f003 0302 	and.w	r3, r3, #2
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d0ed      	beq.n	800bbca <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 800bbee:	7dfb      	ldrb	r3, [r7, #23]
 800bbf0:	2b00      	cmp	r3, #0
 800bbf2:	d126      	bne.n	800bc42 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800bbfa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bbfe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bc02:	d10d      	bne.n	800bc20 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 800bc04:	4b4c      	ldr	r3, [pc, #304]	; (800bd38 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800bc06:	691b      	ldr	r3, [r3, #16]
 800bc08:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800bc12:	0919      	lsrs	r1, r3, #4
 800bc14:	4b4a      	ldr	r3, [pc, #296]	; (800bd40 <HAL_RCCEx_PeriphCLKConfig+0x83c>)
 800bc16:	400b      	ands	r3, r1
 800bc18:	4947      	ldr	r1, [pc, #284]	; (800bd38 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800bc1a:	4313      	orrs	r3, r2
 800bc1c:	610b      	str	r3, [r1, #16]
 800bc1e:	e005      	b.n	800bc2c <HAL_RCCEx_PeriphCLKConfig+0x728>
 800bc20:	4b45      	ldr	r3, [pc, #276]	; (800bd38 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800bc22:	691b      	ldr	r3, [r3, #16]
 800bc24:	4a44      	ldr	r2, [pc, #272]	; (800bd38 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800bc26:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800bc2a:	6113      	str	r3, [r2, #16]
 800bc2c:	4b42      	ldr	r3, [pc, #264]	; (800bd38 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800bc2e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800bc36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bc3a:	493f      	ldr	r1, [pc, #252]	; (800bd38 <HAL_RCCEx_PeriphCLKConfig+0x834>)
 800bc3c:	4313      	orrs	r3, r2
 800bc3e:	670b      	str	r3, [r1, #112]	; 0x70
 800bc40:	e004      	b.n	800bc4c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800bc42:	7dfb      	ldrb	r3, [r7, #23]
 800bc44:	75bb      	strb	r3, [r7, #22]
 800bc46:	e001      	b.n	800bc4c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc48:	7dfb      	ldrb	r3, [r7, #23]
 800bc4a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	f003 0301 	and.w	r3, r3, #1
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	f000 8085 	beq.w	800bd64 <HAL_RCCEx_PeriphCLKConfig+0x860>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bc5e:	2b28      	cmp	r3, #40	; 0x28
 800bc60:	d866      	bhi.n	800bd30 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 800bc62:	a201      	add	r2, pc, #4	; (adr r2, 800bc68 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 800bc64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc68:	0800bd45 	.word	0x0800bd45
 800bc6c:	0800bd31 	.word	0x0800bd31
 800bc70:	0800bd31 	.word	0x0800bd31
 800bc74:	0800bd31 	.word	0x0800bd31
 800bc78:	0800bd31 	.word	0x0800bd31
 800bc7c:	0800bd31 	.word	0x0800bd31
 800bc80:	0800bd31 	.word	0x0800bd31
 800bc84:	0800bd31 	.word	0x0800bd31
 800bc88:	0800bd0d 	.word	0x0800bd0d
 800bc8c:	0800bd31 	.word	0x0800bd31
 800bc90:	0800bd31 	.word	0x0800bd31
 800bc94:	0800bd31 	.word	0x0800bd31
 800bc98:	0800bd31 	.word	0x0800bd31
 800bc9c:	0800bd31 	.word	0x0800bd31
 800bca0:	0800bd31 	.word	0x0800bd31
 800bca4:	0800bd31 	.word	0x0800bd31
 800bca8:	0800bd1f 	.word	0x0800bd1f
 800bcac:	0800bd31 	.word	0x0800bd31
 800bcb0:	0800bd31 	.word	0x0800bd31
 800bcb4:	0800bd31 	.word	0x0800bd31
 800bcb8:	0800bd31 	.word	0x0800bd31
 800bcbc:	0800bd31 	.word	0x0800bd31
 800bcc0:	0800bd31 	.word	0x0800bd31
 800bcc4:	0800bd31 	.word	0x0800bd31
 800bcc8:	0800bd45 	.word	0x0800bd45
 800bccc:	0800bd31 	.word	0x0800bd31
 800bcd0:	0800bd31 	.word	0x0800bd31
 800bcd4:	0800bd31 	.word	0x0800bd31
 800bcd8:	0800bd31 	.word	0x0800bd31
 800bcdc:	0800bd31 	.word	0x0800bd31
 800bce0:	0800bd31 	.word	0x0800bd31
 800bce4:	0800bd31 	.word	0x0800bd31
 800bce8:	0800bd45 	.word	0x0800bd45
 800bcec:	0800bd31 	.word	0x0800bd31
 800bcf0:	0800bd31 	.word	0x0800bd31
 800bcf4:	0800bd31 	.word	0x0800bd31
 800bcf8:	0800bd31 	.word	0x0800bd31
 800bcfc:	0800bd31 	.word	0x0800bd31
 800bd00:	0800bd31 	.word	0x0800bd31
 800bd04:	0800bd31 	.word	0x0800bd31
 800bd08:	0800bd45 	.word	0x0800bd45
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	3304      	adds	r3, #4
 800bd10:	2101      	movs	r1, #1
 800bd12:	4618      	mov	r0, r3
 800bd14:	f001 fc1e 	bl	800d554 <RCCEx_PLL2_Config>
 800bd18:	4603      	mov	r3, r0
 800bd1a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800bd1c:	e013      	b.n	800bd46 <HAL_RCCEx_PeriphCLKConfig+0x842>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	3324      	adds	r3, #36	; 0x24
 800bd22:	2101      	movs	r1, #1
 800bd24:	4618      	mov	r0, r3
 800bd26:	f001 fcc7 	bl	800d6b8 <RCCEx_PLL3_Config>
 800bd2a:	4603      	mov	r3, r0
 800bd2c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800bd2e:	e00a      	b.n	800bd46 <HAL_RCCEx_PeriphCLKConfig+0x842>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800bd30:	2301      	movs	r3, #1
 800bd32:	75fb      	strb	r3, [r7, #23]
      break;
 800bd34:	e007      	b.n	800bd46 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800bd36:	bf00      	nop
 800bd38:	58024400 	.word	0x58024400
 800bd3c:	58024800 	.word	0x58024800
 800bd40:	00ffffcf 	.word	0x00ffffcf
      break;
 800bd44:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bd46:	7dfb      	ldrb	r3, [r7, #23]
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	d109      	bne.n	800bd60 <HAL_RCCEx_PeriphCLKConfig+0x85c>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800bd4c:	4b96      	ldr	r3, [pc, #600]	; (800bfa8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800bd4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd50:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bd58:	4993      	ldr	r1, [pc, #588]	; (800bfa8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800bd5a:	4313      	orrs	r3, r2
 800bd5c:	654b      	str	r3, [r1, #84]	; 0x54
 800bd5e:	e001      	b.n	800bd64 <HAL_RCCEx_PeriphCLKConfig+0x860>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd60:	7dfb      	ldrb	r3, [r7, #23]
 800bd62:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	f003 0302 	and.w	r3, r3, #2
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d038      	beq.n	800bde2 <HAL_RCCEx_PeriphCLKConfig+0x8de>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bd74:	2b05      	cmp	r3, #5
 800bd76:	d821      	bhi.n	800bdbc <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 800bd78:	a201      	add	r2, pc, #4	; (adr r2, 800bd80 <HAL_RCCEx_PeriphCLKConfig+0x87c>)
 800bd7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd7e:	bf00      	nop
 800bd80:	0800bdc3 	.word	0x0800bdc3
 800bd84:	0800bd99 	.word	0x0800bd99
 800bd88:	0800bdab 	.word	0x0800bdab
 800bd8c:	0800bdc3 	.word	0x0800bdc3
 800bd90:	0800bdc3 	.word	0x0800bdc3
 800bd94:	0800bdc3 	.word	0x0800bdc3
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	3304      	adds	r3, #4
 800bd9c:	2101      	movs	r1, #1
 800bd9e:	4618      	mov	r0, r3
 800bda0:	f001 fbd8 	bl	800d554 <RCCEx_PLL2_Config>
 800bda4:	4603      	mov	r3, r0
 800bda6:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800bda8:	e00c      	b.n	800bdc4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	3324      	adds	r3, #36	; 0x24
 800bdae:	2101      	movs	r1, #1
 800bdb0:	4618      	mov	r0, r3
 800bdb2:	f001 fc81 	bl	800d6b8 <RCCEx_PLL3_Config>
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800bdba:	e003      	b.n	800bdc4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800bdbc:	2301      	movs	r3, #1
 800bdbe:	75fb      	strb	r3, [r7, #23]
      break;
 800bdc0:	e000      	b.n	800bdc4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      break;
 800bdc2:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bdc4:	7dfb      	ldrb	r3, [r7, #23]
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d109      	bne.n	800bdde <HAL_RCCEx_PeriphCLKConfig+0x8da>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800bdca:	4b77      	ldr	r3, [pc, #476]	; (800bfa8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800bdcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bdce:	f023 0207 	bic.w	r2, r3, #7
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bdd6:	4974      	ldr	r1, [pc, #464]	; (800bfa8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800bdd8:	4313      	orrs	r3, r2
 800bdda:	654b      	str	r3, [r1, #84]	; 0x54
 800bddc:	e001      	b.n	800bde2 <HAL_RCCEx_PeriphCLKConfig+0x8de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bdde:	7dfb      	ldrb	r3, [r7, #23]
 800bde0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	681b      	ldr	r3, [r3, #0]
 800bde6:	f003 0304 	and.w	r3, r3, #4
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	d03a      	beq.n	800be64 <HAL_RCCEx_PeriphCLKConfig+0x960>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bdf4:	2b05      	cmp	r3, #5
 800bdf6:	d821      	bhi.n	800be3c <HAL_RCCEx_PeriphCLKConfig+0x938>
 800bdf8:	a201      	add	r2, pc, #4	; (adr r2, 800be00 <HAL_RCCEx_PeriphCLKConfig+0x8fc>)
 800bdfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdfe:	bf00      	nop
 800be00:	0800be43 	.word	0x0800be43
 800be04:	0800be19 	.word	0x0800be19
 800be08:	0800be2b 	.word	0x0800be2b
 800be0c:	0800be43 	.word	0x0800be43
 800be10:	0800be43 	.word	0x0800be43
 800be14:	0800be43 	.word	0x0800be43
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	3304      	adds	r3, #4
 800be1c:	2101      	movs	r1, #1
 800be1e:	4618      	mov	r0, r3
 800be20:	f001 fb98 	bl	800d554 <RCCEx_PLL2_Config>
 800be24:	4603      	mov	r3, r0
 800be26:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800be28:	e00c      	b.n	800be44 <HAL_RCCEx_PeriphCLKConfig+0x940>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	3324      	adds	r3, #36	; 0x24
 800be2e:	2101      	movs	r1, #1
 800be30:	4618      	mov	r0, r3
 800be32:	f001 fc41 	bl	800d6b8 <RCCEx_PLL3_Config>
 800be36:	4603      	mov	r3, r0
 800be38:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800be3a:	e003      	b.n	800be44 <HAL_RCCEx_PeriphCLKConfig+0x940>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800be3c:	2301      	movs	r3, #1
 800be3e:	75fb      	strb	r3, [r7, #23]
      break;
 800be40:	e000      	b.n	800be44 <HAL_RCCEx_PeriphCLKConfig+0x940>
      break;
 800be42:	bf00      	nop
    }

    if(ret == HAL_OK)
 800be44:	7dfb      	ldrb	r3, [r7, #23]
 800be46:	2b00      	cmp	r3, #0
 800be48:	d10a      	bne.n	800be60 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800be4a:	4b57      	ldr	r3, [pc, #348]	; (800bfa8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800be4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be4e:	f023 0207 	bic.w	r2, r3, #7
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800be58:	4953      	ldr	r1, [pc, #332]	; (800bfa8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800be5a:	4313      	orrs	r3, r2
 800be5c:	658b      	str	r3, [r1, #88]	; 0x58
 800be5e:	e001      	b.n	800be64 <HAL_RCCEx_PeriphCLKConfig+0x960>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800be60:	7dfb      	ldrb	r3, [r7, #23]
 800be62:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	f003 0320 	and.w	r3, r3, #32
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d04b      	beq.n	800bf08 <HAL_RCCEx_PeriphCLKConfig+0xa04>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800be76:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800be7a:	d02e      	beq.n	800beda <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 800be7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800be80:	d828      	bhi.n	800bed4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800be82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800be86:	d02a      	beq.n	800bede <HAL_RCCEx_PeriphCLKConfig+0x9da>
 800be88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800be8c:	d822      	bhi.n	800bed4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800be8e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800be92:	d026      	beq.n	800bee2 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 800be94:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800be98:	d81c      	bhi.n	800bed4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800be9a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800be9e:	d010      	beq.n	800bec2 <HAL_RCCEx_PeriphCLKConfig+0x9be>
 800bea0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bea4:	d816      	bhi.n	800bed4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d01d      	beq.n	800bee6 <HAL_RCCEx_PeriphCLKConfig+0x9e2>
 800beaa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800beae:	d111      	bne.n	800bed4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	3304      	adds	r3, #4
 800beb4:	2100      	movs	r1, #0
 800beb6:	4618      	mov	r0, r3
 800beb8:	f001 fb4c 	bl	800d554 <RCCEx_PLL2_Config>
 800bebc:	4603      	mov	r3, r0
 800bebe:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800bec0:	e012      	b.n	800bee8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	3324      	adds	r3, #36	; 0x24
 800bec6:	2102      	movs	r1, #2
 800bec8:	4618      	mov	r0, r3
 800beca:	f001 fbf5 	bl	800d6b8 <RCCEx_PLL3_Config>
 800bece:	4603      	mov	r3, r0
 800bed0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800bed2:	e009      	b.n	800bee8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800bed4:	2301      	movs	r3, #1
 800bed6:	75fb      	strb	r3, [r7, #23]
      break;
 800bed8:	e006      	b.n	800bee8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800beda:	bf00      	nop
 800bedc:	e004      	b.n	800bee8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800bede:	bf00      	nop
 800bee0:	e002      	b.n	800bee8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800bee2:	bf00      	nop
 800bee4:	e000      	b.n	800bee8 <HAL_RCCEx_PeriphCLKConfig+0x9e4>
      break;
 800bee6:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bee8:	7dfb      	ldrb	r3, [r7, #23]
 800beea:	2b00      	cmp	r3, #0
 800beec:	d10a      	bne.n	800bf04 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800beee:	4b2e      	ldr	r3, [pc, #184]	; (800bfa8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800bef0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bef2:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800befc:	492a      	ldr	r1, [pc, #168]	; (800bfa8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800befe:	4313      	orrs	r3, r2
 800bf00:	654b      	str	r3, [r1, #84]	; 0x54
 800bf02:	e001      	b.n	800bf08 <HAL_RCCEx_PeriphCLKConfig+0xa04>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf04:	7dfb      	ldrb	r3, [r7, #23]
 800bf06:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d04d      	beq.n	800bfb0 <HAL_RCCEx_PeriphCLKConfig+0xaac>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bf1a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800bf1e:	d02e      	beq.n	800bf7e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 800bf20:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800bf24:	d828      	bhi.n	800bf78 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800bf26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bf2a:	d02a      	beq.n	800bf82 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 800bf2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bf30:	d822      	bhi.n	800bf78 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800bf32:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800bf36:	d026      	beq.n	800bf86 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 800bf38:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800bf3c:	d81c      	bhi.n	800bf78 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800bf3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bf42:	d010      	beq.n	800bf66 <HAL_RCCEx_PeriphCLKConfig+0xa62>
 800bf44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bf48:	d816      	bhi.n	800bf78 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d01d      	beq.n	800bf8a <HAL_RCCEx_PeriphCLKConfig+0xa86>
 800bf4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bf52:	d111      	bne.n	800bf78 <HAL_RCCEx_PeriphCLKConfig+0xa74>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	3304      	adds	r3, #4
 800bf58:	2100      	movs	r1, #0
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	f001 fafa 	bl	800d554 <RCCEx_PLL2_Config>
 800bf60:	4603      	mov	r3, r0
 800bf62:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800bf64:	e012      	b.n	800bf8c <HAL_RCCEx_PeriphCLKConfig+0xa88>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	3324      	adds	r3, #36	; 0x24
 800bf6a:	2102      	movs	r1, #2
 800bf6c:	4618      	mov	r0, r3
 800bf6e:	f001 fba3 	bl	800d6b8 <RCCEx_PLL3_Config>
 800bf72:	4603      	mov	r3, r0
 800bf74:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800bf76:	e009      	b.n	800bf8c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800bf78:	2301      	movs	r3, #1
 800bf7a:	75fb      	strb	r3, [r7, #23]
      break;
 800bf7c:	e006      	b.n	800bf8c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800bf7e:	bf00      	nop
 800bf80:	e004      	b.n	800bf8c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800bf82:	bf00      	nop
 800bf84:	e002      	b.n	800bf8c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800bf86:	bf00      	nop
 800bf88:	e000      	b.n	800bf8c <HAL_RCCEx_PeriphCLKConfig+0xa88>
      break;
 800bf8a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bf8c:	7dfb      	ldrb	r3, [r7, #23]
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d10c      	bne.n	800bfac <HAL_RCCEx_PeriphCLKConfig+0xaa8>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800bf92:	4b05      	ldr	r3, [pc, #20]	; (800bfa8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800bf94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bf96:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800bfa0:	4901      	ldr	r1, [pc, #4]	; (800bfa8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>)
 800bfa2:	4313      	orrs	r3, r2
 800bfa4:	658b      	str	r3, [r1, #88]	; 0x58
 800bfa6:	e003      	b.n	800bfb0 <HAL_RCCEx_PeriphCLKConfig+0xaac>
 800bfa8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bfac:	7dfb      	ldrb	r3, [r7, #23]
 800bfae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d04b      	beq.n	800c054 <HAL_RCCEx_PeriphCLKConfig+0xb50>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800bfc2:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800bfc6:	d02e      	beq.n	800c026 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 800bfc8:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800bfcc:	d828      	bhi.n	800c020 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800bfce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bfd2:	d02a      	beq.n	800c02a <HAL_RCCEx_PeriphCLKConfig+0xb26>
 800bfd4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bfd8:	d822      	bhi.n	800c020 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800bfda:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800bfde:	d026      	beq.n	800c02e <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 800bfe0:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800bfe4:	d81c      	bhi.n	800c020 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800bfe6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bfea:	d010      	beq.n	800c00e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 800bfec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bff0:	d816      	bhi.n	800c020 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d01d      	beq.n	800c032 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 800bff6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bffa:	d111      	bne.n	800c020 <HAL_RCCEx_PeriphCLKConfig+0xb1c>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	3304      	adds	r3, #4
 800c000:	2100      	movs	r1, #0
 800c002:	4618      	mov	r0, r3
 800c004:	f001 faa6 	bl	800d554 <RCCEx_PLL2_Config>
 800c008:	4603      	mov	r3, r0
 800c00a:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800c00c:	e012      	b.n	800c034 <HAL_RCCEx_PeriphCLKConfig+0xb30>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	3324      	adds	r3, #36	; 0x24
 800c012:	2102      	movs	r1, #2
 800c014:	4618      	mov	r0, r3
 800c016:	f001 fb4f 	bl	800d6b8 <RCCEx_PLL3_Config>
 800c01a:	4603      	mov	r3, r0
 800c01c:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800c01e:	e009      	b.n	800c034 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c020:	2301      	movs	r3, #1
 800c022:	75fb      	strb	r3, [r7, #23]
      break;
 800c024:	e006      	b.n	800c034 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800c026:	bf00      	nop
 800c028:	e004      	b.n	800c034 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800c02a:	bf00      	nop
 800c02c:	e002      	b.n	800c034 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800c02e:	bf00      	nop
 800c030:	e000      	b.n	800c034 <HAL_RCCEx_PeriphCLKConfig+0xb30>
      break;
 800c032:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c034:	7dfb      	ldrb	r3, [r7, #23]
 800c036:	2b00      	cmp	r3, #0
 800c038:	d10a      	bne.n	800c050 <HAL_RCCEx_PeriphCLKConfig+0xb4c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800c03a:	4b9d      	ldr	r3, [pc, #628]	; (800c2b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800c03c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c03e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c048:	4999      	ldr	r1, [pc, #612]	; (800c2b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800c04a:	4313      	orrs	r3, r2
 800c04c:	658b      	str	r3, [r1, #88]	; 0x58
 800c04e:	e001      	b.n	800c054 <HAL_RCCEx_PeriphCLKConfig+0xb50>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c050:	7dfb      	ldrb	r3, [r7, #23]
 800c052:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	f003 0308 	and.w	r3, r3, #8
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d01a      	beq.n	800c096 <HAL_RCCEx_PeriphCLKConfig+0xb92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c066:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c06a:	d10a      	bne.n	800c082 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	3324      	adds	r3, #36	; 0x24
 800c070:	2102      	movs	r1, #2
 800c072:	4618      	mov	r0, r3
 800c074:	f001 fb20 	bl	800d6b8 <RCCEx_PLL3_Config>
 800c078:	4603      	mov	r3, r0
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d001      	beq.n	800c082 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        {
          status = HAL_ERROR;
 800c07e:	2301      	movs	r3, #1
 800c080:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800c082:	4b8b      	ldr	r3, [pc, #556]	; (800c2b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800c084:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c086:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c090:	4987      	ldr	r1, [pc, #540]	; (800c2b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800c092:	4313      	orrs	r3, r2
 800c094:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	f003 0310 	and.w	r3, r3, #16
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d01a      	beq.n	800c0d8 <HAL_RCCEx_PeriphCLKConfig+0xbd4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c0a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c0ac:	d10a      	bne.n	800c0c4 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	3324      	adds	r3, #36	; 0x24
 800c0b2:	2102      	movs	r1, #2
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	f001 faff 	bl	800d6b8 <RCCEx_PLL3_Config>
 800c0ba:	4603      	mov	r3, r0
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d001      	beq.n	800c0c4 <HAL_RCCEx_PeriphCLKConfig+0xbc0>
      {
        status = HAL_ERROR;
 800c0c0:	2301      	movs	r3, #1
 800c0c2:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c0c4:	4b7a      	ldr	r3, [pc, #488]	; (800c2b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800c0c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c0c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c0d2:	4977      	ldr	r1, [pc, #476]	; (800c2b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800c0d4:	4313      	orrs	r3, r2
 800c0d6:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	681b      	ldr	r3, [r3, #0]
 800c0dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d034      	beq.n	800c14e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800c0ea:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c0ee:	d01d      	beq.n	800c12c <HAL_RCCEx_PeriphCLKConfig+0xc28>
 800c0f0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c0f4:	d817      	bhi.n	800c126 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d003      	beq.n	800c102 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 800c0fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c0fe:	d009      	beq.n	800c114 <HAL_RCCEx_PeriphCLKConfig+0xc10>
 800c100:	e011      	b.n	800c126 <HAL_RCCEx_PeriphCLKConfig+0xc22>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	3304      	adds	r3, #4
 800c106:	2100      	movs	r1, #0
 800c108:	4618      	mov	r0, r3
 800c10a:	f001 fa23 	bl	800d554 <RCCEx_PLL2_Config>
 800c10e:	4603      	mov	r3, r0
 800c110:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800c112:	e00c      	b.n	800c12e <HAL_RCCEx_PeriphCLKConfig+0xc2a>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	3324      	adds	r3, #36	; 0x24
 800c118:	2102      	movs	r1, #2
 800c11a:	4618      	mov	r0, r3
 800c11c:	f001 facc 	bl	800d6b8 <RCCEx_PLL3_Config>
 800c120:	4603      	mov	r3, r0
 800c122:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800c124:	e003      	b.n	800c12e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c126:	2301      	movs	r3, #1
 800c128:	75fb      	strb	r3, [r7, #23]
      break;
 800c12a:	e000      	b.n	800c12e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      break;
 800c12c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c12e:	7dfb      	ldrb	r3, [r7, #23]
 800c130:	2b00      	cmp	r3, #0
 800c132:	d10a      	bne.n	800c14a <HAL_RCCEx_PeriphCLKConfig+0xc46>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c134:	4b5e      	ldr	r3, [pc, #376]	; (800c2b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800c136:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c138:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800c142:	495b      	ldr	r1, [pc, #364]	; (800c2b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800c144:	4313      	orrs	r3, r2
 800c146:	658b      	str	r3, [r1, #88]	; 0x58
 800c148:	e001      	b.n	800c14e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c14a:	7dfb      	ldrb	r3, [r7, #23]
 800c14c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c156:	2b00      	cmp	r3, #0
 800c158:	d033      	beq.n	800c1c2 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c160:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c164:	d01c      	beq.n	800c1a0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
 800c166:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c16a:	d816      	bhi.n	800c19a <HAL_RCCEx_PeriphCLKConfig+0xc96>
 800c16c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c170:	d003      	beq.n	800c17a <HAL_RCCEx_PeriphCLKConfig+0xc76>
 800c172:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c176:	d007      	beq.n	800c188 <HAL_RCCEx_PeriphCLKConfig+0xc84>
 800c178:	e00f      	b.n	800c19a <HAL_RCCEx_PeriphCLKConfig+0xc96>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c17a:	4b4d      	ldr	r3, [pc, #308]	; (800c2b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800c17c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c17e:	4a4c      	ldr	r2, [pc, #304]	; (800c2b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800c180:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c184:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800c186:	e00c      	b.n	800c1a2 <HAL_RCCEx_PeriphCLKConfig+0xc9e>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	3324      	adds	r3, #36	; 0x24
 800c18c:	2101      	movs	r1, #1
 800c18e:	4618      	mov	r0, r3
 800c190:	f001 fa92 	bl	800d6b8 <RCCEx_PLL3_Config>
 800c194:	4603      	mov	r3, r0
 800c196:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800c198:	e003      	b.n	800c1a2 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c19a:	2301      	movs	r3, #1
 800c19c:	75fb      	strb	r3, [r7, #23]
      break;
 800c19e:	e000      	b.n	800c1a2 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
      break;
 800c1a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c1a2:	7dfb      	ldrb	r3, [r7, #23]
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d10a      	bne.n	800c1be <HAL_RCCEx_PeriphCLKConfig+0xcba>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c1a8:	4b41      	ldr	r3, [pc, #260]	; (800c2b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800c1aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c1ac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c1b6:	493e      	ldr	r1, [pc, #248]	; (800c2b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800c1b8:	4313      	orrs	r3, r2
 800c1ba:	654b      	str	r3, [r1, #84]	; 0x54
 800c1bc:	e001      	b.n	800c1c2 <HAL_RCCEx_PeriphCLKConfig+0xcbe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c1be:	7dfb      	ldrb	r3, [r7, #23]
 800c1c0:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c1ca:	2b00      	cmp	r3, #0
 800c1cc:	d029      	beq.n	800c222 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d003      	beq.n	800c1de <HAL_RCCEx_PeriphCLKConfig+0xcda>
 800c1d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c1da:	d007      	beq.n	800c1ec <HAL_RCCEx_PeriphCLKConfig+0xce8>
 800c1dc:	e00f      	b.n	800c1fe <HAL_RCCEx_PeriphCLKConfig+0xcfa>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c1de:	4b34      	ldr	r3, [pc, #208]	; (800c2b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800c1e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1e2:	4a33      	ldr	r2, [pc, #204]	; (800c2b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800c1e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c1e8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800c1ea:	e00b      	b.n	800c204 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	3304      	adds	r3, #4
 800c1f0:	2102      	movs	r1, #2
 800c1f2:	4618      	mov	r0, r3
 800c1f4:	f001 f9ae 	bl	800d554 <RCCEx_PLL2_Config>
 800c1f8:	4603      	mov	r3, r0
 800c1fa:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800c1fc:	e002      	b.n	800c204 <HAL_RCCEx_PeriphCLKConfig+0xd00>

    default:
      ret = HAL_ERROR;
 800c1fe:	2301      	movs	r3, #1
 800c200:	75fb      	strb	r3, [r7, #23]
      break;
 800c202:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c204:	7dfb      	ldrb	r3, [r7, #23]
 800c206:	2b00      	cmp	r3, #0
 800c208:	d109      	bne.n	800c21e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800c20a:	4b29      	ldr	r3, [pc, #164]	; (800c2b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800c20c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c20e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c216:	4926      	ldr	r1, [pc, #152]	; (800c2b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800c218:	4313      	orrs	r3, r2
 800c21a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800c21c:	e001      	b.n	800c222 <HAL_RCCEx_PeriphCLKConfig+0xd1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c21e:	7dfb      	ldrb	r3, [r7, #23]
 800c220:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d00a      	beq.n	800c244 <HAL_RCCEx_PeriphCLKConfig+0xd40>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	3324      	adds	r3, #36	; 0x24
 800c232:	2102      	movs	r1, #2
 800c234:	4618      	mov	r0, r3
 800c236:	f001 fa3f 	bl	800d6b8 <RCCEx_PLL3_Config>
 800c23a:	4603      	mov	r3, r0
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d001      	beq.n	800c244 <HAL_RCCEx_PeriphCLKConfig+0xd40>
    {
      status=HAL_ERROR;
 800c240:	2301      	movs	r3, #1
 800c242:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d033      	beq.n	800c2b8 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
  {

    switch(PeriphClkInit->RngClockSelection)
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c254:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c258:	d017      	beq.n	800c28a <HAL_RCCEx_PeriphCLKConfig+0xd86>
 800c25a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c25e:	d811      	bhi.n	800c284 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 800c260:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c264:	d013      	beq.n	800c28e <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 800c266:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c26a:	d80b      	bhi.n	800c284 <HAL_RCCEx_PeriphCLKConfig+0xd80>
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d010      	beq.n	800c292 <HAL_RCCEx_PeriphCLKConfig+0xd8e>
 800c270:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c274:	d106      	bne.n	800c284 <HAL_RCCEx_PeriphCLKConfig+0xd80>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c276:	4b0e      	ldr	r3, [pc, #56]	; (800c2b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800c278:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c27a:	4a0d      	ldr	r2, [pc, #52]	; (800c2b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800c27c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c280:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800c282:	e007      	b.n	800c294 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c284:	2301      	movs	r3, #1
 800c286:	75fb      	strb	r3, [r7, #23]
      break;
 800c288:	e004      	b.n	800c294 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800c28a:	bf00      	nop
 800c28c:	e002      	b.n	800c294 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800c28e:	bf00      	nop
 800c290:	e000      	b.n	800c294 <HAL_RCCEx_PeriphCLKConfig+0xd90>
      break;
 800c292:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c294:	7dfb      	ldrb	r3, [r7, #23]
 800c296:	2b00      	cmp	r3, #0
 800c298:	d10c      	bne.n	800c2b4 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c29a:	4b05      	ldr	r3, [pc, #20]	; (800c2b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800c29c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c29e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c2a6:	4902      	ldr	r1, [pc, #8]	; (800c2b0 <HAL_RCCEx_PeriphCLKConfig+0xdac>)
 800c2a8:	4313      	orrs	r3, r2
 800c2aa:	654b      	str	r3, [r1, #84]	; 0x54
 800c2ac:	e004      	b.n	800c2b8 <HAL_RCCEx_PeriphCLKConfig+0xdb4>
 800c2ae:	bf00      	nop
 800c2b0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c2b4:	7dfb      	ldrb	r3, [r7, #23]
 800c2b6:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d008      	beq.n	800c2d6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c2c4:	4b31      	ldr	r3, [pc, #196]	; (800c38c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800c2c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c2c8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c2d0:	492e      	ldr	r1, [pc, #184]	; (800c38c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800c2d2:	4313      	orrs	r3, r2
 800c2d4:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d009      	beq.n	800c2f6 <HAL_RCCEx_PeriphCLKConfig+0xdf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800c2e2:	4b2a      	ldr	r3, [pc, #168]	; (800c38c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800c2e4:	691b      	ldr	r3, [r3, #16]
 800c2e6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800c2f0:	4926      	ldr	r1, [pc, #152]	; (800c38c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800c2f2:	4313      	orrs	r3, r2
 800c2f4:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d008      	beq.n	800c314 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c302:	4b22      	ldr	r3, [pc, #136]	; (800c38c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800c304:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c306:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c30e:	491f      	ldr	r1, [pc, #124]	; (800c38c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800c310:	4313      	orrs	r3, r2
 800c312:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800c31c:	2b00      	cmp	r3, #0
 800c31e:	d00d      	beq.n	800c33c <HAL_RCCEx_PeriphCLKConfig+0xe38>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c320:	4b1a      	ldr	r3, [pc, #104]	; (800c38c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800c322:	691b      	ldr	r3, [r3, #16]
 800c324:	4a19      	ldr	r2, [pc, #100]	; (800c38c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800c326:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c32a:	6113      	str	r3, [r2, #16]
 800c32c:	4b17      	ldr	r3, [pc, #92]	; (800c38c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800c32e:	691a      	ldr	r2, [r3, #16]
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800c336:	4915      	ldr	r1, [pc, #84]	; (800c38c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800c338:	4313      	orrs	r3, r2
 800c33a:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	2b00      	cmp	r3, #0
 800c342:	da08      	bge.n	800c356 <HAL_RCCEx_PeriphCLKConfig+0xe52>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800c344:	4b11      	ldr	r3, [pc, #68]	; (800c38c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800c346:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c348:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c350:	490e      	ldr	r1, [pc, #56]	; (800c38c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800c352:	4313      	orrs	r3, r2
 800c354:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d009      	beq.n	800c376 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c362:	4b0a      	ldr	r3, [pc, #40]	; (800c38c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800c364:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c366:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c370:	4906      	ldr	r1, [pc, #24]	; (800c38c <HAL_RCCEx_PeriphCLKConfig+0xe88>)
 800c372:	4313      	orrs	r3, r2
 800c374:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800c376:	7dbb      	ldrb	r3, [r7, #22]
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d101      	bne.n	800c380 <HAL_RCCEx_PeriphCLKConfig+0xe7c>
  {
    return HAL_OK;
 800c37c:	2300      	movs	r3, #0
 800c37e:	e000      	b.n	800c382 <HAL_RCCEx_PeriphCLKConfig+0xe7e>
  }
  return HAL_ERROR;
 800c380:	2301      	movs	r3, #1
}
 800c382:	4618      	mov	r0, r3
 800c384:	3718      	adds	r7, #24
 800c386:	46bd      	mov	sp, r7
 800c388:	bd80      	pop	{r7, pc}
 800c38a:	bf00      	nop
 800c38c:	58024400 	.word	0x58024400

0800c390 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800c390:	b580      	push	{r7, lr}
 800c392:	b090      	sub	sp, #64	; 0x40
 800c394:	af00      	add	r7, sp, #0
 800c396:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c39e:	f040 8095 	bne.w	800c4cc <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 800c3a2:	4b97      	ldr	r3, [pc, #604]	; (800c600 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c3a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c3a6:	f003 0307 	and.w	r3, r3, #7
 800c3aa:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800c3ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3ae:	2b04      	cmp	r3, #4
 800c3b0:	f200 8088 	bhi.w	800c4c4 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800c3b4:	a201      	add	r2, pc, #4	; (adr r2, 800c3bc <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 800c3b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3ba:	bf00      	nop
 800c3bc:	0800c3d1 	.word	0x0800c3d1
 800c3c0:	0800c3f9 	.word	0x0800c3f9
 800c3c4:	0800c421 	.word	0x0800c421
 800c3c8:	0800c4bd 	.word	0x0800c4bd
 800c3cc:	0800c449 	.word	0x0800c449
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c3d0:	4b8b      	ldr	r3, [pc, #556]	; (800c600 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c3d8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c3dc:	d108      	bne.n	800c3f0 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c3de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c3e2:	4618      	mov	r0, r3
 800c3e4:	f000 ff64 	bl	800d2b0 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 800c3e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c3ea:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800c3ec:	f000 bc94 	b.w	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800c3f0:	2300      	movs	r3, #0
 800c3f2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c3f4:	f000 bc90 	b.w	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c3f8:	4b81      	ldr	r3, [pc, #516]	; (800c600 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c3fa:	681b      	ldr	r3, [r3, #0]
 800c3fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c400:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c404:	d108      	bne.n	800c418 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c406:	f107 0318 	add.w	r3, r7, #24
 800c40a:	4618      	mov	r0, r3
 800c40c:	f000 fca8 	bl	800cd60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c410:	69bb      	ldr	r3, [r7, #24]
 800c412:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800c414:	f000 bc80 	b.w	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800c418:	2300      	movs	r3, #0
 800c41a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c41c:	f000 bc7c 	b.w	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c420:	4b77      	ldr	r3, [pc, #476]	; (800c600 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c428:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c42c:	d108      	bne.n	800c440 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c42e:	f107 030c 	add.w	r3, r7, #12
 800c432:	4618      	mov	r0, r3
 800c434:	f000 fde8 	bl	800d008 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800c43c:	f000 bc6c 	b.w	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800c440:	2300      	movs	r3, #0
 800c442:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c444:	f000 bc68 	b.w	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800c448:	4b6d      	ldr	r3, [pc, #436]	; (800c600 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c44a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c44c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c450:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c452:	4b6b      	ldr	r3, [pc, #428]	; (800c600 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	f003 0304 	and.w	r3, r3, #4
 800c45a:	2b04      	cmp	r3, #4
 800c45c:	d10c      	bne.n	800c478 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 800c45e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c460:	2b00      	cmp	r3, #0
 800c462:	d109      	bne.n	800c478 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800c464:	4b66      	ldr	r3, [pc, #408]	; (800c600 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	08db      	lsrs	r3, r3, #3
 800c46a:	f003 0303 	and.w	r3, r3, #3
 800c46e:	4a65      	ldr	r2, [pc, #404]	; (800c604 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c470:	fa22 f303 	lsr.w	r3, r2, r3
 800c474:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c476:	e01f      	b.n	800c4b8 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c478:	4b61      	ldr	r3, [pc, #388]	; (800c600 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c480:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c484:	d106      	bne.n	800c494 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 800c486:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c488:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c48c:	d102      	bne.n	800c494 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800c48e:	4b5e      	ldr	r3, [pc, #376]	; (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c490:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c492:	e011      	b.n	800c4b8 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c494:	4b5a      	ldr	r3, [pc, #360]	; (800c600 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c49c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c4a0:	d106      	bne.n	800c4b0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 800c4a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c4a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c4a8:	d102      	bne.n	800c4b0 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800c4aa:	4b58      	ldr	r3, [pc, #352]	; (800c60c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800c4ac:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c4ae:	e003      	b.n	800c4b8 <HAL_RCCEx_GetPeriphCLKFreq+0x128>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800c4b0:	2300      	movs	r3, #0
 800c4b2:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800c4b4:	f000 bc30 	b.w	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800c4b8:	f000 bc2e 	b.w	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800c4bc:	4b54      	ldr	r3, [pc, #336]	; (800c610 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 800c4be:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c4c0:	f000 bc2a 	b.w	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 800c4c4:	2300      	movs	r3, #0
 800c4c6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c4c8:	f000 bc26 	b.w	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c4d2:	f040 809f 	bne.w	800c614 <HAL_RCCEx_GetPeriphCLKFreq+0x284>
    {

      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();
 800c4d6:	4b4a      	ldr	r3, [pc, #296]	; (800c600 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c4d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c4da:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 800c4de:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800c4e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c4e6:	d04d      	beq.n	800c584 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 800c4e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c4ee:	f200 8084 	bhi.w	800c5fa <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800c4f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4f4:	2bc0      	cmp	r3, #192	; 0xc0
 800c4f6:	d07d      	beq.n	800c5f4 <HAL_RCCEx_GetPeriphCLKFreq+0x264>
 800c4f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c4fa:	2bc0      	cmp	r3, #192	; 0xc0
 800c4fc:	d87d      	bhi.n	800c5fa <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800c4fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c500:	2b80      	cmp	r3, #128	; 0x80
 800c502:	d02d      	beq.n	800c560 <HAL_RCCEx_GetPeriphCLKFreq+0x1d0>
 800c504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c506:	2b80      	cmp	r3, #128	; 0x80
 800c508:	d877      	bhi.n	800c5fa <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800c50a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d003      	beq.n	800c518 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
 800c510:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c512:	2b40      	cmp	r3, #64	; 0x40
 800c514:	d012      	beq.n	800c53c <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 800c516:	e070      	b.n	800c5fa <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
      {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c518:	4b39      	ldr	r3, [pc, #228]	; (800c600 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c520:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c524:	d107      	bne.n	800c536 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c526:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c52a:	4618      	mov	r0, r3
 800c52c:	f000 fec0 	bl	800d2b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c530:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c532:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800c534:	e3f0      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800c536:	2300      	movs	r3, #0
 800c538:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c53a:	e3ed      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c53c:	4b30      	ldr	r3, [pc, #192]	; (800c600 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c544:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c548:	d107      	bne.n	800c55a <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c54a:	f107 0318 	add.w	r3, r7, #24
 800c54e:	4618      	mov	r0, r3
 800c550:	f000 fc06 	bl	800cd60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c554:	69bb      	ldr	r3, [r7, #24]
 800c556:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800c558:	e3de      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800c55a:	2300      	movs	r3, #0
 800c55c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c55e:	e3db      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c560:	4b27      	ldr	r3, [pc, #156]	; (800c600 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c568:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c56c:	d107      	bne.n	800c57e <HAL_RCCEx_GetPeriphCLKFreq+0x1ee>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c56e:	f107 030c 	add.w	r3, r7, #12
 800c572:	4618      	mov	r0, r3
 800c574:	f000 fd48 	bl	800d008 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800c57c:	e3cc      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800c57e:	2300      	movs	r3, #0
 800c580:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c582:	e3c9      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800c584:	4b1e      	ldr	r3, [pc, #120]	; (800c600 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c586:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c588:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c58c:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c58e:	4b1c      	ldr	r3, [pc, #112]	; (800c600 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	f003 0304 	and.w	r3, r3, #4
 800c596:	2b04      	cmp	r3, #4
 800c598:	d10c      	bne.n	800c5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
 800c59a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	d109      	bne.n	800c5b4 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800c5a0:	4b17      	ldr	r3, [pc, #92]	; (800c600 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	08db      	lsrs	r3, r3, #3
 800c5a6:	f003 0303 	and.w	r3, r3, #3
 800c5aa:	4a16      	ldr	r2, [pc, #88]	; (800c604 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c5ac:	fa22 f303 	lsr.w	r3, r2, r3
 800c5b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c5b2:	e01e      	b.n	800c5f2 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c5b4:	4b12      	ldr	r3, [pc, #72]	; (800c600 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c5bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c5c0:	d106      	bne.n	800c5d0 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 800c5c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c5c4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c5c8:	d102      	bne.n	800c5d0 <HAL_RCCEx_GetPeriphCLKFreq+0x240>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800c5ca:	4b0f      	ldr	r3, [pc, #60]	; (800c608 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c5cc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c5ce:	e010      	b.n	800c5f2 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c5d0:	4b0b      	ldr	r3, [pc, #44]	; (800c600 <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c5d8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c5dc:	d106      	bne.n	800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
 800c5de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c5e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c5e4:	d102      	bne.n	800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800c5e6:	4b09      	ldr	r3, [pc, #36]	; (800c60c <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800c5e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c5ea:	e002      	b.n	800c5f2 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800c5ec:	2300      	movs	r3, #0
 800c5ee:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800c5f0:	e392      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800c5f2:	e391      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800c5f4:	4b06      	ldr	r3, [pc, #24]	; (800c610 <HAL_RCCEx_GetPeriphCLKFreq+0x280>)
 800c5f6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c5f8:	e38e      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 800c5fa:	2300      	movs	r3, #0
 800c5fc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c5fe:	e38b      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800c600:	58024400 	.word	0x58024400
 800c604:	03d09000 	.word	0x03d09000
 800c608:	003d0900 	.word	0x003d0900
 800c60c:	017d7840 	.word	0x017d7840
 800c610:	00bb8000 	.word	0x00bb8000
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c61a:	f040 809c 	bne.w	800c756 <HAL_RCCEx_GetPeriphCLKFreq+0x3c6>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 800c61e:	4b9d      	ldr	r3, [pc, #628]	; (800c894 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800c620:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c622:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800c626:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800c628:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c62a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c62e:	d054      	beq.n	800c6da <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
 800c630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c632:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c636:	f200 808b 	bhi.w	800c750 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 800c63a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c63c:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800c640:	f000 8083 	beq.w	800c74a <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
 800c644:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c646:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800c64a:	f200 8081 	bhi.w	800c750 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 800c64e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c650:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c654:	d02f      	beq.n	800c6b6 <HAL_RCCEx_GetPeriphCLKFreq+0x326>
 800c656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c658:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c65c:	d878      	bhi.n	800c750 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 800c65e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c660:	2b00      	cmp	r3, #0
 800c662:	d004      	beq.n	800c66e <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 800c664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c666:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c66a:	d012      	beq.n	800c692 <HAL_RCCEx_GetPeriphCLKFreq+0x302>
 800c66c:	e070      	b.n	800c750 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c66e:	4b89      	ldr	r3, [pc, #548]	; (800c894 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c676:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c67a:	d107      	bne.n	800c68c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c67c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c680:	4618      	mov	r0, r3
 800c682:	f000 fe15 	bl	800d2b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c688:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800c68a:	e345      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800c68c:	2300      	movs	r3, #0
 800c68e:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c690:	e342      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c692:	4b80      	ldr	r3, [pc, #512]	; (800c894 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800c694:	681b      	ldr	r3, [r3, #0]
 800c696:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c69a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c69e:	d107      	bne.n	800c6b0 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c6a0:	f107 0318 	add.w	r3, r7, #24
 800c6a4:	4618      	mov	r0, r3
 800c6a6:	f000 fb5b 	bl	800cd60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c6aa:	69bb      	ldr	r3, [r7, #24]
 800c6ac:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800c6ae:	e333      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800c6b0:	2300      	movs	r3, #0
 800c6b2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c6b4:	e330      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c6b6:	4b77      	ldr	r3, [pc, #476]	; (800c894 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c6be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c6c2:	d107      	bne.n	800c6d4 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c6c4:	f107 030c 	add.w	r3, r7, #12
 800c6c8:	4618      	mov	r0, r3
 800c6ca:	f000 fc9d 	bl	800d008 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c6ce:	68fb      	ldr	r3, [r7, #12]
 800c6d0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800c6d2:	e321      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800c6d4:	2300      	movs	r3, #0
 800c6d6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c6d8:	e31e      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800c6da:	4b6e      	ldr	r3, [pc, #440]	; (800c894 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800c6dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c6de:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c6e2:	637b      	str	r3, [r7, #52]	; 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c6e4:	4b6b      	ldr	r3, [pc, #428]	; (800c894 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	f003 0304 	and.w	r3, r3, #4
 800c6ec:	2b04      	cmp	r3, #4
 800c6ee:	d10c      	bne.n	800c70a <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 800c6f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d109      	bne.n	800c70a <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800c6f6:	4b67      	ldr	r3, [pc, #412]	; (800c894 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	08db      	lsrs	r3, r3, #3
 800c6fc:	f003 0303 	and.w	r3, r3, #3
 800c700:	4a65      	ldr	r2, [pc, #404]	; (800c898 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 800c702:	fa22 f303 	lsr.w	r3, r2, r3
 800c706:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c708:	e01e      	b.n	800c748 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c70a:	4b62      	ldr	r3, [pc, #392]	; (800c894 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c712:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c716:	d106      	bne.n	800c726 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800c718:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c71a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c71e:	d102      	bne.n	800c726 <HAL_RCCEx_GetPeriphCLKFreq+0x396>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800c720:	4b5e      	ldr	r3, [pc, #376]	; (800c89c <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 800c722:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c724:	e010      	b.n	800c748 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c726:	4b5b      	ldr	r3, [pc, #364]	; (800c894 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c72e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c732:	d106      	bne.n	800c742 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800c734:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c736:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c73a:	d102      	bne.n	800c742 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800c73c:	4b58      	ldr	r3, [pc, #352]	; (800c8a0 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 800c73e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c740:	e002      	b.n	800c748 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800c742:	2300      	movs	r3, #0
 800c744:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800c746:	e2e7      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800c748:	e2e6      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800c74a:	4b56      	ldr	r3, [pc, #344]	; (800c8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 800c74c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c74e:	e2e3      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 800c750:	2300      	movs	r3, #0
 800c752:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c754:	e2e0      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c75c:	f040 80a7 	bne.w	800c8ae <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 800c760:	4b4c      	ldr	r3, [pc, #304]	; (800c894 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800c762:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c764:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800c768:	633b      	str	r3, [r7, #48]	; 0x30

      switch (saiclocksource)
 800c76a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c76c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c770:	d055      	beq.n	800c81e <HAL_RCCEx_GetPeriphCLKFreq+0x48e>
 800c772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c774:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c778:	f200 8096 	bhi.w	800c8a8 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 800c77c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c77e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c782:	f000 8084 	beq.w	800c88e <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
 800c786:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c788:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c78c:	f200 808c 	bhi.w	800c8a8 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 800c790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c792:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c796:	d030      	beq.n	800c7fa <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 800c798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c79a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c79e:	f200 8083 	bhi.w	800c8a8 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
 800c7a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7a4:	2b00      	cmp	r3, #0
 800c7a6:	d004      	beq.n	800c7b2 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 800c7a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7aa:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c7ae:	d012      	beq.n	800c7d6 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
 800c7b0:	e07a      	b.n	800c8a8 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c7b2:	4b38      	ldr	r3, [pc, #224]	; (800c894 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c7ba:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c7be:	d107      	bne.n	800c7d0 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c7c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c7c4:	4618      	mov	r0, r3
 800c7c6:	f000 fd73 	bl	800d2b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c7ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7cc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800c7ce:	e2a3      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800c7d0:	2300      	movs	r3, #0
 800c7d2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c7d4:	e2a0      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c7d6:	4b2f      	ldr	r3, [pc, #188]	; (800c894 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c7de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c7e2:	d107      	bne.n	800c7f4 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c7e4:	f107 0318 	add.w	r3, r7, #24
 800c7e8:	4618      	mov	r0, r3
 800c7ea:	f000 fab9 	bl	800cd60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c7ee:	69bb      	ldr	r3, [r7, #24]
 800c7f0:	63fb      	str	r3, [r7, #60]	; 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 800c7f2:	e291      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c7f8:	e28e      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c7fa:	4b26      	ldr	r3, [pc, #152]	; (800c894 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c802:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c806:	d107      	bne.n	800c818 <HAL_RCCEx_GetPeriphCLKFreq+0x488>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c808:	f107 030c 	add.w	r3, r7, #12
 800c80c:	4618      	mov	r0, r3
 800c80e:	f000 fbfb 	bl	800d008 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800c816:	e27f      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800c818:	2300      	movs	r3, #0
 800c81a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c81c:	e27c      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800c81e:	4b1d      	ldr	r3, [pc, #116]	; (800c894 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800c820:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c822:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c826:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c828:	4b1a      	ldr	r3, [pc, #104]	; (800c894 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	f003 0304 	and.w	r3, r3, #4
 800c830:	2b04      	cmp	r3, #4
 800c832:	d10c      	bne.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
 800c834:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c836:	2b00      	cmp	r3, #0
 800c838:	d109      	bne.n	800c84e <HAL_RCCEx_GetPeriphCLKFreq+0x4be>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800c83a:	4b16      	ldr	r3, [pc, #88]	; (800c894 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	08db      	lsrs	r3, r3, #3
 800c840:	f003 0303 	and.w	r3, r3, #3
 800c844:	4a14      	ldr	r2, [pc, #80]	; (800c898 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 800c846:	fa22 f303 	lsr.w	r3, r2, r3
 800c84a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c84c:	e01e      	b.n	800c88c <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c84e:	4b11      	ldr	r3, [pc, #68]	; (800c894 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800c850:	681b      	ldr	r3, [r3, #0]
 800c852:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c856:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c85a:	d106      	bne.n	800c86a <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
 800c85c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c85e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c862:	d102      	bne.n	800c86a <HAL_RCCEx_GetPeriphCLKFreq+0x4da>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800c864:	4b0d      	ldr	r3, [pc, #52]	; (800c89c <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 800c866:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c868:	e010      	b.n	800c88c <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c86a:	4b0a      	ldr	r3, [pc, #40]	; (800c894 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c872:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c876:	d106      	bne.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 800c878:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c87a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c87e:	d102      	bne.n	800c886 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800c880:	4b07      	ldr	r3, [pc, #28]	; (800c8a0 <HAL_RCCEx_GetPeriphCLKFreq+0x510>)
 800c882:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c884:	e002      	b.n	800c88c <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800c886:	2300      	movs	r3, #0
 800c888:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800c88a:	e245      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800c88c:	e244      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800c88e:	4b05      	ldr	r3, [pc, #20]	; (800c8a4 <HAL_RCCEx_GetPeriphCLKFreq+0x514>)
 800c890:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c892:	e241      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800c894:	58024400 	.word	0x58024400
 800c898:	03d09000 	.word	0x03d09000
 800c89c:	003d0900 	.word	0x003d0900
 800c8a0:	017d7840 	.word	0x017d7840
 800c8a4:	00bb8000 	.word	0x00bb8000
        }

      default :
        {
          frequency = 0;
 800c8a8:	2300      	movs	r3, #0
 800c8aa:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c8ac:	e234      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c8b4:	f040 809c 	bne.w	800c9f0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 800c8b8:	4b9b      	ldr	r3, [pc, #620]	; (800cb28 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800c8ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c8bc:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800c8c0:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800c8c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8c4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c8c8:	d054      	beq.n	800c974 <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 800c8ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c8d0:	f200 808b 	bhi.w	800c9ea <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 800c8d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8d6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c8da:	f000 8083 	beq.w	800c9e4 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
 800c8de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8e0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800c8e4:	f200 8081 	bhi.w	800c9ea <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 800c8e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c8ee:	d02f      	beq.n	800c950 <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
 800c8f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c8f6:	d878      	bhi.n	800c9ea <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
 800c8f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d004      	beq.n	800c908 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 800c8fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c900:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c904:	d012      	beq.n	800c92c <HAL_RCCEx_GetPeriphCLKFreq+0x59c>
 800c906:	e070      	b.n	800c9ea <HAL_RCCEx_GetPeriphCLKFreq+0x65a>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c908:	4b87      	ldr	r3, [pc, #540]	; (800cb28 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800c90a:	681b      	ldr	r3, [r3, #0]
 800c90c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c910:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c914:	d107      	bne.n	800c926 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c916:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c91a:	4618      	mov	r0, r3
 800c91c:	f000 fcc8 	bl	800d2b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c920:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c922:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800c924:	e1f8      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800c926:	2300      	movs	r3, #0
 800c928:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c92a:	e1f5      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c92c:	4b7e      	ldr	r3, [pc, #504]	; (800cb28 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c934:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c938:	d107      	bne.n	800c94a <HAL_RCCEx_GetPeriphCLKFreq+0x5ba>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c93a:	f107 0318 	add.w	r3, r7, #24
 800c93e:	4618      	mov	r0, r3
 800c940:	f000 fa0e 	bl	800cd60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c944:	69bb      	ldr	r3, [r7, #24]
 800c946:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800c948:	e1e6      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800c94a:	2300      	movs	r3, #0
 800c94c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c94e:	e1e3      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c950:	4b75      	ldr	r3, [pc, #468]	; (800cb28 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c958:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c95c:	d107      	bne.n	800c96e <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c95e:	f107 030c 	add.w	r3, r7, #12
 800c962:	4618      	mov	r0, r3
 800c964:	f000 fb50 	bl	800d008 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c968:	68fb      	ldr	r3, [r7, #12]
 800c96a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800c96c:	e1d4      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800c96e:	2300      	movs	r3, #0
 800c970:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c972:	e1d1      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800c974:	4b6c      	ldr	r3, [pc, #432]	; (800cb28 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800c976:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c978:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c97c:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c97e:	4b6a      	ldr	r3, [pc, #424]	; (800cb28 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	f003 0304 	and.w	r3, r3, #4
 800c986:	2b04      	cmp	r3, #4
 800c988:	d10c      	bne.n	800c9a4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 800c98a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d109      	bne.n	800c9a4 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800c990:	4b65      	ldr	r3, [pc, #404]	; (800cb28 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	08db      	lsrs	r3, r3, #3
 800c996:	f003 0303 	and.w	r3, r3, #3
 800c99a:	4a64      	ldr	r2, [pc, #400]	; (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 800c99c:	fa22 f303 	lsr.w	r3, r2, r3
 800c9a0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c9a2:	e01e      	b.n	800c9e2 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c9a4:	4b60      	ldr	r3, [pc, #384]	; (800cb28 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800c9a6:	681b      	ldr	r3, [r3, #0]
 800c9a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c9ac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c9b0:	d106      	bne.n	800c9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 800c9b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c9b4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c9b8:	d102      	bne.n	800c9c0 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800c9ba:	4b5d      	ldr	r3, [pc, #372]	; (800cb30 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 800c9bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c9be:	e010      	b.n	800c9e2 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c9c0:	4b59      	ldr	r3, [pc, #356]	; (800cb28 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c9c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c9cc:	d106      	bne.n	800c9dc <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 800c9ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c9d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c9d4:	d102      	bne.n	800c9dc <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800c9d6:	4b57      	ldr	r3, [pc, #348]	; (800cb34 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 800c9d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c9da:	e002      	b.n	800c9e2 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800c9dc:	2300      	movs	r3, #0
 800c9de:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800c9e0:	e19a      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800c9e2:	e199      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 800c9e4:	4b54      	ldr	r3, [pc, #336]	; (800cb38 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 800c9e6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c9e8:	e196      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 800c9ea:	2300      	movs	r3, #0
 800c9ec:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800c9ee:	e193      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800c9f6:	d173      	bne.n	800cae0 <HAL_RCCEx_GetPeriphCLKFreq+0x750>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 800c9f8:	4b4b      	ldr	r3, [pc, #300]	; (800cb28 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800c9fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c9fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800ca00:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800ca02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca04:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ca08:	d02f      	beq.n	800ca6a <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 800ca0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca0c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ca10:	d863      	bhi.n	800cada <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
 800ca12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d004      	beq.n	800ca22 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
 800ca18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ca1e:	d012      	beq.n	800ca46 <HAL_RCCEx_GetPeriphCLKFreq+0x6b6>
 800ca20:	e05b      	b.n	800cada <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ca22:	4b41      	ldr	r3, [pc, #260]	; (800cb28 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ca2a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ca2e:	d107      	bne.n	800ca40 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ca30:	f107 0318 	add.w	r3, r7, #24
 800ca34:	4618      	mov	r0, r3
 800ca36:	f000 f993 	bl	800cd60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800ca3a:	69bb      	ldr	r3, [r7, #24]
 800ca3c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800ca3e:	e16b      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800ca40:	2300      	movs	r3, #0
 800ca42:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ca44:	e168      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800ca46:	4b38      	ldr	r3, [pc, #224]	; (800cb28 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ca4e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800ca52:	d107      	bne.n	800ca64 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ca54:	f107 030c 	add.w	r3, r7, #12
 800ca58:	4618      	mov	r0, r3
 800ca5a:	f000 fad5 	bl	800d008 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800ca5e:	697b      	ldr	r3, [r7, #20]
 800ca60:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800ca62:	e159      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800ca64:	2300      	movs	r3, #0
 800ca66:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ca68:	e156      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800ca6a:	4b2f      	ldr	r3, [pc, #188]	; (800cb28 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800ca6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ca6e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800ca72:	637b      	str	r3, [r7, #52]	; 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800ca74:	4b2c      	ldr	r3, [pc, #176]	; (800cb28 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	f003 0304 	and.w	r3, r3, #4
 800ca7c:	2b04      	cmp	r3, #4
 800ca7e:	d10c      	bne.n	800ca9a <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
 800ca80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d109      	bne.n	800ca9a <HAL_RCCEx_GetPeriphCLKFreq+0x70a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800ca86:	4b28      	ldr	r3, [pc, #160]	; (800cb28 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	08db      	lsrs	r3, r3, #3
 800ca8c:	f003 0303 	and.w	r3, r3, #3
 800ca90:	4a26      	ldr	r2, [pc, #152]	; (800cb2c <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 800ca92:	fa22 f303 	lsr.w	r3, r2, r3
 800ca96:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ca98:	e01e      	b.n	800cad8 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ca9a:	4b23      	ldr	r3, [pc, #140]	; (800cb28 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800caa2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800caa6:	d106      	bne.n	800cab6 <HAL_RCCEx_GetPeriphCLKFreq+0x726>
 800caa8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800caaa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800caae:	d102      	bne.n	800cab6 <HAL_RCCEx_GetPeriphCLKFreq+0x726>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 800cab0:	4b1f      	ldr	r3, [pc, #124]	; (800cb30 <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 800cab2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cab4:	e010      	b.n	800cad8 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800cab6:	4b1c      	ldr	r3, [pc, #112]	; (800cb28 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cabe:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cac2:	d106      	bne.n	800cad2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
 800cac4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cac6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800caca:	d102      	bne.n	800cad2 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800cacc:	4b19      	ldr	r3, [pc, #100]	; (800cb34 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 800cace:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cad0:	e002      	b.n	800cad8 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800cad2:	2300      	movs	r3, #0
 800cad4:	63fb      	str	r3, [r7, #60]	; 0x3c
          }

          break;
 800cad6:	e11f      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800cad8:	e11e      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 800cada:	2300      	movs	r3, #0
 800cadc:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800cade:	e11b      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cae6:	d13e      	bne.n	800cb66 <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 800cae8:	4b0f      	ldr	r3, [pc, #60]	; (800cb28 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800caea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800caec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800caf0:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800caf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d004      	beq.n	800cb02 <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 800caf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cafa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cafe:	d01d      	beq.n	800cb3c <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
 800cb00:	e02e      	b.n	800cb60 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800cb02:	4b09      	ldr	r3, [pc, #36]	; (800cb28 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cb0a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800cb0e:	d107      	bne.n	800cb20 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800cb10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cb14:	4618      	mov	r0, r3
 800cb16:	f000 fbcb 	bl	800d2b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800cb1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb1c:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800cb1e:	e0fb      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 800cb20:	2300      	movs	r3, #0
 800cb22:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800cb24:	e0f8      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
 800cb26:	bf00      	nop
 800cb28:	58024400 	.word	0x58024400
 800cb2c:	03d09000 	.word	0x03d09000
 800cb30:	003d0900 	.word	0x003d0900
 800cb34:	017d7840 	.word	0x017d7840
 800cb38:	00bb8000 	.word	0x00bb8000
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cb3c:	4b79      	ldr	r3, [pc, #484]	; (800cd24 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cb44:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cb48:	d107      	bne.n	800cb5a <HAL_RCCEx_GetPeriphCLKFreq+0x7ca>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cb4a:	f107 0318 	add.w	r3, r7, #24
 800cb4e:	4618      	mov	r0, r3
 800cb50:	f000 f906 	bl	800cd60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800cb54:	6a3b      	ldr	r3, [r7, #32]
 800cb56:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800cb58:	e0de      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 800cb5a:	2300      	movs	r3, #0
 800cb5c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800cb5e:	e0db      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }

      default :
        {
          frequency = 0;
 800cb60:	2300      	movs	r3, #0
 800cb62:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800cb64:	e0d8      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800cb6c:	f040 8085 	bne.w	800cc7a <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 800cb70:	4b6c      	ldr	r3, [pc, #432]	; (800cd24 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800cb72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cb74:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800cb78:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800cb7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800cb80:	d06b      	beq.n	800cc5a <HAL_RCCEx_GetPeriphCLKFreq+0x8ca>
 800cb82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb84:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800cb88:	d874      	bhi.n	800cc74 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 800cb8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cb90:	d056      	beq.n	800cc40 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
 800cb92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cb98:	d86c      	bhi.n	800cc74 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 800cb9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb9c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800cba0:	d03b      	beq.n	800cc1a <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
 800cba2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cba4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800cba8:	d864      	bhi.n	800cc74 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 800cbaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cbb0:	d021      	beq.n	800cbf6 <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 800cbb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbb4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cbb8:	d85c      	bhi.n	800cc74 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
 800cbba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d004      	beq.n	800cbca <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800cbc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbc2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cbc6:	d004      	beq.n	800cbd2 <HAL_RCCEx_GetPeriphCLKFreq+0x842>
 800cbc8:	e054      	b.n	800cc74 <HAL_RCCEx_GetPeriphCLKFreq+0x8e4>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800cbca:	f000 f8b3 	bl	800cd34 <HAL_RCCEx_GetD3PCLK1Freq>
 800cbce:	63f8      	str	r0, [r7, #60]	; 0x3c
          break;
 800cbd0:	e0a2      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800cbd2:	4b54      	ldr	r3, [pc, #336]	; (800cd24 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cbda:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800cbde:	d107      	bne.n	800cbf0 <HAL_RCCEx_GetPeriphCLKFreq+0x860>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cbe0:	f107 0318 	add.w	r3, r7, #24
 800cbe4:	4618      	mov	r0, r3
 800cbe6:	f000 f8bb 	bl	800cd60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800cbea:	69fb      	ldr	r3, [r7, #28]
 800cbec:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800cbee:	e093      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 800cbf0:	2300      	movs	r3, #0
 800cbf2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800cbf4:	e090      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800cbf6:	4b4b      	ldr	r3, [pc, #300]	; (800cd24 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cbfe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cc02:	d107      	bne.n	800cc14 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cc04:	f107 030c 	add.w	r3, r7, #12
 800cc08:	4618      	mov	r0, r3
 800cc0a:	f000 f9fd 	bl	800d008 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800cc0e:	693b      	ldr	r3, [r7, #16]
 800cc10:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800cc12:	e081      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 800cc14:	2300      	movs	r3, #0
 800cc16:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800cc18:	e07e      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800cc1a:	4b42      	ldr	r3, [pc, #264]	; (800cd24 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	f003 0304 	and.w	r3, r3, #4
 800cc22:	2b04      	cmp	r3, #4
 800cc24:	d109      	bne.n	800cc3a <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800cc26:	4b3f      	ldr	r3, [pc, #252]	; (800cd24 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	08db      	lsrs	r3, r3, #3
 800cc2c:	f003 0303 	and.w	r3, r3, #3
 800cc30:	4a3d      	ldr	r2, [pc, #244]	; (800cd28 <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800cc32:	fa22 f303 	lsr.w	r3, r2, r3
 800cc36:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800cc38:	e06e      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 800cc3a:	2300      	movs	r3, #0
 800cc3c:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800cc3e:	e06b      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800cc40:	4b38      	ldr	r3, [pc, #224]	; (800cd24 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cc48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cc4c:	d102      	bne.n	800cc54 <HAL_RCCEx_GetPeriphCLKFreq+0x8c4>
         {
          frequency = CSI_VALUE;
 800cc4e:	4b37      	ldr	r3, [pc, #220]	; (800cd2c <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800cc50:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800cc52:	e061      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
           frequency = 0;
 800cc54:	2300      	movs	r3, #0
 800cc56:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800cc58:	e05e      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800cc5a:	4b32      	ldr	r3, [pc, #200]	; (800cd24 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cc62:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800cc66:	d102      	bne.n	800cc6e <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
         {
          frequency = HSE_VALUE;
 800cc68:	4b31      	ldr	r3, [pc, #196]	; (800cd30 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800cc6a:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800cc6c:	e054      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 800cc6e:	2300      	movs	r3, #0
 800cc70:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800cc72:	e051      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 800cc74:	2300      	movs	r3, #0
 800cc76:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800cc78:	e04e      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cc80:	d148      	bne.n	800cd14 <HAL_RCCEx_GetPeriphCLKFreq+0x984>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 800cc82:	4b28      	ldr	r3, [pc, #160]	; (800cd24 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800cc84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cc86:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800cc8a:	63bb      	str	r3, [r7, #56]	; 0x38

      switch (srcclk)
 800cc8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc8e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cc92:	d02a      	beq.n	800ccea <HAL_RCCEx_GetPeriphCLKFreq+0x95a>
 800cc94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc96:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cc9a:	d838      	bhi.n	800cd0e <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
 800cc9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d004      	beq.n	800ccac <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
 800cca2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cca4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cca8:	d00d      	beq.n	800ccc6 <HAL_RCCEx_GetPeriphCLKFreq+0x936>
 800ccaa:	e030      	b.n	800cd0e <HAL_RCCEx_GetPeriphCLKFreq+0x97e>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800ccac:	4b1d      	ldr	r3, [pc, #116]	; (800cd24 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ccb4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ccb8:	d102      	bne.n	800ccc0 <HAL_RCCEx_GetPeriphCLKFreq+0x930>
         {
          frequency = HSE_VALUE;
 800ccba:	4b1d      	ldr	r3, [pc, #116]	; (800cd30 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800ccbc:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800ccbe:	e02b      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 800ccc0:	2300      	movs	r3, #0
 800ccc2:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800ccc4:	e028      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800ccc6:	4b17      	ldr	r3, [pc, #92]	; (800cd24 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ccce:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ccd2:	d107      	bne.n	800cce4 <HAL_RCCEx_GetPeriphCLKFreq+0x954>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800ccd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ccd8:	4618      	mov	r0, r3
 800ccda:	f000 fae9 	bl	800d2b0 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800ccde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cce0:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800cce2:	e019      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 800cce4:	2300      	movs	r3, #0
 800cce6:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800cce8:	e016      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800ccea:	4b0e      	ldr	r3, [pc, #56]	; (800cd24 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ccf2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ccf6:	d107      	bne.n	800cd08 <HAL_RCCEx_GetPeriphCLKFreq+0x978>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ccf8:	f107 0318 	add.w	r3, r7, #24
 800ccfc:	4618      	mov	r0, r3
 800ccfe:	f000 f82f 	bl	800cd60 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800cd02:	69fb      	ldr	r3, [r7, #28]
 800cd04:	63fb      	str	r3, [r7, #60]	; 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800cd06:	e007      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
          frequency = 0;
 800cd08:	2300      	movs	r3, #0
 800cd0a:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800cd0c:	e004      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      default :
        {
          frequency = 0;
 800cd0e:	2300      	movs	r3, #0
 800cd10:	63fb      	str	r3, [r7, #60]	; 0x3c
          break;
 800cd12:	e001      	b.n	800cd18 <HAL_RCCEx_GetPeriphCLKFreq+0x988>
        }
      }
    }
  else
    {
      frequency = 0;
 800cd14:	2300      	movs	r3, #0
 800cd16:	63fb      	str	r3, [r7, #60]	; 0x3c
    }

  return frequency;
 800cd18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800cd1a:	4618      	mov	r0, r3
 800cd1c:	3740      	adds	r7, #64	; 0x40
 800cd1e:	46bd      	mov	sp, r7
 800cd20:	bd80      	pop	{r7, pc}
 800cd22:	bf00      	nop
 800cd24:	58024400 	.word	0x58024400
 800cd28:	03d09000 	.word	0x03d09000
 800cd2c:	003d0900 	.word	0x003d0900
 800cd30:	017d7840 	.word	0x017d7840

0800cd34 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800cd34:	b580      	push	{r7, lr}
 800cd36:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800cd38:	f7fe fb88 	bl	800b44c <HAL_RCC_GetHCLKFreq>
 800cd3c:	4602      	mov	r2, r0
 800cd3e:	4b06      	ldr	r3, [pc, #24]	; (800cd58 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800cd40:	6a1b      	ldr	r3, [r3, #32]
 800cd42:	091b      	lsrs	r3, r3, #4
 800cd44:	f003 0307 	and.w	r3, r3, #7
 800cd48:	4904      	ldr	r1, [pc, #16]	; (800cd5c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800cd4a:	5ccb      	ldrb	r3, [r1, r3]
 800cd4c:	f003 031f 	and.w	r3, r3, #31
 800cd50:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800cd54:	4618      	mov	r0, r3
 800cd56:	bd80      	pop	{r7, pc}
 800cd58:	58024400 	.word	0x58024400
 800cd5c:	08015810 	.word	0x08015810

0800cd60 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800cd60:	b480      	push	{r7}
 800cd62:	b089      	sub	sp, #36	; 0x24
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800cd68:	4ba1      	ldr	r3, [pc, #644]	; (800cff0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cd6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cd6c:	f003 0303 	and.w	r3, r3, #3
 800cd70:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800cd72:	4b9f      	ldr	r3, [pc, #636]	; (800cff0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cd74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cd76:	0b1b      	lsrs	r3, r3, #12
 800cd78:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cd7c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800cd7e:	4b9c      	ldr	r3, [pc, #624]	; (800cff0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cd80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd82:	091b      	lsrs	r3, r3, #4
 800cd84:	f003 0301 	and.w	r3, r3, #1
 800cd88:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800cd8a:	4b99      	ldr	r3, [pc, #612]	; (800cff0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cd8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cd8e:	08db      	lsrs	r3, r3, #3
 800cd90:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800cd94:	693a      	ldr	r2, [r7, #16]
 800cd96:	fb02 f303 	mul.w	r3, r2, r3
 800cd9a:	ee07 3a90 	vmov	s15, r3
 800cd9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cda2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800cda6:	697b      	ldr	r3, [r7, #20]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	f000 8111 	beq.w	800cfd0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800cdae:	69bb      	ldr	r3, [r7, #24]
 800cdb0:	2b02      	cmp	r3, #2
 800cdb2:	f000 8083 	beq.w	800cebc <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800cdb6:	69bb      	ldr	r3, [r7, #24]
 800cdb8:	2b02      	cmp	r3, #2
 800cdba:	f200 80a1 	bhi.w	800cf00 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800cdbe:	69bb      	ldr	r3, [r7, #24]
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	d003      	beq.n	800cdcc <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800cdc4:	69bb      	ldr	r3, [r7, #24]
 800cdc6:	2b01      	cmp	r3, #1
 800cdc8:	d056      	beq.n	800ce78 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800cdca:	e099      	b.n	800cf00 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cdcc:	4b88      	ldr	r3, [pc, #544]	; (800cff0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	f003 0320 	and.w	r3, r3, #32
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d02d      	beq.n	800ce34 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800cdd8:	4b85      	ldr	r3, [pc, #532]	; (800cff0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	08db      	lsrs	r3, r3, #3
 800cdde:	f003 0303 	and.w	r3, r3, #3
 800cde2:	4a84      	ldr	r2, [pc, #528]	; (800cff4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800cde4:	fa22 f303 	lsr.w	r3, r2, r3
 800cde8:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800cdea:	68bb      	ldr	r3, [r7, #8]
 800cdec:	ee07 3a90 	vmov	s15, r3
 800cdf0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cdf4:	697b      	ldr	r3, [r7, #20]
 800cdf6:	ee07 3a90 	vmov	s15, r3
 800cdfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cdfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ce02:	4b7b      	ldr	r3, [pc, #492]	; (800cff0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ce04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce0a:	ee07 3a90 	vmov	s15, r3
 800ce0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ce12:	ed97 6a03 	vldr	s12, [r7, #12]
 800ce16:	eddf 5a78 	vldr	s11, [pc, #480]	; 800cff8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ce1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ce1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ce22:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ce26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ce2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ce2e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800ce32:	e087      	b.n	800cf44 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800ce34:	697b      	ldr	r3, [r7, #20]
 800ce36:	ee07 3a90 	vmov	s15, r3
 800ce3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce3e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800cffc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800ce42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ce46:	4b6a      	ldr	r3, [pc, #424]	; (800cff0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ce48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce4e:	ee07 3a90 	vmov	s15, r3
 800ce52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ce56:	ed97 6a03 	vldr	s12, [r7, #12]
 800ce5a:	eddf 5a67 	vldr	s11, [pc, #412]	; 800cff8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800ce5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ce62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ce66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ce6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ce6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ce72:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800ce76:	e065      	b.n	800cf44 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800ce78:	697b      	ldr	r3, [r7, #20]
 800ce7a:	ee07 3a90 	vmov	s15, r3
 800ce7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ce82:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800d000 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800ce86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ce8a:	4b59      	ldr	r3, [pc, #356]	; (800cff0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ce8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ce8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ce92:	ee07 3a90 	vmov	s15, r3
 800ce96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ce9a:	ed97 6a03 	vldr	s12, [r7, #12]
 800ce9e:	eddf 5a56 	vldr	s11, [pc, #344]	; 800cff8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cea2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cea6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ceaa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ceae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ceb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ceb6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800ceba:	e043      	b.n	800cf44 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800cebc:	697b      	ldr	r3, [r7, #20]
 800cebe:	ee07 3a90 	vmov	s15, r3
 800cec2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cec6:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800d004 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800ceca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cece:	4b48      	ldr	r3, [pc, #288]	; (800cff0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800ced0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ced2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ced6:	ee07 3a90 	vmov	s15, r3
 800ceda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cede:	ed97 6a03 	vldr	s12, [r7, #12]
 800cee2:	eddf 5a45 	vldr	s11, [pc, #276]	; 800cff8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cee6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ceea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ceee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cef2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cef6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cefa:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800cefe:	e021      	b.n	800cf44 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800cf00:	697b      	ldr	r3, [r7, #20]
 800cf02:	ee07 3a90 	vmov	s15, r3
 800cf06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf0a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800d000 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800cf0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cf12:	4b37      	ldr	r3, [pc, #220]	; (800cff0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cf14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf1a:	ee07 3a90 	vmov	s15, r3
 800cf1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cf22:	ed97 6a03 	vldr	s12, [r7, #12]
 800cf26:	eddf 5a34 	vldr	s11, [pc, #208]	; 800cff8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800cf2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cf2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cf32:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cf36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cf3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cf3e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800cf42:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800cf44:	4b2a      	ldr	r3, [pc, #168]	; (800cff0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cf46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf48:	0a5b      	lsrs	r3, r3, #9
 800cf4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cf4e:	ee07 3a90 	vmov	s15, r3
 800cf52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf56:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cf5a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cf5e:	edd7 6a07 	vldr	s13, [r7, #28]
 800cf62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cf66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cf6a:	ee17 2a90 	vmov	r2, s15
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800cf72:	4b1f      	ldr	r3, [pc, #124]	; (800cff0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cf74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf76:	0c1b      	lsrs	r3, r3, #16
 800cf78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cf7c:	ee07 3a90 	vmov	s15, r3
 800cf80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cf84:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cf88:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cf8c:	edd7 6a07 	vldr	s13, [r7, #28]
 800cf90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cf94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cf98:	ee17 2a90 	vmov	r2, s15
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 800cfa0:	4b13      	ldr	r3, [pc, #76]	; (800cff0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800cfa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfa4:	0e1b      	lsrs	r3, r3, #24
 800cfa6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cfaa:	ee07 3a90 	vmov	s15, r3
 800cfae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cfb2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cfb6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cfba:	edd7 6a07 	vldr	s13, [r7, #28]
 800cfbe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cfc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cfc6:	ee17 2a90 	vmov	r2, s15
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800cfce:	e008      	b.n	800cfe2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	2200      	movs	r2, #0
 800cfd4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	2200      	movs	r2, #0
 800cfda:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	2200      	movs	r2, #0
 800cfe0:	609a      	str	r2, [r3, #8]
}
 800cfe2:	bf00      	nop
 800cfe4:	3724      	adds	r7, #36	; 0x24
 800cfe6:	46bd      	mov	sp, r7
 800cfe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfec:	4770      	bx	lr
 800cfee:	bf00      	nop
 800cff0:	58024400 	.word	0x58024400
 800cff4:	03d09000 	.word	0x03d09000
 800cff8:	46000000 	.word	0x46000000
 800cffc:	4c742400 	.word	0x4c742400
 800d000:	4a742400 	.word	0x4a742400
 800d004:	4bbebc20 	.word	0x4bbebc20

0800d008 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800d008:	b480      	push	{r7}
 800d00a:	b089      	sub	sp, #36	; 0x24
 800d00c:	af00      	add	r7, sp, #0
 800d00e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d010:	4ba1      	ldr	r3, [pc, #644]	; (800d298 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d014:	f003 0303 	and.w	r3, r3, #3
 800d018:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800d01a:	4b9f      	ldr	r3, [pc, #636]	; (800d298 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d01c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d01e:	0d1b      	lsrs	r3, r3, #20
 800d020:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d024:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800d026:	4b9c      	ldr	r3, [pc, #624]	; (800d298 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d02a:	0a1b      	lsrs	r3, r3, #8
 800d02c:	f003 0301 	and.w	r3, r3, #1
 800d030:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800d032:	4b99      	ldr	r3, [pc, #612]	; (800d298 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d036:	08db      	lsrs	r3, r3, #3
 800d038:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d03c:	693a      	ldr	r2, [r7, #16]
 800d03e:	fb02 f303 	mul.w	r3, r2, r3
 800d042:	ee07 3a90 	vmov	s15, r3
 800d046:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d04a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800d04e:	697b      	ldr	r3, [r7, #20]
 800d050:	2b00      	cmp	r3, #0
 800d052:	f000 8111 	beq.w	800d278 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800d056:	69bb      	ldr	r3, [r7, #24]
 800d058:	2b02      	cmp	r3, #2
 800d05a:	f000 8083 	beq.w	800d164 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800d05e:	69bb      	ldr	r3, [r7, #24]
 800d060:	2b02      	cmp	r3, #2
 800d062:	f200 80a1 	bhi.w	800d1a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800d066:	69bb      	ldr	r3, [r7, #24]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d003      	beq.n	800d074 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800d06c:	69bb      	ldr	r3, [r7, #24]
 800d06e:	2b01      	cmp	r3, #1
 800d070:	d056      	beq.n	800d120 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800d072:	e099      	b.n	800d1a8 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d074:	4b88      	ldr	r3, [pc, #544]	; (800d298 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	f003 0320 	and.w	r3, r3, #32
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d02d      	beq.n	800d0dc <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800d080:	4b85      	ldr	r3, [pc, #532]	; (800d298 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	08db      	lsrs	r3, r3, #3
 800d086:	f003 0303 	and.w	r3, r3, #3
 800d08a:	4a84      	ldr	r2, [pc, #528]	; (800d29c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800d08c:	fa22 f303 	lsr.w	r3, r2, r3
 800d090:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d092:	68bb      	ldr	r3, [r7, #8]
 800d094:	ee07 3a90 	vmov	s15, r3
 800d098:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d09c:	697b      	ldr	r3, [r7, #20]
 800d09e:	ee07 3a90 	vmov	s15, r3
 800d0a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d0a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d0aa:	4b7b      	ldr	r3, [pc, #492]	; (800d298 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d0ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d0b2:	ee07 3a90 	vmov	s15, r3
 800d0b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d0ba:	ed97 6a03 	vldr	s12, [r7, #12]
 800d0be:	eddf 5a78 	vldr	s11, [pc, #480]	; 800d2a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d0c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d0c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d0ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d0ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d0d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d0d6:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800d0da:	e087      	b.n	800d1ec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d0dc:	697b      	ldr	r3, [r7, #20]
 800d0de:	ee07 3a90 	vmov	s15, r3
 800d0e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d0e6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800d2a4 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800d0ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d0ee:	4b6a      	ldr	r3, [pc, #424]	; (800d298 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d0f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d0f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d0f6:	ee07 3a90 	vmov	s15, r3
 800d0fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d0fe:	ed97 6a03 	vldr	s12, [r7, #12]
 800d102:	eddf 5a67 	vldr	s11, [pc, #412]	; 800d2a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d106:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d10a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d10e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d112:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d116:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d11a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d11e:	e065      	b.n	800d1ec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d120:	697b      	ldr	r3, [r7, #20]
 800d122:	ee07 3a90 	vmov	s15, r3
 800d126:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d12a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800d2a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d12e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d132:	4b59      	ldr	r3, [pc, #356]	; (800d298 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d136:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d13a:	ee07 3a90 	vmov	s15, r3
 800d13e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d142:	ed97 6a03 	vldr	s12, [r7, #12]
 800d146:	eddf 5a56 	vldr	s11, [pc, #344]	; 800d2a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d14a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d14e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d152:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d156:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d15a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d15e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d162:	e043      	b.n	800d1ec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d164:	697b      	ldr	r3, [r7, #20]
 800d166:	ee07 3a90 	vmov	s15, r3
 800d16a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d16e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800d2ac <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800d172:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d176:	4b48      	ldr	r3, [pc, #288]	; (800d298 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d17a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d17e:	ee07 3a90 	vmov	s15, r3
 800d182:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d186:	ed97 6a03 	vldr	s12, [r7, #12]
 800d18a:	eddf 5a45 	vldr	s11, [pc, #276]	; 800d2a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d18e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d192:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d196:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d19a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d19e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d1a2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d1a6:	e021      	b.n	800d1ec <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800d1a8:	697b      	ldr	r3, [r7, #20]
 800d1aa:	ee07 3a90 	vmov	s15, r3
 800d1ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d1b2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800d2a8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800d1b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d1ba:	4b37      	ldr	r3, [pc, #220]	; (800d298 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d1bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d1c2:	ee07 3a90 	vmov	s15, r3
 800d1c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d1ca:	ed97 6a03 	vldr	s12, [r7, #12]
 800d1ce:	eddf 5a34 	vldr	s11, [pc, #208]	; 800d2a0 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800d1d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d1d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d1da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d1de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d1e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d1e6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d1ea:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800d1ec:	4b2a      	ldr	r3, [pc, #168]	; (800d298 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d1ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d1f0:	0a5b      	lsrs	r3, r3, #9
 800d1f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d1f6:	ee07 3a90 	vmov	s15, r3
 800d1fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d1fe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d202:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d206:	edd7 6a07 	vldr	s13, [r7, #28]
 800d20a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d20e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d212:	ee17 2a90 	vmov	r2, s15
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800d21a:	4b1f      	ldr	r3, [pc, #124]	; (800d298 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d21c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d21e:	0c1b      	lsrs	r3, r3, #16
 800d220:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d224:	ee07 3a90 	vmov	s15, r3
 800d228:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d22c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d230:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d234:	edd7 6a07 	vldr	s13, [r7, #28]
 800d238:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d23c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d240:	ee17 2a90 	vmov	r2, s15
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800d248:	4b13      	ldr	r3, [pc, #76]	; (800d298 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800d24a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d24c:	0e1b      	lsrs	r3, r3, #24
 800d24e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d252:	ee07 3a90 	vmov	s15, r3
 800d256:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d25a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d25e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d262:	edd7 6a07 	vldr	s13, [r7, #28]
 800d266:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d26a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d26e:	ee17 2a90 	vmov	r2, s15
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800d276:	e008      	b.n	800d28a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	2200      	movs	r2, #0
 800d27c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	2200      	movs	r2, #0
 800d282:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	2200      	movs	r2, #0
 800d288:	609a      	str	r2, [r3, #8]
}
 800d28a:	bf00      	nop
 800d28c:	3724      	adds	r7, #36	; 0x24
 800d28e:	46bd      	mov	sp, r7
 800d290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d294:	4770      	bx	lr
 800d296:	bf00      	nop
 800d298:	58024400 	.word	0x58024400
 800d29c:	03d09000 	.word	0x03d09000
 800d2a0:	46000000 	.word	0x46000000
 800d2a4:	4c742400 	.word	0x4c742400
 800d2a8:	4a742400 	.word	0x4a742400
 800d2ac:	4bbebc20 	.word	0x4bbebc20

0800d2b0 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 800d2b0:	b480      	push	{r7}
 800d2b2:	b089      	sub	sp, #36	; 0x24
 800d2b4:	af00      	add	r7, sp, #0
 800d2b6:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d2b8:	4ba0      	ldr	r3, [pc, #640]	; (800d53c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d2ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d2bc:	f003 0303 	and.w	r3, r3, #3
 800d2c0:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 800d2c2:	4b9e      	ldr	r3, [pc, #632]	; (800d53c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d2c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d2c6:	091b      	lsrs	r3, r3, #4
 800d2c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d2cc:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800d2ce:	4b9b      	ldr	r3, [pc, #620]	; (800d53c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d2d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2d2:	f003 0301 	and.w	r3, r3, #1
 800d2d6:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800d2d8:	4b98      	ldr	r3, [pc, #608]	; (800d53c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d2da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d2dc:	08db      	lsrs	r3, r3, #3
 800d2de:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d2e2:	693a      	ldr	r2, [r7, #16]
 800d2e4:	fb02 f303 	mul.w	r3, r2, r3
 800d2e8:	ee07 3a90 	vmov	s15, r3
 800d2ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d2f0:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800d2f4:	697b      	ldr	r3, [r7, #20]
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	f000 8111 	beq.w	800d51e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800d2fc:	69bb      	ldr	r3, [r7, #24]
 800d2fe:	2b02      	cmp	r3, #2
 800d300:	f000 8083 	beq.w	800d40a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800d304:	69bb      	ldr	r3, [r7, #24]
 800d306:	2b02      	cmp	r3, #2
 800d308:	f200 80a1 	bhi.w	800d44e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800d30c:	69bb      	ldr	r3, [r7, #24]
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d003      	beq.n	800d31a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800d312:	69bb      	ldr	r3, [r7, #24]
 800d314:	2b01      	cmp	r3, #1
 800d316:	d056      	beq.n	800d3c6 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800d318:	e099      	b.n	800d44e <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d31a:	4b88      	ldr	r3, [pc, #544]	; (800d53c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	f003 0320 	and.w	r3, r3, #32
 800d322:	2b00      	cmp	r3, #0
 800d324:	d02d      	beq.n	800d382 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800d326:	4b85      	ldr	r3, [pc, #532]	; (800d53c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	08db      	lsrs	r3, r3, #3
 800d32c:	f003 0303 	and.w	r3, r3, #3
 800d330:	4a83      	ldr	r2, [pc, #524]	; (800d540 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800d332:	fa22 f303 	lsr.w	r3, r2, r3
 800d336:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800d338:	68bb      	ldr	r3, [r7, #8]
 800d33a:	ee07 3a90 	vmov	s15, r3
 800d33e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d342:	697b      	ldr	r3, [r7, #20]
 800d344:	ee07 3a90 	vmov	s15, r3
 800d348:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d34c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d350:	4b7a      	ldr	r3, [pc, #488]	; (800d53c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d354:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d358:	ee07 3a90 	vmov	s15, r3
 800d35c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d360:	ed97 6a03 	vldr	s12, [r7, #12]
 800d364:	eddf 5a77 	vldr	s11, [pc, #476]	; 800d544 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d368:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d36c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d370:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d374:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d378:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d37c:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800d380:	e087      	b.n	800d492 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800d382:	697b      	ldr	r3, [r7, #20]
 800d384:	ee07 3a90 	vmov	s15, r3
 800d388:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d38c:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800d548 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800d390:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d394:	4b69      	ldr	r3, [pc, #420]	; (800d53c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d398:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d39c:	ee07 3a90 	vmov	s15, r3
 800d3a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d3a4:	ed97 6a03 	vldr	s12, [r7, #12]
 800d3a8:	eddf 5a66 	vldr	s11, [pc, #408]	; 800d544 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d3ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d3b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d3b4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d3b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d3bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d3c0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d3c4:	e065      	b.n	800d492 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800d3c6:	697b      	ldr	r3, [r7, #20]
 800d3c8:	ee07 3a90 	vmov	s15, r3
 800d3cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d3d0:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800d54c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800d3d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d3d8:	4b58      	ldr	r3, [pc, #352]	; (800d53c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d3da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d3dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d3e0:	ee07 3a90 	vmov	s15, r3
 800d3e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d3e8:	ed97 6a03 	vldr	s12, [r7, #12]
 800d3ec:	eddf 5a55 	vldr	s11, [pc, #340]	; 800d544 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d3f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d3f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d3f8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d3fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d400:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d404:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d408:	e043      	b.n	800d492 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800d40a:	697b      	ldr	r3, [r7, #20]
 800d40c:	ee07 3a90 	vmov	s15, r3
 800d410:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d414:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800d550 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800d418:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d41c:	4b47      	ldr	r3, [pc, #284]	; (800d53c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d41e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d420:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d424:	ee07 3a90 	vmov	s15, r3
 800d428:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d42c:	ed97 6a03 	vldr	s12, [r7, #12]
 800d430:	eddf 5a44 	vldr	s11, [pc, #272]	; 800d544 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d434:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d438:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d43c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d440:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d444:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d448:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d44c:	e021      	b.n	800d492 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800d44e:	697b      	ldr	r3, [r7, #20]
 800d450:	ee07 3a90 	vmov	s15, r3
 800d454:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d458:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800d548 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800d45c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800d460:	4b36      	ldr	r3, [pc, #216]	; (800d53c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d464:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d468:	ee07 3a90 	vmov	s15, r3
 800d46c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800d470:	ed97 6a03 	vldr	s12, [r7, #12]
 800d474:	eddf 5a33 	vldr	s11, [pc, #204]	; 800d544 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800d478:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800d47c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800d480:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d484:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d488:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d48c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800d490:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 800d492:	4b2a      	ldr	r3, [pc, #168]	; (800d53c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d496:	0a5b      	lsrs	r3, r3, #9
 800d498:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d49c:	ee07 3a90 	vmov	s15, r3
 800d4a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4a4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d4a8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d4ac:	edd7 6a07 	vldr	s13, [r7, #28]
 800d4b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d4b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d4b8:	ee17 2a90 	vmov	r2, s15
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 800d4c0:	4b1e      	ldr	r3, [pc, #120]	; (800d53c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d4c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d4c4:	0c1b      	lsrs	r3, r3, #16
 800d4c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d4ca:	ee07 3a90 	vmov	s15, r3
 800d4ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d4d2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d4d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d4da:	edd7 6a07 	vldr	s13, [r7, #28]
 800d4de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d4e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d4e6:	ee17 2a90 	vmov	r2, s15
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 800d4ee:	4b13      	ldr	r3, [pc, #76]	; (800d53c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800d4f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d4f2:	0e1b      	lsrs	r3, r3, #24
 800d4f4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d4f8:	ee07 3a90 	vmov	s15, r3
 800d4fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800d500:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800d504:	ee37 7a87 	vadd.f32	s14, s15, s14
 800d508:	edd7 6a07 	vldr	s13, [r7, #28]
 800d50c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800d510:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800d514:	ee17 2a90 	vmov	r2, s15
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800d51c:	e008      	b.n	800d530 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	2200      	movs	r2, #0
 800d522:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800d524:	687b      	ldr	r3, [r7, #4]
 800d526:	2200      	movs	r2, #0
 800d528:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	2200      	movs	r2, #0
 800d52e:	609a      	str	r2, [r3, #8]
}
 800d530:	bf00      	nop
 800d532:	3724      	adds	r7, #36	; 0x24
 800d534:	46bd      	mov	sp, r7
 800d536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d53a:	4770      	bx	lr
 800d53c:	58024400 	.word	0x58024400
 800d540:	03d09000 	.word	0x03d09000
 800d544:	46000000 	.word	0x46000000
 800d548:	4c742400 	.word	0x4c742400
 800d54c:	4a742400 	.word	0x4a742400
 800d550:	4bbebc20 	.word	0x4bbebc20

0800d554 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800d554:	b580      	push	{r7, lr}
 800d556:	b084      	sub	sp, #16
 800d558:	af00      	add	r7, sp, #0
 800d55a:	6078      	str	r0, [r7, #4]
 800d55c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d55e:	2300      	movs	r3, #0
 800d560:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d562:	4b53      	ldr	r3, [pc, #332]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d566:	f003 0303 	and.w	r3, r3, #3
 800d56a:	2b03      	cmp	r3, #3
 800d56c:	d101      	bne.n	800d572 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800d56e:	2301      	movs	r3, #1
 800d570:	e099      	b.n	800d6a6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800d572:	4b4f      	ldr	r3, [pc, #316]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	4a4e      	ldr	r2, [pc, #312]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d578:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800d57c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d57e:	f7f6 f9e5 	bl	800394c <HAL_GetTick>
 800d582:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d584:	e008      	b.n	800d598 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800d586:	f7f6 f9e1 	bl	800394c <HAL_GetTick>
 800d58a:	4602      	mov	r2, r0
 800d58c:	68bb      	ldr	r3, [r7, #8]
 800d58e:	1ad3      	subs	r3, r2, r3
 800d590:	2b02      	cmp	r3, #2
 800d592:	d901      	bls.n	800d598 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d594:	2303      	movs	r3, #3
 800d596:	e086      	b.n	800d6a6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800d598:	4b45      	ldr	r3, [pc, #276]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d1f0      	bne.n	800d586 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800d5a4:	4b42      	ldr	r3, [pc, #264]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d5a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d5a8:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	681b      	ldr	r3, [r3, #0]
 800d5b0:	031b      	lsls	r3, r3, #12
 800d5b2:	493f      	ldr	r1, [pc, #252]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d5b4:	4313      	orrs	r3, r2
 800d5b6:	628b      	str	r3, [r1, #40]	; 0x28
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	685b      	ldr	r3, [r3, #4]
 800d5bc:	3b01      	subs	r3, #1
 800d5be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	689b      	ldr	r3, [r3, #8]
 800d5c6:	3b01      	subs	r3, #1
 800d5c8:	025b      	lsls	r3, r3, #9
 800d5ca:	b29b      	uxth	r3, r3
 800d5cc:	431a      	orrs	r2, r3
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	68db      	ldr	r3, [r3, #12]
 800d5d2:	3b01      	subs	r3, #1
 800d5d4:	041b      	lsls	r3, r3, #16
 800d5d6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800d5da:	431a      	orrs	r2, r3
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	691b      	ldr	r3, [r3, #16]
 800d5e0:	3b01      	subs	r3, #1
 800d5e2:	061b      	lsls	r3, r3, #24
 800d5e4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800d5e8:	4931      	ldr	r1, [pc, #196]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d5ea:	4313      	orrs	r3, r2
 800d5ec:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800d5ee:	4b30      	ldr	r3, [pc, #192]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d5f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d5f2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	695b      	ldr	r3, [r3, #20]
 800d5fa:	492d      	ldr	r1, [pc, #180]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d5fc:	4313      	orrs	r3, r2
 800d5fe:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800d600:	4b2b      	ldr	r3, [pc, #172]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d604:	f023 0220 	bic.w	r2, r3, #32
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	699b      	ldr	r3, [r3, #24]
 800d60c:	4928      	ldr	r1, [pc, #160]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d60e:	4313      	orrs	r3, r2
 800d610:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800d612:	4b27      	ldr	r3, [pc, #156]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d616:	4a26      	ldr	r2, [pc, #152]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d618:	f023 0310 	bic.w	r3, r3, #16
 800d61c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800d61e:	4b24      	ldr	r3, [pc, #144]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d620:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d622:	4b24      	ldr	r3, [pc, #144]	; (800d6b4 <RCCEx_PLL2_Config+0x160>)
 800d624:	4013      	ands	r3, r2
 800d626:	687a      	ldr	r2, [r7, #4]
 800d628:	69d2      	ldr	r2, [r2, #28]
 800d62a:	00d2      	lsls	r2, r2, #3
 800d62c:	4920      	ldr	r1, [pc, #128]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d62e:	4313      	orrs	r3, r2
 800d630:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800d632:	4b1f      	ldr	r3, [pc, #124]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d636:	4a1e      	ldr	r2, [pc, #120]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d638:	f043 0310 	orr.w	r3, r3, #16
 800d63c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800d63e:	683b      	ldr	r3, [r7, #0]
 800d640:	2b00      	cmp	r3, #0
 800d642:	d106      	bne.n	800d652 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800d644:	4b1a      	ldr	r3, [pc, #104]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d648:	4a19      	ldr	r2, [pc, #100]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d64a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d64e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d650:	e00f      	b.n	800d672 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800d652:	683b      	ldr	r3, [r7, #0]
 800d654:	2b01      	cmp	r3, #1
 800d656:	d106      	bne.n	800d666 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800d658:	4b15      	ldr	r3, [pc, #84]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d65a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d65c:	4a14      	ldr	r2, [pc, #80]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d65e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d662:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d664:	e005      	b.n	800d672 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800d666:	4b12      	ldr	r3, [pc, #72]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d66a:	4a11      	ldr	r2, [pc, #68]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d66c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800d670:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800d672:	4b0f      	ldr	r3, [pc, #60]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d674:	681b      	ldr	r3, [r3, #0]
 800d676:	4a0e      	ldr	r2, [pc, #56]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d678:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800d67c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d67e:	f7f6 f965 	bl	800394c <HAL_GetTick>
 800d682:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d684:	e008      	b.n	800d698 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800d686:	f7f6 f961 	bl	800394c <HAL_GetTick>
 800d68a:	4602      	mov	r2, r0
 800d68c:	68bb      	ldr	r3, [r7, #8]
 800d68e:	1ad3      	subs	r3, r2, r3
 800d690:	2b02      	cmp	r3, #2
 800d692:	d901      	bls.n	800d698 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d694:	2303      	movs	r3, #3
 800d696:	e006      	b.n	800d6a6 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800d698:	4b05      	ldr	r3, [pc, #20]	; (800d6b0 <RCCEx_PLL2_Config+0x15c>)
 800d69a:	681b      	ldr	r3, [r3, #0]
 800d69c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d0f0      	beq.n	800d686 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800d6a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	3710      	adds	r7, #16
 800d6aa:	46bd      	mov	sp, r7
 800d6ac:	bd80      	pop	{r7, pc}
 800d6ae:	bf00      	nop
 800d6b0:	58024400 	.word	0x58024400
 800d6b4:	ffff0007 	.word	0xffff0007

0800d6b8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800d6b8:	b580      	push	{r7, lr}
 800d6ba:	b084      	sub	sp, #16
 800d6bc:	af00      	add	r7, sp, #0
 800d6be:	6078      	str	r0, [r7, #4]
 800d6c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d6c2:	2300      	movs	r3, #0
 800d6c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800d6c6:	4b53      	ldr	r3, [pc, #332]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d6c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d6ca:	f003 0303 	and.w	r3, r3, #3
 800d6ce:	2b03      	cmp	r3, #3
 800d6d0:	d101      	bne.n	800d6d6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800d6d2:	2301      	movs	r3, #1
 800d6d4:	e099      	b.n	800d80a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800d6d6:	4b4f      	ldr	r3, [pc, #316]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d6d8:	681b      	ldr	r3, [r3, #0]
 800d6da:	4a4e      	ldr	r2, [pc, #312]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d6dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d6e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d6e2:	f7f6 f933 	bl	800394c <HAL_GetTick>
 800d6e6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d6e8:	e008      	b.n	800d6fc <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800d6ea:	f7f6 f92f 	bl	800394c <HAL_GetTick>
 800d6ee:	4602      	mov	r2, r0
 800d6f0:	68bb      	ldr	r3, [r7, #8]
 800d6f2:	1ad3      	subs	r3, r2, r3
 800d6f4:	2b02      	cmp	r3, #2
 800d6f6:	d901      	bls.n	800d6fc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800d6f8:	2303      	movs	r3, #3
 800d6fa:	e086      	b.n	800d80a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800d6fc:	4b45      	ldr	r3, [pc, #276]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d704:	2b00      	cmp	r3, #0
 800d706:	d1f0      	bne.n	800d6ea <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800d708:	4b42      	ldr	r3, [pc, #264]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d70a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d70c:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	051b      	lsls	r3, r3, #20
 800d716:	493f      	ldr	r1, [pc, #252]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d718:	4313      	orrs	r3, r2
 800d71a:	628b      	str	r3, [r1, #40]	; 0x28
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	685b      	ldr	r3, [r3, #4]
 800d720:	3b01      	subs	r3, #1
 800d722:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	689b      	ldr	r3, [r3, #8]
 800d72a:	3b01      	subs	r3, #1
 800d72c:	025b      	lsls	r3, r3, #9
 800d72e:	b29b      	uxth	r3, r3
 800d730:	431a      	orrs	r2, r3
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	68db      	ldr	r3, [r3, #12]
 800d736:	3b01      	subs	r3, #1
 800d738:	041b      	lsls	r3, r3, #16
 800d73a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800d73e:	431a      	orrs	r2, r3
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	691b      	ldr	r3, [r3, #16]
 800d744:	3b01      	subs	r3, #1
 800d746:	061b      	lsls	r3, r3, #24
 800d748:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800d74c:	4931      	ldr	r1, [pc, #196]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d74e:	4313      	orrs	r3, r2
 800d750:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800d752:	4b30      	ldr	r3, [pc, #192]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d754:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d756:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	695b      	ldr	r3, [r3, #20]
 800d75e:	492d      	ldr	r1, [pc, #180]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d760:	4313      	orrs	r3, r2
 800d762:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800d764:	4b2b      	ldr	r3, [pc, #172]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d768:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	699b      	ldr	r3, [r3, #24]
 800d770:	4928      	ldr	r1, [pc, #160]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d772:	4313      	orrs	r3, r2
 800d774:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800d776:	4b27      	ldr	r3, [pc, #156]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d778:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d77a:	4a26      	ldr	r2, [pc, #152]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d77c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d780:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800d782:	4b24      	ldr	r3, [pc, #144]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d784:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d786:	4b24      	ldr	r3, [pc, #144]	; (800d818 <RCCEx_PLL3_Config+0x160>)
 800d788:	4013      	ands	r3, r2
 800d78a:	687a      	ldr	r2, [r7, #4]
 800d78c:	69d2      	ldr	r2, [r2, #28]
 800d78e:	00d2      	lsls	r2, r2, #3
 800d790:	4920      	ldr	r1, [pc, #128]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d792:	4313      	orrs	r3, r2
 800d794:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800d796:	4b1f      	ldr	r3, [pc, #124]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d79a:	4a1e      	ldr	r2, [pc, #120]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d79c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d7a0:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800d7a2:	683b      	ldr	r3, [r7, #0]
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d106      	bne.n	800d7b6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800d7a8:	4b1a      	ldr	r3, [pc, #104]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d7aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7ac:	4a19      	ldr	r2, [pc, #100]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d7ae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800d7b2:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d7b4:	e00f      	b.n	800d7d6 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800d7b6:	683b      	ldr	r3, [r7, #0]
 800d7b8:	2b01      	cmp	r3, #1
 800d7ba:	d106      	bne.n	800d7ca <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800d7bc:	4b15      	ldr	r3, [pc, #84]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d7be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7c0:	4a14      	ldr	r2, [pc, #80]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d7c2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800d7c6:	62d3      	str	r3, [r2, #44]	; 0x2c
 800d7c8:	e005      	b.n	800d7d6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800d7ca:	4b12      	ldr	r3, [pc, #72]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d7cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d7ce:	4a11      	ldr	r2, [pc, #68]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d7d0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d7d4:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800d7d6:	4b0f      	ldr	r3, [pc, #60]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	4a0e      	ldr	r2, [pc, #56]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d7dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d7e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d7e2:	f7f6 f8b3 	bl	800394c <HAL_GetTick>
 800d7e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d7e8:	e008      	b.n	800d7fc <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800d7ea:	f7f6 f8af 	bl	800394c <HAL_GetTick>
 800d7ee:	4602      	mov	r2, r0
 800d7f0:	68bb      	ldr	r3, [r7, #8]
 800d7f2:	1ad3      	subs	r3, r2, r3
 800d7f4:	2b02      	cmp	r3, #2
 800d7f6:	d901      	bls.n	800d7fc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d7f8:	2303      	movs	r3, #3
 800d7fa:	e006      	b.n	800d80a <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d7fc:	4b05      	ldr	r3, [pc, #20]	; (800d814 <RCCEx_PLL3_Config+0x15c>)
 800d7fe:	681b      	ldr	r3, [r3, #0]
 800d800:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d804:	2b00      	cmp	r3, #0
 800d806:	d0f0      	beq.n	800d7ea <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800d808:	7bfb      	ldrb	r3, [r7, #15]
}
 800d80a:	4618      	mov	r0, r3
 800d80c:	3710      	adds	r7, #16
 800d80e:	46bd      	mov	sp, r7
 800d810:	bd80      	pop	{r7, pc}
 800d812:	bf00      	nop
 800d814:	58024400 	.word	0x58024400
 800d818:	ffff0007 	.word	0xffff0007

0800d81c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800d81c:	b580      	push	{r7, lr}
 800d81e:	b082      	sub	sp, #8
 800d820:	af00      	add	r7, sp, #0
 800d822:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	2b00      	cmp	r3, #0
 800d828:	d101      	bne.n	800d82e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800d82a:	2301      	movs	r3, #1
 800d82c:	e049      	b.n	800d8c2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800d82e:	687b      	ldr	r3, [r7, #4]
 800d830:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d834:	b2db      	uxtb	r3, r3
 800d836:	2b00      	cmp	r3, #0
 800d838:	d106      	bne.n	800d848 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	2200      	movs	r2, #0
 800d83e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800d842:	6878      	ldr	r0, [r7, #4]
 800d844:	f7f5 fe28 	bl	8003498 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	2202      	movs	r2, #2
 800d84c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	681a      	ldr	r2, [r3, #0]
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	3304      	adds	r3, #4
 800d858:	4619      	mov	r1, r3
 800d85a:	4610      	mov	r0, r2
 800d85c:	f000 fd9a 	bl	800e394 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	2201      	movs	r2, #1
 800d864:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	2201      	movs	r2, #1
 800d86c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	2201      	movs	r2, #1
 800d874:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	2201      	movs	r2, #1
 800d87c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	2201      	movs	r2, #1
 800d884:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	2201      	movs	r2, #1
 800d88c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	2201      	movs	r2, #1
 800d894:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800d898:	687b      	ldr	r3, [r7, #4]
 800d89a:	2201      	movs	r2, #1
 800d89c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	2201      	movs	r2, #1
 800d8a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	2201      	movs	r2, #1
 800d8ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	2201      	movs	r2, #1
 800d8b4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	2201      	movs	r2, #1
 800d8bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800d8c0:	2300      	movs	r3, #0
}
 800d8c2:	4618      	mov	r0, r3
 800d8c4:	3708      	adds	r7, #8
 800d8c6:	46bd      	mov	sp, r7
 800d8c8:	bd80      	pop	{r7, pc}
	...

0800d8cc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800d8cc:	b480      	push	{r7}
 800d8ce:	b085      	sub	sp, #20
 800d8d0:	af00      	add	r7, sp, #0
 800d8d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d8da:	b2db      	uxtb	r3, r3
 800d8dc:	2b01      	cmp	r3, #1
 800d8de:	d001      	beq.n	800d8e4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800d8e0:	2301      	movs	r3, #1
 800d8e2:	e054      	b.n	800d98e <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	2202      	movs	r2, #2
 800d8e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	68da      	ldr	r2, [r3, #12]
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	f042 0201 	orr.w	r2, r2, #1
 800d8fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	4a26      	ldr	r2, [pc, #152]	; (800d99c <HAL_TIM_Base_Start_IT+0xd0>)
 800d902:	4293      	cmp	r3, r2
 800d904:	d022      	beq.n	800d94c <HAL_TIM_Base_Start_IT+0x80>
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d90e:	d01d      	beq.n	800d94c <HAL_TIM_Base_Start_IT+0x80>
 800d910:	687b      	ldr	r3, [r7, #4]
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	4a22      	ldr	r2, [pc, #136]	; (800d9a0 <HAL_TIM_Base_Start_IT+0xd4>)
 800d916:	4293      	cmp	r3, r2
 800d918:	d018      	beq.n	800d94c <HAL_TIM_Base_Start_IT+0x80>
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	4a21      	ldr	r2, [pc, #132]	; (800d9a4 <HAL_TIM_Base_Start_IT+0xd8>)
 800d920:	4293      	cmp	r3, r2
 800d922:	d013      	beq.n	800d94c <HAL_TIM_Base_Start_IT+0x80>
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	681b      	ldr	r3, [r3, #0]
 800d928:	4a1f      	ldr	r2, [pc, #124]	; (800d9a8 <HAL_TIM_Base_Start_IT+0xdc>)
 800d92a:	4293      	cmp	r3, r2
 800d92c:	d00e      	beq.n	800d94c <HAL_TIM_Base_Start_IT+0x80>
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	4a1e      	ldr	r2, [pc, #120]	; (800d9ac <HAL_TIM_Base_Start_IT+0xe0>)
 800d934:	4293      	cmp	r3, r2
 800d936:	d009      	beq.n	800d94c <HAL_TIM_Base_Start_IT+0x80>
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	4a1c      	ldr	r2, [pc, #112]	; (800d9b0 <HAL_TIM_Base_Start_IT+0xe4>)
 800d93e:	4293      	cmp	r3, r2
 800d940:	d004      	beq.n	800d94c <HAL_TIM_Base_Start_IT+0x80>
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	4a1b      	ldr	r2, [pc, #108]	; (800d9b4 <HAL_TIM_Base_Start_IT+0xe8>)
 800d948:	4293      	cmp	r3, r2
 800d94a:	d115      	bne.n	800d978 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	689a      	ldr	r2, [r3, #8]
 800d952:	4b19      	ldr	r3, [pc, #100]	; (800d9b8 <HAL_TIM_Base_Start_IT+0xec>)
 800d954:	4013      	ands	r3, r2
 800d956:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	2b06      	cmp	r3, #6
 800d95c:	d015      	beq.n	800d98a <HAL_TIM_Base_Start_IT+0xbe>
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d964:	d011      	beq.n	800d98a <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800d966:	687b      	ldr	r3, [r7, #4]
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	681a      	ldr	r2, [r3, #0]
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	f042 0201 	orr.w	r2, r2, #1
 800d974:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d976:	e008      	b.n	800d98a <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	681a      	ldr	r2, [r3, #0]
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	681b      	ldr	r3, [r3, #0]
 800d982:	f042 0201 	orr.w	r2, r2, #1
 800d986:	601a      	str	r2, [r3, #0]
 800d988:	e000      	b.n	800d98c <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d98a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800d98c:	2300      	movs	r3, #0
}
 800d98e:	4618      	mov	r0, r3
 800d990:	3714      	adds	r7, #20
 800d992:	46bd      	mov	sp, r7
 800d994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d998:	4770      	bx	lr
 800d99a:	bf00      	nop
 800d99c:	40010000 	.word	0x40010000
 800d9a0:	40000400 	.word	0x40000400
 800d9a4:	40000800 	.word	0x40000800
 800d9a8:	40000c00 	.word	0x40000c00
 800d9ac:	40010400 	.word	0x40010400
 800d9b0:	40001800 	.word	0x40001800
 800d9b4:	40014000 	.word	0x40014000
 800d9b8:	00010007 	.word	0x00010007

0800d9bc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800d9bc:	b480      	push	{r7}
 800d9be:	b083      	sub	sp, #12
 800d9c0:	af00      	add	r7, sp, #0
 800d9c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	68da      	ldr	r2, [r3, #12]
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	f022 0201 	bic.w	r2, r2, #1
 800d9d2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	681b      	ldr	r3, [r3, #0]
 800d9d8:	6a1a      	ldr	r2, [r3, #32]
 800d9da:	f241 1311 	movw	r3, #4369	; 0x1111
 800d9de:	4013      	ands	r3, r2
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	d10f      	bne.n	800da04 <HAL_TIM_Base_Stop_IT+0x48>
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	6a1a      	ldr	r2, [r3, #32]
 800d9ea:	f240 4344 	movw	r3, #1092	; 0x444
 800d9ee:	4013      	ands	r3, r2
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d107      	bne.n	800da04 <HAL_TIM_Base_Stop_IT+0x48>
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	681b      	ldr	r3, [r3, #0]
 800d9f8:	681a      	ldr	r2, [r3, #0]
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	681b      	ldr	r3, [r3, #0]
 800d9fe:	f022 0201 	bic.w	r2, r2, #1
 800da02:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	2201      	movs	r2, #1
 800da08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800da0c:	2300      	movs	r3, #0
}
 800da0e:	4618      	mov	r0, r3
 800da10:	370c      	adds	r7, #12
 800da12:	46bd      	mov	sp, r7
 800da14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da18:	4770      	bx	lr

0800da1a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800da1a:	b580      	push	{r7, lr}
 800da1c:	b082      	sub	sp, #8
 800da1e:	af00      	add	r7, sp, #0
 800da20:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	2b00      	cmp	r3, #0
 800da26:	d101      	bne.n	800da2c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800da28:	2301      	movs	r3, #1
 800da2a:	e049      	b.n	800dac0 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800da32:	b2db      	uxtb	r3, r3
 800da34:	2b00      	cmp	r3, #0
 800da36:	d106      	bne.n	800da46 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	2200      	movs	r2, #0
 800da3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800da40:	6878      	ldr	r0, [r7, #4]
 800da42:	f7f5 fced 	bl	8003420 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	2202      	movs	r2, #2
 800da4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	681a      	ldr	r2, [r3, #0]
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	3304      	adds	r3, #4
 800da56:	4619      	mov	r1, r3
 800da58:	4610      	mov	r0, r2
 800da5a:	f000 fc9b 	bl	800e394 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	2201      	movs	r2, #1
 800da62:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	2201      	movs	r2, #1
 800da6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	2201      	movs	r2, #1
 800da72:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	2201      	movs	r2, #1
 800da7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800da7e:	687b      	ldr	r3, [r7, #4]
 800da80:	2201      	movs	r2, #1
 800da82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	2201      	movs	r2, #1
 800da8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	2201      	movs	r2, #1
 800da92:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	2201      	movs	r2, #1
 800da9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	2201      	movs	r2, #1
 800daa2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	2201      	movs	r2, #1
 800daaa:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	2201      	movs	r2, #1
 800dab2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	2201      	movs	r2, #1
 800daba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800dabe:	2300      	movs	r3, #0
}
 800dac0:	4618      	mov	r0, r3
 800dac2:	3708      	adds	r7, #8
 800dac4:	46bd      	mov	sp, r7
 800dac6:	bd80      	pop	{r7, pc}

0800dac8 <HAL_TIM_PWM_DeInit>:
  * @brief  DeInitializes the TIM peripheral
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim)
{
 800dac8:	b580      	push	{r7, lr}
 800daca:	b082      	sub	sp, #8
 800dacc:	af00      	add	r7, sp, #0
 800dace:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	2202      	movs	r2, #2
 800dad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 800dad8:	687b      	ldr	r3, [r7, #4]
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	6a1a      	ldr	r2, [r3, #32]
 800dade:	f241 1311 	movw	r3, #4369	; 0x1111
 800dae2:	4013      	ands	r3, r2
 800dae4:	2b00      	cmp	r3, #0
 800dae6:	d10f      	bne.n	800db08 <HAL_TIM_PWM_DeInit+0x40>
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	6a1a      	ldr	r2, [r3, #32]
 800daee:	f240 4344 	movw	r3, #1092	; 0x444
 800daf2:	4013      	ands	r3, r2
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d107      	bne.n	800db08 <HAL_TIM_PWM_DeInit+0x40>
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	681b      	ldr	r3, [r3, #0]
 800dafc:	681a      	ldr	r2, [r3, #0]
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	681b      	ldr	r3, [r3, #0]
 800db02:	f022 0201 	bic.w	r2, r2, #1
 800db06:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->PWM_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
  HAL_TIM_PWM_MspDeInit(htim);
 800db08:	6878      	ldr	r0, [r7, #4]
 800db0a:	f000 f839 	bl	800db80 <HAL_TIM_PWM_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
 800db0e:	687b      	ldr	r3, [r7, #4]
 800db10:	2200      	movs	r2, #0
 800db12:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Change the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	2200      	movs	r2, #0
 800db1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	2200      	movs	r2, #0
 800db22:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	2200      	movs	r2, #0
 800db2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	2200      	movs	r2, #0
 800db32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	2200      	movs	r2, #0
 800db3a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	2200      	movs	r2, #0
 800db42:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	2200      	movs	r2, #0
 800db4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	2200      	movs	r2, #0
 800db52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	2200      	movs	r2, #0
 800db5a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800db5e:	687b      	ldr	r3, [r7, #4]
 800db60:	2200      	movs	r2, #0
 800db62:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 800db66:	687b      	ldr	r3, [r7, #4]
 800db68:	2200      	movs	r2, #0
 800db6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	2200      	movs	r2, #0
 800db72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800db76:	2300      	movs	r3, #0
}
 800db78:	4618      	mov	r0, r3
 800db7a:	3708      	adds	r7, #8
 800db7c:	46bd      	mov	sp, r7
 800db7e:	bd80      	pop	{r7, pc}

0800db80 <HAL_TIM_PWM_MspDeInit>:
  * @brief  DeInitializes TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim)
{
 800db80:	b480      	push	{r7}
 800db82:	b083      	sub	sp, #12
 800db84:	af00      	add	r7, sp, #0
 800db86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspDeInit could be implemented in the user file
   */
}
 800db88:	bf00      	nop
 800db8a:	370c      	adds	r7, #12
 800db8c:	46bd      	mov	sp, r7
 800db8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db92:	4770      	bx	lr

0800db94 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800db94:	b580      	push	{r7, lr}
 800db96:	b084      	sub	sp, #16
 800db98:	af00      	add	r7, sp, #0
 800db9a:	6078      	str	r0, [r7, #4]
 800db9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800db9e:	683b      	ldr	r3, [r7, #0]
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d109      	bne.n	800dbb8 <HAL_TIM_PWM_Start+0x24>
 800dba4:	687b      	ldr	r3, [r7, #4]
 800dba6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800dbaa:	b2db      	uxtb	r3, r3
 800dbac:	2b01      	cmp	r3, #1
 800dbae:	bf14      	ite	ne
 800dbb0:	2301      	movne	r3, #1
 800dbb2:	2300      	moveq	r3, #0
 800dbb4:	b2db      	uxtb	r3, r3
 800dbb6:	e03c      	b.n	800dc32 <HAL_TIM_PWM_Start+0x9e>
 800dbb8:	683b      	ldr	r3, [r7, #0]
 800dbba:	2b04      	cmp	r3, #4
 800dbbc:	d109      	bne.n	800dbd2 <HAL_TIM_PWM_Start+0x3e>
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800dbc4:	b2db      	uxtb	r3, r3
 800dbc6:	2b01      	cmp	r3, #1
 800dbc8:	bf14      	ite	ne
 800dbca:	2301      	movne	r3, #1
 800dbcc:	2300      	moveq	r3, #0
 800dbce:	b2db      	uxtb	r3, r3
 800dbd0:	e02f      	b.n	800dc32 <HAL_TIM_PWM_Start+0x9e>
 800dbd2:	683b      	ldr	r3, [r7, #0]
 800dbd4:	2b08      	cmp	r3, #8
 800dbd6:	d109      	bne.n	800dbec <HAL_TIM_PWM_Start+0x58>
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800dbde:	b2db      	uxtb	r3, r3
 800dbe0:	2b01      	cmp	r3, #1
 800dbe2:	bf14      	ite	ne
 800dbe4:	2301      	movne	r3, #1
 800dbe6:	2300      	moveq	r3, #0
 800dbe8:	b2db      	uxtb	r3, r3
 800dbea:	e022      	b.n	800dc32 <HAL_TIM_PWM_Start+0x9e>
 800dbec:	683b      	ldr	r3, [r7, #0]
 800dbee:	2b0c      	cmp	r3, #12
 800dbf0:	d109      	bne.n	800dc06 <HAL_TIM_PWM_Start+0x72>
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800dbf8:	b2db      	uxtb	r3, r3
 800dbfa:	2b01      	cmp	r3, #1
 800dbfc:	bf14      	ite	ne
 800dbfe:	2301      	movne	r3, #1
 800dc00:	2300      	moveq	r3, #0
 800dc02:	b2db      	uxtb	r3, r3
 800dc04:	e015      	b.n	800dc32 <HAL_TIM_PWM_Start+0x9e>
 800dc06:	683b      	ldr	r3, [r7, #0]
 800dc08:	2b10      	cmp	r3, #16
 800dc0a:	d109      	bne.n	800dc20 <HAL_TIM_PWM_Start+0x8c>
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800dc12:	b2db      	uxtb	r3, r3
 800dc14:	2b01      	cmp	r3, #1
 800dc16:	bf14      	ite	ne
 800dc18:	2301      	movne	r3, #1
 800dc1a:	2300      	moveq	r3, #0
 800dc1c:	b2db      	uxtb	r3, r3
 800dc1e:	e008      	b.n	800dc32 <HAL_TIM_PWM_Start+0x9e>
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800dc26:	b2db      	uxtb	r3, r3
 800dc28:	2b01      	cmp	r3, #1
 800dc2a:	bf14      	ite	ne
 800dc2c:	2301      	movne	r3, #1
 800dc2e:	2300      	moveq	r3, #0
 800dc30:	b2db      	uxtb	r3, r3
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d001      	beq.n	800dc3a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800dc36:	2301      	movs	r3, #1
 800dc38:	e0a1      	b.n	800dd7e <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800dc3a:	683b      	ldr	r3, [r7, #0]
 800dc3c:	2b00      	cmp	r3, #0
 800dc3e:	d104      	bne.n	800dc4a <HAL_TIM_PWM_Start+0xb6>
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	2202      	movs	r2, #2
 800dc44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800dc48:	e023      	b.n	800dc92 <HAL_TIM_PWM_Start+0xfe>
 800dc4a:	683b      	ldr	r3, [r7, #0]
 800dc4c:	2b04      	cmp	r3, #4
 800dc4e:	d104      	bne.n	800dc5a <HAL_TIM_PWM_Start+0xc6>
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	2202      	movs	r2, #2
 800dc54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800dc58:	e01b      	b.n	800dc92 <HAL_TIM_PWM_Start+0xfe>
 800dc5a:	683b      	ldr	r3, [r7, #0]
 800dc5c:	2b08      	cmp	r3, #8
 800dc5e:	d104      	bne.n	800dc6a <HAL_TIM_PWM_Start+0xd6>
 800dc60:	687b      	ldr	r3, [r7, #4]
 800dc62:	2202      	movs	r2, #2
 800dc64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800dc68:	e013      	b.n	800dc92 <HAL_TIM_PWM_Start+0xfe>
 800dc6a:	683b      	ldr	r3, [r7, #0]
 800dc6c:	2b0c      	cmp	r3, #12
 800dc6e:	d104      	bne.n	800dc7a <HAL_TIM_PWM_Start+0xe6>
 800dc70:	687b      	ldr	r3, [r7, #4]
 800dc72:	2202      	movs	r2, #2
 800dc74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800dc78:	e00b      	b.n	800dc92 <HAL_TIM_PWM_Start+0xfe>
 800dc7a:	683b      	ldr	r3, [r7, #0]
 800dc7c:	2b10      	cmp	r3, #16
 800dc7e:	d104      	bne.n	800dc8a <HAL_TIM_PWM_Start+0xf6>
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	2202      	movs	r2, #2
 800dc84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800dc88:	e003      	b.n	800dc92 <HAL_TIM_PWM_Start+0xfe>
 800dc8a:	687b      	ldr	r3, [r7, #4]
 800dc8c:	2202      	movs	r2, #2
 800dc8e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	2201      	movs	r2, #1
 800dc98:	6839      	ldr	r1, [r7, #0]
 800dc9a:	4618      	mov	r0, r3
 800dc9c:	f000 feea 	bl	800ea74 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	4a38      	ldr	r2, [pc, #224]	; (800dd88 <HAL_TIM_PWM_Start+0x1f4>)
 800dca6:	4293      	cmp	r3, r2
 800dca8:	d013      	beq.n	800dcd2 <HAL_TIM_PWM_Start+0x13e>
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	4a37      	ldr	r2, [pc, #220]	; (800dd8c <HAL_TIM_PWM_Start+0x1f8>)
 800dcb0:	4293      	cmp	r3, r2
 800dcb2:	d00e      	beq.n	800dcd2 <HAL_TIM_PWM_Start+0x13e>
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	4a35      	ldr	r2, [pc, #212]	; (800dd90 <HAL_TIM_PWM_Start+0x1fc>)
 800dcba:	4293      	cmp	r3, r2
 800dcbc:	d009      	beq.n	800dcd2 <HAL_TIM_PWM_Start+0x13e>
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	4a34      	ldr	r2, [pc, #208]	; (800dd94 <HAL_TIM_PWM_Start+0x200>)
 800dcc4:	4293      	cmp	r3, r2
 800dcc6:	d004      	beq.n	800dcd2 <HAL_TIM_PWM_Start+0x13e>
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	4a32      	ldr	r2, [pc, #200]	; (800dd98 <HAL_TIM_PWM_Start+0x204>)
 800dcce:	4293      	cmp	r3, r2
 800dcd0:	d101      	bne.n	800dcd6 <HAL_TIM_PWM_Start+0x142>
 800dcd2:	2301      	movs	r3, #1
 800dcd4:	e000      	b.n	800dcd8 <HAL_TIM_PWM_Start+0x144>
 800dcd6:	2300      	movs	r3, #0
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d007      	beq.n	800dcec <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	681b      	ldr	r3, [r3, #0]
 800dce6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800dcea:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	4a25      	ldr	r2, [pc, #148]	; (800dd88 <HAL_TIM_PWM_Start+0x1f4>)
 800dcf2:	4293      	cmp	r3, r2
 800dcf4:	d022      	beq.n	800dd3c <HAL_TIM_PWM_Start+0x1a8>
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	681b      	ldr	r3, [r3, #0]
 800dcfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800dcfe:	d01d      	beq.n	800dd3c <HAL_TIM_PWM_Start+0x1a8>
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	4a25      	ldr	r2, [pc, #148]	; (800dd9c <HAL_TIM_PWM_Start+0x208>)
 800dd06:	4293      	cmp	r3, r2
 800dd08:	d018      	beq.n	800dd3c <HAL_TIM_PWM_Start+0x1a8>
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	681b      	ldr	r3, [r3, #0]
 800dd0e:	4a24      	ldr	r2, [pc, #144]	; (800dda0 <HAL_TIM_PWM_Start+0x20c>)
 800dd10:	4293      	cmp	r3, r2
 800dd12:	d013      	beq.n	800dd3c <HAL_TIM_PWM_Start+0x1a8>
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	4a22      	ldr	r2, [pc, #136]	; (800dda4 <HAL_TIM_PWM_Start+0x210>)
 800dd1a:	4293      	cmp	r3, r2
 800dd1c:	d00e      	beq.n	800dd3c <HAL_TIM_PWM_Start+0x1a8>
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	681b      	ldr	r3, [r3, #0]
 800dd22:	4a1a      	ldr	r2, [pc, #104]	; (800dd8c <HAL_TIM_PWM_Start+0x1f8>)
 800dd24:	4293      	cmp	r3, r2
 800dd26:	d009      	beq.n	800dd3c <HAL_TIM_PWM_Start+0x1a8>
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	681b      	ldr	r3, [r3, #0]
 800dd2c:	4a1e      	ldr	r2, [pc, #120]	; (800dda8 <HAL_TIM_PWM_Start+0x214>)
 800dd2e:	4293      	cmp	r3, r2
 800dd30:	d004      	beq.n	800dd3c <HAL_TIM_PWM_Start+0x1a8>
 800dd32:	687b      	ldr	r3, [r7, #4]
 800dd34:	681b      	ldr	r3, [r3, #0]
 800dd36:	4a16      	ldr	r2, [pc, #88]	; (800dd90 <HAL_TIM_PWM_Start+0x1fc>)
 800dd38:	4293      	cmp	r3, r2
 800dd3a:	d115      	bne.n	800dd68 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	689a      	ldr	r2, [r3, #8]
 800dd42:	4b1a      	ldr	r3, [pc, #104]	; (800ddac <HAL_TIM_PWM_Start+0x218>)
 800dd44:	4013      	ands	r3, r2
 800dd46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	2b06      	cmp	r3, #6
 800dd4c:	d015      	beq.n	800dd7a <HAL_TIM_PWM_Start+0x1e6>
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dd54:	d011      	beq.n	800dd7a <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	681a      	ldr	r2, [r3, #0]
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	681b      	ldr	r3, [r3, #0]
 800dd60:	f042 0201 	orr.w	r2, r2, #1
 800dd64:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dd66:	e008      	b.n	800dd7a <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	681b      	ldr	r3, [r3, #0]
 800dd6c:	681a      	ldr	r2, [r3, #0]
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	f042 0201 	orr.w	r2, r2, #1
 800dd76:	601a      	str	r2, [r3, #0]
 800dd78:	e000      	b.n	800dd7c <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800dd7a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800dd7c:	2300      	movs	r3, #0
}
 800dd7e:	4618      	mov	r0, r3
 800dd80:	3710      	adds	r7, #16
 800dd82:	46bd      	mov	sp, r7
 800dd84:	bd80      	pop	{r7, pc}
 800dd86:	bf00      	nop
 800dd88:	40010000 	.word	0x40010000
 800dd8c:	40010400 	.word	0x40010400
 800dd90:	40014000 	.word	0x40014000
 800dd94:	40014400 	.word	0x40014400
 800dd98:	40014800 	.word	0x40014800
 800dd9c:	40000400 	.word	0x40000400
 800dda0:	40000800 	.word	0x40000800
 800dda4:	40000c00 	.word	0x40000c00
 800dda8:	40001800 	.word	0x40001800
 800ddac:	00010007 	.word	0x00010007

0800ddb0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ddb0:	b580      	push	{r7, lr}
 800ddb2:	b082      	sub	sp, #8
 800ddb4:	af00      	add	r7, sp, #0
 800ddb6:	6078      	str	r0, [r7, #4]
 800ddb8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	2200      	movs	r2, #0
 800ddc0:	6839      	ldr	r1, [r7, #0]
 800ddc2:	4618      	mov	r0, r3
 800ddc4:	f000 fe56 	bl	800ea74 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	4a3e      	ldr	r2, [pc, #248]	; (800dec8 <HAL_TIM_PWM_Stop+0x118>)
 800ddce:	4293      	cmp	r3, r2
 800ddd0:	d013      	beq.n	800ddfa <HAL_TIM_PWM_Stop+0x4a>
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	681b      	ldr	r3, [r3, #0]
 800ddd6:	4a3d      	ldr	r2, [pc, #244]	; (800decc <HAL_TIM_PWM_Stop+0x11c>)
 800ddd8:	4293      	cmp	r3, r2
 800ddda:	d00e      	beq.n	800ddfa <HAL_TIM_PWM_Stop+0x4a>
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	681b      	ldr	r3, [r3, #0]
 800dde0:	4a3b      	ldr	r2, [pc, #236]	; (800ded0 <HAL_TIM_PWM_Stop+0x120>)
 800dde2:	4293      	cmp	r3, r2
 800dde4:	d009      	beq.n	800ddfa <HAL_TIM_PWM_Stop+0x4a>
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	681b      	ldr	r3, [r3, #0]
 800ddea:	4a3a      	ldr	r2, [pc, #232]	; (800ded4 <HAL_TIM_PWM_Stop+0x124>)
 800ddec:	4293      	cmp	r3, r2
 800ddee:	d004      	beq.n	800ddfa <HAL_TIM_PWM_Stop+0x4a>
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	4a38      	ldr	r2, [pc, #224]	; (800ded8 <HAL_TIM_PWM_Stop+0x128>)
 800ddf6:	4293      	cmp	r3, r2
 800ddf8:	d101      	bne.n	800ddfe <HAL_TIM_PWM_Stop+0x4e>
 800ddfa:	2301      	movs	r3, #1
 800ddfc:	e000      	b.n	800de00 <HAL_TIM_PWM_Stop+0x50>
 800ddfe:	2300      	movs	r3, #0
 800de00:	2b00      	cmp	r3, #0
 800de02:	d017      	beq.n	800de34 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	6a1a      	ldr	r2, [r3, #32]
 800de0a:	f241 1311 	movw	r3, #4369	; 0x1111
 800de0e:	4013      	ands	r3, r2
 800de10:	2b00      	cmp	r3, #0
 800de12:	d10f      	bne.n	800de34 <HAL_TIM_PWM_Stop+0x84>
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	6a1a      	ldr	r2, [r3, #32]
 800de1a:	f240 4344 	movw	r3, #1092	; 0x444
 800de1e:	4013      	ands	r3, r2
 800de20:	2b00      	cmp	r3, #0
 800de22:	d107      	bne.n	800de34 <HAL_TIM_PWM_Stop+0x84>
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	681b      	ldr	r3, [r3, #0]
 800de2e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800de32:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	6a1a      	ldr	r2, [r3, #32]
 800de3a:	f241 1311 	movw	r3, #4369	; 0x1111
 800de3e:	4013      	ands	r3, r2
 800de40:	2b00      	cmp	r3, #0
 800de42:	d10f      	bne.n	800de64 <HAL_TIM_PWM_Stop+0xb4>
 800de44:	687b      	ldr	r3, [r7, #4]
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	6a1a      	ldr	r2, [r3, #32]
 800de4a:	f240 4344 	movw	r3, #1092	; 0x444
 800de4e:	4013      	ands	r3, r2
 800de50:	2b00      	cmp	r3, #0
 800de52:	d107      	bne.n	800de64 <HAL_TIM_PWM_Stop+0xb4>
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	681b      	ldr	r3, [r3, #0]
 800de58:	681a      	ldr	r2, [r3, #0]
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	f022 0201 	bic.w	r2, r2, #1
 800de62:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800de64:	683b      	ldr	r3, [r7, #0]
 800de66:	2b00      	cmp	r3, #0
 800de68:	d104      	bne.n	800de74 <HAL_TIM_PWM_Stop+0xc4>
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	2201      	movs	r2, #1
 800de6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800de72:	e023      	b.n	800debc <HAL_TIM_PWM_Stop+0x10c>
 800de74:	683b      	ldr	r3, [r7, #0]
 800de76:	2b04      	cmp	r3, #4
 800de78:	d104      	bne.n	800de84 <HAL_TIM_PWM_Stop+0xd4>
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	2201      	movs	r2, #1
 800de7e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800de82:	e01b      	b.n	800debc <HAL_TIM_PWM_Stop+0x10c>
 800de84:	683b      	ldr	r3, [r7, #0]
 800de86:	2b08      	cmp	r3, #8
 800de88:	d104      	bne.n	800de94 <HAL_TIM_PWM_Stop+0xe4>
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	2201      	movs	r2, #1
 800de8e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800de92:	e013      	b.n	800debc <HAL_TIM_PWM_Stop+0x10c>
 800de94:	683b      	ldr	r3, [r7, #0]
 800de96:	2b0c      	cmp	r3, #12
 800de98:	d104      	bne.n	800dea4 <HAL_TIM_PWM_Stop+0xf4>
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	2201      	movs	r2, #1
 800de9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800dea2:	e00b      	b.n	800debc <HAL_TIM_PWM_Stop+0x10c>
 800dea4:	683b      	ldr	r3, [r7, #0]
 800dea6:	2b10      	cmp	r3, #16
 800dea8:	d104      	bne.n	800deb4 <HAL_TIM_PWM_Stop+0x104>
 800deaa:	687b      	ldr	r3, [r7, #4]
 800deac:	2201      	movs	r2, #1
 800deae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800deb2:	e003      	b.n	800debc <HAL_TIM_PWM_Stop+0x10c>
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	2201      	movs	r2, #1
 800deb8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800debc:	2300      	movs	r3, #0
}
 800debe:	4618      	mov	r0, r3
 800dec0:	3708      	adds	r7, #8
 800dec2:	46bd      	mov	sp, r7
 800dec4:	bd80      	pop	{r7, pc}
 800dec6:	bf00      	nop
 800dec8:	40010000 	.word	0x40010000
 800decc:	40010400 	.word	0x40010400
 800ded0:	40014000 	.word	0x40014000
 800ded4:	40014400 	.word	0x40014400
 800ded8:	40014800 	.word	0x40014800

0800dedc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800dedc:	b580      	push	{r7, lr}
 800dede:	b082      	sub	sp, #8
 800dee0:	af00      	add	r7, sp, #0
 800dee2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	681b      	ldr	r3, [r3, #0]
 800dee8:	691b      	ldr	r3, [r3, #16]
 800deea:	f003 0302 	and.w	r3, r3, #2
 800deee:	2b02      	cmp	r3, #2
 800def0:	d122      	bne.n	800df38 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	681b      	ldr	r3, [r3, #0]
 800def6:	68db      	ldr	r3, [r3, #12]
 800def8:	f003 0302 	and.w	r3, r3, #2
 800defc:	2b02      	cmp	r3, #2
 800defe:	d11b      	bne.n	800df38 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	f06f 0202 	mvn.w	r2, #2
 800df08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	2201      	movs	r2, #1
 800df0e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	699b      	ldr	r3, [r3, #24]
 800df16:	f003 0303 	and.w	r3, r3, #3
 800df1a:	2b00      	cmp	r3, #0
 800df1c:	d003      	beq.n	800df26 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800df1e:	6878      	ldr	r0, [r7, #4]
 800df20:	f000 fa1a 	bl	800e358 <HAL_TIM_IC_CaptureCallback>
 800df24:	e005      	b.n	800df32 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800df26:	6878      	ldr	r0, [r7, #4]
 800df28:	f000 fa0c 	bl	800e344 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800df2c:	6878      	ldr	r0, [r7, #4]
 800df2e:	f000 fa1d 	bl	800e36c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	2200      	movs	r2, #0
 800df36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	681b      	ldr	r3, [r3, #0]
 800df3c:	691b      	ldr	r3, [r3, #16]
 800df3e:	f003 0304 	and.w	r3, r3, #4
 800df42:	2b04      	cmp	r3, #4
 800df44:	d122      	bne.n	800df8c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	68db      	ldr	r3, [r3, #12]
 800df4c:	f003 0304 	and.w	r3, r3, #4
 800df50:	2b04      	cmp	r3, #4
 800df52:	d11b      	bne.n	800df8c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	f06f 0204 	mvn.w	r2, #4
 800df5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	2202      	movs	r2, #2
 800df62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800df64:	687b      	ldr	r3, [r7, #4]
 800df66:	681b      	ldr	r3, [r3, #0]
 800df68:	699b      	ldr	r3, [r3, #24]
 800df6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d003      	beq.n	800df7a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800df72:	6878      	ldr	r0, [r7, #4]
 800df74:	f000 f9f0 	bl	800e358 <HAL_TIM_IC_CaptureCallback>
 800df78:	e005      	b.n	800df86 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800df7a:	6878      	ldr	r0, [r7, #4]
 800df7c:	f000 f9e2 	bl	800e344 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800df80:	6878      	ldr	r0, [r7, #4]
 800df82:	f000 f9f3 	bl	800e36c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	2200      	movs	r2, #0
 800df8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	681b      	ldr	r3, [r3, #0]
 800df90:	691b      	ldr	r3, [r3, #16]
 800df92:	f003 0308 	and.w	r3, r3, #8
 800df96:	2b08      	cmp	r3, #8
 800df98:	d122      	bne.n	800dfe0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	681b      	ldr	r3, [r3, #0]
 800df9e:	68db      	ldr	r3, [r3, #12]
 800dfa0:	f003 0308 	and.w	r3, r3, #8
 800dfa4:	2b08      	cmp	r3, #8
 800dfa6:	d11b      	bne.n	800dfe0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	681b      	ldr	r3, [r3, #0]
 800dfac:	f06f 0208 	mvn.w	r2, #8
 800dfb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	2204      	movs	r2, #4
 800dfb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800dfb8:	687b      	ldr	r3, [r7, #4]
 800dfba:	681b      	ldr	r3, [r3, #0]
 800dfbc:	69db      	ldr	r3, [r3, #28]
 800dfbe:	f003 0303 	and.w	r3, r3, #3
 800dfc2:	2b00      	cmp	r3, #0
 800dfc4:	d003      	beq.n	800dfce <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800dfc6:	6878      	ldr	r0, [r7, #4]
 800dfc8:	f000 f9c6 	bl	800e358 <HAL_TIM_IC_CaptureCallback>
 800dfcc:	e005      	b.n	800dfda <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800dfce:	6878      	ldr	r0, [r7, #4]
 800dfd0:	f000 f9b8 	bl	800e344 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800dfd4:	6878      	ldr	r0, [r7, #4]
 800dfd6:	f000 f9c9 	bl	800e36c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	2200      	movs	r2, #0
 800dfde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	691b      	ldr	r3, [r3, #16]
 800dfe6:	f003 0310 	and.w	r3, r3, #16
 800dfea:	2b10      	cmp	r3, #16
 800dfec:	d122      	bne.n	800e034 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	68db      	ldr	r3, [r3, #12]
 800dff4:	f003 0310 	and.w	r3, r3, #16
 800dff8:	2b10      	cmp	r3, #16
 800dffa:	d11b      	bne.n	800e034 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	f06f 0210 	mvn.w	r2, #16
 800e004:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	2208      	movs	r2, #8
 800e00a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	681b      	ldr	r3, [r3, #0]
 800e010:	69db      	ldr	r3, [r3, #28]
 800e012:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e016:	2b00      	cmp	r3, #0
 800e018:	d003      	beq.n	800e022 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e01a:	6878      	ldr	r0, [r7, #4]
 800e01c:	f000 f99c 	bl	800e358 <HAL_TIM_IC_CaptureCallback>
 800e020:	e005      	b.n	800e02e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e022:	6878      	ldr	r0, [r7, #4]
 800e024:	f000 f98e 	bl	800e344 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e028:	6878      	ldr	r0, [r7, #4]
 800e02a:	f000 f99f 	bl	800e36c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	2200      	movs	r2, #0
 800e032:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	691b      	ldr	r3, [r3, #16]
 800e03a:	f003 0301 	and.w	r3, r3, #1
 800e03e:	2b01      	cmp	r3, #1
 800e040:	d10e      	bne.n	800e060 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	681b      	ldr	r3, [r3, #0]
 800e046:	68db      	ldr	r3, [r3, #12]
 800e048:	f003 0301 	and.w	r3, r3, #1
 800e04c:	2b01      	cmp	r3, #1
 800e04e:	d107      	bne.n	800e060 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	681b      	ldr	r3, [r3, #0]
 800e054:	f06f 0201 	mvn.w	r2, #1
 800e058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e05a:	6878      	ldr	r0, [r7, #4]
 800e05c:	f7f5 fa8c 	bl	8003578 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	691b      	ldr	r3, [r3, #16]
 800e066:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e06a:	2b80      	cmp	r3, #128	; 0x80
 800e06c:	d10e      	bne.n	800e08c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	68db      	ldr	r3, [r3, #12]
 800e074:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e078:	2b80      	cmp	r3, #128	; 0x80
 800e07a:	d107      	bne.n	800e08c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800e084:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e086:	6878      	ldr	r0, [r7, #4]
 800e088:	f000 fd23 	bl	800ead2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	681b      	ldr	r3, [r3, #0]
 800e090:	691b      	ldr	r3, [r3, #16]
 800e092:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e096:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e09a:	d10e      	bne.n	800e0ba <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	681b      	ldr	r3, [r3, #0]
 800e0a0:	68db      	ldr	r3, [r3, #12]
 800e0a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e0a6:	2b80      	cmp	r3, #128	; 0x80
 800e0a8:	d107      	bne.n	800e0ba <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	681b      	ldr	r3, [r3, #0]
 800e0ae:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800e0b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800e0b4:	6878      	ldr	r0, [r7, #4]
 800e0b6:	f000 fd16 	bl	800eae6 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	691b      	ldr	r3, [r3, #16]
 800e0c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e0c4:	2b40      	cmp	r3, #64	; 0x40
 800e0c6:	d10e      	bne.n	800e0e6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	68db      	ldr	r3, [r3, #12]
 800e0ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e0d2:	2b40      	cmp	r3, #64	; 0x40
 800e0d4:	d107      	bne.n	800e0e6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	681b      	ldr	r3, [r3, #0]
 800e0da:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800e0de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e0e0:	6878      	ldr	r0, [r7, #4]
 800e0e2:	f000 f94d 	bl	800e380 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800e0e6:	687b      	ldr	r3, [r7, #4]
 800e0e8:	681b      	ldr	r3, [r3, #0]
 800e0ea:	691b      	ldr	r3, [r3, #16]
 800e0ec:	f003 0320 	and.w	r3, r3, #32
 800e0f0:	2b20      	cmp	r3, #32
 800e0f2:	d10e      	bne.n	800e112 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	681b      	ldr	r3, [r3, #0]
 800e0f8:	68db      	ldr	r3, [r3, #12]
 800e0fa:	f003 0320 	and.w	r3, r3, #32
 800e0fe:	2b20      	cmp	r3, #32
 800e100:	d107      	bne.n	800e112 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	681b      	ldr	r3, [r3, #0]
 800e106:	f06f 0220 	mvn.w	r2, #32
 800e10a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e10c:	6878      	ldr	r0, [r7, #4]
 800e10e:	f000 fcd6 	bl	800eabe <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e112:	bf00      	nop
 800e114:	3708      	adds	r7, #8
 800e116:	46bd      	mov	sp, r7
 800e118:	bd80      	pop	{r7, pc}
	...

0800e11c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800e11c:	b580      	push	{r7, lr}
 800e11e:	b086      	sub	sp, #24
 800e120:	af00      	add	r7, sp, #0
 800e122:	60f8      	str	r0, [r7, #12]
 800e124:	60b9      	str	r1, [r7, #8]
 800e126:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e128:	2300      	movs	r3, #0
 800e12a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e12c:	68fb      	ldr	r3, [r7, #12]
 800e12e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e132:	2b01      	cmp	r3, #1
 800e134:	d101      	bne.n	800e13a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800e136:	2302      	movs	r3, #2
 800e138:	e0ff      	b.n	800e33a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800e13a:	68fb      	ldr	r3, [r7, #12]
 800e13c:	2201      	movs	r2, #1
 800e13e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	2b14      	cmp	r3, #20
 800e146:	f200 80f0 	bhi.w	800e32a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800e14a:	a201      	add	r2, pc, #4	; (adr r2, 800e150 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800e14c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e150:	0800e1a5 	.word	0x0800e1a5
 800e154:	0800e32b 	.word	0x0800e32b
 800e158:	0800e32b 	.word	0x0800e32b
 800e15c:	0800e32b 	.word	0x0800e32b
 800e160:	0800e1e5 	.word	0x0800e1e5
 800e164:	0800e32b 	.word	0x0800e32b
 800e168:	0800e32b 	.word	0x0800e32b
 800e16c:	0800e32b 	.word	0x0800e32b
 800e170:	0800e227 	.word	0x0800e227
 800e174:	0800e32b 	.word	0x0800e32b
 800e178:	0800e32b 	.word	0x0800e32b
 800e17c:	0800e32b 	.word	0x0800e32b
 800e180:	0800e267 	.word	0x0800e267
 800e184:	0800e32b 	.word	0x0800e32b
 800e188:	0800e32b 	.word	0x0800e32b
 800e18c:	0800e32b 	.word	0x0800e32b
 800e190:	0800e2a9 	.word	0x0800e2a9
 800e194:	0800e32b 	.word	0x0800e32b
 800e198:	0800e32b 	.word	0x0800e32b
 800e19c:	0800e32b 	.word	0x0800e32b
 800e1a0:	0800e2e9 	.word	0x0800e2e9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e1a4:	68fb      	ldr	r3, [r7, #12]
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	68b9      	ldr	r1, [r7, #8]
 800e1aa:	4618      	mov	r0, r3
 800e1ac:	f000 f98c 	bl	800e4c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	681b      	ldr	r3, [r3, #0]
 800e1b4:	699a      	ldr	r2, [r3, #24]
 800e1b6:	68fb      	ldr	r3, [r7, #12]
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	f042 0208 	orr.w	r2, r2, #8
 800e1be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	699a      	ldr	r2, [r3, #24]
 800e1c6:	68fb      	ldr	r3, [r7, #12]
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	f022 0204 	bic.w	r2, r2, #4
 800e1ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	681b      	ldr	r3, [r3, #0]
 800e1d4:	6999      	ldr	r1, [r3, #24]
 800e1d6:	68bb      	ldr	r3, [r7, #8]
 800e1d8:	691a      	ldr	r2, [r3, #16]
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	681b      	ldr	r3, [r3, #0]
 800e1de:	430a      	orrs	r2, r1
 800e1e0:	619a      	str	r2, [r3, #24]
      break;
 800e1e2:	e0a5      	b.n	800e330 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	681b      	ldr	r3, [r3, #0]
 800e1e8:	68b9      	ldr	r1, [r7, #8]
 800e1ea:	4618      	mov	r0, r3
 800e1ec:	f000 f9fc 	bl	800e5e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e1f0:	68fb      	ldr	r3, [r7, #12]
 800e1f2:	681b      	ldr	r3, [r3, #0]
 800e1f4:	699a      	ldr	r2, [r3, #24]
 800e1f6:	68fb      	ldr	r3, [r7, #12]
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e1fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	681b      	ldr	r3, [r3, #0]
 800e204:	699a      	ldr	r2, [r3, #24]
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e20e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e210:	68fb      	ldr	r3, [r7, #12]
 800e212:	681b      	ldr	r3, [r3, #0]
 800e214:	6999      	ldr	r1, [r3, #24]
 800e216:	68bb      	ldr	r3, [r7, #8]
 800e218:	691b      	ldr	r3, [r3, #16]
 800e21a:	021a      	lsls	r2, r3, #8
 800e21c:	68fb      	ldr	r3, [r7, #12]
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	430a      	orrs	r2, r1
 800e222:	619a      	str	r2, [r3, #24]
      break;
 800e224:	e084      	b.n	800e330 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e226:	68fb      	ldr	r3, [r7, #12]
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	68b9      	ldr	r1, [r7, #8]
 800e22c:	4618      	mov	r0, r3
 800e22e:	f000 fa65 	bl	800e6fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	681b      	ldr	r3, [r3, #0]
 800e236:	69da      	ldr	r2, [r3, #28]
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	681b      	ldr	r3, [r3, #0]
 800e23c:	f042 0208 	orr.w	r2, r2, #8
 800e240:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	69da      	ldr	r2, [r3, #28]
 800e248:	68fb      	ldr	r3, [r7, #12]
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	f022 0204 	bic.w	r2, r2, #4
 800e250:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e252:	68fb      	ldr	r3, [r7, #12]
 800e254:	681b      	ldr	r3, [r3, #0]
 800e256:	69d9      	ldr	r1, [r3, #28]
 800e258:	68bb      	ldr	r3, [r7, #8]
 800e25a:	691a      	ldr	r2, [r3, #16]
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	681b      	ldr	r3, [r3, #0]
 800e260:	430a      	orrs	r2, r1
 800e262:	61da      	str	r2, [r3, #28]
      break;
 800e264:	e064      	b.n	800e330 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e266:	68fb      	ldr	r3, [r7, #12]
 800e268:	681b      	ldr	r3, [r3, #0]
 800e26a:	68b9      	ldr	r1, [r7, #8]
 800e26c:	4618      	mov	r0, r3
 800e26e:	f000 facd 	bl	800e80c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	681b      	ldr	r3, [r3, #0]
 800e276:	69da      	ldr	r2, [r3, #28]
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	681b      	ldr	r3, [r3, #0]
 800e27c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e280:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e282:	68fb      	ldr	r3, [r7, #12]
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	69da      	ldr	r2, [r3, #28]
 800e288:	68fb      	ldr	r3, [r7, #12]
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e290:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e292:	68fb      	ldr	r3, [r7, #12]
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	69d9      	ldr	r1, [r3, #28]
 800e298:	68bb      	ldr	r3, [r7, #8]
 800e29a:	691b      	ldr	r3, [r3, #16]
 800e29c:	021a      	lsls	r2, r3, #8
 800e29e:	68fb      	ldr	r3, [r7, #12]
 800e2a0:	681b      	ldr	r3, [r3, #0]
 800e2a2:	430a      	orrs	r2, r1
 800e2a4:	61da      	str	r2, [r3, #28]
      break;
 800e2a6:	e043      	b.n	800e330 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	681b      	ldr	r3, [r3, #0]
 800e2ac:	68b9      	ldr	r1, [r7, #8]
 800e2ae:	4618      	mov	r0, r3
 800e2b0:	f000 fb16 	bl	800e8e0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	681b      	ldr	r3, [r3, #0]
 800e2b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	681b      	ldr	r3, [r3, #0]
 800e2be:	f042 0208 	orr.w	r2, r2, #8
 800e2c2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800e2c4:	68fb      	ldr	r3, [r7, #12]
 800e2c6:	681b      	ldr	r3, [r3, #0]
 800e2c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	f022 0204 	bic.w	r2, r2, #4
 800e2d2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800e2da:	68bb      	ldr	r3, [r7, #8]
 800e2dc:	691a      	ldr	r2, [r3, #16]
 800e2de:	68fb      	ldr	r3, [r7, #12]
 800e2e0:	681b      	ldr	r3, [r3, #0]
 800e2e2:	430a      	orrs	r2, r1
 800e2e4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800e2e6:	e023      	b.n	800e330 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800e2e8:	68fb      	ldr	r3, [r7, #12]
 800e2ea:	681b      	ldr	r3, [r3, #0]
 800e2ec:	68b9      	ldr	r1, [r7, #8]
 800e2ee:	4618      	mov	r0, r3
 800e2f0:	f000 fb5a 	bl	800e9a8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800e2f4:	68fb      	ldr	r3, [r7, #12]
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e2fa:	68fb      	ldr	r3, [r7, #12]
 800e2fc:	681b      	ldr	r3, [r3, #0]
 800e2fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e302:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800e304:	68fb      	ldr	r3, [r7, #12]
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e312:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800e314:	68fb      	ldr	r3, [r7, #12]
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800e31a:	68bb      	ldr	r3, [r7, #8]
 800e31c:	691b      	ldr	r3, [r3, #16]
 800e31e:	021a      	lsls	r2, r3, #8
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	430a      	orrs	r2, r1
 800e326:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800e328:	e002      	b.n	800e330 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800e32a:	2301      	movs	r3, #1
 800e32c:	75fb      	strb	r3, [r7, #23]
      break;
 800e32e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e330:	68fb      	ldr	r3, [r7, #12]
 800e332:	2200      	movs	r2, #0
 800e334:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800e338:	7dfb      	ldrb	r3, [r7, #23]
}
 800e33a:	4618      	mov	r0, r3
 800e33c:	3718      	adds	r7, #24
 800e33e:	46bd      	mov	sp, r7
 800e340:	bd80      	pop	{r7, pc}
 800e342:	bf00      	nop

0800e344 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e344:	b480      	push	{r7}
 800e346:	b083      	sub	sp, #12
 800e348:	af00      	add	r7, sp, #0
 800e34a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e34c:	bf00      	nop
 800e34e:	370c      	adds	r7, #12
 800e350:	46bd      	mov	sp, r7
 800e352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e356:	4770      	bx	lr

0800e358 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e358:	b480      	push	{r7}
 800e35a:	b083      	sub	sp, #12
 800e35c:	af00      	add	r7, sp, #0
 800e35e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e360:	bf00      	nop
 800e362:	370c      	adds	r7, #12
 800e364:	46bd      	mov	sp, r7
 800e366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e36a:	4770      	bx	lr

0800e36c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e36c:	b480      	push	{r7}
 800e36e:	b083      	sub	sp, #12
 800e370:	af00      	add	r7, sp, #0
 800e372:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e374:	bf00      	nop
 800e376:	370c      	adds	r7, #12
 800e378:	46bd      	mov	sp, r7
 800e37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e37e:	4770      	bx	lr

0800e380 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e380:	b480      	push	{r7}
 800e382:	b083      	sub	sp, #12
 800e384:	af00      	add	r7, sp, #0
 800e386:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e388:	bf00      	nop
 800e38a:	370c      	adds	r7, #12
 800e38c:	46bd      	mov	sp, r7
 800e38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e392:	4770      	bx	lr

0800e394 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800e394:	b480      	push	{r7}
 800e396:	b085      	sub	sp, #20
 800e398:	af00      	add	r7, sp, #0
 800e39a:	6078      	str	r0, [r7, #4]
 800e39c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e3a4:	687b      	ldr	r3, [r7, #4]
 800e3a6:	4a40      	ldr	r2, [pc, #256]	; (800e4a8 <TIM_Base_SetConfig+0x114>)
 800e3a8:	4293      	cmp	r3, r2
 800e3aa:	d013      	beq.n	800e3d4 <TIM_Base_SetConfig+0x40>
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e3b2:	d00f      	beq.n	800e3d4 <TIM_Base_SetConfig+0x40>
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	4a3d      	ldr	r2, [pc, #244]	; (800e4ac <TIM_Base_SetConfig+0x118>)
 800e3b8:	4293      	cmp	r3, r2
 800e3ba:	d00b      	beq.n	800e3d4 <TIM_Base_SetConfig+0x40>
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	4a3c      	ldr	r2, [pc, #240]	; (800e4b0 <TIM_Base_SetConfig+0x11c>)
 800e3c0:	4293      	cmp	r3, r2
 800e3c2:	d007      	beq.n	800e3d4 <TIM_Base_SetConfig+0x40>
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	4a3b      	ldr	r2, [pc, #236]	; (800e4b4 <TIM_Base_SetConfig+0x120>)
 800e3c8:	4293      	cmp	r3, r2
 800e3ca:	d003      	beq.n	800e3d4 <TIM_Base_SetConfig+0x40>
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	4a3a      	ldr	r2, [pc, #232]	; (800e4b8 <TIM_Base_SetConfig+0x124>)
 800e3d0:	4293      	cmp	r3, r2
 800e3d2:	d108      	bne.n	800e3e6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e3d4:	68fb      	ldr	r3, [r7, #12]
 800e3d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e3da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e3dc:	683b      	ldr	r3, [r7, #0]
 800e3de:	685b      	ldr	r3, [r3, #4]
 800e3e0:	68fa      	ldr	r2, [r7, #12]
 800e3e2:	4313      	orrs	r3, r2
 800e3e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	4a2f      	ldr	r2, [pc, #188]	; (800e4a8 <TIM_Base_SetConfig+0x114>)
 800e3ea:	4293      	cmp	r3, r2
 800e3ec:	d01f      	beq.n	800e42e <TIM_Base_SetConfig+0x9a>
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e3f4:	d01b      	beq.n	800e42e <TIM_Base_SetConfig+0x9a>
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	4a2c      	ldr	r2, [pc, #176]	; (800e4ac <TIM_Base_SetConfig+0x118>)
 800e3fa:	4293      	cmp	r3, r2
 800e3fc:	d017      	beq.n	800e42e <TIM_Base_SetConfig+0x9a>
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	4a2b      	ldr	r2, [pc, #172]	; (800e4b0 <TIM_Base_SetConfig+0x11c>)
 800e402:	4293      	cmp	r3, r2
 800e404:	d013      	beq.n	800e42e <TIM_Base_SetConfig+0x9a>
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	4a2a      	ldr	r2, [pc, #168]	; (800e4b4 <TIM_Base_SetConfig+0x120>)
 800e40a:	4293      	cmp	r3, r2
 800e40c:	d00f      	beq.n	800e42e <TIM_Base_SetConfig+0x9a>
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	4a29      	ldr	r2, [pc, #164]	; (800e4b8 <TIM_Base_SetConfig+0x124>)
 800e412:	4293      	cmp	r3, r2
 800e414:	d00b      	beq.n	800e42e <TIM_Base_SetConfig+0x9a>
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	4a28      	ldr	r2, [pc, #160]	; (800e4bc <TIM_Base_SetConfig+0x128>)
 800e41a:	4293      	cmp	r3, r2
 800e41c:	d007      	beq.n	800e42e <TIM_Base_SetConfig+0x9a>
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	4a27      	ldr	r2, [pc, #156]	; (800e4c0 <TIM_Base_SetConfig+0x12c>)
 800e422:	4293      	cmp	r3, r2
 800e424:	d003      	beq.n	800e42e <TIM_Base_SetConfig+0x9a>
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	4a26      	ldr	r2, [pc, #152]	; (800e4c4 <TIM_Base_SetConfig+0x130>)
 800e42a:	4293      	cmp	r3, r2
 800e42c:	d108      	bne.n	800e440 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e42e:	68fb      	ldr	r3, [r7, #12]
 800e430:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e434:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e436:	683b      	ldr	r3, [r7, #0]
 800e438:	68db      	ldr	r3, [r3, #12]
 800e43a:	68fa      	ldr	r2, [r7, #12]
 800e43c:	4313      	orrs	r3, r2
 800e43e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800e446:	683b      	ldr	r3, [r7, #0]
 800e448:	695b      	ldr	r3, [r3, #20]
 800e44a:	4313      	orrs	r3, r2
 800e44c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	68fa      	ldr	r2, [r7, #12]
 800e452:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e454:	683b      	ldr	r3, [r7, #0]
 800e456:	689a      	ldr	r2, [r3, #8]
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e45c:	683b      	ldr	r3, [r7, #0]
 800e45e:	681a      	ldr	r2, [r3, #0]
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	4a10      	ldr	r2, [pc, #64]	; (800e4a8 <TIM_Base_SetConfig+0x114>)
 800e468:	4293      	cmp	r3, r2
 800e46a:	d00f      	beq.n	800e48c <TIM_Base_SetConfig+0xf8>
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	4a12      	ldr	r2, [pc, #72]	; (800e4b8 <TIM_Base_SetConfig+0x124>)
 800e470:	4293      	cmp	r3, r2
 800e472:	d00b      	beq.n	800e48c <TIM_Base_SetConfig+0xf8>
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	4a11      	ldr	r2, [pc, #68]	; (800e4bc <TIM_Base_SetConfig+0x128>)
 800e478:	4293      	cmp	r3, r2
 800e47a:	d007      	beq.n	800e48c <TIM_Base_SetConfig+0xf8>
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	4a10      	ldr	r2, [pc, #64]	; (800e4c0 <TIM_Base_SetConfig+0x12c>)
 800e480:	4293      	cmp	r3, r2
 800e482:	d003      	beq.n	800e48c <TIM_Base_SetConfig+0xf8>
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	4a0f      	ldr	r2, [pc, #60]	; (800e4c4 <TIM_Base_SetConfig+0x130>)
 800e488:	4293      	cmp	r3, r2
 800e48a:	d103      	bne.n	800e494 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e48c:	683b      	ldr	r3, [r7, #0]
 800e48e:	691a      	ldr	r2, [r3, #16]
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	2201      	movs	r2, #1
 800e498:	615a      	str	r2, [r3, #20]
}
 800e49a:	bf00      	nop
 800e49c:	3714      	adds	r7, #20
 800e49e:	46bd      	mov	sp, r7
 800e4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4a4:	4770      	bx	lr
 800e4a6:	bf00      	nop
 800e4a8:	40010000 	.word	0x40010000
 800e4ac:	40000400 	.word	0x40000400
 800e4b0:	40000800 	.word	0x40000800
 800e4b4:	40000c00 	.word	0x40000c00
 800e4b8:	40010400 	.word	0x40010400
 800e4bc:	40014000 	.word	0x40014000
 800e4c0:	40014400 	.word	0x40014400
 800e4c4:	40014800 	.word	0x40014800

0800e4c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e4c8:	b480      	push	{r7}
 800e4ca:	b087      	sub	sp, #28
 800e4cc:	af00      	add	r7, sp, #0
 800e4ce:	6078      	str	r0, [r7, #4]
 800e4d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	6a1b      	ldr	r3, [r3, #32]
 800e4d6:	f023 0201 	bic.w	r2, r3, #1
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	6a1b      	ldr	r3, [r3, #32]
 800e4e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	685b      	ldr	r3, [r3, #4]
 800e4e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	699b      	ldr	r3, [r3, #24]
 800e4ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e4f0:	68fa      	ldr	r2, [r7, #12]
 800e4f2:	4b37      	ldr	r3, [pc, #220]	; (800e5d0 <TIM_OC1_SetConfig+0x108>)
 800e4f4:	4013      	ands	r3, r2
 800e4f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e4f8:	68fb      	ldr	r3, [r7, #12]
 800e4fa:	f023 0303 	bic.w	r3, r3, #3
 800e4fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e500:	683b      	ldr	r3, [r7, #0]
 800e502:	681b      	ldr	r3, [r3, #0]
 800e504:	68fa      	ldr	r2, [r7, #12]
 800e506:	4313      	orrs	r3, r2
 800e508:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e50a:	697b      	ldr	r3, [r7, #20]
 800e50c:	f023 0302 	bic.w	r3, r3, #2
 800e510:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e512:	683b      	ldr	r3, [r7, #0]
 800e514:	689b      	ldr	r3, [r3, #8]
 800e516:	697a      	ldr	r2, [r7, #20]
 800e518:	4313      	orrs	r3, r2
 800e51a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	4a2d      	ldr	r2, [pc, #180]	; (800e5d4 <TIM_OC1_SetConfig+0x10c>)
 800e520:	4293      	cmp	r3, r2
 800e522:	d00f      	beq.n	800e544 <TIM_OC1_SetConfig+0x7c>
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	4a2c      	ldr	r2, [pc, #176]	; (800e5d8 <TIM_OC1_SetConfig+0x110>)
 800e528:	4293      	cmp	r3, r2
 800e52a:	d00b      	beq.n	800e544 <TIM_OC1_SetConfig+0x7c>
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	4a2b      	ldr	r2, [pc, #172]	; (800e5dc <TIM_OC1_SetConfig+0x114>)
 800e530:	4293      	cmp	r3, r2
 800e532:	d007      	beq.n	800e544 <TIM_OC1_SetConfig+0x7c>
 800e534:	687b      	ldr	r3, [r7, #4]
 800e536:	4a2a      	ldr	r2, [pc, #168]	; (800e5e0 <TIM_OC1_SetConfig+0x118>)
 800e538:	4293      	cmp	r3, r2
 800e53a:	d003      	beq.n	800e544 <TIM_OC1_SetConfig+0x7c>
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	4a29      	ldr	r2, [pc, #164]	; (800e5e4 <TIM_OC1_SetConfig+0x11c>)
 800e540:	4293      	cmp	r3, r2
 800e542:	d10c      	bne.n	800e55e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e544:	697b      	ldr	r3, [r7, #20]
 800e546:	f023 0308 	bic.w	r3, r3, #8
 800e54a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e54c:	683b      	ldr	r3, [r7, #0]
 800e54e:	68db      	ldr	r3, [r3, #12]
 800e550:	697a      	ldr	r2, [r7, #20]
 800e552:	4313      	orrs	r3, r2
 800e554:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e556:	697b      	ldr	r3, [r7, #20]
 800e558:	f023 0304 	bic.w	r3, r3, #4
 800e55c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	4a1c      	ldr	r2, [pc, #112]	; (800e5d4 <TIM_OC1_SetConfig+0x10c>)
 800e562:	4293      	cmp	r3, r2
 800e564:	d00f      	beq.n	800e586 <TIM_OC1_SetConfig+0xbe>
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	4a1b      	ldr	r2, [pc, #108]	; (800e5d8 <TIM_OC1_SetConfig+0x110>)
 800e56a:	4293      	cmp	r3, r2
 800e56c:	d00b      	beq.n	800e586 <TIM_OC1_SetConfig+0xbe>
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	4a1a      	ldr	r2, [pc, #104]	; (800e5dc <TIM_OC1_SetConfig+0x114>)
 800e572:	4293      	cmp	r3, r2
 800e574:	d007      	beq.n	800e586 <TIM_OC1_SetConfig+0xbe>
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	4a19      	ldr	r2, [pc, #100]	; (800e5e0 <TIM_OC1_SetConfig+0x118>)
 800e57a:	4293      	cmp	r3, r2
 800e57c:	d003      	beq.n	800e586 <TIM_OC1_SetConfig+0xbe>
 800e57e:	687b      	ldr	r3, [r7, #4]
 800e580:	4a18      	ldr	r2, [pc, #96]	; (800e5e4 <TIM_OC1_SetConfig+0x11c>)
 800e582:	4293      	cmp	r3, r2
 800e584:	d111      	bne.n	800e5aa <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e586:	693b      	ldr	r3, [r7, #16]
 800e588:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e58c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e58e:	693b      	ldr	r3, [r7, #16]
 800e590:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e594:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e596:	683b      	ldr	r3, [r7, #0]
 800e598:	695b      	ldr	r3, [r3, #20]
 800e59a:	693a      	ldr	r2, [r7, #16]
 800e59c:	4313      	orrs	r3, r2
 800e59e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e5a0:	683b      	ldr	r3, [r7, #0]
 800e5a2:	699b      	ldr	r3, [r3, #24]
 800e5a4:	693a      	ldr	r2, [r7, #16]
 800e5a6:	4313      	orrs	r3, r2
 800e5a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	693a      	ldr	r2, [r7, #16]
 800e5ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	68fa      	ldr	r2, [r7, #12]
 800e5b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e5b6:	683b      	ldr	r3, [r7, #0]
 800e5b8:	685a      	ldr	r2, [r3, #4]
 800e5ba:	687b      	ldr	r3, [r7, #4]
 800e5bc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	697a      	ldr	r2, [r7, #20]
 800e5c2:	621a      	str	r2, [r3, #32]
}
 800e5c4:	bf00      	nop
 800e5c6:	371c      	adds	r7, #28
 800e5c8:	46bd      	mov	sp, r7
 800e5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ce:	4770      	bx	lr
 800e5d0:	fffeff8f 	.word	0xfffeff8f
 800e5d4:	40010000 	.word	0x40010000
 800e5d8:	40010400 	.word	0x40010400
 800e5dc:	40014000 	.word	0x40014000
 800e5e0:	40014400 	.word	0x40014400
 800e5e4:	40014800 	.word	0x40014800

0800e5e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e5e8:	b480      	push	{r7}
 800e5ea:	b087      	sub	sp, #28
 800e5ec:	af00      	add	r7, sp, #0
 800e5ee:	6078      	str	r0, [r7, #4]
 800e5f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	6a1b      	ldr	r3, [r3, #32]
 800e5f6:	f023 0210 	bic.w	r2, r3, #16
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e5fe:	687b      	ldr	r3, [r7, #4]
 800e600:	6a1b      	ldr	r3, [r3, #32]
 800e602:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	685b      	ldr	r3, [r3, #4]
 800e608:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	699b      	ldr	r3, [r3, #24]
 800e60e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e610:	68fa      	ldr	r2, [r7, #12]
 800e612:	4b34      	ldr	r3, [pc, #208]	; (800e6e4 <TIM_OC2_SetConfig+0xfc>)
 800e614:	4013      	ands	r3, r2
 800e616:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e618:	68fb      	ldr	r3, [r7, #12]
 800e61a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e61e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e620:	683b      	ldr	r3, [r7, #0]
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	021b      	lsls	r3, r3, #8
 800e626:	68fa      	ldr	r2, [r7, #12]
 800e628:	4313      	orrs	r3, r2
 800e62a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e62c:	697b      	ldr	r3, [r7, #20]
 800e62e:	f023 0320 	bic.w	r3, r3, #32
 800e632:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e634:	683b      	ldr	r3, [r7, #0]
 800e636:	689b      	ldr	r3, [r3, #8]
 800e638:	011b      	lsls	r3, r3, #4
 800e63a:	697a      	ldr	r2, [r7, #20]
 800e63c:	4313      	orrs	r3, r2
 800e63e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	4a29      	ldr	r2, [pc, #164]	; (800e6e8 <TIM_OC2_SetConfig+0x100>)
 800e644:	4293      	cmp	r3, r2
 800e646:	d003      	beq.n	800e650 <TIM_OC2_SetConfig+0x68>
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	4a28      	ldr	r2, [pc, #160]	; (800e6ec <TIM_OC2_SetConfig+0x104>)
 800e64c:	4293      	cmp	r3, r2
 800e64e:	d10d      	bne.n	800e66c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e650:	697b      	ldr	r3, [r7, #20]
 800e652:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e656:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e658:	683b      	ldr	r3, [r7, #0]
 800e65a:	68db      	ldr	r3, [r3, #12]
 800e65c:	011b      	lsls	r3, r3, #4
 800e65e:	697a      	ldr	r2, [r7, #20]
 800e660:	4313      	orrs	r3, r2
 800e662:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e664:	697b      	ldr	r3, [r7, #20]
 800e666:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e66a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	4a1e      	ldr	r2, [pc, #120]	; (800e6e8 <TIM_OC2_SetConfig+0x100>)
 800e670:	4293      	cmp	r3, r2
 800e672:	d00f      	beq.n	800e694 <TIM_OC2_SetConfig+0xac>
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	4a1d      	ldr	r2, [pc, #116]	; (800e6ec <TIM_OC2_SetConfig+0x104>)
 800e678:	4293      	cmp	r3, r2
 800e67a:	d00b      	beq.n	800e694 <TIM_OC2_SetConfig+0xac>
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	4a1c      	ldr	r2, [pc, #112]	; (800e6f0 <TIM_OC2_SetConfig+0x108>)
 800e680:	4293      	cmp	r3, r2
 800e682:	d007      	beq.n	800e694 <TIM_OC2_SetConfig+0xac>
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	4a1b      	ldr	r2, [pc, #108]	; (800e6f4 <TIM_OC2_SetConfig+0x10c>)
 800e688:	4293      	cmp	r3, r2
 800e68a:	d003      	beq.n	800e694 <TIM_OC2_SetConfig+0xac>
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	4a1a      	ldr	r2, [pc, #104]	; (800e6f8 <TIM_OC2_SetConfig+0x110>)
 800e690:	4293      	cmp	r3, r2
 800e692:	d113      	bne.n	800e6bc <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e694:	693b      	ldr	r3, [r7, #16]
 800e696:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e69a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e69c:	693b      	ldr	r3, [r7, #16]
 800e69e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e6a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e6a4:	683b      	ldr	r3, [r7, #0]
 800e6a6:	695b      	ldr	r3, [r3, #20]
 800e6a8:	009b      	lsls	r3, r3, #2
 800e6aa:	693a      	ldr	r2, [r7, #16]
 800e6ac:	4313      	orrs	r3, r2
 800e6ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e6b0:	683b      	ldr	r3, [r7, #0]
 800e6b2:	699b      	ldr	r3, [r3, #24]
 800e6b4:	009b      	lsls	r3, r3, #2
 800e6b6:	693a      	ldr	r2, [r7, #16]
 800e6b8:	4313      	orrs	r3, r2
 800e6ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	693a      	ldr	r2, [r7, #16]
 800e6c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	68fa      	ldr	r2, [r7, #12]
 800e6c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e6c8:	683b      	ldr	r3, [r7, #0]
 800e6ca:	685a      	ldr	r2, [r3, #4]
 800e6cc:	687b      	ldr	r3, [r7, #4]
 800e6ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	697a      	ldr	r2, [r7, #20]
 800e6d4:	621a      	str	r2, [r3, #32]
}
 800e6d6:	bf00      	nop
 800e6d8:	371c      	adds	r7, #28
 800e6da:	46bd      	mov	sp, r7
 800e6dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6e0:	4770      	bx	lr
 800e6e2:	bf00      	nop
 800e6e4:	feff8fff 	.word	0xfeff8fff
 800e6e8:	40010000 	.word	0x40010000
 800e6ec:	40010400 	.word	0x40010400
 800e6f0:	40014000 	.word	0x40014000
 800e6f4:	40014400 	.word	0x40014400
 800e6f8:	40014800 	.word	0x40014800

0800e6fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e6fc:	b480      	push	{r7}
 800e6fe:	b087      	sub	sp, #28
 800e700:	af00      	add	r7, sp, #0
 800e702:	6078      	str	r0, [r7, #4]
 800e704:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	6a1b      	ldr	r3, [r3, #32]
 800e70a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	6a1b      	ldr	r3, [r3, #32]
 800e716:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	685b      	ldr	r3, [r3, #4]
 800e71c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	69db      	ldr	r3, [r3, #28]
 800e722:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e724:	68fa      	ldr	r2, [r7, #12]
 800e726:	4b33      	ldr	r3, [pc, #204]	; (800e7f4 <TIM_OC3_SetConfig+0xf8>)
 800e728:	4013      	ands	r3, r2
 800e72a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	f023 0303 	bic.w	r3, r3, #3
 800e732:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e734:	683b      	ldr	r3, [r7, #0]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	68fa      	ldr	r2, [r7, #12]
 800e73a:	4313      	orrs	r3, r2
 800e73c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e73e:	697b      	ldr	r3, [r7, #20]
 800e740:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e744:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e746:	683b      	ldr	r3, [r7, #0]
 800e748:	689b      	ldr	r3, [r3, #8]
 800e74a:	021b      	lsls	r3, r3, #8
 800e74c:	697a      	ldr	r2, [r7, #20]
 800e74e:	4313      	orrs	r3, r2
 800e750:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	4a28      	ldr	r2, [pc, #160]	; (800e7f8 <TIM_OC3_SetConfig+0xfc>)
 800e756:	4293      	cmp	r3, r2
 800e758:	d003      	beq.n	800e762 <TIM_OC3_SetConfig+0x66>
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	4a27      	ldr	r2, [pc, #156]	; (800e7fc <TIM_OC3_SetConfig+0x100>)
 800e75e:	4293      	cmp	r3, r2
 800e760:	d10d      	bne.n	800e77e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e762:	697b      	ldr	r3, [r7, #20]
 800e764:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e768:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e76a:	683b      	ldr	r3, [r7, #0]
 800e76c:	68db      	ldr	r3, [r3, #12]
 800e76e:	021b      	lsls	r3, r3, #8
 800e770:	697a      	ldr	r2, [r7, #20]
 800e772:	4313      	orrs	r3, r2
 800e774:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e776:	697b      	ldr	r3, [r7, #20]
 800e778:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e77c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	4a1d      	ldr	r2, [pc, #116]	; (800e7f8 <TIM_OC3_SetConfig+0xfc>)
 800e782:	4293      	cmp	r3, r2
 800e784:	d00f      	beq.n	800e7a6 <TIM_OC3_SetConfig+0xaa>
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	4a1c      	ldr	r2, [pc, #112]	; (800e7fc <TIM_OC3_SetConfig+0x100>)
 800e78a:	4293      	cmp	r3, r2
 800e78c:	d00b      	beq.n	800e7a6 <TIM_OC3_SetConfig+0xaa>
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	4a1b      	ldr	r2, [pc, #108]	; (800e800 <TIM_OC3_SetConfig+0x104>)
 800e792:	4293      	cmp	r3, r2
 800e794:	d007      	beq.n	800e7a6 <TIM_OC3_SetConfig+0xaa>
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	4a1a      	ldr	r2, [pc, #104]	; (800e804 <TIM_OC3_SetConfig+0x108>)
 800e79a:	4293      	cmp	r3, r2
 800e79c:	d003      	beq.n	800e7a6 <TIM_OC3_SetConfig+0xaa>
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	4a19      	ldr	r2, [pc, #100]	; (800e808 <TIM_OC3_SetConfig+0x10c>)
 800e7a2:	4293      	cmp	r3, r2
 800e7a4:	d113      	bne.n	800e7ce <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800e7a6:	693b      	ldr	r3, [r7, #16]
 800e7a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e7ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800e7ae:	693b      	ldr	r3, [r7, #16]
 800e7b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e7b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800e7b6:	683b      	ldr	r3, [r7, #0]
 800e7b8:	695b      	ldr	r3, [r3, #20]
 800e7ba:	011b      	lsls	r3, r3, #4
 800e7bc:	693a      	ldr	r2, [r7, #16]
 800e7be:	4313      	orrs	r3, r2
 800e7c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800e7c2:	683b      	ldr	r3, [r7, #0]
 800e7c4:	699b      	ldr	r3, [r3, #24]
 800e7c6:	011b      	lsls	r3, r3, #4
 800e7c8:	693a      	ldr	r2, [r7, #16]
 800e7ca:	4313      	orrs	r3, r2
 800e7cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	693a      	ldr	r2, [r7, #16]
 800e7d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	68fa      	ldr	r2, [r7, #12]
 800e7d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800e7da:	683b      	ldr	r3, [r7, #0]
 800e7dc:	685a      	ldr	r2, [r3, #4]
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e7e2:	687b      	ldr	r3, [r7, #4]
 800e7e4:	697a      	ldr	r2, [r7, #20]
 800e7e6:	621a      	str	r2, [r3, #32]
}
 800e7e8:	bf00      	nop
 800e7ea:	371c      	adds	r7, #28
 800e7ec:	46bd      	mov	sp, r7
 800e7ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7f2:	4770      	bx	lr
 800e7f4:	fffeff8f 	.word	0xfffeff8f
 800e7f8:	40010000 	.word	0x40010000
 800e7fc:	40010400 	.word	0x40010400
 800e800:	40014000 	.word	0x40014000
 800e804:	40014400 	.word	0x40014400
 800e808:	40014800 	.word	0x40014800

0800e80c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e80c:	b480      	push	{r7}
 800e80e:	b087      	sub	sp, #28
 800e810:	af00      	add	r7, sp, #0
 800e812:	6078      	str	r0, [r7, #4]
 800e814:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	6a1b      	ldr	r3, [r3, #32]
 800e81a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	6a1b      	ldr	r3, [r3, #32]
 800e826:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	685b      	ldr	r3, [r3, #4]
 800e82c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	69db      	ldr	r3, [r3, #28]
 800e832:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800e834:	68fa      	ldr	r2, [r7, #12]
 800e836:	4b24      	ldr	r3, [pc, #144]	; (800e8c8 <TIM_OC4_SetConfig+0xbc>)
 800e838:	4013      	ands	r3, r2
 800e83a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e842:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e844:	683b      	ldr	r3, [r7, #0]
 800e846:	681b      	ldr	r3, [r3, #0]
 800e848:	021b      	lsls	r3, r3, #8
 800e84a:	68fa      	ldr	r2, [r7, #12]
 800e84c:	4313      	orrs	r3, r2
 800e84e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800e850:	693b      	ldr	r3, [r7, #16]
 800e852:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e856:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800e858:	683b      	ldr	r3, [r7, #0]
 800e85a:	689b      	ldr	r3, [r3, #8]
 800e85c:	031b      	lsls	r3, r3, #12
 800e85e:	693a      	ldr	r2, [r7, #16]
 800e860:	4313      	orrs	r3, r2
 800e862:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	4a19      	ldr	r2, [pc, #100]	; (800e8cc <TIM_OC4_SetConfig+0xc0>)
 800e868:	4293      	cmp	r3, r2
 800e86a:	d00f      	beq.n	800e88c <TIM_OC4_SetConfig+0x80>
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	4a18      	ldr	r2, [pc, #96]	; (800e8d0 <TIM_OC4_SetConfig+0xc4>)
 800e870:	4293      	cmp	r3, r2
 800e872:	d00b      	beq.n	800e88c <TIM_OC4_SetConfig+0x80>
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	4a17      	ldr	r2, [pc, #92]	; (800e8d4 <TIM_OC4_SetConfig+0xc8>)
 800e878:	4293      	cmp	r3, r2
 800e87a:	d007      	beq.n	800e88c <TIM_OC4_SetConfig+0x80>
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	4a16      	ldr	r2, [pc, #88]	; (800e8d8 <TIM_OC4_SetConfig+0xcc>)
 800e880:	4293      	cmp	r3, r2
 800e882:	d003      	beq.n	800e88c <TIM_OC4_SetConfig+0x80>
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	4a15      	ldr	r2, [pc, #84]	; (800e8dc <TIM_OC4_SetConfig+0xd0>)
 800e888:	4293      	cmp	r3, r2
 800e88a:	d109      	bne.n	800e8a0 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800e88c:	697b      	ldr	r3, [r7, #20]
 800e88e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800e892:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800e894:	683b      	ldr	r3, [r7, #0]
 800e896:	695b      	ldr	r3, [r3, #20]
 800e898:	019b      	lsls	r3, r3, #6
 800e89a:	697a      	ldr	r2, [r7, #20]
 800e89c:	4313      	orrs	r3, r2
 800e89e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	697a      	ldr	r2, [r7, #20]
 800e8a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	68fa      	ldr	r2, [r7, #12]
 800e8aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800e8ac:	683b      	ldr	r3, [r7, #0]
 800e8ae:	685a      	ldr	r2, [r3, #4]
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	693a      	ldr	r2, [r7, #16]
 800e8b8:	621a      	str	r2, [r3, #32]
}
 800e8ba:	bf00      	nop
 800e8bc:	371c      	adds	r7, #28
 800e8be:	46bd      	mov	sp, r7
 800e8c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8c4:	4770      	bx	lr
 800e8c6:	bf00      	nop
 800e8c8:	feff8fff 	.word	0xfeff8fff
 800e8cc:	40010000 	.word	0x40010000
 800e8d0:	40010400 	.word	0x40010400
 800e8d4:	40014000 	.word	0x40014000
 800e8d8:	40014400 	.word	0x40014400
 800e8dc:	40014800 	.word	0x40014800

0800e8e0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800e8e0:	b480      	push	{r7}
 800e8e2:	b087      	sub	sp, #28
 800e8e4:	af00      	add	r7, sp, #0
 800e8e6:	6078      	str	r0, [r7, #4]
 800e8e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	6a1b      	ldr	r3, [r3, #32]
 800e8ee:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	6a1b      	ldr	r3, [r3, #32]
 800e8fa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e8fc:	687b      	ldr	r3, [r7, #4]
 800e8fe:	685b      	ldr	r3, [r3, #4]
 800e900:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800e908:	68fa      	ldr	r2, [r7, #12]
 800e90a:	4b21      	ldr	r3, [pc, #132]	; (800e990 <TIM_OC5_SetConfig+0xb0>)
 800e90c:	4013      	ands	r3, r2
 800e90e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e910:	683b      	ldr	r3, [r7, #0]
 800e912:	681b      	ldr	r3, [r3, #0]
 800e914:	68fa      	ldr	r2, [r7, #12]
 800e916:	4313      	orrs	r3, r2
 800e918:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800e91a:	693b      	ldr	r3, [r7, #16]
 800e91c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800e920:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800e922:	683b      	ldr	r3, [r7, #0]
 800e924:	689b      	ldr	r3, [r3, #8]
 800e926:	041b      	lsls	r3, r3, #16
 800e928:	693a      	ldr	r2, [r7, #16]
 800e92a:	4313      	orrs	r3, r2
 800e92c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	4a18      	ldr	r2, [pc, #96]	; (800e994 <TIM_OC5_SetConfig+0xb4>)
 800e932:	4293      	cmp	r3, r2
 800e934:	d00f      	beq.n	800e956 <TIM_OC5_SetConfig+0x76>
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	4a17      	ldr	r2, [pc, #92]	; (800e998 <TIM_OC5_SetConfig+0xb8>)
 800e93a:	4293      	cmp	r3, r2
 800e93c:	d00b      	beq.n	800e956 <TIM_OC5_SetConfig+0x76>
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	4a16      	ldr	r2, [pc, #88]	; (800e99c <TIM_OC5_SetConfig+0xbc>)
 800e942:	4293      	cmp	r3, r2
 800e944:	d007      	beq.n	800e956 <TIM_OC5_SetConfig+0x76>
 800e946:	687b      	ldr	r3, [r7, #4]
 800e948:	4a15      	ldr	r2, [pc, #84]	; (800e9a0 <TIM_OC5_SetConfig+0xc0>)
 800e94a:	4293      	cmp	r3, r2
 800e94c:	d003      	beq.n	800e956 <TIM_OC5_SetConfig+0x76>
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	4a14      	ldr	r2, [pc, #80]	; (800e9a4 <TIM_OC5_SetConfig+0xc4>)
 800e952:	4293      	cmp	r3, r2
 800e954:	d109      	bne.n	800e96a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800e956:	697b      	ldr	r3, [r7, #20]
 800e958:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e95c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800e95e:	683b      	ldr	r3, [r7, #0]
 800e960:	695b      	ldr	r3, [r3, #20]
 800e962:	021b      	lsls	r3, r3, #8
 800e964:	697a      	ldr	r2, [r7, #20]
 800e966:	4313      	orrs	r3, r2
 800e968:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e96a:	687b      	ldr	r3, [r7, #4]
 800e96c:	697a      	ldr	r2, [r7, #20]
 800e96e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	68fa      	ldr	r2, [r7, #12]
 800e974:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800e976:	683b      	ldr	r3, [r7, #0]
 800e978:	685a      	ldr	r2, [r3, #4]
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e97e:	687b      	ldr	r3, [r7, #4]
 800e980:	693a      	ldr	r2, [r7, #16]
 800e982:	621a      	str	r2, [r3, #32]
}
 800e984:	bf00      	nop
 800e986:	371c      	adds	r7, #28
 800e988:	46bd      	mov	sp, r7
 800e98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e98e:	4770      	bx	lr
 800e990:	fffeff8f 	.word	0xfffeff8f
 800e994:	40010000 	.word	0x40010000
 800e998:	40010400 	.word	0x40010400
 800e99c:	40014000 	.word	0x40014000
 800e9a0:	40014400 	.word	0x40014400
 800e9a4:	40014800 	.word	0x40014800

0800e9a8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800e9a8:	b480      	push	{r7}
 800e9aa:	b087      	sub	sp, #28
 800e9ac:	af00      	add	r7, sp, #0
 800e9ae:	6078      	str	r0, [r7, #4]
 800e9b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	6a1b      	ldr	r3, [r3, #32]
 800e9b6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800e9ba:	687b      	ldr	r3, [r7, #4]
 800e9bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e9be:	687b      	ldr	r3, [r7, #4]
 800e9c0:	6a1b      	ldr	r3, [r3, #32]
 800e9c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	685b      	ldr	r3, [r3, #4]
 800e9c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e9ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800e9d0:	68fa      	ldr	r2, [r7, #12]
 800e9d2:	4b22      	ldr	r3, [pc, #136]	; (800ea5c <TIM_OC6_SetConfig+0xb4>)
 800e9d4:	4013      	ands	r3, r2
 800e9d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e9d8:	683b      	ldr	r3, [r7, #0]
 800e9da:	681b      	ldr	r3, [r3, #0]
 800e9dc:	021b      	lsls	r3, r3, #8
 800e9de:	68fa      	ldr	r2, [r7, #12]
 800e9e0:	4313      	orrs	r3, r2
 800e9e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800e9e4:	693b      	ldr	r3, [r7, #16]
 800e9e6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800e9ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800e9ec:	683b      	ldr	r3, [r7, #0]
 800e9ee:	689b      	ldr	r3, [r3, #8]
 800e9f0:	051b      	lsls	r3, r3, #20
 800e9f2:	693a      	ldr	r2, [r7, #16]
 800e9f4:	4313      	orrs	r3, r2
 800e9f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	4a19      	ldr	r2, [pc, #100]	; (800ea60 <TIM_OC6_SetConfig+0xb8>)
 800e9fc:	4293      	cmp	r3, r2
 800e9fe:	d00f      	beq.n	800ea20 <TIM_OC6_SetConfig+0x78>
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	4a18      	ldr	r2, [pc, #96]	; (800ea64 <TIM_OC6_SetConfig+0xbc>)
 800ea04:	4293      	cmp	r3, r2
 800ea06:	d00b      	beq.n	800ea20 <TIM_OC6_SetConfig+0x78>
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	4a17      	ldr	r2, [pc, #92]	; (800ea68 <TIM_OC6_SetConfig+0xc0>)
 800ea0c:	4293      	cmp	r3, r2
 800ea0e:	d007      	beq.n	800ea20 <TIM_OC6_SetConfig+0x78>
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	4a16      	ldr	r2, [pc, #88]	; (800ea6c <TIM_OC6_SetConfig+0xc4>)
 800ea14:	4293      	cmp	r3, r2
 800ea16:	d003      	beq.n	800ea20 <TIM_OC6_SetConfig+0x78>
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	4a15      	ldr	r2, [pc, #84]	; (800ea70 <TIM_OC6_SetConfig+0xc8>)
 800ea1c:	4293      	cmp	r3, r2
 800ea1e:	d109      	bne.n	800ea34 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800ea20:	697b      	ldr	r3, [r7, #20]
 800ea22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ea26:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800ea28:	683b      	ldr	r3, [r7, #0]
 800ea2a:	695b      	ldr	r3, [r3, #20]
 800ea2c:	029b      	lsls	r3, r3, #10
 800ea2e:	697a      	ldr	r2, [r7, #20]
 800ea30:	4313      	orrs	r3, r2
 800ea32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	697a      	ldr	r2, [r7, #20]
 800ea38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	68fa      	ldr	r2, [r7, #12]
 800ea3e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800ea40:	683b      	ldr	r3, [r7, #0]
 800ea42:	685a      	ldr	r2, [r3, #4]
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	693a      	ldr	r2, [r7, #16]
 800ea4c:	621a      	str	r2, [r3, #32]
}
 800ea4e:	bf00      	nop
 800ea50:	371c      	adds	r7, #28
 800ea52:	46bd      	mov	sp, r7
 800ea54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea58:	4770      	bx	lr
 800ea5a:	bf00      	nop
 800ea5c:	feff8fff 	.word	0xfeff8fff
 800ea60:	40010000 	.word	0x40010000
 800ea64:	40010400 	.word	0x40010400
 800ea68:	40014000 	.word	0x40014000
 800ea6c:	40014400 	.word	0x40014400
 800ea70:	40014800 	.word	0x40014800

0800ea74 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ea74:	b480      	push	{r7}
 800ea76:	b087      	sub	sp, #28
 800ea78:	af00      	add	r7, sp, #0
 800ea7a:	60f8      	str	r0, [r7, #12]
 800ea7c:	60b9      	str	r1, [r7, #8]
 800ea7e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ea80:	68bb      	ldr	r3, [r7, #8]
 800ea82:	f003 031f 	and.w	r3, r3, #31
 800ea86:	2201      	movs	r2, #1
 800ea88:	fa02 f303 	lsl.w	r3, r2, r3
 800ea8c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ea8e:	68fb      	ldr	r3, [r7, #12]
 800ea90:	6a1a      	ldr	r2, [r3, #32]
 800ea92:	697b      	ldr	r3, [r7, #20]
 800ea94:	43db      	mvns	r3, r3
 800ea96:	401a      	ands	r2, r3
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ea9c:	68fb      	ldr	r3, [r7, #12]
 800ea9e:	6a1a      	ldr	r2, [r3, #32]
 800eaa0:	68bb      	ldr	r3, [r7, #8]
 800eaa2:	f003 031f 	and.w	r3, r3, #31
 800eaa6:	6879      	ldr	r1, [r7, #4]
 800eaa8:	fa01 f303 	lsl.w	r3, r1, r3
 800eaac:	431a      	orrs	r2, r3
 800eaae:	68fb      	ldr	r3, [r7, #12]
 800eab0:	621a      	str	r2, [r3, #32]
}
 800eab2:	bf00      	nop
 800eab4:	371c      	adds	r7, #28
 800eab6:	46bd      	mov	sp, r7
 800eab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eabc:	4770      	bx	lr

0800eabe <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800eabe:	b480      	push	{r7}
 800eac0:	b083      	sub	sp, #12
 800eac2:	af00      	add	r7, sp, #0
 800eac4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800eac6:	bf00      	nop
 800eac8:	370c      	adds	r7, #12
 800eaca:	46bd      	mov	sp, r7
 800eacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ead0:	4770      	bx	lr

0800ead2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ead2:	b480      	push	{r7}
 800ead4:	b083      	sub	sp, #12
 800ead6:	af00      	add	r7, sp, #0
 800ead8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800eada:	bf00      	nop
 800eadc:	370c      	adds	r7, #12
 800eade:	46bd      	mov	sp, r7
 800eae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eae4:	4770      	bx	lr

0800eae6 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800eae6:	b480      	push	{r7}
 800eae8:	b083      	sub	sp, #12
 800eaea:	af00      	add	r7, sp, #0
 800eaec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800eaee:	bf00      	nop
 800eaf0:	370c      	adds	r7, #12
 800eaf2:	46bd      	mov	sp, r7
 800eaf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaf8:	4770      	bx	lr

0800eafa <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800eafa:	b580      	push	{r7, lr}
 800eafc:	b082      	sub	sp, #8
 800eafe:	af00      	add	r7, sp, #0
 800eb00:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d101      	bne.n	800eb0c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800eb08:	2301      	movs	r3, #1
 800eb0a:	e042      	b.n	800eb92 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d106      	bne.n	800eb24 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	2200      	movs	r2, #0
 800eb1a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800eb1e:	6878      	ldr	r0, [r7, #4]
 800eb20:	f7f4 fdf2 	bl	8003708 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	2224      	movs	r2, #36	; 0x24
 800eb28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	681b      	ldr	r3, [r3, #0]
 800eb30:	681a      	ldr	r2, [r3, #0]
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	681b      	ldr	r3, [r3, #0]
 800eb36:	f022 0201 	bic.w	r2, r2, #1
 800eb3a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800eb3c:	6878      	ldr	r0, [r7, #4]
 800eb3e:	f000 fce1 	bl	800f504 <UART_SetConfig>
 800eb42:	4603      	mov	r3, r0
 800eb44:	2b01      	cmp	r3, #1
 800eb46:	d101      	bne.n	800eb4c <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800eb48:	2301      	movs	r3, #1
 800eb4a:	e022      	b.n	800eb92 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d002      	beq.n	800eb5a <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800eb54:	6878      	ldr	r0, [r7, #4]
 800eb56:	f001 fa3d 	bl	800ffd4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	681b      	ldr	r3, [r3, #0]
 800eb5e:	685a      	ldr	r2, [r3, #4]
 800eb60:	687b      	ldr	r3, [r7, #4]
 800eb62:	681b      	ldr	r3, [r3, #0]
 800eb64:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800eb68:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	681b      	ldr	r3, [r3, #0]
 800eb6e:	689a      	ldr	r2, [r3, #8]
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	681b      	ldr	r3, [r3, #0]
 800eb74:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800eb78:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	681b      	ldr	r3, [r3, #0]
 800eb7e:	681a      	ldr	r2, [r3, #0]
 800eb80:	687b      	ldr	r3, [r7, #4]
 800eb82:	681b      	ldr	r3, [r3, #0]
 800eb84:	f042 0201 	orr.w	r2, r2, #1
 800eb88:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800eb8a:	6878      	ldr	r0, [r7, #4]
 800eb8c:	f001 fac4 	bl	8010118 <UART_CheckIdleState>
 800eb90:	4603      	mov	r3, r0
}
 800eb92:	4618      	mov	r0, r3
 800eb94:	3708      	adds	r7, #8
 800eb96:	46bd      	mov	sp, r7
 800eb98:	bd80      	pop	{r7, pc}

0800eb9a <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800eb9a:	b580      	push	{r7, lr}
 800eb9c:	b08a      	sub	sp, #40	; 0x28
 800eb9e:	af02      	add	r7, sp, #8
 800eba0:	60f8      	str	r0, [r7, #12]
 800eba2:	60b9      	str	r1, [r7, #8]
 800eba4:	603b      	str	r3, [r7, #0]
 800eba6:	4613      	mov	r3, r2
 800eba8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ebb0:	2b20      	cmp	r3, #32
 800ebb2:	f040 8083 	bne.w	800ecbc <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800ebb6:	68bb      	ldr	r3, [r7, #8]
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d002      	beq.n	800ebc2 <HAL_UART_Transmit+0x28>
 800ebbc:	88fb      	ldrh	r3, [r7, #6]
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	d101      	bne.n	800ebc6 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800ebc2:	2301      	movs	r3, #1
 800ebc4:	e07b      	b.n	800ecbe <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800ebc6:	68fb      	ldr	r3, [r7, #12]
 800ebc8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ebcc:	2b01      	cmp	r3, #1
 800ebce:	d101      	bne.n	800ebd4 <HAL_UART_Transmit+0x3a>
 800ebd0:	2302      	movs	r3, #2
 800ebd2:	e074      	b.n	800ecbe <HAL_UART_Transmit+0x124>
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	2201      	movs	r2, #1
 800ebd8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ebdc:	68fb      	ldr	r3, [r7, #12]
 800ebde:	2200      	movs	r2, #0
 800ebe0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ebe4:	68fb      	ldr	r3, [r7, #12]
 800ebe6:	2221      	movs	r2, #33	; 0x21
 800ebe8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ebec:	f7f4 feae 	bl	800394c <HAL_GetTick>
 800ebf0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	88fa      	ldrh	r2, [r7, #6]
 800ebf6:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	88fa      	ldrh	r2, [r7, #6]
 800ebfe:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	689b      	ldr	r3, [r3, #8]
 800ec06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ec0a:	d108      	bne.n	800ec1e <HAL_UART_Transmit+0x84>
 800ec0c:	68fb      	ldr	r3, [r7, #12]
 800ec0e:	691b      	ldr	r3, [r3, #16]
 800ec10:	2b00      	cmp	r3, #0
 800ec12:	d104      	bne.n	800ec1e <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800ec14:	2300      	movs	r3, #0
 800ec16:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ec18:	68bb      	ldr	r3, [r7, #8]
 800ec1a:	61bb      	str	r3, [r7, #24]
 800ec1c:	e003      	b.n	800ec26 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800ec1e:	68bb      	ldr	r3, [r7, #8]
 800ec20:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ec22:	2300      	movs	r3, #0
 800ec24:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	2200      	movs	r2, #0
 800ec2a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 800ec2e:	e02c      	b.n	800ec8a <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ec30:	683b      	ldr	r3, [r7, #0]
 800ec32:	9300      	str	r3, [sp, #0]
 800ec34:	697b      	ldr	r3, [r7, #20]
 800ec36:	2200      	movs	r2, #0
 800ec38:	2180      	movs	r1, #128	; 0x80
 800ec3a:	68f8      	ldr	r0, [r7, #12]
 800ec3c:	f001 fab7 	bl	80101ae <UART_WaitOnFlagUntilTimeout>
 800ec40:	4603      	mov	r3, r0
 800ec42:	2b00      	cmp	r3, #0
 800ec44:	d001      	beq.n	800ec4a <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800ec46:	2303      	movs	r3, #3
 800ec48:	e039      	b.n	800ecbe <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800ec4a:	69fb      	ldr	r3, [r7, #28]
 800ec4c:	2b00      	cmp	r3, #0
 800ec4e:	d10b      	bne.n	800ec68 <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ec50:	69bb      	ldr	r3, [r7, #24]
 800ec52:	881b      	ldrh	r3, [r3, #0]
 800ec54:	461a      	mov	r2, r3
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ec5e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800ec60:	69bb      	ldr	r3, [r7, #24]
 800ec62:	3302      	adds	r3, #2
 800ec64:	61bb      	str	r3, [r7, #24]
 800ec66:	e007      	b.n	800ec78 <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ec68:	69fb      	ldr	r3, [r7, #28]
 800ec6a:	781a      	ldrb	r2, [r3, #0]
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800ec72:	69fb      	ldr	r3, [r7, #28]
 800ec74:	3301      	adds	r3, #1
 800ec76:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ec78:	68fb      	ldr	r3, [r7, #12]
 800ec7a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800ec7e:	b29b      	uxth	r3, r3
 800ec80:	3b01      	subs	r3, #1
 800ec82:	b29a      	uxth	r2, r3
 800ec84:	68fb      	ldr	r3, [r7, #12]
 800ec86:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800ec90:	b29b      	uxth	r3, r3
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d1cc      	bne.n	800ec30 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ec96:	683b      	ldr	r3, [r7, #0]
 800ec98:	9300      	str	r3, [sp, #0]
 800ec9a:	697b      	ldr	r3, [r7, #20]
 800ec9c:	2200      	movs	r2, #0
 800ec9e:	2140      	movs	r1, #64	; 0x40
 800eca0:	68f8      	ldr	r0, [r7, #12]
 800eca2:	f001 fa84 	bl	80101ae <UART_WaitOnFlagUntilTimeout>
 800eca6:	4603      	mov	r3, r0
 800eca8:	2b00      	cmp	r3, #0
 800ecaa:	d001      	beq.n	800ecb0 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800ecac:	2303      	movs	r3, #3
 800ecae:	e006      	b.n	800ecbe <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ecb0:	68fb      	ldr	r3, [r7, #12]
 800ecb2:	2220      	movs	r2, #32
 800ecb4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800ecb8:	2300      	movs	r3, #0
 800ecba:	e000      	b.n	800ecbe <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800ecbc:	2302      	movs	r3, #2
  }
}
 800ecbe:	4618      	mov	r0, r3
 800ecc0:	3720      	adds	r7, #32
 800ecc2:	46bd      	mov	sp, r7
 800ecc4:	bd80      	pop	{r7, pc}
	...

0800ecc8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ecc8:	b580      	push	{r7, lr}
 800ecca:	b08a      	sub	sp, #40	; 0x28
 800eccc:	af00      	add	r7, sp, #0
 800ecce:	60f8      	str	r0, [r7, #12]
 800ecd0:	60b9      	str	r1, [r7, #8]
 800ecd2:	4613      	mov	r3, r2
 800ecd4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ecd6:	68fb      	ldr	r3, [r7, #12]
 800ecd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ecdc:	2b20      	cmp	r3, #32
 800ecde:	d142      	bne.n	800ed66 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800ece0:	68bb      	ldr	r3, [r7, #8]
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d002      	beq.n	800ecec <HAL_UART_Receive_IT+0x24>
 800ece6:	88fb      	ldrh	r3, [r7, #6]
 800ece8:	2b00      	cmp	r3, #0
 800ecea:	d101      	bne.n	800ecf0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800ecec:	2301      	movs	r3, #1
 800ecee:	e03b      	b.n	800ed68 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 800ecf0:	68fb      	ldr	r3, [r7, #12]
 800ecf2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ecf6:	2b01      	cmp	r3, #1
 800ecf8:	d101      	bne.n	800ecfe <HAL_UART_Receive_IT+0x36>
 800ecfa:	2302      	movs	r3, #2
 800ecfc:	e034      	b.n	800ed68 <HAL_UART_Receive_IT+0xa0>
 800ecfe:	68fb      	ldr	r3, [r7, #12]
 800ed00:	2201      	movs	r2, #1
 800ed02:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ed06:	68fb      	ldr	r3, [r7, #12]
 800ed08:	2200      	movs	r2, #0
 800ed0a:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800ed0c:	68fb      	ldr	r3, [r7, #12]
 800ed0e:	681b      	ldr	r3, [r3, #0]
 800ed10:	4a17      	ldr	r2, [pc, #92]	; (800ed70 <HAL_UART_Receive_IT+0xa8>)
 800ed12:	4293      	cmp	r3, r2
 800ed14:	d01f      	beq.n	800ed56 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	685b      	ldr	r3, [r3, #4]
 800ed1c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	d018      	beq.n	800ed56 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ed24:	68fb      	ldr	r3, [r7, #12]
 800ed26:	681b      	ldr	r3, [r3, #0]
 800ed28:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed2a:	697b      	ldr	r3, [r7, #20]
 800ed2c:	e853 3f00 	ldrex	r3, [r3]
 800ed30:	613b      	str	r3, [r7, #16]
   return(result);
 800ed32:	693b      	ldr	r3, [r7, #16]
 800ed34:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800ed38:	627b      	str	r3, [r7, #36]	; 0x24
 800ed3a:	68fb      	ldr	r3, [r7, #12]
 800ed3c:	681b      	ldr	r3, [r3, #0]
 800ed3e:	461a      	mov	r2, r3
 800ed40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ed42:	623b      	str	r3, [r7, #32]
 800ed44:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed46:	69f9      	ldr	r1, [r7, #28]
 800ed48:	6a3a      	ldr	r2, [r7, #32]
 800ed4a:	e841 2300 	strex	r3, r2, [r1]
 800ed4e:	61bb      	str	r3, [r7, #24]
   return(result);
 800ed50:	69bb      	ldr	r3, [r7, #24]
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d1e6      	bne.n	800ed24 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800ed56:	88fb      	ldrh	r3, [r7, #6]
 800ed58:	461a      	mov	r2, r3
 800ed5a:	68b9      	ldr	r1, [r7, #8]
 800ed5c:	68f8      	ldr	r0, [r7, #12]
 800ed5e:	f001 faef 	bl	8010340 <UART_Start_Receive_IT>
 800ed62:	4603      	mov	r3, r0
 800ed64:	e000      	b.n	800ed68 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800ed66:	2302      	movs	r3, #2
  }
}
 800ed68:	4618      	mov	r0, r3
 800ed6a:	3728      	adds	r7, #40	; 0x28
 800ed6c:	46bd      	mov	sp, r7
 800ed6e:	bd80      	pop	{r7, pc}
 800ed70:	58000c00 	.word	0x58000c00

0800ed74 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ed74:	b580      	push	{r7, lr}
 800ed76:	b0ba      	sub	sp, #232	; 0xe8
 800ed78:	af00      	add	r7, sp, #0
 800ed7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	69db      	ldr	r3, [r3, #28]
 800ed82:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ed86:	687b      	ldr	r3, [r7, #4]
 800ed88:	681b      	ldr	r3, [r3, #0]
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	681b      	ldr	r3, [r3, #0]
 800ed94:	689b      	ldr	r3, [r3, #8]
 800ed96:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ed9a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800ed9e:	f640 030f 	movw	r3, #2063	; 0x80f
 800eda2:	4013      	ands	r3, r2
 800eda4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800eda8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800edac:	2b00      	cmp	r3, #0
 800edae:	d11b      	bne.n	800ede8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800edb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800edb4:	f003 0320 	and.w	r3, r3, #32
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d015      	beq.n	800ede8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800edbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800edc0:	f003 0320 	and.w	r3, r3, #32
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d105      	bne.n	800edd4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800edc8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800edcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800edd0:	2b00      	cmp	r3, #0
 800edd2:	d009      	beq.n	800ede8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800edd8:	2b00      	cmp	r3, #0
 800edda:	f000 835a 	beq.w	800f492 <HAL_UART_IRQHandler+0x71e>
      {
        huart->RxISR(huart);
 800edde:	687b      	ldr	r3, [r7, #4]
 800ede0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ede2:	6878      	ldr	r0, [r7, #4]
 800ede4:	4798      	blx	r3
      }
      return;
 800ede6:	e354      	b.n	800f492 <HAL_UART_IRQHandler+0x71e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ede8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800edec:	2b00      	cmp	r3, #0
 800edee:	f000 811f 	beq.w	800f030 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800edf2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800edf6:	4b8b      	ldr	r3, [pc, #556]	; (800f024 <HAL_UART_IRQHandler+0x2b0>)
 800edf8:	4013      	ands	r3, r2
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d106      	bne.n	800ee0c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800edfe:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800ee02:	4b89      	ldr	r3, [pc, #548]	; (800f028 <HAL_UART_IRQHandler+0x2b4>)
 800ee04:	4013      	ands	r3, r2
 800ee06:	2b00      	cmp	r3, #0
 800ee08:	f000 8112 	beq.w	800f030 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ee0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ee10:	f003 0301 	and.w	r3, r3, #1
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d011      	beq.n	800ee3c <HAL_UART_IRQHandler+0xc8>
 800ee18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ee1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d00b      	beq.n	800ee3c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	2201      	movs	r2, #1
 800ee2a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ee32:	f043 0201 	orr.w	r2, r3, #1
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ee3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ee40:	f003 0302 	and.w	r3, r3, #2
 800ee44:	2b00      	cmp	r3, #0
 800ee46:	d011      	beq.n	800ee6c <HAL_UART_IRQHandler+0xf8>
 800ee48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ee4c:	f003 0301 	and.w	r3, r3, #1
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d00b      	beq.n	800ee6c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	681b      	ldr	r3, [r3, #0]
 800ee58:	2202      	movs	r2, #2
 800ee5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ee62:	f043 0204 	orr.w	r2, r3, #4
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ee6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ee70:	f003 0304 	and.w	r3, r3, #4
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	d011      	beq.n	800ee9c <HAL_UART_IRQHandler+0x128>
 800ee78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ee7c:	f003 0301 	and.w	r3, r3, #1
 800ee80:	2b00      	cmp	r3, #0
 800ee82:	d00b      	beq.n	800ee9c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	2204      	movs	r2, #4
 800ee8a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ee92:	f043 0202 	orr.w	r2, r3, #2
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ee9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800eea0:	f003 0308 	and.w	r3, r3, #8
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d017      	beq.n	800eed8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800eea8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800eeac:	f003 0320 	and.w	r3, r3, #32
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	d105      	bne.n	800eec0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800eeb4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800eeb8:	4b5a      	ldr	r3, [pc, #360]	; (800f024 <HAL_UART_IRQHandler+0x2b0>)
 800eeba:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800eebc:	2b00      	cmp	r3, #0
 800eebe:	d00b      	beq.n	800eed8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	681b      	ldr	r3, [r3, #0]
 800eec4:	2208      	movs	r2, #8
 800eec6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800eece:	f043 0208 	orr.w	r2, r3, #8
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800eed8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800eedc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800eee0:	2b00      	cmp	r3, #0
 800eee2:	d012      	beq.n	800ef0a <HAL_UART_IRQHandler+0x196>
 800eee4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800eee8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d00c      	beq.n	800ef0a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	681b      	ldr	r3, [r3, #0]
 800eef4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800eef8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ef00:	f043 0220 	orr.w	r2, r3, #32
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	f000 82c0 	beq.w	800f496 <HAL_UART_IRQHandler+0x722>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ef16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ef1a:	f003 0320 	and.w	r3, r3, #32
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d013      	beq.n	800ef4a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ef22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ef26:	f003 0320 	and.w	r3, r3, #32
 800ef2a:	2b00      	cmp	r3, #0
 800ef2c:	d105      	bne.n	800ef3a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ef2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ef32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ef36:	2b00      	cmp	r3, #0
 800ef38:	d007      	beq.n	800ef4a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800ef3a:	687b      	ldr	r3, [r7, #4]
 800ef3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ef3e:	2b00      	cmp	r3, #0
 800ef40:	d003      	beq.n	800ef4a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800ef42:	687b      	ldr	r3, [r7, #4]
 800ef44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ef46:	6878      	ldr	r0, [r7, #4]
 800ef48:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800ef4a:	687b      	ldr	r3, [r7, #4]
 800ef4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ef50:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	681b      	ldr	r3, [r3, #0]
 800ef58:	689b      	ldr	r3, [r3, #8]
 800ef5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ef5e:	2b40      	cmp	r3, #64	; 0x40
 800ef60:	d005      	beq.n	800ef6e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800ef62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ef66:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800ef6a:	2b00      	cmp	r3, #0
 800ef6c:	d04f      	beq.n	800f00e <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800ef6e:	6878      	ldr	r0, [r7, #4]
 800ef70:	f001 fb10 	bl	8010594 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	681b      	ldr	r3, [r3, #0]
 800ef78:	689b      	ldr	r3, [r3, #8]
 800ef7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ef7e:	2b40      	cmp	r3, #64	; 0x40
 800ef80:	d141      	bne.n	800f006 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	681b      	ldr	r3, [r3, #0]
 800ef86:	3308      	adds	r3, #8
 800ef88:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800ef90:	e853 3f00 	ldrex	r3, [r3]
 800ef94:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800ef98:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ef9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800efa0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	681b      	ldr	r3, [r3, #0]
 800efa8:	3308      	adds	r3, #8
 800efaa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800efae:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800efb2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efb6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800efba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800efbe:	e841 2300 	strex	r3, r2, [r1]
 800efc2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800efc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d1d9      	bne.n	800ef82 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800efd2:	2b00      	cmp	r3, #0
 800efd4:	d013      	beq.n	800effe <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800efda:	4a14      	ldr	r2, [pc, #80]	; (800f02c <HAL_UART_IRQHandler+0x2b8>)
 800efdc:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800efe2:	4618      	mov	r0, r3
 800efe4:	f7f7 fc02 	bl	80067ec <HAL_DMA_Abort_IT>
 800efe8:	4603      	mov	r3, r0
 800efea:	2b00      	cmp	r3, #0
 800efec:	d017      	beq.n	800f01e <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800eff2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800eff4:	687a      	ldr	r2, [r7, #4]
 800eff6:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800eff8:	4610      	mov	r0, r2
 800effa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800effc:	e00f      	b.n	800f01e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800effe:	6878      	ldr	r0, [r7, #4]
 800f000:	f000 fa6a 	bl	800f4d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f004:	e00b      	b.n	800f01e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f006:	6878      	ldr	r0, [r7, #4]
 800f008:	f000 fa66 	bl	800f4d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f00c:	e007      	b.n	800f01e <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f00e:	6878      	ldr	r0, [r7, #4]
 800f010:	f000 fa62 	bl	800f4d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	2200      	movs	r2, #0
 800f018:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800f01c:	e23b      	b.n	800f496 <HAL_UART_IRQHandler+0x722>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f01e:	bf00      	nop
    return;
 800f020:	e239      	b.n	800f496 <HAL_UART_IRQHandler+0x722>
 800f022:	bf00      	nop
 800f024:	10000001 	.word	0x10000001
 800f028:	04000120 	.word	0x04000120
 800f02c:	08010661 	.word	0x08010661

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f034:	2b01      	cmp	r3, #1
 800f036:	f040 81ce 	bne.w	800f3d6 <HAL_UART_IRQHandler+0x662>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800f03a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f03e:	f003 0310 	and.w	r3, r3, #16
 800f042:	2b00      	cmp	r3, #0
 800f044:	f000 81c7 	beq.w	800f3d6 <HAL_UART_IRQHandler+0x662>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800f048:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f04c:	f003 0310 	and.w	r3, r3, #16
 800f050:	2b00      	cmp	r3, #0
 800f052:	f000 81c0 	beq.w	800f3d6 <HAL_UART_IRQHandler+0x662>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f056:	687b      	ldr	r3, [r7, #4]
 800f058:	681b      	ldr	r3, [r3, #0]
 800f05a:	2210      	movs	r2, #16
 800f05c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	681b      	ldr	r3, [r3, #0]
 800f062:	689b      	ldr	r3, [r3, #8]
 800f064:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f068:	2b40      	cmp	r3, #64	; 0x40
 800f06a:	f040 813b 	bne.w	800f2e4 <HAL_UART_IRQHandler+0x570>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f072:	681b      	ldr	r3, [r3, #0]
 800f074:	4a8b      	ldr	r2, [pc, #556]	; (800f2a4 <HAL_UART_IRQHandler+0x530>)
 800f076:	4293      	cmp	r3, r2
 800f078:	d059      	beq.n	800f12e <HAL_UART_IRQHandler+0x3ba>
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f07e:	681b      	ldr	r3, [r3, #0]
 800f080:	4a89      	ldr	r2, [pc, #548]	; (800f2a8 <HAL_UART_IRQHandler+0x534>)
 800f082:	4293      	cmp	r3, r2
 800f084:	d053      	beq.n	800f12e <HAL_UART_IRQHandler+0x3ba>
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f08a:	681b      	ldr	r3, [r3, #0]
 800f08c:	4a87      	ldr	r2, [pc, #540]	; (800f2ac <HAL_UART_IRQHandler+0x538>)
 800f08e:	4293      	cmp	r3, r2
 800f090:	d04d      	beq.n	800f12e <HAL_UART_IRQHandler+0x3ba>
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f096:	681b      	ldr	r3, [r3, #0]
 800f098:	4a85      	ldr	r2, [pc, #532]	; (800f2b0 <HAL_UART_IRQHandler+0x53c>)
 800f09a:	4293      	cmp	r3, r2
 800f09c:	d047      	beq.n	800f12e <HAL_UART_IRQHandler+0x3ba>
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f0a2:	681b      	ldr	r3, [r3, #0]
 800f0a4:	4a83      	ldr	r2, [pc, #524]	; (800f2b4 <HAL_UART_IRQHandler+0x540>)
 800f0a6:	4293      	cmp	r3, r2
 800f0a8:	d041      	beq.n	800f12e <HAL_UART_IRQHandler+0x3ba>
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f0ae:	681b      	ldr	r3, [r3, #0]
 800f0b0:	4a81      	ldr	r2, [pc, #516]	; (800f2b8 <HAL_UART_IRQHandler+0x544>)
 800f0b2:	4293      	cmp	r3, r2
 800f0b4:	d03b      	beq.n	800f12e <HAL_UART_IRQHandler+0x3ba>
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f0ba:	681b      	ldr	r3, [r3, #0]
 800f0bc:	4a7f      	ldr	r2, [pc, #508]	; (800f2bc <HAL_UART_IRQHandler+0x548>)
 800f0be:	4293      	cmp	r3, r2
 800f0c0:	d035      	beq.n	800f12e <HAL_UART_IRQHandler+0x3ba>
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	4a7d      	ldr	r2, [pc, #500]	; (800f2c0 <HAL_UART_IRQHandler+0x54c>)
 800f0ca:	4293      	cmp	r3, r2
 800f0cc:	d02f      	beq.n	800f12e <HAL_UART_IRQHandler+0x3ba>
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f0d2:	681b      	ldr	r3, [r3, #0]
 800f0d4:	4a7b      	ldr	r2, [pc, #492]	; (800f2c4 <HAL_UART_IRQHandler+0x550>)
 800f0d6:	4293      	cmp	r3, r2
 800f0d8:	d029      	beq.n	800f12e <HAL_UART_IRQHandler+0x3ba>
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f0de:	681b      	ldr	r3, [r3, #0]
 800f0e0:	4a79      	ldr	r2, [pc, #484]	; (800f2c8 <HAL_UART_IRQHandler+0x554>)
 800f0e2:	4293      	cmp	r3, r2
 800f0e4:	d023      	beq.n	800f12e <HAL_UART_IRQHandler+0x3ba>
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f0ea:	681b      	ldr	r3, [r3, #0]
 800f0ec:	4a77      	ldr	r2, [pc, #476]	; (800f2cc <HAL_UART_IRQHandler+0x558>)
 800f0ee:	4293      	cmp	r3, r2
 800f0f0:	d01d      	beq.n	800f12e <HAL_UART_IRQHandler+0x3ba>
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	4a75      	ldr	r2, [pc, #468]	; (800f2d0 <HAL_UART_IRQHandler+0x55c>)
 800f0fa:	4293      	cmp	r3, r2
 800f0fc:	d017      	beq.n	800f12e <HAL_UART_IRQHandler+0x3ba>
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f102:	681b      	ldr	r3, [r3, #0]
 800f104:	4a73      	ldr	r2, [pc, #460]	; (800f2d4 <HAL_UART_IRQHandler+0x560>)
 800f106:	4293      	cmp	r3, r2
 800f108:	d011      	beq.n	800f12e <HAL_UART_IRQHandler+0x3ba>
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f10e:	681b      	ldr	r3, [r3, #0]
 800f110:	4a71      	ldr	r2, [pc, #452]	; (800f2d8 <HAL_UART_IRQHandler+0x564>)
 800f112:	4293      	cmp	r3, r2
 800f114:	d00b      	beq.n	800f12e <HAL_UART_IRQHandler+0x3ba>
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	4a6f      	ldr	r2, [pc, #444]	; (800f2dc <HAL_UART_IRQHandler+0x568>)
 800f11e:	4293      	cmp	r3, r2
 800f120:	d005      	beq.n	800f12e <HAL_UART_IRQHandler+0x3ba>
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	4a6d      	ldr	r2, [pc, #436]	; (800f2e0 <HAL_UART_IRQHandler+0x56c>)
 800f12a:	4293      	cmp	r3, r2
 800f12c:	d105      	bne.n	800f13a <HAL_UART_IRQHandler+0x3c6>
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f132:	681b      	ldr	r3, [r3, #0]
 800f134:	685b      	ldr	r3, [r3, #4]
 800f136:	b29b      	uxth	r3, r3
 800f138:	e004      	b.n	800f144 <HAL_UART_IRQHandler+0x3d0>
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f13e:	681b      	ldr	r3, [r3, #0]
 800f140:	685b      	ldr	r3, [r3, #4]
 800f142:	b29b      	uxth	r3, r3
 800f144:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f148:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800f14c:	2b00      	cmp	r3, #0
 800f14e:	f000 81a4 	beq.w	800f49a <HAL_UART_IRQHandler+0x726>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800f158:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800f15c:	429a      	cmp	r2, r3
 800f15e:	f080 819c 	bcs.w	800f49a <HAL_UART_IRQHandler+0x726>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800f168:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f170:	69db      	ldr	r3, [r3, #28]
 800f172:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f176:	f000 8086 	beq.w	800f286 <HAL_UART_IRQHandler+0x512>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	681b      	ldr	r3, [r3, #0]
 800f17e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f182:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800f186:	e853 3f00 	ldrex	r3, [r3]
 800f18a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800f18e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800f192:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f196:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	681b      	ldr	r3, [r3, #0]
 800f19e:	461a      	mov	r2, r3
 800f1a0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800f1a4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800f1a8:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1ac:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800f1b0:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800f1b4:	e841 2300 	strex	r3, r2, [r1]
 800f1b8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800f1bc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800f1c0:	2b00      	cmp	r3, #0
 800f1c2:	d1da      	bne.n	800f17a <HAL_UART_IRQHandler+0x406>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	681b      	ldr	r3, [r3, #0]
 800f1c8:	3308      	adds	r3, #8
 800f1ca:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f1cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f1ce:	e853 3f00 	ldrex	r3, [r3]
 800f1d2:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800f1d4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f1d6:	f023 0301 	bic.w	r3, r3, #1
 800f1da:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	681b      	ldr	r3, [r3, #0]
 800f1e2:	3308      	adds	r3, #8
 800f1e4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800f1e8:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800f1ec:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f1ee:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800f1f0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800f1f4:	e841 2300 	strex	r3, r2, [r1]
 800f1f8:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800f1fa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800f1fc:	2b00      	cmp	r3, #0
 800f1fe:	d1e1      	bne.n	800f1c4 <HAL_UART_IRQHandler+0x450>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	3308      	adds	r3, #8
 800f206:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f208:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f20a:	e853 3f00 	ldrex	r3, [r3]
 800f20e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800f210:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800f212:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f216:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	3308      	adds	r3, #8
 800f220:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800f224:	66fa      	str	r2, [r7, #108]	; 0x6c
 800f226:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f228:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800f22a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800f22c:	e841 2300 	strex	r3, r2, [r1]
 800f230:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800f232:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f234:	2b00      	cmp	r3, #0
 800f236:	d1e3      	bne.n	800f200 <HAL_UART_IRQHandler+0x48c>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	2220      	movs	r2, #32
 800f23c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	2200      	movs	r2, #0
 800f244:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	681b      	ldr	r3, [r3, #0]
 800f24a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f24c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f24e:	e853 3f00 	ldrex	r3, [r3]
 800f252:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800f254:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f256:	f023 0310 	bic.w	r3, r3, #16
 800f25a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800f25e:	687b      	ldr	r3, [r7, #4]
 800f260:	681b      	ldr	r3, [r3, #0]
 800f262:	461a      	mov	r2, r3
 800f264:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800f268:	65bb      	str	r3, [r7, #88]	; 0x58
 800f26a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f26c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800f26e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800f270:	e841 2300 	strex	r3, r2, [r1]
 800f274:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800f276:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f278:	2b00      	cmp	r3, #0
 800f27a:	d1e4      	bne.n	800f246 <HAL_UART_IRQHandler+0x4d2>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f280:	4618      	mov	r0, r3
 800f282:	f7f6 ff95 	bl	80061b0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800f286:	687b      	ldr	r3, [r7, #4]
 800f288:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f292:	b29b      	uxth	r3, r3
 800f294:	1ad3      	subs	r3, r2, r3
 800f296:	b29b      	uxth	r3, r3
 800f298:	4619      	mov	r1, r3
 800f29a:	6878      	ldr	r0, [r7, #4]
 800f29c:	f000 f926 	bl	800f4ec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800f2a0:	e0fb      	b.n	800f49a <HAL_UART_IRQHandler+0x726>
 800f2a2:	bf00      	nop
 800f2a4:	40020010 	.word	0x40020010
 800f2a8:	40020028 	.word	0x40020028
 800f2ac:	40020040 	.word	0x40020040
 800f2b0:	40020058 	.word	0x40020058
 800f2b4:	40020070 	.word	0x40020070
 800f2b8:	40020088 	.word	0x40020088
 800f2bc:	400200a0 	.word	0x400200a0
 800f2c0:	400200b8 	.word	0x400200b8
 800f2c4:	40020410 	.word	0x40020410
 800f2c8:	40020428 	.word	0x40020428
 800f2cc:	40020440 	.word	0x40020440
 800f2d0:	40020458 	.word	0x40020458
 800f2d4:	40020470 	.word	0x40020470
 800f2d8:	40020488 	.word	0x40020488
 800f2dc:	400204a0 	.word	0x400204a0
 800f2e0:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800f2ea:	687b      	ldr	r3, [r7, #4]
 800f2ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f2f0:	b29b      	uxth	r3, r3
 800f2f2:	1ad3      	subs	r3, r2, r3
 800f2f4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800f2fe:	b29b      	uxth	r3, r3
 800f300:	2b00      	cmp	r3, #0
 800f302:	f000 80cc 	beq.w	800f49e <HAL_UART_IRQHandler+0x72a>
          && (nb_rx_data > 0U))
 800f306:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	f000 80c7 	beq.w	800f49e <HAL_UART_IRQHandler+0x72a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f316:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f318:	e853 3f00 	ldrex	r3, [r3]
 800f31c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800f31e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f320:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800f324:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800f328:	687b      	ldr	r3, [r7, #4]
 800f32a:	681b      	ldr	r3, [r3, #0]
 800f32c:	461a      	mov	r2, r3
 800f32e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800f332:	647b      	str	r3, [r7, #68]	; 0x44
 800f334:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f336:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800f338:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f33a:	e841 2300 	strex	r3, r2, [r1]
 800f33e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800f340:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f342:	2b00      	cmp	r3, #0
 800f344:	d1e4      	bne.n	800f310 <HAL_UART_IRQHandler+0x59c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	681b      	ldr	r3, [r3, #0]
 800f34a:	3308      	adds	r3, #8
 800f34c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f34e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f350:	e853 3f00 	ldrex	r3, [r3]
 800f354:	623b      	str	r3, [r7, #32]
   return(result);
 800f356:	6a3a      	ldr	r2, [r7, #32]
 800f358:	4b54      	ldr	r3, [pc, #336]	; (800f4ac <HAL_UART_IRQHandler+0x738>)
 800f35a:	4013      	ands	r3, r2
 800f35c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	3308      	adds	r3, #8
 800f366:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800f36a:	633a      	str	r2, [r7, #48]	; 0x30
 800f36c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f36e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f370:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f372:	e841 2300 	strex	r3, r2, [r1]
 800f376:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800f378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d1e3      	bne.n	800f346 <HAL_UART_IRQHandler+0x5d2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	2220      	movs	r2, #32
 800f382:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	2200      	movs	r2, #0
 800f38a:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800f38c:	687b      	ldr	r3, [r7, #4]
 800f38e:	2200      	movs	r2, #0
 800f390:	671a      	str	r2, [r3, #112]	; 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f398:	693b      	ldr	r3, [r7, #16]
 800f39a:	e853 3f00 	ldrex	r3, [r3]
 800f39e:	60fb      	str	r3, [r7, #12]
   return(result);
 800f3a0:	68fb      	ldr	r3, [r7, #12]
 800f3a2:	f023 0310 	bic.w	r3, r3, #16
 800f3a6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	681b      	ldr	r3, [r3, #0]
 800f3ae:	461a      	mov	r2, r3
 800f3b0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800f3b4:	61fb      	str	r3, [r7, #28]
 800f3b6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f3b8:	69b9      	ldr	r1, [r7, #24]
 800f3ba:	69fa      	ldr	r2, [r7, #28]
 800f3bc:	e841 2300 	strex	r3, r2, [r1]
 800f3c0:	617b      	str	r3, [r7, #20]
   return(result);
 800f3c2:	697b      	ldr	r3, [r7, #20]
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	d1e4      	bne.n	800f392 <HAL_UART_IRQHandler+0x61e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800f3c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800f3cc:	4619      	mov	r1, r3
 800f3ce:	6878      	ldr	r0, [r7, #4]
 800f3d0:	f000 f88c 	bl	800f4ec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800f3d4:	e063      	b.n	800f49e <HAL_UART_IRQHandler+0x72a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800f3d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f3da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	d00e      	beq.n	800f400 <HAL_UART_IRQHandler+0x68c>
 800f3e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f3e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	d008      	beq.n	800f400 <HAL_UART_IRQHandler+0x68c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800f3f6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800f3f8:	6878      	ldr	r0, [r7, #4]
 800f3fa:	f001 fdcf 	bl	8010f9c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f3fe:	e051      	b.n	800f4a4 <HAL_UART_IRQHandler+0x730>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800f400:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f404:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f408:	2b00      	cmp	r3, #0
 800f40a:	d014      	beq.n	800f436 <HAL_UART_IRQHandler+0x6c2>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800f40c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f410:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f414:	2b00      	cmp	r3, #0
 800f416:	d105      	bne.n	800f424 <HAL_UART_IRQHandler+0x6b0>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800f418:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800f41c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f420:	2b00      	cmp	r3, #0
 800f422:	d008      	beq.n	800f436 <HAL_UART_IRQHandler+0x6c2>
  {
    if (huart->TxISR != NULL)
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f428:	2b00      	cmp	r3, #0
 800f42a:	d03a      	beq.n	800f4a2 <HAL_UART_IRQHandler+0x72e>
    {
      huart->TxISR(huart);
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800f430:	6878      	ldr	r0, [r7, #4]
 800f432:	4798      	blx	r3
    }
    return;
 800f434:	e035      	b.n	800f4a2 <HAL_UART_IRQHandler+0x72e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800f436:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f43a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d009      	beq.n	800f456 <HAL_UART_IRQHandler+0x6e2>
 800f442:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f446:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d003      	beq.n	800f456 <HAL_UART_IRQHandler+0x6e2>
  {
    UART_EndTransmit_IT(huart);
 800f44e:	6878      	ldr	r0, [r7, #4]
 800f450:	f001 f91c 	bl	801068c <UART_EndTransmit_IT>
    return;
 800f454:	e026      	b.n	800f4a4 <HAL_UART_IRQHandler+0x730>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800f456:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f45a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f45e:	2b00      	cmp	r3, #0
 800f460:	d009      	beq.n	800f476 <HAL_UART_IRQHandler+0x702>
 800f462:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f466:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d003      	beq.n	800f476 <HAL_UART_IRQHandler+0x702>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800f46e:	6878      	ldr	r0, [r7, #4]
 800f470:	f001 fda8 	bl	8010fc4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f474:	e016      	b.n	800f4a4 <HAL_UART_IRQHandler+0x730>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800f476:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800f47a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d010      	beq.n	800f4a4 <HAL_UART_IRQHandler+0x730>
 800f482:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800f486:	2b00      	cmp	r3, #0
 800f488:	da0c      	bge.n	800f4a4 <HAL_UART_IRQHandler+0x730>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800f48a:	6878      	ldr	r0, [r7, #4]
 800f48c:	f001 fd90 	bl	8010fb0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800f490:	e008      	b.n	800f4a4 <HAL_UART_IRQHandler+0x730>
      return;
 800f492:	bf00      	nop
 800f494:	e006      	b.n	800f4a4 <HAL_UART_IRQHandler+0x730>
    return;
 800f496:	bf00      	nop
 800f498:	e004      	b.n	800f4a4 <HAL_UART_IRQHandler+0x730>
      return;
 800f49a:	bf00      	nop
 800f49c:	e002      	b.n	800f4a4 <HAL_UART_IRQHandler+0x730>
      return;
 800f49e:	bf00      	nop
 800f4a0:	e000      	b.n	800f4a4 <HAL_UART_IRQHandler+0x730>
    return;
 800f4a2:	bf00      	nop
  }
}
 800f4a4:	37e8      	adds	r7, #232	; 0xe8
 800f4a6:	46bd      	mov	sp, r7
 800f4a8:	bd80      	pop	{r7, pc}
 800f4aa:	bf00      	nop
 800f4ac:	effffffe 	.word	0xeffffffe

0800f4b0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800f4b0:	b480      	push	{r7}
 800f4b2:	b083      	sub	sp, #12
 800f4b4:	af00      	add	r7, sp, #0
 800f4b6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800f4b8:	bf00      	nop
 800f4ba:	370c      	adds	r7, #12
 800f4bc:	46bd      	mov	sp, r7
 800f4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4c2:	4770      	bx	lr

0800f4c4 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800f4c4:	b480      	push	{r7}
 800f4c6:	b083      	sub	sp, #12
 800f4c8:	af00      	add	r7, sp, #0
 800f4ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800f4cc:	bf00      	nop
 800f4ce:	370c      	adds	r7, #12
 800f4d0:	46bd      	mov	sp, r7
 800f4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4d6:	4770      	bx	lr

0800f4d8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800f4d8:	b480      	push	{r7}
 800f4da:	b083      	sub	sp, #12
 800f4dc:	af00      	add	r7, sp, #0
 800f4de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800f4e0:	bf00      	nop
 800f4e2:	370c      	adds	r7, #12
 800f4e4:	46bd      	mov	sp, r7
 800f4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ea:	4770      	bx	lr

0800f4ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800f4ec:	b480      	push	{r7}
 800f4ee:	b083      	sub	sp, #12
 800f4f0:	af00      	add	r7, sp, #0
 800f4f2:	6078      	str	r0, [r7, #4]
 800f4f4:	460b      	mov	r3, r1
 800f4f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800f4f8:	bf00      	nop
 800f4fa:	370c      	adds	r7, #12
 800f4fc:	46bd      	mov	sp, r7
 800f4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f502:	4770      	bx	lr

0800f504 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f504:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f508:	b092      	sub	sp, #72	; 0x48
 800f50a:	af00      	add	r7, sp, #0
 800f50c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f50e:	2300      	movs	r3, #0
 800f510:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f514:	697b      	ldr	r3, [r7, #20]
 800f516:	689a      	ldr	r2, [r3, #8]
 800f518:	697b      	ldr	r3, [r7, #20]
 800f51a:	691b      	ldr	r3, [r3, #16]
 800f51c:	431a      	orrs	r2, r3
 800f51e:	697b      	ldr	r3, [r7, #20]
 800f520:	695b      	ldr	r3, [r3, #20]
 800f522:	431a      	orrs	r2, r3
 800f524:	697b      	ldr	r3, [r7, #20]
 800f526:	69db      	ldr	r3, [r3, #28]
 800f528:	4313      	orrs	r3, r2
 800f52a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f52c:	697b      	ldr	r3, [r7, #20]
 800f52e:	681b      	ldr	r3, [r3, #0]
 800f530:	681a      	ldr	r2, [r3, #0]
 800f532:	4bbe      	ldr	r3, [pc, #760]	; (800f82c <UART_SetConfig+0x328>)
 800f534:	4013      	ands	r3, r2
 800f536:	697a      	ldr	r2, [r7, #20]
 800f538:	6812      	ldr	r2, [r2, #0]
 800f53a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f53c:	430b      	orrs	r3, r1
 800f53e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f540:	697b      	ldr	r3, [r7, #20]
 800f542:	681b      	ldr	r3, [r3, #0]
 800f544:	685b      	ldr	r3, [r3, #4]
 800f546:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800f54a:	697b      	ldr	r3, [r7, #20]
 800f54c:	68da      	ldr	r2, [r3, #12]
 800f54e:	697b      	ldr	r3, [r7, #20]
 800f550:	681b      	ldr	r3, [r3, #0]
 800f552:	430a      	orrs	r2, r1
 800f554:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f556:	697b      	ldr	r3, [r7, #20]
 800f558:	699b      	ldr	r3, [r3, #24]
 800f55a:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f55c:	697b      	ldr	r3, [r7, #20]
 800f55e:	681b      	ldr	r3, [r3, #0]
 800f560:	4ab3      	ldr	r2, [pc, #716]	; (800f830 <UART_SetConfig+0x32c>)
 800f562:	4293      	cmp	r3, r2
 800f564:	d004      	beq.n	800f570 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f566:	697b      	ldr	r3, [r7, #20]
 800f568:	6a1b      	ldr	r3, [r3, #32]
 800f56a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f56c:	4313      	orrs	r3, r2
 800f56e:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f570:	697b      	ldr	r3, [r7, #20]
 800f572:	681b      	ldr	r3, [r3, #0]
 800f574:	689a      	ldr	r2, [r3, #8]
 800f576:	4baf      	ldr	r3, [pc, #700]	; (800f834 <UART_SetConfig+0x330>)
 800f578:	4013      	ands	r3, r2
 800f57a:	697a      	ldr	r2, [r7, #20]
 800f57c:	6812      	ldr	r2, [r2, #0]
 800f57e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800f580:	430b      	orrs	r3, r1
 800f582:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800f584:	697b      	ldr	r3, [r7, #20]
 800f586:	681b      	ldr	r3, [r3, #0]
 800f588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f58a:	f023 010f 	bic.w	r1, r3, #15
 800f58e:	697b      	ldr	r3, [r7, #20]
 800f590:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800f592:	697b      	ldr	r3, [r7, #20]
 800f594:	681b      	ldr	r3, [r3, #0]
 800f596:	430a      	orrs	r2, r1
 800f598:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f59a:	697b      	ldr	r3, [r7, #20]
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	4aa6      	ldr	r2, [pc, #664]	; (800f838 <UART_SetConfig+0x334>)
 800f5a0:	4293      	cmp	r3, r2
 800f5a2:	d177      	bne.n	800f694 <UART_SetConfig+0x190>
 800f5a4:	4ba5      	ldr	r3, [pc, #660]	; (800f83c <UART_SetConfig+0x338>)
 800f5a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f5a8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800f5ac:	2b28      	cmp	r3, #40	; 0x28
 800f5ae:	d86d      	bhi.n	800f68c <UART_SetConfig+0x188>
 800f5b0:	a201      	add	r2, pc, #4	; (adr r2, 800f5b8 <UART_SetConfig+0xb4>)
 800f5b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f5b6:	bf00      	nop
 800f5b8:	0800f65d 	.word	0x0800f65d
 800f5bc:	0800f68d 	.word	0x0800f68d
 800f5c0:	0800f68d 	.word	0x0800f68d
 800f5c4:	0800f68d 	.word	0x0800f68d
 800f5c8:	0800f68d 	.word	0x0800f68d
 800f5cc:	0800f68d 	.word	0x0800f68d
 800f5d0:	0800f68d 	.word	0x0800f68d
 800f5d4:	0800f68d 	.word	0x0800f68d
 800f5d8:	0800f665 	.word	0x0800f665
 800f5dc:	0800f68d 	.word	0x0800f68d
 800f5e0:	0800f68d 	.word	0x0800f68d
 800f5e4:	0800f68d 	.word	0x0800f68d
 800f5e8:	0800f68d 	.word	0x0800f68d
 800f5ec:	0800f68d 	.word	0x0800f68d
 800f5f0:	0800f68d 	.word	0x0800f68d
 800f5f4:	0800f68d 	.word	0x0800f68d
 800f5f8:	0800f66d 	.word	0x0800f66d
 800f5fc:	0800f68d 	.word	0x0800f68d
 800f600:	0800f68d 	.word	0x0800f68d
 800f604:	0800f68d 	.word	0x0800f68d
 800f608:	0800f68d 	.word	0x0800f68d
 800f60c:	0800f68d 	.word	0x0800f68d
 800f610:	0800f68d 	.word	0x0800f68d
 800f614:	0800f68d 	.word	0x0800f68d
 800f618:	0800f675 	.word	0x0800f675
 800f61c:	0800f68d 	.word	0x0800f68d
 800f620:	0800f68d 	.word	0x0800f68d
 800f624:	0800f68d 	.word	0x0800f68d
 800f628:	0800f68d 	.word	0x0800f68d
 800f62c:	0800f68d 	.word	0x0800f68d
 800f630:	0800f68d 	.word	0x0800f68d
 800f634:	0800f68d 	.word	0x0800f68d
 800f638:	0800f67d 	.word	0x0800f67d
 800f63c:	0800f68d 	.word	0x0800f68d
 800f640:	0800f68d 	.word	0x0800f68d
 800f644:	0800f68d 	.word	0x0800f68d
 800f648:	0800f68d 	.word	0x0800f68d
 800f64c:	0800f68d 	.word	0x0800f68d
 800f650:	0800f68d 	.word	0x0800f68d
 800f654:	0800f68d 	.word	0x0800f68d
 800f658:	0800f685 	.word	0x0800f685
 800f65c:	2301      	movs	r3, #1
 800f65e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f662:	e222      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f664:	2304      	movs	r3, #4
 800f666:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f66a:	e21e      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f66c:	2308      	movs	r3, #8
 800f66e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f672:	e21a      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f674:	2310      	movs	r3, #16
 800f676:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f67a:	e216      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f67c:	2320      	movs	r3, #32
 800f67e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f682:	e212      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f684:	2340      	movs	r3, #64	; 0x40
 800f686:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f68a:	e20e      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f68c:	2380      	movs	r3, #128	; 0x80
 800f68e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f692:	e20a      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f694:	697b      	ldr	r3, [r7, #20]
 800f696:	681b      	ldr	r3, [r3, #0]
 800f698:	4a69      	ldr	r2, [pc, #420]	; (800f840 <UART_SetConfig+0x33c>)
 800f69a:	4293      	cmp	r3, r2
 800f69c:	d130      	bne.n	800f700 <UART_SetConfig+0x1fc>
 800f69e:	4b67      	ldr	r3, [pc, #412]	; (800f83c <UART_SetConfig+0x338>)
 800f6a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f6a2:	f003 0307 	and.w	r3, r3, #7
 800f6a6:	2b05      	cmp	r3, #5
 800f6a8:	d826      	bhi.n	800f6f8 <UART_SetConfig+0x1f4>
 800f6aa:	a201      	add	r2, pc, #4	; (adr r2, 800f6b0 <UART_SetConfig+0x1ac>)
 800f6ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6b0:	0800f6c9 	.word	0x0800f6c9
 800f6b4:	0800f6d1 	.word	0x0800f6d1
 800f6b8:	0800f6d9 	.word	0x0800f6d9
 800f6bc:	0800f6e1 	.word	0x0800f6e1
 800f6c0:	0800f6e9 	.word	0x0800f6e9
 800f6c4:	0800f6f1 	.word	0x0800f6f1
 800f6c8:	2300      	movs	r3, #0
 800f6ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f6ce:	e1ec      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f6d0:	2304      	movs	r3, #4
 800f6d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f6d6:	e1e8      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f6d8:	2308      	movs	r3, #8
 800f6da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f6de:	e1e4      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f6e0:	2310      	movs	r3, #16
 800f6e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f6e6:	e1e0      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f6e8:	2320      	movs	r3, #32
 800f6ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f6ee:	e1dc      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f6f0:	2340      	movs	r3, #64	; 0x40
 800f6f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f6f6:	e1d8      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f6f8:	2380      	movs	r3, #128	; 0x80
 800f6fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f6fe:	e1d4      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f700:	697b      	ldr	r3, [r7, #20]
 800f702:	681b      	ldr	r3, [r3, #0]
 800f704:	4a4f      	ldr	r2, [pc, #316]	; (800f844 <UART_SetConfig+0x340>)
 800f706:	4293      	cmp	r3, r2
 800f708:	d130      	bne.n	800f76c <UART_SetConfig+0x268>
 800f70a:	4b4c      	ldr	r3, [pc, #304]	; (800f83c <UART_SetConfig+0x338>)
 800f70c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f70e:	f003 0307 	and.w	r3, r3, #7
 800f712:	2b05      	cmp	r3, #5
 800f714:	d826      	bhi.n	800f764 <UART_SetConfig+0x260>
 800f716:	a201      	add	r2, pc, #4	; (adr r2, 800f71c <UART_SetConfig+0x218>)
 800f718:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f71c:	0800f735 	.word	0x0800f735
 800f720:	0800f73d 	.word	0x0800f73d
 800f724:	0800f745 	.word	0x0800f745
 800f728:	0800f74d 	.word	0x0800f74d
 800f72c:	0800f755 	.word	0x0800f755
 800f730:	0800f75d 	.word	0x0800f75d
 800f734:	2300      	movs	r3, #0
 800f736:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f73a:	e1b6      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f73c:	2304      	movs	r3, #4
 800f73e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f742:	e1b2      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f744:	2308      	movs	r3, #8
 800f746:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f74a:	e1ae      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f74c:	2310      	movs	r3, #16
 800f74e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f752:	e1aa      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f754:	2320      	movs	r3, #32
 800f756:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f75a:	e1a6      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f75c:	2340      	movs	r3, #64	; 0x40
 800f75e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f762:	e1a2      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f764:	2380      	movs	r3, #128	; 0x80
 800f766:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f76a:	e19e      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f76c:	697b      	ldr	r3, [r7, #20]
 800f76e:	681b      	ldr	r3, [r3, #0]
 800f770:	4a35      	ldr	r2, [pc, #212]	; (800f848 <UART_SetConfig+0x344>)
 800f772:	4293      	cmp	r3, r2
 800f774:	d130      	bne.n	800f7d8 <UART_SetConfig+0x2d4>
 800f776:	4b31      	ldr	r3, [pc, #196]	; (800f83c <UART_SetConfig+0x338>)
 800f778:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f77a:	f003 0307 	and.w	r3, r3, #7
 800f77e:	2b05      	cmp	r3, #5
 800f780:	d826      	bhi.n	800f7d0 <UART_SetConfig+0x2cc>
 800f782:	a201      	add	r2, pc, #4	; (adr r2, 800f788 <UART_SetConfig+0x284>)
 800f784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f788:	0800f7a1 	.word	0x0800f7a1
 800f78c:	0800f7a9 	.word	0x0800f7a9
 800f790:	0800f7b1 	.word	0x0800f7b1
 800f794:	0800f7b9 	.word	0x0800f7b9
 800f798:	0800f7c1 	.word	0x0800f7c1
 800f79c:	0800f7c9 	.word	0x0800f7c9
 800f7a0:	2300      	movs	r3, #0
 800f7a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f7a6:	e180      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f7a8:	2304      	movs	r3, #4
 800f7aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f7ae:	e17c      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f7b0:	2308      	movs	r3, #8
 800f7b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f7b6:	e178      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f7b8:	2310      	movs	r3, #16
 800f7ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f7be:	e174      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f7c0:	2320      	movs	r3, #32
 800f7c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f7c6:	e170      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f7c8:	2340      	movs	r3, #64	; 0x40
 800f7ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f7ce:	e16c      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f7d0:	2380      	movs	r3, #128	; 0x80
 800f7d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f7d6:	e168      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f7d8:	697b      	ldr	r3, [r7, #20]
 800f7da:	681b      	ldr	r3, [r3, #0]
 800f7dc:	4a1b      	ldr	r2, [pc, #108]	; (800f84c <UART_SetConfig+0x348>)
 800f7de:	4293      	cmp	r3, r2
 800f7e0:	d142      	bne.n	800f868 <UART_SetConfig+0x364>
 800f7e2:	4b16      	ldr	r3, [pc, #88]	; (800f83c <UART_SetConfig+0x338>)
 800f7e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f7e6:	f003 0307 	and.w	r3, r3, #7
 800f7ea:	2b05      	cmp	r3, #5
 800f7ec:	d838      	bhi.n	800f860 <UART_SetConfig+0x35c>
 800f7ee:	a201      	add	r2, pc, #4	; (adr r2, 800f7f4 <UART_SetConfig+0x2f0>)
 800f7f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7f4:	0800f80d 	.word	0x0800f80d
 800f7f8:	0800f815 	.word	0x0800f815
 800f7fc:	0800f81d 	.word	0x0800f81d
 800f800:	0800f825 	.word	0x0800f825
 800f804:	0800f851 	.word	0x0800f851
 800f808:	0800f859 	.word	0x0800f859
 800f80c:	2300      	movs	r3, #0
 800f80e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f812:	e14a      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f814:	2304      	movs	r3, #4
 800f816:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f81a:	e146      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f81c:	2308      	movs	r3, #8
 800f81e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f822:	e142      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f824:	2310      	movs	r3, #16
 800f826:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f82a:	e13e      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f82c:	cfff69f3 	.word	0xcfff69f3
 800f830:	58000c00 	.word	0x58000c00
 800f834:	11fff4ff 	.word	0x11fff4ff
 800f838:	40011000 	.word	0x40011000
 800f83c:	58024400 	.word	0x58024400
 800f840:	40004400 	.word	0x40004400
 800f844:	40004800 	.word	0x40004800
 800f848:	40004c00 	.word	0x40004c00
 800f84c:	40005000 	.word	0x40005000
 800f850:	2320      	movs	r3, #32
 800f852:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f856:	e128      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f858:	2340      	movs	r3, #64	; 0x40
 800f85a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f85e:	e124      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f860:	2380      	movs	r3, #128	; 0x80
 800f862:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f866:	e120      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f868:	697b      	ldr	r3, [r7, #20]
 800f86a:	681b      	ldr	r3, [r3, #0]
 800f86c:	4acb      	ldr	r2, [pc, #812]	; (800fb9c <UART_SetConfig+0x698>)
 800f86e:	4293      	cmp	r3, r2
 800f870:	d176      	bne.n	800f960 <UART_SetConfig+0x45c>
 800f872:	4bcb      	ldr	r3, [pc, #812]	; (800fba0 <UART_SetConfig+0x69c>)
 800f874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f876:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800f87a:	2b28      	cmp	r3, #40	; 0x28
 800f87c:	d86c      	bhi.n	800f958 <UART_SetConfig+0x454>
 800f87e:	a201      	add	r2, pc, #4	; (adr r2, 800f884 <UART_SetConfig+0x380>)
 800f880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f884:	0800f929 	.word	0x0800f929
 800f888:	0800f959 	.word	0x0800f959
 800f88c:	0800f959 	.word	0x0800f959
 800f890:	0800f959 	.word	0x0800f959
 800f894:	0800f959 	.word	0x0800f959
 800f898:	0800f959 	.word	0x0800f959
 800f89c:	0800f959 	.word	0x0800f959
 800f8a0:	0800f959 	.word	0x0800f959
 800f8a4:	0800f931 	.word	0x0800f931
 800f8a8:	0800f959 	.word	0x0800f959
 800f8ac:	0800f959 	.word	0x0800f959
 800f8b0:	0800f959 	.word	0x0800f959
 800f8b4:	0800f959 	.word	0x0800f959
 800f8b8:	0800f959 	.word	0x0800f959
 800f8bc:	0800f959 	.word	0x0800f959
 800f8c0:	0800f959 	.word	0x0800f959
 800f8c4:	0800f939 	.word	0x0800f939
 800f8c8:	0800f959 	.word	0x0800f959
 800f8cc:	0800f959 	.word	0x0800f959
 800f8d0:	0800f959 	.word	0x0800f959
 800f8d4:	0800f959 	.word	0x0800f959
 800f8d8:	0800f959 	.word	0x0800f959
 800f8dc:	0800f959 	.word	0x0800f959
 800f8e0:	0800f959 	.word	0x0800f959
 800f8e4:	0800f941 	.word	0x0800f941
 800f8e8:	0800f959 	.word	0x0800f959
 800f8ec:	0800f959 	.word	0x0800f959
 800f8f0:	0800f959 	.word	0x0800f959
 800f8f4:	0800f959 	.word	0x0800f959
 800f8f8:	0800f959 	.word	0x0800f959
 800f8fc:	0800f959 	.word	0x0800f959
 800f900:	0800f959 	.word	0x0800f959
 800f904:	0800f949 	.word	0x0800f949
 800f908:	0800f959 	.word	0x0800f959
 800f90c:	0800f959 	.word	0x0800f959
 800f910:	0800f959 	.word	0x0800f959
 800f914:	0800f959 	.word	0x0800f959
 800f918:	0800f959 	.word	0x0800f959
 800f91c:	0800f959 	.word	0x0800f959
 800f920:	0800f959 	.word	0x0800f959
 800f924:	0800f951 	.word	0x0800f951
 800f928:	2301      	movs	r3, #1
 800f92a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f92e:	e0bc      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f930:	2304      	movs	r3, #4
 800f932:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f936:	e0b8      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f938:	2308      	movs	r3, #8
 800f93a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f93e:	e0b4      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f940:	2310      	movs	r3, #16
 800f942:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f946:	e0b0      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f948:	2320      	movs	r3, #32
 800f94a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f94e:	e0ac      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f950:	2340      	movs	r3, #64	; 0x40
 800f952:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f956:	e0a8      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f958:	2380      	movs	r3, #128	; 0x80
 800f95a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f95e:	e0a4      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f960:	697b      	ldr	r3, [r7, #20]
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	4a8f      	ldr	r2, [pc, #572]	; (800fba4 <UART_SetConfig+0x6a0>)
 800f966:	4293      	cmp	r3, r2
 800f968:	d130      	bne.n	800f9cc <UART_SetConfig+0x4c8>
 800f96a:	4b8d      	ldr	r3, [pc, #564]	; (800fba0 <UART_SetConfig+0x69c>)
 800f96c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f96e:	f003 0307 	and.w	r3, r3, #7
 800f972:	2b05      	cmp	r3, #5
 800f974:	d826      	bhi.n	800f9c4 <UART_SetConfig+0x4c0>
 800f976:	a201      	add	r2, pc, #4	; (adr r2, 800f97c <UART_SetConfig+0x478>)
 800f978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f97c:	0800f995 	.word	0x0800f995
 800f980:	0800f99d 	.word	0x0800f99d
 800f984:	0800f9a5 	.word	0x0800f9a5
 800f988:	0800f9ad 	.word	0x0800f9ad
 800f98c:	0800f9b5 	.word	0x0800f9b5
 800f990:	0800f9bd 	.word	0x0800f9bd
 800f994:	2300      	movs	r3, #0
 800f996:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f99a:	e086      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f99c:	2304      	movs	r3, #4
 800f99e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f9a2:	e082      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f9a4:	2308      	movs	r3, #8
 800f9a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f9aa:	e07e      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f9ac:	2310      	movs	r3, #16
 800f9ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f9b2:	e07a      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f9b4:	2320      	movs	r3, #32
 800f9b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f9ba:	e076      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f9bc:	2340      	movs	r3, #64	; 0x40
 800f9be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f9c2:	e072      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f9c4:	2380      	movs	r3, #128	; 0x80
 800f9c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800f9ca:	e06e      	b.n	800faaa <UART_SetConfig+0x5a6>
 800f9cc:	697b      	ldr	r3, [r7, #20]
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	4a75      	ldr	r2, [pc, #468]	; (800fba8 <UART_SetConfig+0x6a4>)
 800f9d2:	4293      	cmp	r3, r2
 800f9d4:	d130      	bne.n	800fa38 <UART_SetConfig+0x534>
 800f9d6:	4b72      	ldr	r3, [pc, #456]	; (800fba0 <UART_SetConfig+0x69c>)
 800f9d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f9da:	f003 0307 	and.w	r3, r3, #7
 800f9de:	2b05      	cmp	r3, #5
 800f9e0:	d826      	bhi.n	800fa30 <UART_SetConfig+0x52c>
 800f9e2:	a201      	add	r2, pc, #4	; (adr r2, 800f9e8 <UART_SetConfig+0x4e4>)
 800f9e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f9e8:	0800fa01 	.word	0x0800fa01
 800f9ec:	0800fa09 	.word	0x0800fa09
 800f9f0:	0800fa11 	.word	0x0800fa11
 800f9f4:	0800fa19 	.word	0x0800fa19
 800f9f8:	0800fa21 	.word	0x0800fa21
 800f9fc:	0800fa29 	.word	0x0800fa29
 800fa00:	2300      	movs	r3, #0
 800fa02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800fa06:	e050      	b.n	800faaa <UART_SetConfig+0x5a6>
 800fa08:	2304      	movs	r3, #4
 800fa0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800fa0e:	e04c      	b.n	800faaa <UART_SetConfig+0x5a6>
 800fa10:	2308      	movs	r3, #8
 800fa12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800fa16:	e048      	b.n	800faaa <UART_SetConfig+0x5a6>
 800fa18:	2310      	movs	r3, #16
 800fa1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800fa1e:	e044      	b.n	800faaa <UART_SetConfig+0x5a6>
 800fa20:	2320      	movs	r3, #32
 800fa22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800fa26:	e040      	b.n	800faaa <UART_SetConfig+0x5a6>
 800fa28:	2340      	movs	r3, #64	; 0x40
 800fa2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800fa2e:	e03c      	b.n	800faaa <UART_SetConfig+0x5a6>
 800fa30:	2380      	movs	r3, #128	; 0x80
 800fa32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800fa36:	e038      	b.n	800faaa <UART_SetConfig+0x5a6>
 800fa38:	697b      	ldr	r3, [r7, #20]
 800fa3a:	681b      	ldr	r3, [r3, #0]
 800fa3c:	4a5b      	ldr	r2, [pc, #364]	; (800fbac <UART_SetConfig+0x6a8>)
 800fa3e:	4293      	cmp	r3, r2
 800fa40:	d130      	bne.n	800faa4 <UART_SetConfig+0x5a0>
 800fa42:	4b57      	ldr	r3, [pc, #348]	; (800fba0 <UART_SetConfig+0x69c>)
 800fa44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fa46:	f003 0307 	and.w	r3, r3, #7
 800fa4a:	2b05      	cmp	r3, #5
 800fa4c:	d826      	bhi.n	800fa9c <UART_SetConfig+0x598>
 800fa4e:	a201      	add	r2, pc, #4	; (adr r2, 800fa54 <UART_SetConfig+0x550>)
 800fa50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa54:	0800fa6d 	.word	0x0800fa6d
 800fa58:	0800fa75 	.word	0x0800fa75
 800fa5c:	0800fa7d 	.word	0x0800fa7d
 800fa60:	0800fa85 	.word	0x0800fa85
 800fa64:	0800fa8d 	.word	0x0800fa8d
 800fa68:	0800fa95 	.word	0x0800fa95
 800fa6c:	2302      	movs	r3, #2
 800fa6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800fa72:	e01a      	b.n	800faaa <UART_SetConfig+0x5a6>
 800fa74:	2304      	movs	r3, #4
 800fa76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800fa7a:	e016      	b.n	800faaa <UART_SetConfig+0x5a6>
 800fa7c:	2308      	movs	r3, #8
 800fa7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800fa82:	e012      	b.n	800faaa <UART_SetConfig+0x5a6>
 800fa84:	2310      	movs	r3, #16
 800fa86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800fa8a:	e00e      	b.n	800faaa <UART_SetConfig+0x5a6>
 800fa8c:	2320      	movs	r3, #32
 800fa8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800fa92:	e00a      	b.n	800faaa <UART_SetConfig+0x5a6>
 800fa94:	2340      	movs	r3, #64	; 0x40
 800fa96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800fa9a:	e006      	b.n	800faaa <UART_SetConfig+0x5a6>
 800fa9c:	2380      	movs	r3, #128	; 0x80
 800fa9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800faa2:	e002      	b.n	800faaa <UART_SetConfig+0x5a6>
 800faa4:	2380      	movs	r3, #128	; 0x80
 800faa6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800faaa:	697b      	ldr	r3, [r7, #20]
 800faac:	681b      	ldr	r3, [r3, #0]
 800faae:	4a3f      	ldr	r2, [pc, #252]	; (800fbac <UART_SetConfig+0x6a8>)
 800fab0:	4293      	cmp	r3, r2
 800fab2:	f040 80f8 	bne.w	800fca6 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800fab6:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800faba:	2b20      	cmp	r3, #32
 800fabc:	dc46      	bgt.n	800fb4c <UART_SetConfig+0x648>
 800fabe:	2b02      	cmp	r3, #2
 800fac0:	f2c0 8082 	blt.w	800fbc8 <UART_SetConfig+0x6c4>
 800fac4:	3b02      	subs	r3, #2
 800fac6:	2b1e      	cmp	r3, #30
 800fac8:	d87e      	bhi.n	800fbc8 <UART_SetConfig+0x6c4>
 800faca:	a201      	add	r2, pc, #4	; (adr r2, 800fad0 <UART_SetConfig+0x5cc>)
 800facc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fad0:	0800fb53 	.word	0x0800fb53
 800fad4:	0800fbc9 	.word	0x0800fbc9
 800fad8:	0800fb5b 	.word	0x0800fb5b
 800fadc:	0800fbc9 	.word	0x0800fbc9
 800fae0:	0800fbc9 	.word	0x0800fbc9
 800fae4:	0800fbc9 	.word	0x0800fbc9
 800fae8:	0800fb6b 	.word	0x0800fb6b
 800faec:	0800fbc9 	.word	0x0800fbc9
 800faf0:	0800fbc9 	.word	0x0800fbc9
 800faf4:	0800fbc9 	.word	0x0800fbc9
 800faf8:	0800fbc9 	.word	0x0800fbc9
 800fafc:	0800fbc9 	.word	0x0800fbc9
 800fb00:	0800fbc9 	.word	0x0800fbc9
 800fb04:	0800fbc9 	.word	0x0800fbc9
 800fb08:	0800fb7b 	.word	0x0800fb7b
 800fb0c:	0800fbc9 	.word	0x0800fbc9
 800fb10:	0800fbc9 	.word	0x0800fbc9
 800fb14:	0800fbc9 	.word	0x0800fbc9
 800fb18:	0800fbc9 	.word	0x0800fbc9
 800fb1c:	0800fbc9 	.word	0x0800fbc9
 800fb20:	0800fbc9 	.word	0x0800fbc9
 800fb24:	0800fbc9 	.word	0x0800fbc9
 800fb28:	0800fbc9 	.word	0x0800fbc9
 800fb2c:	0800fbc9 	.word	0x0800fbc9
 800fb30:	0800fbc9 	.word	0x0800fbc9
 800fb34:	0800fbc9 	.word	0x0800fbc9
 800fb38:	0800fbc9 	.word	0x0800fbc9
 800fb3c:	0800fbc9 	.word	0x0800fbc9
 800fb40:	0800fbc9 	.word	0x0800fbc9
 800fb44:	0800fbc9 	.word	0x0800fbc9
 800fb48:	0800fbbb 	.word	0x0800fbbb
 800fb4c:	2b40      	cmp	r3, #64	; 0x40
 800fb4e:	d037      	beq.n	800fbc0 <UART_SetConfig+0x6bc>
 800fb50:	e03a      	b.n	800fbc8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800fb52:	f7fd f8ef 	bl	800cd34 <HAL_RCCEx_GetD3PCLK1Freq>
 800fb56:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800fb58:	e03c      	b.n	800fbd4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fb5a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800fb5e:	4618      	mov	r0, r3
 800fb60:	f7fd f8fe 	bl	800cd60 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800fb64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb66:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fb68:	e034      	b.n	800fbd4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fb6a:	f107 0318 	add.w	r3, r7, #24
 800fb6e:	4618      	mov	r0, r3
 800fb70:	f7fd fa4a 	bl	800d008 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800fb74:	69fb      	ldr	r3, [r7, #28]
 800fb76:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fb78:	e02c      	b.n	800fbd4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800fb7a:	4b09      	ldr	r3, [pc, #36]	; (800fba0 <UART_SetConfig+0x69c>)
 800fb7c:	681b      	ldr	r3, [r3, #0]
 800fb7e:	f003 0320 	and.w	r3, r3, #32
 800fb82:	2b00      	cmp	r3, #0
 800fb84:	d016      	beq.n	800fbb4 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800fb86:	4b06      	ldr	r3, [pc, #24]	; (800fba0 <UART_SetConfig+0x69c>)
 800fb88:	681b      	ldr	r3, [r3, #0]
 800fb8a:	08db      	lsrs	r3, r3, #3
 800fb8c:	f003 0303 	and.w	r3, r3, #3
 800fb90:	4a07      	ldr	r2, [pc, #28]	; (800fbb0 <UART_SetConfig+0x6ac>)
 800fb92:	fa22 f303 	lsr.w	r3, r2, r3
 800fb96:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800fb98:	e01c      	b.n	800fbd4 <UART_SetConfig+0x6d0>
 800fb9a:	bf00      	nop
 800fb9c:	40011400 	.word	0x40011400
 800fba0:	58024400 	.word	0x58024400
 800fba4:	40007800 	.word	0x40007800
 800fba8:	40007c00 	.word	0x40007c00
 800fbac:	58000c00 	.word	0x58000c00
 800fbb0:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800fbb4:	4b9d      	ldr	r3, [pc, #628]	; (800fe2c <UART_SetConfig+0x928>)
 800fbb6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fbb8:	e00c      	b.n	800fbd4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800fbba:	4b9d      	ldr	r3, [pc, #628]	; (800fe30 <UART_SetConfig+0x92c>)
 800fbbc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fbbe:	e009      	b.n	800fbd4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fbc0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800fbc4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fbc6:	e005      	b.n	800fbd4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800fbc8:	2300      	movs	r3, #0
 800fbca:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800fbcc:	2301      	movs	r3, #1
 800fbce:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800fbd2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800fbd4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	f000 81de 	beq.w	800ff98 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800fbdc:	697b      	ldr	r3, [r7, #20]
 800fbde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fbe0:	4a94      	ldr	r2, [pc, #592]	; (800fe34 <UART_SetConfig+0x930>)
 800fbe2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fbe6:	461a      	mov	r2, r3
 800fbe8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fbea:	fbb3 f3f2 	udiv	r3, r3, r2
 800fbee:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fbf0:	697b      	ldr	r3, [r7, #20]
 800fbf2:	685a      	ldr	r2, [r3, #4]
 800fbf4:	4613      	mov	r3, r2
 800fbf6:	005b      	lsls	r3, r3, #1
 800fbf8:	4413      	add	r3, r2
 800fbfa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fbfc:	429a      	cmp	r2, r3
 800fbfe:	d305      	bcc.n	800fc0c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800fc00:	697b      	ldr	r3, [r7, #20]
 800fc02:	685b      	ldr	r3, [r3, #4]
 800fc04:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fc06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fc08:	429a      	cmp	r2, r3
 800fc0a:	d903      	bls.n	800fc14 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800fc0c:	2301      	movs	r3, #1
 800fc0e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800fc12:	e1c1      	b.n	800ff98 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fc14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fc16:	2200      	movs	r2, #0
 800fc18:	60bb      	str	r3, [r7, #8]
 800fc1a:	60fa      	str	r2, [r7, #12]
 800fc1c:	697b      	ldr	r3, [r7, #20]
 800fc1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fc20:	4a84      	ldr	r2, [pc, #528]	; (800fe34 <UART_SetConfig+0x930>)
 800fc22:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fc26:	b29b      	uxth	r3, r3
 800fc28:	2200      	movs	r2, #0
 800fc2a:	603b      	str	r3, [r7, #0]
 800fc2c:	607a      	str	r2, [r7, #4]
 800fc2e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fc32:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800fc36:	f7f0 fba3 	bl	8000380 <__aeabi_uldivmod>
 800fc3a:	4602      	mov	r2, r0
 800fc3c:	460b      	mov	r3, r1
 800fc3e:	4610      	mov	r0, r2
 800fc40:	4619      	mov	r1, r3
 800fc42:	f04f 0200 	mov.w	r2, #0
 800fc46:	f04f 0300 	mov.w	r3, #0
 800fc4a:	020b      	lsls	r3, r1, #8
 800fc4c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800fc50:	0202      	lsls	r2, r0, #8
 800fc52:	6979      	ldr	r1, [r7, #20]
 800fc54:	6849      	ldr	r1, [r1, #4]
 800fc56:	0849      	lsrs	r1, r1, #1
 800fc58:	2000      	movs	r0, #0
 800fc5a:	460c      	mov	r4, r1
 800fc5c:	4605      	mov	r5, r0
 800fc5e:	eb12 0804 	adds.w	r8, r2, r4
 800fc62:	eb43 0905 	adc.w	r9, r3, r5
 800fc66:	697b      	ldr	r3, [r7, #20]
 800fc68:	685b      	ldr	r3, [r3, #4]
 800fc6a:	2200      	movs	r2, #0
 800fc6c:	469a      	mov	sl, r3
 800fc6e:	4693      	mov	fp, r2
 800fc70:	4652      	mov	r2, sl
 800fc72:	465b      	mov	r3, fp
 800fc74:	4640      	mov	r0, r8
 800fc76:	4649      	mov	r1, r9
 800fc78:	f7f0 fb82 	bl	8000380 <__aeabi_uldivmod>
 800fc7c:	4602      	mov	r2, r0
 800fc7e:	460b      	mov	r3, r1
 800fc80:	4613      	mov	r3, r2
 800fc82:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800fc84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc86:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800fc8a:	d308      	bcc.n	800fc9e <UART_SetConfig+0x79a>
 800fc8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800fc92:	d204      	bcs.n	800fc9e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800fc94:	697b      	ldr	r3, [r7, #20]
 800fc96:	681b      	ldr	r3, [r3, #0]
 800fc98:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fc9a:	60da      	str	r2, [r3, #12]
 800fc9c:	e17c      	b.n	800ff98 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800fc9e:	2301      	movs	r3, #1
 800fca0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800fca4:	e178      	b.n	800ff98 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fca6:	697b      	ldr	r3, [r7, #20]
 800fca8:	69db      	ldr	r3, [r3, #28]
 800fcaa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fcae:	f040 80c5 	bne.w	800fe3c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800fcb2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800fcb6:	2b20      	cmp	r3, #32
 800fcb8:	dc48      	bgt.n	800fd4c <UART_SetConfig+0x848>
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	db7b      	blt.n	800fdb6 <UART_SetConfig+0x8b2>
 800fcbe:	2b20      	cmp	r3, #32
 800fcc0:	d879      	bhi.n	800fdb6 <UART_SetConfig+0x8b2>
 800fcc2:	a201      	add	r2, pc, #4	; (adr r2, 800fcc8 <UART_SetConfig+0x7c4>)
 800fcc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fcc8:	0800fd53 	.word	0x0800fd53
 800fccc:	0800fd5b 	.word	0x0800fd5b
 800fcd0:	0800fdb7 	.word	0x0800fdb7
 800fcd4:	0800fdb7 	.word	0x0800fdb7
 800fcd8:	0800fd63 	.word	0x0800fd63
 800fcdc:	0800fdb7 	.word	0x0800fdb7
 800fce0:	0800fdb7 	.word	0x0800fdb7
 800fce4:	0800fdb7 	.word	0x0800fdb7
 800fce8:	0800fd73 	.word	0x0800fd73
 800fcec:	0800fdb7 	.word	0x0800fdb7
 800fcf0:	0800fdb7 	.word	0x0800fdb7
 800fcf4:	0800fdb7 	.word	0x0800fdb7
 800fcf8:	0800fdb7 	.word	0x0800fdb7
 800fcfc:	0800fdb7 	.word	0x0800fdb7
 800fd00:	0800fdb7 	.word	0x0800fdb7
 800fd04:	0800fdb7 	.word	0x0800fdb7
 800fd08:	0800fd83 	.word	0x0800fd83
 800fd0c:	0800fdb7 	.word	0x0800fdb7
 800fd10:	0800fdb7 	.word	0x0800fdb7
 800fd14:	0800fdb7 	.word	0x0800fdb7
 800fd18:	0800fdb7 	.word	0x0800fdb7
 800fd1c:	0800fdb7 	.word	0x0800fdb7
 800fd20:	0800fdb7 	.word	0x0800fdb7
 800fd24:	0800fdb7 	.word	0x0800fdb7
 800fd28:	0800fdb7 	.word	0x0800fdb7
 800fd2c:	0800fdb7 	.word	0x0800fdb7
 800fd30:	0800fdb7 	.word	0x0800fdb7
 800fd34:	0800fdb7 	.word	0x0800fdb7
 800fd38:	0800fdb7 	.word	0x0800fdb7
 800fd3c:	0800fdb7 	.word	0x0800fdb7
 800fd40:	0800fdb7 	.word	0x0800fdb7
 800fd44:	0800fdb7 	.word	0x0800fdb7
 800fd48:	0800fda9 	.word	0x0800fda9
 800fd4c:	2b40      	cmp	r3, #64	; 0x40
 800fd4e:	d02e      	beq.n	800fdae <UART_SetConfig+0x8aa>
 800fd50:	e031      	b.n	800fdb6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fd52:	f7fb fbab 	bl	800b4ac <HAL_RCC_GetPCLK1Freq>
 800fd56:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800fd58:	e033      	b.n	800fdc2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fd5a:	f7fb fbbd 	bl	800b4d8 <HAL_RCC_GetPCLK2Freq>
 800fd5e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800fd60:	e02f      	b.n	800fdc2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800fd62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800fd66:	4618      	mov	r0, r3
 800fd68:	f7fc fffa 	bl	800cd60 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800fd6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd6e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fd70:	e027      	b.n	800fdc2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fd72:	f107 0318 	add.w	r3, r7, #24
 800fd76:	4618      	mov	r0, r3
 800fd78:	f7fd f946 	bl	800d008 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800fd7c:	69fb      	ldr	r3, [r7, #28]
 800fd7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fd80:	e01f      	b.n	800fdc2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800fd82:	4b2d      	ldr	r3, [pc, #180]	; (800fe38 <UART_SetConfig+0x934>)
 800fd84:	681b      	ldr	r3, [r3, #0]
 800fd86:	f003 0320 	and.w	r3, r3, #32
 800fd8a:	2b00      	cmp	r3, #0
 800fd8c:	d009      	beq.n	800fda2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800fd8e:	4b2a      	ldr	r3, [pc, #168]	; (800fe38 <UART_SetConfig+0x934>)
 800fd90:	681b      	ldr	r3, [r3, #0]
 800fd92:	08db      	lsrs	r3, r3, #3
 800fd94:	f003 0303 	and.w	r3, r3, #3
 800fd98:	4a24      	ldr	r2, [pc, #144]	; (800fe2c <UART_SetConfig+0x928>)
 800fd9a:	fa22 f303 	lsr.w	r3, r2, r3
 800fd9e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800fda0:	e00f      	b.n	800fdc2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800fda2:	4b22      	ldr	r3, [pc, #136]	; (800fe2c <UART_SetConfig+0x928>)
 800fda4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fda6:	e00c      	b.n	800fdc2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800fda8:	4b21      	ldr	r3, [pc, #132]	; (800fe30 <UART_SetConfig+0x92c>)
 800fdaa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fdac:	e009      	b.n	800fdc2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fdae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800fdb2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fdb4:	e005      	b.n	800fdc2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800fdb6:	2300      	movs	r3, #0
 800fdb8:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800fdba:	2301      	movs	r3, #1
 800fdbc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800fdc0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800fdc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fdc4:	2b00      	cmp	r3, #0
 800fdc6:	f000 80e7 	beq.w	800ff98 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fdca:	697b      	ldr	r3, [r7, #20]
 800fdcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fdce:	4a19      	ldr	r2, [pc, #100]	; (800fe34 <UART_SetConfig+0x930>)
 800fdd0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fdd4:	461a      	mov	r2, r3
 800fdd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fdd8:	fbb3 f3f2 	udiv	r3, r3, r2
 800fddc:	005a      	lsls	r2, r3, #1
 800fdde:	697b      	ldr	r3, [r7, #20]
 800fde0:	685b      	ldr	r3, [r3, #4]
 800fde2:	085b      	lsrs	r3, r3, #1
 800fde4:	441a      	add	r2, r3
 800fde6:	697b      	ldr	r3, [r7, #20]
 800fde8:	685b      	ldr	r3, [r3, #4]
 800fdea:	fbb2 f3f3 	udiv	r3, r2, r3
 800fdee:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fdf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdf2:	2b0f      	cmp	r3, #15
 800fdf4:	d916      	bls.n	800fe24 <UART_SetConfig+0x920>
 800fdf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fdf8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fdfc:	d212      	bcs.n	800fe24 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800fdfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe00:	b29b      	uxth	r3, r3
 800fe02:	f023 030f 	bic.w	r3, r3, #15
 800fe06:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800fe08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fe0a:	085b      	lsrs	r3, r3, #1
 800fe0c:	b29b      	uxth	r3, r3
 800fe0e:	f003 0307 	and.w	r3, r3, #7
 800fe12:	b29a      	uxth	r2, r3
 800fe14:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800fe16:	4313      	orrs	r3, r2
 800fe18:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800fe1a:	697b      	ldr	r3, [r7, #20]
 800fe1c:	681b      	ldr	r3, [r3, #0]
 800fe1e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800fe20:	60da      	str	r2, [r3, #12]
 800fe22:	e0b9      	b.n	800ff98 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800fe24:	2301      	movs	r3, #1
 800fe26:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800fe2a:	e0b5      	b.n	800ff98 <UART_SetConfig+0xa94>
 800fe2c:	03d09000 	.word	0x03d09000
 800fe30:	003d0900 	.word	0x003d0900
 800fe34:	08015828 	.word	0x08015828
 800fe38:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800fe3c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800fe40:	2b20      	cmp	r3, #32
 800fe42:	dc49      	bgt.n	800fed8 <UART_SetConfig+0x9d4>
 800fe44:	2b00      	cmp	r3, #0
 800fe46:	db7c      	blt.n	800ff42 <UART_SetConfig+0xa3e>
 800fe48:	2b20      	cmp	r3, #32
 800fe4a:	d87a      	bhi.n	800ff42 <UART_SetConfig+0xa3e>
 800fe4c:	a201      	add	r2, pc, #4	; (adr r2, 800fe54 <UART_SetConfig+0x950>)
 800fe4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe52:	bf00      	nop
 800fe54:	0800fedf 	.word	0x0800fedf
 800fe58:	0800fee7 	.word	0x0800fee7
 800fe5c:	0800ff43 	.word	0x0800ff43
 800fe60:	0800ff43 	.word	0x0800ff43
 800fe64:	0800feef 	.word	0x0800feef
 800fe68:	0800ff43 	.word	0x0800ff43
 800fe6c:	0800ff43 	.word	0x0800ff43
 800fe70:	0800ff43 	.word	0x0800ff43
 800fe74:	0800feff 	.word	0x0800feff
 800fe78:	0800ff43 	.word	0x0800ff43
 800fe7c:	0800ff43 	.word	0x0800ff43
 800fe80:	0800ff43 	.word	0x0800ff43
 800fe84:	0800ff43 	.word	0x0800ff43
 800fe88:	0800ff43 	.word	0x0800ff43
 800fe8c:	0800ff43 	.word	0x0800ff43
 800fe90:	0800ff43 	.word	0x0800ff43
 800fe94:	0800ff0f 	.word	0x0800ff0f
 800fe98:	0800ff43 	.word	0x0800ff43
 800fe9c:	0800ff43 	.word	0x0800ff43
 800fea0:	0800ff43 	.word	0x0800ff43
 800fea4:	0800ff43 	.word	0x0800ff43
 800fea8:	0800ff43 	.word	0x0800ff43
 800feac:	0800ff43 	.word	0x0800ff43
 800feb0:	0800ff43 	.word	0x0800ff43
 800feb4:	0800ff43 	.word	0x0800ff43
 800feb8:	0800ff43 	.word	0x0800ff43
 800febc:	0800ff43 	.word	0x0800ff43
 800fec0:	0800ff43 	.word	0x0800ff43
 800fec4:	0800ff43 	.word	0x0800ff43
 800fec8:	0800ff43 	.word	0x0800ff43
 800fecc:	0800ff43 	.word	0x0800ff43
 800fed0:	0800ff43 	.word	0x0800ff43
 800fed4:	0800ff35 	.word	0x0800ff35
 800fed8:	2b40      	cmp	r3, #64	; 0x40
 800feda:	d02e      	beq.n	800ff3a <UART_SetConfig+0xa36>
 800fedc:	e031      	b.n	800ff42 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fede:	f7fb fae5 	bl	800b4ac <HAL_RCC_GetPCLK1Freq>
 800fee2:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800fee4:	e033      	b.n	800ff4e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fee6:	f7fb faf7 	bl	800b4d8 <HAL_RCC_GetPCLK2Freq>
 800feea:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800feec:	e02f      	b.n	800ff4e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800feee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800fef2:	4618      	mov	r0, r3
 800fef4:	f7fc ff34 	bl	800cd60 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800fef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fefa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800fefc:	e027      	b.n	800ff4e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800fefe:	f107 0318 	add.w	r3, r7, #24
 800ff02:	4618      	mov	r0, r3
 800ff04:	f7fd f880 	bl	800d008 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800ff08:	69fb      	ldr	r3, [r7, #28]
 800ff0a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ff0c:	e01f      	b.n	800ff4e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800ff0e:	4b2d      	ldr	r3, [pc, #180]	; (800ffc4 <UART_SetConfig+0xac0>)
 800ff10:	681b      	ldr	r3, [r3, #0]
 800ff12:	f003 0320 	and.w	r3, r3, #32
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	d009      	beq.n	800ff2e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800ff1a:	4b2a      	ldr	r3, [pc, #168]	; (800ffc4 <UART_SetConfig+0xac0>)
 800ff1c:	681b      	ldr	r3, [r3, #0]
 800ff1e:	08db      	lsrs	r3, r3, #3
 800ff20:	f003 0303 	and.w	r3, r3, #3
 800ff24:	4a28      	ldr	r2, [pc, #160]	; (800ffc8 <UART_SetConfig+0xac4>)
 800ff26:	fa22 f303 	lsr.w	r3, r2, r3
 800ff2a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800ff2c:	e00f      	b.n	800ff4e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800ff2e:	4b26      	ldr	r3, [pc, #152]	; (800ffc8 <UART_SetConfig+0xac4>)
 800ff30:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ff32:	e00c      	b.n	800ff4e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800ff34:	4b25      	ldr	r3, [pc, #148]	; (800ffcc <UART_SetConfig+0xac8>)
 800ff36:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ff38:	e009      	b.n	800ff4e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ff3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ff3e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800ff40:	e005      	b.n	800ff4e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800ff42:	2300      	movs	r3, #0
 800ff44:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800ff46:	2301      	movs	r3, #1
 800ff48:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 800ff4c:	bf00      	nop
    }

    if (pclk != 0U)
 800ff4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ff50:	2b00      	cmp	r3, #0
 800ff52:	d021      	beq.n	800ff98 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ff54:	697b      	ldr	r3, [r7, #20]
 800ff56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ff58:	4a1d      	ldr	r2, [pc, #116]	; (800ffd0 <UART_SetConfig+0xacc>)
 800ff5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ff5e:	461a      	mov	r2, r3
 800ff60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ff62:	fbb3 f2f2 	udiv	r2, r3, r2
 800ff66:	697b      	ldr	r3, [r7, #20]
 800ff68:	685b      	ldr	r3, [r3, #4]
 800ff6a:	085b      	lsrs	r3, r3, #1
 800ff6c:	441a      	add	r2, r3
 800ff6e:	697b      	ldr	r3, [r7, #20]
 800ff70:	685b      	ldr	r3, [r3, #4]
 800ff72:	fbb2 f3f3 	udiv	r3, r2, r3
 800ff76:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ff78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff7a:	2b0f      	cmp	r3, #15
 800ff7c:	d909      	bls.n	800ff92 <UART_SetConfig+0xa8e>
 800ff7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ff84:	d205      	bcs.n	800ff92 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ff86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ff88:	b29a      	uxth	r2, r3
 800ff8a:	697b      	ldr	r3, [r7, #20]
 800ff8c:	681b      	ldr	r3, [r3, #0]
 800ff8e:	60da      	str	r2, [r3, #12]
 800ff90:	e002      	b.n	800ff98 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ff92:	2301      	movs	r3, #1
 800ff94:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800ff98:	697b      	ldr	r3, [r7, #20]
 800ff9a:	2201      	movs	r2, #1
 800ff9c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800ffa0:	697b      	ldr	r3, [r7, #20]
 800ffa2:	2201      	movs	r2, #1
 800ffa4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ffa8:	697b      	ldr	r3, [r7, #20]
 800ffaa:	2200      	movs	r2, #0
 800ffac:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800ffae:	697b      	ldr	r3, [r7, #20]
 800ffb0:	2200      	movs	r2, #0
 800ffb2:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800ffb4:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 800ffb8:	4618      	mov	r0, r3
 800ffba:	3748      	adds	r7, #72	; 0x48
 800ffbc:	46bd      	mov	sp, r7
 800ffbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ffc2:	bf00      	nop
 800ffc4:	58024400 	.word	0x58024400
 800ffc8:	03d09000 	.word	0x03d09000
 800ffcc:	003d0900 	.word	0x003d0900
 800ffd0:	08015828 	.word	0x08015828

0800ffd4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800ffd4:	b480      	push	{r7}
 800ffd6:	b083      	sub	sp, #12
 800ffd8:	af00      	add	r7, sp, #0
 800ffda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ffe0:	f003 0301 	and.w	r3, r3, #1
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	d00a      	beq.n	800fffe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	681b      	ldr	r3, [r3, #0]
 800ffec:	685b      	ldr	r3, [r3, #4]
 800ffee:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	681b      	ldr	r3, [r3, #0]
 800fffa:	430a      	orrs	r2, r1
 800fffc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010002:	f003 0302 	and.w	r3, r3, #2
 8010006:	2b00      	cmp	r3, #0
 8010008:	d00a      	beq.n	8010020 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	681b      	ldr	r3, [r3, #0]
 801000e:	685b      	ldr	r3, [r3, #4]
 8010010:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	681b      	ldr	r3, [r3, #0]
 801001c:	430a      	orrs	r2, r1
 801001e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010024:	f003 0304 	and.w	r3, r3, #4
 8010028:	2b00      	cmp	r3, #0
 801002a:	d00a      	beq.n	8010042 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	681b      	ldr	r3, [r3, #0]
 8010030:	685b      	ldr	r3, [r3, #4]
 8010032:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	681b      	ldr	r3, [r3, #0]
 801003e:	430a      	orrs	r2, r1
 8010040:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010046:	f003 0308 	and.w	r3, r3, #8
 801004a:	2b00      	cmp	r3, #0
 801004c:	d00a      	beq.n	8010064 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	681b      	ldr	r3, [r3, #0]
 8010052:	685b      	ldr	r3, [r3, #4]
 8010054:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8010058:	687b      	ldr	r3, [r7, #4]
 801005a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	681b      	ldr	r3, [r3, #0]
 8010060:	430a      	orrs	r2, r1
 8010062:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010068:	f003 0310 	and.w	r3, r3, #16
 801006c:	2b00      	cmp	r3, #0
 801006e:	d00a      	beq.n	8010086 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	681b      	ldr	r3, [r3, #0]
 8010074:	689b      	ldr	r3, [r3, #8]
 8010076:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	681b      	ldr	r3, [r3, #0]
 8010082:	430a      	orrs	r2, r1
 8010084:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801008a:	f003 0320 	and.w	r3, r3, #32
 801008e:	2b00      	cmp	r3, #0
 8010090:	d00a      	beq.n	80100a8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	681b      	ldr	r3, [r3, #0]
 8010096:	689b      	ldr	r3, [r3, #8]
 8010098:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	681b      	ldr	r3, [r3, #0]
 80100a4:	430a      	orrs	r2, r1
 80100a6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80100ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	d01a      	beq.n	80100ea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80100b4:	687b      	ldr	r3, [r7, #4]
 80100b6:	681b      	ldr	r3, [r3, #0]
 80100b8:	685b      	ldr	r3, [r3, #4]
 80100ba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	681b      	ldr	r3, [r3, #0]
 80100c6:	430a      	orrs	r2, r1
 80100c8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80100ce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80100d2:	d10a      	bne.n	80100ea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	681b      	ldr	r3, [r3, #0]
 80100d8:	685b      	ldr	r3, [r3, #4]
 80100da:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80100e2:	687b      	ldr	r3, [r7, #4]
 80100e4:	681b      	ldr	r3, [r3, #0]
 80100e6:	430a      	orrs	r2, r1
 80100e8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80100ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80100f2:	2b00      	cmp	r3, #0
 80100f4:	d00a      	beq.n	801010c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	681b      	ldr	r3, [r3, #0]
 80100fa:	685b      	ldr	r3, [r3, #4]
 80100fc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8010104:	687b      	ldr	r3, [r7, #4]
 8010106:	681b      	ldr	r3, [r3, #0]
 8010108:	430a      	orrs	r2, r1
 801010a:	605a      	str	r2, [r3, #4]
  }
}
 801010c:	bf00      	nop
 801010e:	370c      	adds	r7, #12
 8010110:	46bd      	mov	sp, r7
 8010112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010116:	4770      	bx	lr

08010118 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010118:	b580      	push	{r7, lr}
 801011a:	b086      	sub	sp, #24
 801011c:	af02      	add	r7, sp, #8
 801011e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	2200      	movs	r2, #0
 8010124:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8010128:	f7f3 fc10 	bl	800394c <HAL_GetTick>
 801012c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 801012e:	687b      	ldr	r3, [r7, #4]
 8010130:	681b      	ldr	r3, [r3, #0]
 8010132:	681b      	ldr	r3, [r3, #0]
 8010134:	f003 0308 	and.w	r3, r3, #8
 8010138:	2b08      	cmp	r3, #8
 801013a:	d10e      	bne.n	801015a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801013c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8010140:	9300      	str	r3, [sp, #0]
 8010142:	68fb      	ldr	r3, [r7, #12]
 8010144:	2200      	movs	r2, #0
 8010146:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 801014a:	6878      	ldr	r0, [r7, #4]
 801014c:	f000 f82f 	bl	80101ae <UART_WaitOnFlagUntilTimeout>
 8010150:	4603      	mov	r3, r0
 8010152:	2b00      	cmp	r3, #0
 8010154:	d001      	beq.n	801015a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010156:	2303      	movs	r3, #3
 8010158:	e025      	b.n	80101a6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	681b      	ldr	r3, [r3, #0]
 801015e:	681b      	ldr	r3, [r3, #0]
 8010160:	f003 0304 	and.w	r3, r3, #4
 8010164:	2b04      	cmp	r3, #4
 8010166:	d10e      	bne.n	8010186 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8010168:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 801016c:	9300      	str	r3, [sp, #0]
 801016e:	68fb      	ldr	r3, [r7, #12]
 8010170:	2200      	movs	r2, #0
 8010172:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8010176:	6878      	ldr	r0, [r7, #4]
 8010178:	f000 f819 	bl	80101ae <UART_WaitOnFlagUntilTimeout>
 801017c:	4603      	mov	r3, r0
 801017e:	2b00      	cmp	r3, #0
 8010180:	d001      	beq.n	8010186 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010182:	2303      	movs	r3, #3
 8010184:	e00f      	b.n	80101a6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	2220      	movs	r2, #32
 801018a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	2220      	movs	r2, #32
 8010192:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	2200      	movs	r2, #0
 801019a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	2200      	movs	r2, #0
 80101a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80101a4:	2300      	movs	r3, #0
}
 80101a6:	4618      	mov	r0, r3
 80101a8:	3710      	adds	r7, #16
 80101aa:	46bd      	mov	sp, r7
 80101ac:	bd80      	pop	{r7, pc}

080101ae <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80101ae:	b580      	push	{r7, lr}
 80101b0:	b09c      	sub	sp, #112	; 0x70
 80101b2:	af00      	add	r7, sp, #0
 80101b4:	60f8      	str	r0, [r7, #12]
 80101b6:	60b9      	str	r1, [r7, #8]
 80101b8:	603b      	str	r3, [r7, #0]
 80101ba:	4613      	mov	r3, r2
 80101bc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80101be:	e0a9      	b.n	8010314 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80101c0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80101c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101c6:	f000 80a5 	beq.w	8010314 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80101ca:	f7f3 fbbf 	bl	800394c <HAL_GetTick>
 80101ce:	4602      	mov	r2, r0
 80101d0:	683b      	ldr	r3, [r7, #0]
 80101d2:	1ad3      	subs	r3, r2, r3
 80101d4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80101d6:	429a      	cmp	r2, r3
 80101d8:	d302      	bcc.n	80101e0 <UART_WaitOnFlagUntilTimeout+0x32>
 80101da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80101dc:	2b00      	cmp	r3, #0
 80101de:	d140      	bne.n	8010262 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80101e0:	68fb      	ldr	r3, [r7, #12]
 80101e2:	681b      	ldr	r3, [r3, #0]
 80101e4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80101e8:	e853 3f00 	ldrex	r3, [r3]
 80101ec:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80101ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80101f0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80101f4:	667b      	str	r3, [r7, #100]	; 0x64
 80101f6:	68fb      	ldr	r3, [r7, #12]
 80101f8:	681b      	ldr	r3, [r3, #0]
 80101fa:	461a      	mov	r2, r3
 80101fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80101fe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010200:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010202:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8010204:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8010206:	e841 2300 	strex	r3, r2, [r1]
 801020a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 801020c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801020e:	2b00      	cmp	r3, #0
 8010210:	d1e6      	bne.n	80101e0 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010212:	68fb      	ldr	r3, [r7, #12]
 8010214:	681b      	ldr	r3, [r3, #0]
 8010216:	3308      	adds	r3, #8
 8010218:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801021a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801021c:	e853 3f00 	ldrex	r3, [r3]
 8010220:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8010222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010224:	f023 0301 	bic.w	r3, r3, #1
 8010228:	663b      	str	r3, [r7, #96]	; 0x60
 801022a:	68fb      	ldr	r3, [r7, #12]
 801022c:	681b      	ldr	r3, [r3, #0]
 801022e:	3308      	adds	r3, #8
 8010230:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8010232:	64ba      	str	r2, [r7, #72]	; 0x48
 8010234:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010236:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010238:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801023a:	e841 2300 	strex	r3, r2, [r1]
 801023e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8010240:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010242:	2b00      	cmp	r3, #0
 8010244:	d1e5      	bne.n	8010212 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8010246:	68fb      	ldr	r3, [r7, #12]
 8010248:	2220      	movs	r2, #32
 801024a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	2220      	movs	r2, #32
 8010252:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8010256:	68fb      	ldr	r3, [r7, #12]
 8010258:	2200      	movs	r2, #0
 801025a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 801025e:	2303      	movs	r3, #3
 8010260:	e069      	b.n	8010336 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8010262:	68fb      	ldr	r3, [r7, #12]
 8010264:	681b      	ldr	r3, [r3, #0]
 8010266:	681b      	ldr	r3, [r3, #0]
 8010268:	f003 0304 	and.w	r3, r3, #4
 801026c:	2b00      	cmp	r3, #0
 801026e:	d051      	beq.n	8010314 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010270:	68fb      	ldr	r3, [r7, #12]
 8010272:	681b      	ldr	r3, [r3, #0]
 8010274:	69db      	ldr	r3, [r3, #28]
 8010276:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801027a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 801027e:	d149      	bne.n	8010314 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010280:	68fb      	ldr	r3, [r7, #12]
 8010282:	681b      	ldr	r3, [r3, #0]
 8010284:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8010288:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 801028a:	68fb      	ldr	r3, [r7, #12]
 801028c:	681b      	ldr	r3, [r3, #0]
 801028e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010290:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010292:	e853 3f00 	ldrex	r3, [r3]
 8010296:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8010298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801029a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 801029e:	66fb      	str	r3, [r7, #108]	; 0x6c
 80102a0:	68fb      	ldr	r3, [r7, #12]
 80102a2:	681b      	ldr	r3, [r3, #0]
 80102a4:	461a      	mov	r2, r3
 80102a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80102a8:	637b      	str	r3, [r7, #52]	; 0x34
 80102aa:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102ac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80102ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80102b0:	e841 2300 	strex	r3, r2, [r1]
 80102b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80102b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80102b8:	2b00      	cmp	r3, #0
 80102ba:	d1e6      	bne.n	801028a <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80102bc:	68fb      	ldr	r3, [r7, #12]
 80102be:	681b      	ldr	r3, [r3, #0]
 80102c0:	3308      	adds	r3, #8
 80102c2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102c4:	697b      	ldr	r3, [r7, #20]
 80102c6:	e853 3f00 	ldrex	r3, [r3]
 80102ca:	613b      	str	r3, [r7, #16]
   return(result);
 80102cc:	693b      	ldr	r3, [r7, #16]
 80102ce:	f023 0301 	bic.w	r3, r3, #1
 80102d2:	66bb      	str	r3, [r7, #104]	; 0x68
 80102d4:	68fb      	ldr	r3, [r7, #12]
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	3308      	adds	r3, #8
 80102da:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80102dc:	623a      	str	r2, [r7, #32]
 80102de:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102e0:	69f9      	ldr	r1, [r7, #28]
 80102e2:	6a3a      	ldr	r2, [r7, #32]
 80102e4:	e841 2300 	strex	r3, r2, [r1]
 80102e8:	61bb      	str	r3, [r7, #24]
   return(result);
 80102ea:	69bb      	ldr	r3, [r7, #24]
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	d1e5      	bne.n	80102bc <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 80102f0:	68fb      	ldr	r3, [r7, #12]
 80102f2:	2220      	movs	r2, #32
 80102f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80102f8:	68fb      	ldr	r3, [r7, #12]
 80102fa:	2220      	movs	r2, #32
 80102fc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010300:	68fb      	ldr	r3, [r7, #12]
 8010302:	2220      	movs	r2, #32
 8010304:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010308:	68fb      	ldr	r3, [r7, #12]
 801030a:	2200      	movs	r2, #0
 801030c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8010310:	2303      	movs	r3, #3
 8010312:	e010      	b.n	8010336 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010314:	68fb      	ldr	r3, [r7, #12]
 8010316:	681b      	ldr	r3, [r3, #0]
 8010318:	69da      	ldr	r2, [r3, #28]
 801031a:	68bb      	ldr	r3, [r7, #8]
 801031c:	4013      	ands	r3, r2
 801031e:	68ba      	ldr	r2, [r7, #8]
 8010320:	429a      	cmp	r2, r3
 8010322:	bf0c      	ite	eq
 8010324:	2301      	moveq	r3, #1
 8010326:	2300      	movne	r3, #0
 8010328:	b2db      	uxtb	r3, r3
 801032a:	461a      	mov	r2, r3
 801032c:	79fb      	ldrb	r3, [r7, #7]
 801032e:	429a      	cmp	r2, r3
 8010330:	f43f af46 	beq.w	80101c0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010334:	2300      	movs	r3, #0
}
 8010336:	4618      	mov	r0, r3
 8010338:	3770      	adds	r7, #112	; 0x70
 801033a:	46bd      	mov	sp, r7
 801033c:	bd80      	pop	{r7, pc}
	...

08010340 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010340:	b480      	push	{r7}
 8010342:	b0a3      	sub	sp, #140	; 0x8c
 8010344:	af00      	add	r7, sp, #0
 8010346:	60f8      	str	r0, [r7, #12]
 8010348:	60b9      	str	r1, [r7, #8]
 801034a:	4613      	mov	r3, r2
 801034c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 801034e:	68fb      	ldr	r3, [r7, #12]
 8010350:	68ba      	ldr	r2, [r7, #8]
 8010352:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8010354:	68fb      	ldr	r3, [r7, #12]
 8010356:	88fa      	ldrh	r2, [r7, #6]
 8010358:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 801035c:	68fb      	ldr	r3, [r7, #12]
 801035e:	88fa      	ldrh	r2, [r7, #6]
 8010360:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8010364:	68fb      	ldr	r3, [r7, #12]
 8010366:	2200      	movs	r2, #0
 8010368:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 801036a:	68fb      	ldr	r3, [r7, #12]
 801036c:	689b      	ldr	r3, [r3, #8]
 801036e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8010372:	d10e      	bne.n	8010392 <UART_Start_Receive_IT+0x52>
 8010374:	68fb      	ldr	r3, [r7, #12]
 8010376:	691b      	ldr	r3, [r3, #16]
 8010378:	2b00      	cmp	r3, #0
 801037a:	d105      	bne.n	8010388 <UART_Start_Receive_IT+0x48>
 801037c:	68fb      	ldr	r3, [r7, #12]
 801037e:	f240 12ff 	movw	r2, #511	; 0x1ff
 8010382:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8010386:	e02d      	b.n	80103e4 <UART_Start_Receive_IT+0xa4>
 8010388:	68fb      	ldr	r3, [r7, #12]
 801038a:	22ff      	movs	r2, #255	; 0xff
 801038c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8010390:	e028      	b.n	80103e4 <UART_Start_Receive_IT+0xa4>
 8010392:	68fb      	ldr	r3, [r7, #12]
 8010394:	689b      	ldr	r3, [r3, #8]
 8010396:	2b00      	cmp	r3, #0
 8010398:	d10d      	bne.n	80103b6 <UART_Start_Receive_IT+0x76>
 801039a:	68fb      	ldr	r3, [r7, #12]
 801039c:	691b      	ldr	r3, [r3, #16]
 801039e:	2b00      	cmp	r3, #0
 80103a0:	d104      	bne.n	80103ac <UART_Start_Receive_IT+0x6c>
 80103a2:	68fb      	ldr	r3, [r7, #12]
 80103a4:	22ff      	movs	r2, #255	; 0xff
 80103a6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80103aa:	e01b      	b.n	80103e4 <UART_Start_Receive_IT+0xa4>
 80103ac:	68fb      	ldr	r3, [r7, #12]
 80103ae:	227f      	movs	r2, #127	; 0x7f
 80103b0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80103b4:	e016      	b.n	80103e4 <UART_Start_Receive_IT+0xa4>
 80103b6:	68fb      	ldr	r3, [r7, #12]
 80103b8:	689b      	ldr	r3, [r3, #8]
 80103ba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80103be:	d10d      	bne.n	80103dc <UART_Start_Receive_IT+0x9c>
 80103c0:	68fb      	ldr	r3, [r7, #12]
 80103c2:	691b      	ldr	r3, [r3, #16]
 80103c4:	2b00      	cmp	r3, #0
 80103c6:	d104      	bne.n	80103d2 <UART_Start_Receive_IT+0x92>
 80103c8:	68fb      	ldr	r3, [r7, #12]
 80103ca:	227f      	movs	r2, #127	; 0x7f
 80103cc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80103d0:	e008      	b.n	80103e4 <UART_Start_Receive_IT+0xa4>
 80103d2:	68fb      	ldr	r3, [r7, #12]
 80103d4:	223f      	movs	r2, #63	; 0x3f
 80103d6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80103da:	e003      	b.n	80103e4 <UART_Start_Receive_IT+0xa4>
 80103dc:	68fb      	ldr	r3, [r7, #12]
 80103de:	2200      	movs	r2, #0
 80103e0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80103e4:	68fb      	ldr	r3, [r7, #12]
 80103e6:	2200      	movs	r2, #0
 80103e8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80103ec:	68fb      	ldr	r3, [r7, #12]
 80103ee:	2222      	movs	r2, #34	; 0x22
 80103f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80103f4:	68fb      	ldr	r3, [r7, #12]
 80103f6:	681b      	ldr	r3, [r3, #0]
 80103f8:	3308      	adds	r3, #8
 80103fa:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103fc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80103fe:	e853 3f00 	ldrex	r3, [r3]
 8010402:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8010404:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8010406:	f043 0301 	orr.w	r3, r3, #1
 801040a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 801040e:	68fb      	ldr	r3, [r7, #12]
 8010410:	681b      	ldr	r3, [r3, #0]
 8010412:	3308      	adds	r3, #8
 8010414:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8010418:	673a      	str	r2, [r7, #112]	; 0x70
 801041a:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801041c:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 801041e:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8010420:	e841 2300 	strex	r3, r2, [r1]
 8010424:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 8010426:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8010428:	2b00      	cmp	r3, #0
 801042a:	d1e3      	bne.n	80103f4 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 801042c:	68fb      	ldr	r3, [r7, #12]
 801042e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010430:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8010434:	d153      	bne.n	80104de <UART_Start_Receive_IT+0x19e>
 8010436:	68fb      	ldr	r3, [r7, #12]
 8010438:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 801043c:	88fa      	ldrh	r2, [r7, #6]
 801043e:	429a      	cmp	r2, r3
 8010440:	d34d      	bcc.n	80104de <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8010442:	68fb      	ldr	r3, [r7, #12]
 8010444:	689b      	ldr	r3, [r3, #8]
 8010446:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801044a:	d107      	bne.n	801045c <UART_Start_Receive_IT+0x11c>
 801044c:	68fb      	ldr	r3, [r7, #12]
 801044e:	691b      	ldr	r3, [r3, #16]
 8010450:	2b00      	cmp	r3, #0
 8010452:	d103      	bne.n	801045c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8010454:	68fb      	ldr	r3, [r7, #12]
 8010456:	4a4b      	ldr	r2, [pc, #300]	; (8010584 <UART_Start_Receive_IT+0x244>)
 8010458:	671a      	str	r2, [r3, #112]	; 0x70
 801045a:	e002      	b.n	8010462 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 801045c:	68fb      	ldr	r3, [r7, #12]
 801045e:	4a4a      	ldr	r2, [pc, #296]	; (8010588 <UART_Start_Receive_IT+0x248>)
 8010460:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8010462:	68fb      	ldr	r3, [r7, #12]
 8010464:	2200      	movs	r2, #0
 8010466:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 801046a:	68fb      	ldr	r3, [r7, #12]
 801046c:	691b      	ldr	r3, [r3, #16]
 801046e:	2b00      	cmp	r3, #0
 8010470:	d01a      	beq.n	80104a8 <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010472:	68fb      	ldr	r3, [r7, #12]
 8010474:	681b      	ldr	r3, [r3, #0]
 8010476:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010478:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801047a:	e853 3f00 	ldrex	r3, [r3]
 801047e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8010480:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010482:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010486:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 801048a:	68fb      	ldr	r3, [r7, #12]
 801048c:	681b      	ldr	r3, [r3, #0]
 801048e:	461a      	mov	r2, r3
 8010490:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8010494:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010496:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010498:	6db9      	ldr	r1, [r7, #88]	; 0x58
 801049a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 801049c:	e841 2300 	strex	r3, r2, [r1]
 80104a0:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80104a2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	d1e4      	bne.n	8010472 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80104a8:	68fb      	ldr	r3, [r7, #12]
 80104aa:	681b      	ldr	r3, [r3, #0]
 80104ac:	3308      	adds	r3, #8
 80104ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80104b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80104b2:	e853 3f00 	ldrex	r3, [r3]
 80104b6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80104b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80104be:	67fb      	str	r3, [r7, #124]	; 0x7c
 80104c0:	68fb      	ldr	r3, [r7, #12]
 80104c2:	681b      	ldr	r3, [r3, #0]
 80104c4:	3308      	adds	r3, #8
 80104c6:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80104c8:	64ba      	str	r2, [r7, #72]	; 0x48
 80104ca:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80104cc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80104ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80104d0:	e841 2300 	strex	r3, r2, [r1]
 80104d4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80104d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80104d8:	2b00      	cmp	r3, #0
 80104da:	d1e5      	bne.n	80104a8 <UART_Start_Receive_IT+0x168>
 80104dc:	e04a      	b.n	8010574 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80104de:	68fb      	ldr	r3, [r7, #12]
 80104e0:	689b      	ldr	r3, [r3, #8]
 80104e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80104e6:	d107      	bne.n	80104f8 <UART_Start_Receive_IT+0x1b8>
 80104e8:	68fb      	ldr	r3, [r7, #12]
 80104ea:	691b      	ldr	r3, [r3, #16]
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	d103      	bne.n	80104f8 <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80104f0:	68fb      	ldr	r3, [r7, #12]
 80104f2:	4a26      	ldr	r2, [pc, #152]	; (801058c <UART_Start_Receive_IT+0x24c>)
 80104f4:	671a      	str	r2, [r3, #112]	; 0x70
 80104f6:	e002      	b.n	80104fe <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80104f8:	68fb      	ldr	r3, [r7, #12]
 80104fa:	4a25      	ldr	r2, [pc, #148]	; (8010590 <UART_Start_Receive_IT+0x250>)
 80104fc:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 80104fe:	68fb      	ldr	r3, [r7, #12]
 8010500:	2200      	movs	r2, #0
 8010502:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8010506:	68fb      	ldr	r3, [r7, #12]
 8010508:	691b      	ldr	r3, [r3, #16]
 801050a:	2b00      	cmp	r3, #0
 801050c:	d019      	beq.n	8010542 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 801050e:	68fb      	ldr	r3, [r7, #12]
 8010510:	681b      	ldr	r3, [r3, #0]
 8010512:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010516:	e853 3f00 	ldrex	r3, [r3]
 801051a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 801051c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801051e:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8010522:	677b      	str	r3, [r7, #116]	; 0x74
 8010524:	68fb      	ldr	r3, [r7, #12]
 8010526:	681b      	ldr	r3, [r3, #0]
 8010528:	461a      	mov	r2, r3
 801052a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 801052c:	637b      	str	r3, [r7, #52]	; 0x34
 801052e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010530:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8010532:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010534:	e841 2300 	strex	r3, r2, [r1]
 8010538:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 801053a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801053c:	2b00      	cmp	r3, #0
 801053e:	d1e6      	bne.n	801050e <UART_Start_Receive_IT+0x1ce>
 8010540:	e018      	b.n	8010574 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8010542:	68fb      	ldr	r3, [r7, #12]
 8010544:	681b      	ldr	r3, [r3, #0]
 8010546:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010548:	697b      	ldr	r3, [r7, #20]
 801054a:	e853 3f00 	ldrex	r3, [r3]
 801054e:	613b      	str	r3, [r7, #16]
   return(result);
 8010550:	693b      	ldr	r3, [r7, #16]
 8010552:	f043 0320 	orr.w	r3, r3, #32
 8010556:	67bb      	str	r3, [r7, #120]	; 0x78
 8010558:	68fb      	ldr	r3, [r7, #12]
 801055a:	681b      	ldr	r3, [r3, #0]
 801055c:	461a      	mov	r2, r3
 801055e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010560:	623b      	str	r3, [r7, #32]
 8010562:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010564:	69f9      	ldr	r1, [r7, #28]
 8010566:	6a3a      	ldr	r2, [r7, #32]
 8010568:	e841 2300 	strex	r3, r2, [r1]
 801056c:	61bb      	str	r3, [r7, #24]
   return(result);
 801056e:	69bb      	ldr	r3, [r7, #24]
 8010570:	2b00      	cmp	r3, #0
 8010572:	d1e6      	bne.n	8010542 <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 8010574:	2300      	movs	r3, #0
}
 8010576:	4618      	mov	r0, r3
 8010578:	378c      	adds	r7, #140	; 0x8c
 801057a:	46bd      	mov	sp, r7
 801057c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010580:	4770      	bx	lr
 8010582:	bf00      	nop
 8010584:	08010c9d 	.word	0x08010c9d
 8010588:	080109a5 	.word	0x080109a5
 801058c:	08010843 	.word	0x08010843
 8010590:	080106e3 	.word	0x080106e3

08010594 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010594:	b480      	push	{r7}
 8010596:	b095      	sub	sp, #84	; 0x54
 8010598:	af00      	add	r7, sp, #0
 801059a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	681b      	ldr	r3, [r3, #0]
 80105a0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80105a4:	e853 3f00 	ldrex	r3, [r3]
 80105a8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80105aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105ac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80105b0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	461a      	mov	r2, r3
 80105b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80105ba:	643b      	str	r3, [r7, #64]	; 0x40
 80105bc:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105be:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80105c0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80105c2:	e841 2300 	strex	r3, r2, [r1]
 80105c6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80105c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80105ca:	2b00      	cmp	r3, #0
 80105cc:	d1e6      	bne.n	801059c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	681b      	ldr	r3, [r3, #0]
 80105d2:	3308      	adds	r3, #8
 80105d4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105d6:	6a3b      	ldr	r3, [r7, #32]
 80105d8:	e853 3f00 	ldrex	r3, [r3]
 80105dc:	61fb      	str	r3, [r7, #28]
   return(result);
 80105de:	69fa      	ldr	r2, [r7, #28]
 80105e0:	4b1e      	ldr	r3, [pc, #120]	; (801065c <UART_EndRxTransfer+0xc8>)
 80105e2:	4013      	ands	r3, r2
 80105e4:	64bb      	str	r3, [r7, #72]	; 0x48
 80105e6:	687b      	ldr	r3, [r7, #4]
 80105e8:	681b      	ldr	r3, [r3, #0]
 80105ea:	3308      	adds	r3, #8
 80105ec:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80105ee:	62fa      	str	r2, [r7, #44]	; 0x2c
 80105f0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105f2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80105f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80105f6:	e841 2300 	strex	r3, r2, [r1]
 80105fa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80105fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105fe:	2b00      	cmp	r3, #0
 8010600:	d1e5      	bne.n	80105ce <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010606:	2b01      	cmp	r3, #1
 8010608:	d118      	bne.n	801063c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	681b      	ldr	r3, [r3, #0]
 801060e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010610:	68fb      	ldr	r3, [r7, #12]
 8010612:	e853 3f00 	ldrex	r3, [r3]
 8010616:	60bb      	str	r3, [r7, #8]
   return(result);
 8010618:	68bb      	ldr	r3, [r7, #8]
 801061a:	f023 0310 	bic.w	r3, r3, #16
 801061e:	647b      	str	r3, [r7, #68]	; 0x44
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	681b      	ldr	r3, [r3, #0]
 8010624:	461a      	mov	r2, r3
 8010626:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010628:	61bb      	str	r3, [r7, #24]
 801062a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801062c:	6979      	ldr	r1, [r7, #20]
 801062e:	69ba      	ldr	r2, [r7, #24]
 8010630:	e841 2300 	strex	r3, r2, [r1]
 8010634:	613b      	str	r3, [r7, #16]
   return(result);
 8010636:	693b      	ldr	r3, [r7, #16]
 8010638:	2b00      	cmp	r3, #0
 801063a:	d1e6      	bne.n	801060a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801063c:	687b      	ldr	r3, [r7, #4]
 801063e:	2220      	movs	r2, #32
 8010640:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010644:	687b      	ldr	r3, [r7, #4]
 8010646:	2200      	movs	r2, #0
 8010648:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	2200      	movs	r2, #0
 801064e:	671a      	str	r2, [r3, #112]	; 0x70
}
 8010650:	bf00      	nop
 8010652:	3754      	adds	r7, #84	; 0x54
 8010654:	46bd      	mov	sp, r7
 8010656:	f85d 7b04 	ldr.w	r7, [sp], #4
 801065a:	4770      	bx	lr
 801065c:	effffffe 	.word	0xeffffffe

08010660 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010660:	b580      	push	{r7, lr}
 8010662:	b084      	sub	sp, #16
 8010664:	af00      	add	r7, sp, #0
 8010666:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010668:	687b      	ldr	r3, [r7, #4]
 801066a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801066c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 801066e:	68fb      	ldr	r3, [r7, #12]
 8010670:	2200      	movs	r2, #0
 8010672:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8010676:	68fb      	ldr	r3, [r7, #12]
 8010678:	2200      	movs	r2, #0
 801067a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801067e:	68f8      	ldr	r0, [r7, #12]
 8010680:	f7fe ff2a 	bl	800f4d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010684:	bf00      	nop
 8010686:	3710      	adds	r7, #16
 8010688:	46bd      	mov	sp, r7
 801068a:	bd80      	pop	{r7, pc}

0801068c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801068c:	b580      	push	{r7, lr}
 801068e:	b088      	sub	sp, #32
 8010690:	af00      	add	r7, sp, #0
 8010692:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010694:	687b      	ldr	r3, [r7, #4]
 8010696:	681b      	ldr	r3, [r3, #0]
 8010698:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801069a:	68fb      	ldr	r3, [r7, #12]
 801069c:	e853 3f00 	ldrex	r3, [r3]
 80106a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80106a2:	68bb      	ldr	r3, [r7, #8]
 80106a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80106a8:	61fb      	str	r3, [r7, #28]
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	681b      	ldr	r3, [r3, #0]
 80106ae:	461a      	mov	r2, r3
 80106b0:	69fb      	ldr	r3, [r7, #28]
 80106b2:	61bb      	str	r3, [r7, #24]
 80106b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106b6:	6979      	ldr	r1, [r7, #20]
 80106b8:	69ba      	ldr	r2, [r7, #24]
 80106ba:	e841 2300 	strex	r3, r2, [r1]
 80106be:	613b      	str	r3, [r7, #16]
   return(result);
 80106c0:	693b      	ldr	r3, [r7, #16]
 80106c2:	2b00      	cmp	r3, #0
 80106c4:	d1e6      	bne.n	8010694 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	2220      	movs	r2, #32
 80106ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	2200      	movs	r2, #0
 80106d2:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80106d4:	6878      	ldr	r0, [r7, #4]
 80106d6:	f7fe feeb 	bl	800f4b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80106da:	bf00      	nop
 80106dc:	3720      	adds	r7, #32
 80106de:	46bd      	mov	sp, r7
 80106e0:	bd80      	pop	{r7, pc}

080106e2 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80106e2:	b580      	push	{r7, lr}
 80106e4:	b096      	sub	sp, #88	; 0x58
 80106e6:	af00      	add	r7, sp, #0
 80106e8:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80106f0:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80106fa:	2b22      	cmp	r3, #34	; 0x22
 80106fc:	f040 8095 	bne.w	801082a <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8010700:	687b      	ldr	r3, [r7, #4]
 8010702:	681b      	ldr	r3, [r3, #0]
 8010704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010706:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 801070a:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 801070e:	b2d9      	uxtb	r1, r3
 8010710:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8010714:	b2da      	uxtb	r2, r3
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801071a:	400a      	ands	r2, r1
 801071c:	b2d2      	uxtb	r2, r2
 801071e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010724:	1c5a      	adds	r2, r3, #1
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010730:	b29b      	uxth	r3, r3
 8010732:	3b01      	subs	r3, #1
 8010734:	b29a      	uxth	r2, r3
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 801073c:	687b      	ldr	r3, [r7, #4]
 801073e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010742:	b29b      	uxth	r3, r3
 8010744:	2b00      	cmp	r3, #0
 8010746:	d178      	bne.n	801083a <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	681b      	ldr	r3, [r3, #0]
 801074c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801074e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010750:	e853 3f00 	ldrex	r3, [r3]
 8010754:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8010756:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010758:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 801075c:	653b      	str	r3, [r7, #80]	; 0x50
 801075e:	687b      	ldr	r3, [r7, #4]
 8010760:	681b      	ldr	r3, [r3, #0]
 8010762:	461a      	mov	r2, r3
 8010764:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010766:	647b      	str	r3, [r7, #68]	; 0x44
 8010768:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801076a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 801076c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801076e:	e841 2300 	strex	r3, r2, [r1]
 8010772:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8010774:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010776:	2b00      	cmp	r3, #0
 8010778:	d1e6      	bne.n	8010748 <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	681b      	ldr	r3, [r3, #0]
 801077e:	3308      	adds	r3, #8
 8010780:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010784:	e853 3f00 	ldrex	r3, [r3]
 8010788:	623b      	str	r3, [r7, #32]
   return(result);
 801078a:	6a3b      	ldr	r3, [r7, #32]
 801078c:	f023 0301 	bic.w	r3, r3, #1
 8010790:	64fb      	str	r3, [r7, #76]	; 0x4c
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	681b      	ldr	r3, [r3, #0]
 8010796:	3308      	adds	r3, #8
 8010798:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 801079a:	633a      	str	r2, [r7, #48]	; 0x30
 801079c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801079e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80107a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80107a2:	e841 2300 	strex	r3, r2, [r1]
 80107a6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80107a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107aa:	2b00      	cmp	r3, #0
 80107ac:	d1e5      	bne.n	801077a <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	2220      	movs	r2, #32
 80107b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80107b6:	687b      	ldr	r3, [r7, #4]
 80107b8:	2200      	movs	r2, #0
 80107ba:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80107bc:	687b      	ldr	r3, [r7, #4]
 80107be:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80107c0:	2b01      	cmp	r3, #1
 80107c2:	d12e      	bne.n	8010822 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	2200      	movs	r2, #0
 80107c8:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	681b      	ldr	r3, [r3, #0]
 80107ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80107d0:	693b      	ldr	r3, [r7, #16]
 80107d2:	e853 3f00 	ldrex	r3, [r3]
 80107d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80107d8:	68fb      	ldr	r3, [r7, #12]
 80107da:	f023 0310 	bic.w	r3, r3, #16
 80107de:	64bb      	str	r3, [r7, #72]	; 0x48
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	681b      	ldr	r3, [r3, #0]
 80107e4:	461a      	mov	r2, r3
 80107e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80107e8:	61fb      	str	r3, [r7, #28]
 80107ea:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80107ec:	69b9      	ldr	r1, [r7, #24]
 80107ee:	69fa      	ldr	r2, [r7, #28]
 80107f0:	e841 2300 	strex	r3, r2, [r1]
 80107f4:	617b      	str	r3, [r7, #20]
   return(result);
 80107f6:	697b      	ldr	r3, [r7, #20]
 80107f8:	2b00      	cmp	r3, #0
 80107fa:	d1e6      	bne.n	80107ca <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	681b      	ldr	r3, [r3, #0]
 8010800:	69db      	ldr	r3, [r3, #28]
 8010802:	f003 0310 	and.w	r3, r3, #16
 8010806:	2b10      	cmp	r3, #16
 8010808:	d103      	bne.n	8010812 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	681b      	ldr	r3, [r3, #0]
 801080e:	2210      	movs	r2, #16
 8010810:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010812:	687b      	ldr	r3, [r7, #4]
 8010814:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8010818:	4619      	mov	r1, r3
 801081a:	6878      	ldr	r0, [r7, #4]
 801081c:	f7fe fe66 	bl	800f4ec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8010820:	e00b      	b.n	801083a <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8010822:	6878      	ldr	r0, [r7, #4]
 8010824:	f7fe fe4e 	bl	800f4c4 <HAL_UART_RxCpltCallback>
}
 8010828:	e007      	b.n	801083a <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801082a:	687b      	ldr	r3, [r7, #4]
 801082c:	681b      	ldr	r3, [r3, #0]
 801082e:	699a      	ldr	r2, [r3, #24]
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	681b      	ldr	r3, [r3, #0]
 8010834:	f042 0208 	orr.w	r2, r2, #8
 8010838:	619a      	str	r2, [r3, #24]
}
 801083a:	bf00      	nop
 801083c:	3758      	adds	r7, #88	; 0x58
 801083e:	46bd      	mov	sp, r7
 8010840:	bd80      	pop	{r7, pc}

08010842 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8010842:	b580      	push	{r7, lr}
 8010844:	b096      	sub	sp, #88	; 0x58
 8010846:	af00      	add	r7, sp, #0
 8010848:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8010850:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 801085a:	2b22      	cmp	r3, #34	; 0x22
 801085c:	f040 8095 	bne.w	801098a <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	681b      	ldr	r3, [r3, #0]
 8010864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010866:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801086e:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 8010870:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 8010874:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8010878:	4013      	ands	r3, r2
 801087a:	b29a      	uxth	r2, r3
 801087c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801087e:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010884:	1c9a      	adds	r2, r3, #2
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010890:	b29b      	uxth	r3, r3
 8010892:	3b01      	subs	r3, #1
 8010894:	b29a      	uxth	r2, r3
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80108a2:	b29b      	uxth	r3, r3
 80108a4:	2b00      	cmp	r3, #0
 80108a6:	d178      	bne.n	801099a <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80108b0:	e853 3f00 	ldrex	r3, [r3]
 80108b4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80108b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80108b8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80108bc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	681b      	ldr	r3, [r3, #0]
 80108c2:	461a      	mov	r2, r3
 80108c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80108c6:	643b      	str	r3, [r7, #64]	; 0x40
 80108c8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80108ca:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80108cc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80108ce:	e841 2300 	strex	r3, r2, [r1]
 80108d2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80108d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d1e6      	bne.n	80108a8 <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	681b      	ldr	r3, [r3, #0]
 80108de:	3308      	adds	r3, #8
 80108e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80108e2:	6a3b      	ldr	r3, [r7, #32]
 80108e4:	e853 3f00 	ldrex	r3, [r3]
 80108e8:	61fb      	str	r3, [r7, #28]
   return(result);
 80108ea:	69fb      	ldr	r3, [r7, #28]
 80108ec:	f023 0301 	bic.w	r3, r3, #1
 80108f0:	64bb      	str	r3, [r7, #72]	; 0x48
 80108f2:	687b      	ldr	r3, [r7, #4]
 80108f4:	681b      	ldr	r3, [r3, #0]
 80108f6:	3308      	adds	r3, #8
 80108f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80108fa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80108fc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80108fe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8010900:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010902:	e841 2300 	strex	r3, r2, [r1]
 8010906:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8010908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801090a:	2b00      	cmp	r3, #0
 801090c:	d1e5      	bne.n	80108da <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	2220      	movs	r2, #32
 8010912:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	2200      	movs	r2, #0
 801091a:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010920:	2b01      	cmp	r3, #1
 8010922:	d12e      	bne.n	8010982 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	2200      	movs	r2, #0
 8010928:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	681b      	ldr	r3, [r3, #0]
 801092e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010930:	68fb      	ldr	r3, [r7, #12]
 8010932:	e853 3f00 	ldrex	r3, [r3]
 8010936:	60bb      	str	r3, [r7, #8]
   return(result);
 8010938:	68bb      	ldr	r3, [r7, #8]
 801093a:	f023 0310 	bic.w	r3, r3, #16
 801093e:	647b      	str	r3, [r7, #68]	; 0x44
 8010940:	687b      	ldr	r3, [r7, #4]
 8010942:	681b      	ldr	r3, [r3, #0]
 8010944:	461a      	mov	r2, r3
 8010946:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010948:	61bb      	str	r3, [r7, #24]
 801094a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801094c:	6979      	ldr	r1, [r7, #20]
 801094e:	69ba      	ldr	r2, [r7, #24]
 8010950:	e841 2300 	strex	r3, r2, [r1]
 8010954:	613b      	str	r3, [r7, #16]
   return(result);
 8010956:	693b      	ldr	r3, [r7, #16]
 8010958:	2b00      	cmp	r3, #0
 801095a:	d1e6      	bne.n	801092a <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	681b      	ldr	r3, [r3, #0]
 8010960:	69db      	ldr	r3, [r3, #28]
 8010962:	f003 0310 	and.w	r3, r3, #16
 8010966:	2b10      	cmp	r3, #16
 8010968:	d103      	bne.n	8010972 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801096a:	687b      	ldr	r3, [r7, #4]
 801096c:	681b      	ldr	r3, [r3, #0]
 801096e:	2210      	movs	r2, #16
 8010970:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010972:	687b      	ldr	r3, [r7, #4]
 8010974:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8010978:	4619      	mov	r1, r3
 801097a:	6878      	ldr	r0, [r7, #4]
 801097c:	f7fe fdb6 	bl	800f4ec <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8010980:	e00b      	b.n	801099a <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 8010982:	6878      	ldr	r0, [r7, #4]
 8010984:	f7fe fd9e 	bl	800f4c4 <HAL_UART_RxCpltCallback>
}
 8010988:	e007      	b.n	801099a <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	681b      	ldr	r3, [r3, #0]
 801098e:	699a      	ldr	r2, [r3, #24]
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	681b      	ldr	r3, [r3, #0]
 8010994:	f042 0208 	orr.w	r2, r2, #8
 8010998:	619a      	str	r2, [r3, #24]
}
 801099a:	bf00      	nop
 801099c:	3758      	adds	r7, #88	; 0x58
 801099e:	46bd      	mov	sp, r7
 80109a0:	bd80      	pop	{r7, pc}
	...

080109a4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80109a4:	b580      	push	{r7, lr}
 80109a6:	b0a6      	sub	sp, #152	; 0x98
 80109a8:	af00      	add	r7, sp, #0
 80109aa:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80109ac:	687b      	ldr	r3, [r7, #4]
 80109ae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80109b2:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80109b6:	687b      	ldr	r3, [r7, #4]
 80109b8:	681b      	ldr	r3, [r3, #0]
 80109ba:	69db      	ldr	r3, [r3, #28]
 80109bc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	681b      	ldr	r3, [r3, #0]
 80109c4:	681b      	ldr	r3, [r3, #0]
 80109c6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80109ca:	687b      	ldr	r3, [r7, #4]
 80109cc:	681b      	ldr	r3, [r3, #0]
 80109ce:	689b      	ldr	r3, [r3, #8]
 80109d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80109d4:	687b      	ldr	r3, [r7, #4]
 80109d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80109da:	2b22      	cmp	r3, #34	; 0x22
 80109dc:	f040 814d 	bne.w	8010c7a <UART_RxISR_8BIT_FIFOEN+0x2d6>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80109e0:	687b      	ldr	r3, [r7, #4]
 80109e2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80109e6:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80109ea:	e0f4      	b.n	8010bd6 <UART_RxISR_8BIT_FIFOEN+0x232>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	681b      	ldr	r3, [r3, #0]
 80109f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80109f2:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80109f6:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 80109fa:	b2d9      	uxtb	r1, r3
 80109fc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8010a00:	b2da      	uxtb	r2, r3
 8010a02:	687b      	ldr	r3, [r7, #4]
 8010a04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010a06:	400a      	ands	r2, r1
 8010a08:	b2d2      	uxtb	r2, r2
 8010a0a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8010a0c:	687b      	ldr	r3, [r7, #4]
 8010a0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010a10:	1c5a      	adds	r2, r3, #1
 8010a12:	687b      	ldr	r3, [r7, #4]
 8010a14:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010a1c:	b29b      	uxth	r3, r3
 8010a1e:	3b01      	subs	r3, #1
 8010a20:	b29a      	uxth	r2, r3
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8010a28:	687b      	ldr	r3, [r7, #4]
 8010a2a:	681b      	ldr	r3, [r3, #0]
 8010a2c:	69db      	ldr	r3, [r3, #28]
 8010a2e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8010a32:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8010a36:	f003 0307 	and.w	r3, r3, #7
 8010a3a:	2b00      	cmp	r3, #0
 8010a3c:	d053      	beq.n	8010ae6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010a3e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8010a42:	f003 0301 	and.w	r3, r3, #1
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d011      	beq.n	8010a6e <UART_RxISR_8BIT_FIFOEN+0xca>
 8010a4a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8010a4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010a52:	2b00      	cmp	r3, #0
 8010a54:	d00b      	beq.n	8010a6e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	681b      	ldr	r3, [r3, #0]
 8010a5a:	2201      	movs	r2, #1
 8010a5c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010a64:	f043 0201 	orr.w	r2, r3, #1
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010a6e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8010a72:	f003 0302 	and.w	r3, r3, #2
 8010a76:	2b00      	cmp	r3, #0
 8010a78:	d011      	beq.n	8010a9e <UART_RxISR_8BIT_FIFOEN+0xfa>
 8010a7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8010a7e:	f003 0301 	and.w	r3, r3, #1
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	d00b      	beq.n	8010a9e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	681b      	ldr	r3, [r3, #0]
 8010a8a:	2202      	movs	r2, #2
 8010a8c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010a8e:	687b      	ldr	r3, [r7, #4]
 8010a90:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010a94:	f043 0204 	orr.w	r2, r3, #4
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010a9e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8010aa2:	f003 0304 	and.w	r3, r3, #4
 8010aa6:	2b00      	cmp	r3, #0
 8010aa8:	d011      	beq.n	8010ace <UART_RxISR_8BIT_FIFOEN+0x12a>
 8010aaa:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8010aae:	f003 0301 	and.w	r3, r3, #1
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	d00b      	beq.n	8010ace <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8010ab6:	687b      	ldr	r3, [r7, #4]
 8010ab8:	681b      	ldr	r3, [r3, #0]
 8010aba:	2204      	movs	r2, #4
 8010abc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010ac4:	f043 0202 	orr.w	r2, r3, #2
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010ace:	687b      	ldr	r3, [r7, #4]
 8010ad0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010ad4:	2b00      	cmp	r3, #0
 8010ad6:	d006      	beq.n	8010ae6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010ad8:	6878      	ldr	r0, [r7, #4]
 8010ada:	f7fe fcfd 	bl	800f4d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	2200      	movs	r2, #0
 8010ae2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010aec:	b29b      	uxth	r3, r3
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d171      	bne.n	8010bd6 <UART_RxISR_8BIT_FIFOEN+0x232>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	681b      	ldr	r3, [r3, #0]
 8010af6:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010af8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010afa:	e853 3f00 	ldrex	r3, [r3]
 8010afe:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 8010b00:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010b02:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8010b06:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8010b0a:	687b      	ldr	r3, [r7, #4]
 8010b0c:	681b      	ldr	r3, [r3, #0]
 8010b0e:	461a      	mov	r2, r3
 8010b10:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8010b14:	66bb      	str	r3, [r7, #104]	; 0x68
 8010b16:	667a      	str	r2, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b18:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8010b1a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8010b1c:	e841 2300 	strex	r3, r2, [r1]
 8010b20:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 8010b22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d1e4      	bne.n	8010af2 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010b28:	687b      	ldr	r3, [r7, #4]
 8010b2a:	681b      	ldr	r3, [r3, #0]
 8010b2c:	3308      	adds	r3, #8
 8010b2e:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010b32:	e853 3f00 	ldrex	r3, [r3]
 8010b36:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8010b38:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010b3a:	4b56      	ldr	r3, [pc, #344]	; (8010c94 <UART_RxISR_8BIT_FIFOEN+0x2f0>)
 8010b3c:	4013      	ands	r3, r2
 8010b3e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	681b      	ldr	r3, [r3, #0]
 8010b44:	3308      	adds	r3, #8
 8010b46:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8010b48:	657a      	str	r2, [r7, #84]	; 0x54
 8010b4a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b4c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010b4e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8010b50:	e841 2300 	strex	r3, r2, [r1]
 8010b54:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8010b56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010b58:	2b00      	cmp	r3, #0
 8010b5a:	d1e5      	bne.n	8010b28 <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010b5c:	687b      	ldr	r3, [r7, #4]
 8010b5e:	2220      	movs	r2, #32
 8010b60:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	2200      	movs	r2, #0
 8010b68:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010b6e:	2b01      	cmp	r3, #1
 8010b70:	d12e      	bne.n	8010bd0 <UART_RxISR_8BIT_FIFOEN+0x22c>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	2200      	movs	r2, #0
 8010b76:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	681b      	ldr	r3, [r3, #0]
 8010b7c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010b7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b80:	e853 3f00 	ldrex	r3, [r3]
 8010b84:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8010b86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010b88:	f023 0310 	bic.w	r3, r3, #16
 8010b8c:	67bb      	str	r3, [r7, #120]	; 0x78
 8010b8e:	687b      	ldr	r3, [r7, #4]
 8010b90:	681b      	ldr	r3, [r3, #0]
 8010b92:	461a      	mov	r2, r3
 8010b94:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010b96:	643b      	str	r3, [r7, #64]	; 0x40
 8010b98:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010b9a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8010b9c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8010b9e:	e841 2300 	strex	r3, r2, [r1]
 8010ba2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8010ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ba6:	2b00      	cmp	r3, #0
 8010ba8:	d1e6      	bne.n	8010b78 <UART_RxISR_8BIT_FIFOEN+0x1d4>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	681b      	ldr	r3, [r3, #0]
 8010bae:	69db      	ldr	r3, [r3, #28]
 8010bb0:	f003 0310 	and.w	r3, r3, #16
 8010bb4:	2b10      	cmp	r3, #16
 8010bb6:	d103      	bne.n	8010bc0 <UART_RxISR_8BIT_FIFOEN+0x21c>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	681b      	ldr	r3, [r3, #0]
 8010bbc:	2210      	movs	r2, #16
 8010bbe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8010bc6:	4619      	mov	r1, r3
 8010bc8:	6878      	ldr	r0, [r7, #4]
 8010bca:	f7fe fc8f 	bl	800f4ec <HAL_UARTEx_RxEventCallback>
 8010bce:	e002      	b.n	8010bd6 <UART_RxISR_8BIT_FIFOEN+0x232>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8010bd0:	6878      	ldr	r0, [r7, #4]
 8010bd2:	f7fe fc77 	bl	800f4c4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8010bd6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8010bda:	2b00      	cmp	r3, #0
 8010bdc:	d006      	beq.n	8010bec <UART_RxISR_8BIT_FIFOEN+0x248>
 8010bde:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8010be2:	f003 0320 	and.w	r3, r3, #32
 8010be6:	2b00      	cmp	r3, #0
 8010be8:	f47f af00 	bne.w	80109ec <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8010bec:	687b      	ldr	r3, [r7, #4]
 8010bee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010bf2:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8010bf6:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8010bfa:	2b00      	cmp	r3, #0
 8010bfc:	d045      	beq.n	8010c8a <UART_RxISR_8BIT_FIFOEN+0x2e6>
 8010bfe:	687b      	ldr	r3, [r7, #4]
 8010c00:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8010c04:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8010c08:	429a      	cmp	r2, r3
 8010c0a:	d23e      	bcs.n	8010c8a <UART_RxISR_8BIT_FIFOEN+0x2e6>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8010c0c:	687b      	ldr	r3, [r7, #4]
 8010c0e:	681b      	ldr	r3, [r3, #0]
 8010c10:	3308      	adds	r3, #8
 8010c12:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c14:	6a3b      	ldr	r3, [r7, #32]
 8010c16:	e853 3f00 	ldrex	r3, [r3]
 8010c1a:	61fb      	str	r3, [r7, #28]
   return(result);
 8010c1c:	69fb      	ldr	r3, [r7, #28]
 8010c1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8010c22:	673b      	str	r3, [r7, #112]	; 0x70
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	681b      	ldr	r3, [r3, #0]
 8010c28:	3308      	adds	r3, #8
 8010c2a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8010c2c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8010c2e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c30:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8010c32:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010c34:	e841 2300 	strex	r3, r2, [r1]
 8010c38:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8010c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c3c:	2b00      	cmp	r3, #0
 8010c3e:	d1e5      	bne.n	8010c0c <UART_RxISR_8BIT_FIFOEN+0x268>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	4a15      	ldr	r2, [pc, #84]	; (8010c98 <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 8010c44:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	681b      	ldr	r3, [r3, #0]
 8010c4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010c4c:	68fb      	ldr	r3, [r7, #12]
 8010c4e:	e853 3f00 	ldrex	r3, [r3]
 8010c52:	60bb      	str	r3, [r7, #8]
   return(result);
 8010c54:	68bb      	ldr	r3, [r7, #8]
 8010c56:	f043 0320 	orr.w	r3, r3, #32
 8010c5a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8010c5c:	687b      	ldr	r3, [r7, #4]
 8010c5e:	681b      	ldr	r3, [r3, #0]
 8010c60:	461a      	mov	r2, r3
 8010c62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8010c64:	61bb      	str	r3, [r7, #24]
 8010c66:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010c68:	6979      	ldr	r1, [r7, #20]
 8010c6a:	69ba      	ldr	r2, [r7, #24]
 8010c6c:	e841 2300 	strex	r3, r2, [r1]
 8010c70:	613b      	str	r3, [r7, #16]
   return(result);
 8010c72:	693b      	ldr	r3, [r7, #16]
 8010c74:	2b00      	cmp	r3, #0
 8010c76:	d1e6      	bne.n	8010c46 <UART_RxISR_8BIT_FIFOEN+0x2a2>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8010c78:	e007      	b.n	8010c8a <UART_RxISR_8BIT_FIFOEN+0x2e6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010c7a:	687b      	ldr	r3, [r7, #4]
 8010c7c:	681b      	ldr	r3, [r3, #0]
 8010c7e:	699a      	ldr	r2, [r3, #24]
 8010c80:	687b      	ldr	r3, [r7, #4]
 8010c82:	681b      	ldr	r3, [r3, #0]
 8010c84:	f042 0208 	orr.w	r2, r2, #8
 8010c88:	619a      	str	r2, [r3, #24]
}
 8010c8a:	bf00      	nop
 8010c8c:	3798      	adds	r7, #152	; 0x98
 8010c8e:	46bd      	mov	sp, r7
 8010c90:	bd80      	pop	{r7, pc}
 8010c92:	bf00      	nop
 8010c94:	effffffe 	.word	0xeffffffe
 8010c98:	080106e3 	.word	0x080106e3

08010c9c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8010c9c:	b580      	push	{r7, lr}
 8010c9e:	b0a8      	sub	sp, #160	; 0xa0
 8010ca0:	af00      	add	r7, sp, #0
 8010ca2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8010caa:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8010cae:	687b      	ldr	r3, [r7, #4]
 8010cb0:	681b      	ldr	r3, [r3, #0]
 8010cb2:	69db      	ldr	r3, [r3, #28]
 8010cb4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8010cb8:	687b      	ldr	r3, [r7, #4]
 8010cba:	681b      	ldr	r3, [r3, #0]
 8010cbc:	681b      	ldr	r3, [r3, #0]
 8010cbe:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	681b      	ldr	r3, [r3, #0]
 8010cc6:	689b      	ldr	r3, [r3, #8]
 8010cc8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8010ccc:	687b      	ldr	r3, [r7, #4]
 8010cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010cd2:	2b22      	cmp	r3, #34	; 0x22
 8010cd4:	f040 8151 	bne.w	8010f7a <UART_RxISR_16BIT_FIFOEN+0x2de>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8010cde:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8010ce2:	e0f8      	b.n	8010ed6 <UART_RxISR_16BIT_FIFOEN+0x23a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8010ce4:	687b      	ldr	r3, [r7, #4]
 8010ce6:	681b      	ldr	r3, [r3, #0]
 8010ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010cea:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8010cee:	687b      	ldr	r3, [r7, #4]
 8010cf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010cf2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 8010cf6:	f8b7 208c 	ldrh.w	r2, [r7, #140]	; 0x8c
 8010cfa:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8010cfe:	4013      	ands	r3, r2
 8010d00:	b29a      	uxth	r2, r3
 8010d02:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8010d06:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010d0c:	1c9a      	adds	r2, r3, #2
 8010d0e:	687b      	ldr	r3, [r7, #4]
 8010d10:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010d18:	b29b      	uxth	r3, r3
 8010d1a:	3b01      	subs	r3, #1
 8010d1c:	b29a      	uxth	r2, r3
 8010d1e:	687b      	ldr	r3, [r7, #4]
 8010d20:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	681b      	ldr	r3, [r3, #0]
 8010d28:	69db      	ldr	r3, [r3, #28]
 8010d2a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8010d2e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010d32:	f003 0307 	and.w	r3, r3, #7
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	d053      	beq.n	8010de2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8010d3a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010d3e:	f003 0301 	and.w	r3, r3, #1
 8010d42:	2b00      	cmp	r3, #0
 8010d44:	d011      	beq.n	8010d6a <UART_RxISR_16BIT_FIFOEN+0xce>
 8010d46:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8010d4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010d4e:	2b00      	cmp	r3, #0
 8010d50:	d00b      	beq.n	8010d6a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010d52:	687b      	ldr	r3, [r7, #4]
 8010d54:	681b      	ldr	r3, [r3, #0]
 8010d56:	2201      	movs	r2, #1
 8010d58:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010d60:	f043 0201 	orr.w	r2, r3, #1
 8010d64:	687b      	ldr	r3, [r7, #4]
 8010d66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010d6a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010d6e:	f003 0302 	and.w	r3, r3, #2
 8010d72:	2b00      	cmp	r3, #0
 8010d74:	d011      	beq.n	8010d9a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8010d76:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8010d7a:	f003 0301 	and.w	r3, r3, #1
 8010d7e:	2b00      	cmp	r3, #0
 8010d80:	d00b      	beq.n	8010d9a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8010d82:	687b      	ldr	r3, [r7, #4]
 8010d84:	681b      	ldr	r3, [r3, #0]
 8010d86:	2202      	movs	r2, #2
 8010d88:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010d90:	f043 0204 	orr.w	r2, r3, #4
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010d9a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010d9e:	f003 0304 	and.w	r3, r3, #4
 8010da2:	2b00      	cmp	r3, #0
 8010da4:	d011      	beq.n	8010dca <UART_RxISR_16BIT_FIFOEN+0x12e>
 8010da6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8010daa:	f003 0301 	and.w	r3, r3, #1
 8010dae:	2b00      	cmp	r3, #0
 8010db0:	d00b      	beq.n	8010dca <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	681b      	ldr	r3, [r3, #0]
 8010db6:	2204      	movs	r2, #4
 8010db8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010dba:	687b      	ldr	r3, [r7, #4]
 8010dbc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010dc0:	f043 0202 	orr.w	r2, r3, #2
 8010dc4:	687b      	ldr	r3, [r7, #4]
 8010dc6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8010dca:	687b      	ldr	r3, [r7, #4]
 8010dcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	d006      	beq.n	8010de2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8010dd4:	6878      	ldr	r0, [r7, #4]
 8010dd6:	f7fe fb7f 	bl	800f4d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	2200      	movs	r2, #0
 8010dde:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010de8:	b29b      	uxth	r3, r3
 8010dea:	2b00      	cmp	r3, #0
 8010dec:	d173      	bne.n	8010ed6 <UART_RxISR_16BIT_FIFOEN+0x23a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010dee:	687b      	ldr	r3, [r7, #4]
 8010df0:	681b      	ldr	r3, [r3, #0]
 8010df2:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010df4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8010df6:	e853 3f00 	ldrex	r3, [r3]
 8010dfa:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8010dfc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8010dfe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8010e02:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	681b      	ldr	r3, [r3, #0]
 8010e0a:	461a      	mov	r2, r3
 8010e0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8010e10:	66fb      	str	r3, [r7, #108]	; 0x6c
 8010e12:	66ba      	str	r2, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e14:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8010e16:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8010e18:	e841 2300 	strex	r3, r2, [r1]
 8010e1c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8010e1e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8010e20:	2b00      	cmp	r3, #0
 8010e22:	d1e4      	bne.n	8010dee <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	681b      	ldr	r3, [r3, #0]
 8010e28:	3308      	adds	r3, #8
 8010e2a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010e2e:	e853 3f00 	ldrex	r3, [r3]
 8010e32:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8010e34:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8010e36:	4b57      	ldr	r3, [pc, #348]	; (8010f94 <UART_RxISR_16BIT_FIFOEN+0x2f8>)
 8010e38:	4013      	ands	r3, r2
 8010e3a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8010e3e:	687b      	ldr	r3, [r7, #4]
 8010e40:	681b      	ldr	r3, [r3, #0]
 8010e42:	3308      	adds	r3, #8
 8010e44:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8010e48:	65ba      	str	r2, [r7, #88]	; 0x58
 8010e4a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e4c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8010e4e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8010e50:	e841 2300 	strex	r3, r2, [r1]
 8010e54:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8010e56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d1e3      	bne.n	8010e24 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	2220      	movs	r2, #32
 8010e60:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	2200      	movs	r2, #0
 8010e68:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010e6a:	687b      	ldr	r3, [r7, #4]
 8010e6c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010e6e:	2b01      	cmp	r3, #1
 8010e70:	d12e      	bne.n	8010ed0 <UART_RxISR_16BIT_FIFOEN+0x234>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010e72:	687b      	ldr	r3, [r7, #4]
 8010e74:	2200      	movs	r2, #0
 8010e76:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010e78:	687b      	ldr	r3, [r7, #4]
 8010e7a:	681b      	ldr	r3, [r3, #0]
 8010e7c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010e7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e80:	e853 3f00 	ldrex	r3, [r3]
 8010e84:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8010e86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010e88:	f023 0310 	bic.w	r3, r3, #16
 8010e8c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8010e8e:	687b      	ldr	r3, [r7, #4]
 8010e90:	681b      	ldr	r3, [r3, #0]
 8010e92:	461a      	mov	r2, r3
 8010e94:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8010e96:	647b      	str	r3, [r7, #68]	; 0x44
 8010e98:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010e9a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8010e9c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010e9e:	e841 2300 	strex	r3, r2, [r1]
 8010ea2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8010ea4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d1e6      	bne.n	8010e78 <UART_RxISR_16BIT_FIFOEN+0x1dc>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	681b      	ldr	r3, [r3, #0]
 8010eae:	69db      	ldr	r3, [r3, #28]
 8010eb0:	f003 0310 	and.w	r3, r3, #16
 8010eb4:	2b10      	cmp	r3, #16
 8010eb6:	d103      	bne.n	8010ec0 <UART_RxISR_16BIT_FIFOEN+0x224>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	681b      	ldr	r3, [r3, #0]
 8010ebc:	2210      	movs	r2, #16
 8010ebe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8010ec6:	4619      	mov	r1, r3
 8010ec8:	6878      	ldr	r0, [r7, #4]
 8010eca:	f7fe fb0f 	bl	800f4ec <HAL_UARTEx_RxEventCallback>
 8010ece:	e002      	b.n	8010ed6 <UART_RxISR_16BIT_FIFOEN+0x23a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8010ed0:	6878      	ldr	r0, [r7, #4]
 8010ed2:	f7fe faf7 	bl	800f4c4 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8010ed6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8010eda:	2b00      	cmp	r3, #0
 8010edc:	d006      	beq.n	8010eec <UART_RxISR_16BIT_FIFOEN+0x250>
 8010ede:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8010ee2:	f003 0320 	and.w	r3, r3, #32
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	f47f aefc 	bne.w	8010ce4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010ef2:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8010ef6:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8010efa:	2b00      	cmp	r3, #0
 8010efc:	d045      	beq.n	8010f8a <UART_RxISR_16BIT_FIFOEN+0x2ee>
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8010f04:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8010f08:	429a      	cmp	r2, r3
 8010f0a:	d23e      	bcs.n	8010f8a <UART_RxISR_16BIT_FIFOEN+0x2ee>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8010f0c:	687b      	ldr	r3, [r7, #4]
 8010f0e:	681b      	ldr	r3, [r3, #0]
 8010f10:	3308      	adds	r3, #8
 8010f12:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f16:	e853 3f00 	ldrex	r3, [r3]
 8010f1a:	623b      	str	r3, [r7, #32]
   return(result);
 8010f1c:	6a3b      	ldr	r3, [r7, #32]
 8010f1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8010f22:	677b      	str	r3, [r7, #116]	; 0x74
 8010f24:	687b      	ldr	r3, [r7, #4]
 8010f26:	681b      	ldr	r3, [r3, #0]
 8010f28:	3308      	adds	r3, #8
 8010f2a:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8010f2c:	633a      	str	r2, [r7, #48]	; 0x30
 8010f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f30:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010f32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010f34:	e841 2300 	strex	r3, r2, [r1]
 8010f38:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8010f3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d1e5      	bne.n	8010f0c <UART_RxISR_16BIT_FIFOEN+0x270>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	4a15      	ldr	r2, [pc, #84]	; (8010f98 <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 8010f44:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010f4c:	693b      	ldr	r3, [r7, #16]
 8010f4e:	e853 3f00 	ldrex	r3, [r3]
 8010f52:	60fb      	str	r3, [r7, #12]
   return(result);
 8010f54:	68fb      	ldr	r3, [r7, #12]
 8010f56:	f043 0320 	orr.w	r3, r3, #32
 8010f5a:	673b      	str	r3, [r7, #112]	; 0x70
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	681b      	ldr	r3, [r3, #0]
 8010f60:	461a      	mov	r2, r3
 8010f62:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8010f64:	61fb      	str	r3, [r7, #28]
 8010f66:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010f68:	69b9      	ldr	r1, [r7, #24]
 8010f6a:	69fa      	ldr	r2, [r7, #28]
 8010f6c:	e841 2300 	strex	r3, r2, [r1]
 8010f70:	617b      	str	r3, [r7, #20]
   return(result);
 8010f72:	697b      	ldr	r3, [r7, #20]
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	d1e6      	bne.n	8010f46 <UART_RxISR_16BIT_FIFOEN+0x2aa>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8010f78:	e007      	b.n	8010f8a <UART_RxISR_16BIT_FIFOEN+0x2ee>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8010f7a:	687b      	ldr	r3, [r7, #4]
 8010f7c:	681b      	ldr	r3, [r3, #0]
 8010f7e:	699a      	ldr	r2, [r3, #24]
 8010f80:	687b      	ldr	r3, [r7, #4]
 8010f82:	681b      	ldr	r3, [r3, #0]
 8010f84:	f042 0208 	orr.w	r2, r2, #8
 8010f88:	619a      	str	r2, [r3, #24]
}
 8010f8a:	bf00      	nop
 8010f8c:	37a0      	adds	r7, #160	; 0xa0
 8010f8e:	46bd      	mov	sp, r7
 8010f90:	bd80      	pop	{r7, pc}
 8010f92:	bf00      	nop
 8010f94:	effffffe 	.word	0xeffffffe
 8010f98:	08010843 	.word	0x08010843

08010f9c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010f9c:	b480      	push	{r7}
 8010f9e:	b083      	sub	sp, #12
 8010fa0:	af00      	add	r7, sp, #0
 8010fa2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010fa4:	bf00      	nop
 8010fa6:	370c      	adds	r7, #12
 8010fa8:	46bd      	mov	sp, r7
 8010faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fae:	4770      	bx	lr

08010fb0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8010fb0:	b480      	push	{r7}
 8010fb2:	b083      	sub	sp, #12
 8010fb4:	af00      	add	r7, sp, #0
 8010fb6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010fb8:	bf00      	nop
 8010fba:	370c      	adds	r7, #12
 8010fbc:	46bd      	mov	sp, r7
 8010fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fc2:	4770      	bx	lr

08010fc4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8010fc4:	b480      	push	{r7}
 8010fc6:	b083      	sub	sp, #12
 8010fc8:	af00      	add	r7, sp, #0
 8010fca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8010fcc:	bf00      	nop
 8010fce:	370c      	adds	r7, #12
 8010fd0:	46bd      	mov	sp, r7
 8010fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fd6:	4770      	bx	lr

08010fd8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8010fd8:	b084      	sub	sp, #16
 8010fda:	b580      	push	{r7, lr}
 8010fdc:	b084      	sub	sp, #16
 8010fde:	af00      	add	r7, sp, #0
 8010fe0:	6078      	str	r0, [r7, #4]
 8010fe2:	f107 001c 	add.w	r0, r7, #28
 8010fe6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8010fea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fec:	2b01      	cmp	r3, #1
 8010fee:	d120      	bne.n	8011032 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8010ff0:	687b      	ldr	r3, [r7, #4]
 8010ff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010ff4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8010ffc:	687b      	ldr	r3, [r7, #4]
 8010ffe:	68da      	ldr	r2, [r3, #12]
 8011000:	4b2a      	ldr	r3, [pc, #168]	; (80110ac <USB_CoreInit+0xd4>)
 8011002:	4013      	ands	r3, r2
 8011004:	687a      	ldr	r2, [r7, #4]
 8011006:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	68db      	ldr	r3, [r3, #12]
 801100c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8011010:	687b      	ldr	r3, [r7, #4]
 8011012:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8011014:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011016:	2b01      	cmp	r3, #1
 8011018:	d105      	bne.n	8011026 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	68db      	ldr	r3, [r3, #12]
 801101e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8011026:	6878      	ldr	r0, [r7, #4]
 8011028:	f001 fb4e 	bl	80126c8 <USB_CoreReset>
 801102c:	4603      	mov	r3, r0
 801102e:	73fb      	strb	r3, [r7, #15]
 8011030:	e01a      	b.n	8011068 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	68db      	ldr	r3, [r3, #12]
 8011036:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801103e:	6878      	ldr	r0, [r7, #4]
 8011040:	f001 fb42 	bl	80126c8 <USB_CoreReset>
 8011044:	4603      	mov	r3, r0
 8011046:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8011048:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801104a:	2b00      	cmp	r3, #0
 801104c:	d106      	bne.n	801105c <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 801104e:	687b      	ldr	r3, [r7, #4]
 8011050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011052:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8011056:	687b      	ldr	r3, [r7, #4]
 8011058:	639a      	str	r2, [r3, #56]	; 0x38
 801105a:	e005      	b.n	8011068 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801105c:	687b      	ldr	r3, [r7, #4]
 801105e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011060:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8011064:	687b      	ldr	r3, [r7, #4]
 8011066:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8011068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801106a:	2b01      	cmp	r3, #1
 801106c:	d116      	bne.n	801109c <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8011072:	b29a      	uxth	r2, r3
 8011074:	687b      	ldr	r3, [r7, #4]
 8011076:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801107c:	4b0c      	ldr	r3, [pc, #48]	; (80110b0 <USB_CoreInit+0xd8>)
 801107e:	4313      	orrs	r3, r2
 8011080:	687a      	ldr	r2, [r7, #4]
 8011082:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8011084:	687b      	ldr	r3, [r7, #4]
 8011086:	689b      	ldr	r3, [r3, #8]
 8011088:	f043 0206 	orr.w	r2, r3, #6
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8011090:	687b      	ldr	r3, [r7, #4]
 8011092:	689b      	ldr	r3, [r3, #8]
 8011094:	f043 0220 	orr.w	r2, r3, #32
 8011098:	687b      	ldr	r3, [r7, #4]
 801109a:	609a      	str	r2, [r3, #8]
  }

  return ret;
 801109c:	7bfb      	ldrb	r3, [r7, #15]
}
 801109e:	4618      	mov	r0, r3
 80110a0:	3710      	adds	r7, #16
 80110a2:	46bd      	mov	sp, r7
 80110a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80110a8:	b004      	add	sp, #16
 80110aa:	4770      	bx	lr
 80110ac:	ffbdffbf 	.word	0xffbdffbf
 80110b0:	03ee0000 	.word	0x03ee0000

080110b4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80110b4:	b480      	push	{r7}
 80110b6:	b087      	sub	sp, #28
 80110b8:	af00      	add	r7, sp, #0
 80110ba:	60f8      	str	r0, [r7, #12]
 80110bc:	60b9      	str	r1, [r7, #8]
 80110be:	4613      	mov	r3, r2
 80110c0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80110c2:	79fb      	ldrb	r3, [r7, #7]
 80110c4:	2b02      	cmp	r3, #2
 80110c6:	d165      	bne.n	8011194 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80110c8:	68bb      	ldr	r3, [r7, #8]
 80110ca:	4a41      	ldr	r2, [pc, #260]	; (80111d0 <USB_SetTurnaroundTime+0x11c>)
 80110cc:	4293      	cmp	r3, r2
 80110ce:	d906      	bls.n	80110de <USB_SetTurnaroundTime+0x2a>
 80110d0:	68bb      	ldr	r3, [r7, #8]
 80110d2:	4a40      	ldr	r2, [pc, #256]	; (80111d4 <USB_SetTurnaroundTime+0x120>)
 80110d4:	4293      	cmp	r3, r2
 80110d6:	d202      	bcs.n	80110de <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80110d8:	230f      	movs	r3, #15
 80110da:	617b      	str	r3, [r7, #20]
 80110dc:	e062      	b.n	80111a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80110de:	68bb      	ldr	r3, [r7, #8]
 80110e0:	4a3c      	ldr	r2, [pc, #240]	; (80111d4 <USB_SetTurnaroundTime+0x120>)
 80110e2:	4293      	cmp	r3, r2
 80110e4:	d306      	bcc.n	80110f4 <USB_SetTurnaroundTime+0x40>
 80110e6:	68bb      	ldr	r3, [r7, #8]
 80110e8:	4a3b      	ldr	r2, [pc, #236]	; (80111d8 <USB_SetTurnaroundTime+0x124>)
 80110ea:	4293      	cmp	r3, r2
 80110ec:	d202      	bcs.n	80110f4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80110ee:	230e      	movs	r3, #14
 80110f0:	617b      	str	r3, [r7, #20]
 80110f2:	e057      	b.n	80111a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80110f4:	68bb      	ldr	r3, [r7, #8]
 80110f6:	4a38      	ldr	r2, [pc, #224]	; (80111d8 <USB_SetTurnaroundTime+0x124>)
 80110f8:	4293      	cmp	r3, r2
 80110fa:	d306      	bcc.n	801110a <USB_SetTurnaroundTime+0x56>
 80110fc:	68bb      	ldr	r3, [r7, #8]
 80110fe:	4a37      	ldr	r2, [pc, #220]	; (80111dc <USB_SetTurnaroundTime+0x128>)
 8011100:	4293      	cmp	r3, r2
 8011102:	d202      	bcs.n	801110a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8011104:	230d      	movs	r3, #13
 8011106:	617b      	str	r3, [r7, #20]
 8011108:	e04c      	b.n	80111a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 801110a:	68bb      	ldr	r3, [r7, #8]
 801110c:	4a33      	ldr	r2, [pc, #204]	; (80111dc <USB_SetTurnaroundTime+0x128>)
 801110e:	4293      	cmp	r3, r2
 8011110:	d306      	bcc.n	8011120 <USB_SetTurnaroundTime+0x6c>
 8011112:	68bb      	ldr	r3, [r7, #8]
 8011114:	4a32      	ldr	r2, [pc, #200]	; (80111e0 <USB_SetTurnaroundTime+0x12c>)
 8011116:	4293      	cmp	r3, r2
 8011118:	d802      	bhi.n	8011120 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 801111a:	230c      	movs	r3, #12
 801111c:	617b      	str	r3, [r7, #20]
 801111e:	e041      	b.n	80111a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8011120:	68bb      	ldr	r3, [r7, #8]
 8011122:	4a2f      	ldr	r2, [pc, #188]	; (80111e0 <USB_SetTurnaroundTime+0x12c>)
 8011124:	4293      	cmp	r3, r2
 8011126:	d906      	bls.n	8011136 <USB_SetTurnaroundTime+0x82>
 8011128:	68bb      	ldr	r3, [r7, #8]
 801112a:	4a2e      	ldr	r2, [pc, #184]	; (80111e4 <USB_SetTurnaroundTime+0x130>)
 801112c:	4293      	cmp	r3, r2
 801112e:	d802      	bhi.n	8011136 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8011130:	230b      	movs	r3, #11
 8011132:	617b      	str	r3, [r7, #20]
 8011134:	e036      	b.n	80111a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8011136:	68bb      	ldr	r3, [r7, #8]
 8011138:	4a2a      	ldr	r2, [pc, #168]	; (80111e4 <USB_SetTurnaroundTime+0x130>)
 801113a:	4293      	cmp	r3, r2
 801113c:	d906      	bls.n	801114c <USB_SetTurnaroundTime+0x98>
 801113e:	68bb      	ldr	r3, [r7, #8]
 8011140:	4a29      	ldr	r2, [pc, #164]	; (80111e8 <USB_SetTurnaroundTime+0x134>)
 8011142:	4293      	cmp	r3, r2
 8011144:	d802      	bhi.n	801114c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8011146:	230a      	movs	r3, #10
 8011148:	617b      	str	r3, [r7, #20]
 801114a:	e02b      	b.n	80111a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 801114c:	68bb      	ldr	r3, [r7, #8]
 801114e:	4a26      	ldr	r2, [pc, #152]	; (80111e8 <USB_SetTurnaroundTime+0x134>)
 8011150:	4293      	cmp	r3, r2
 8011152:	d906      	bls.n	8011162 <USB_SetTurnaroundTime+0xae>
 8011154:	68bb      	ldr	r3, [r7, #8]
 8011156:	4a25      	ldr	r2, [pc, #148]	; (80111ec <USB_SetTurnaroundTime+0x138>)
 8011158:	4293      	cmp	r3, r2
 801115a:	d202      	bcs.n	8011162 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 801115c:	2309      	movs	r3, #9
 801115e:	617b      	str	r3, [r7, #20]
 8011160:	e020      	b.n	80111a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8011162:	68bb      	ldr	r3, [r7, #8]
 8011164:	4a21      	ldr	r2, [pc, #132]	; (80111ec <USB_SetTurnaroundTime+0x138>)
 8011166:	4293      	cmp	r3, r2
 8011168:	d306      	bcc.n	8011178 <USB_SetTurnaroundTime+0xc4>
 801116a:	68bb      	ldr	r3, [r7, #8]
 801116c:	4a20      	ldr	r2, [pc, #128]	; (80111f0 <USB_SetTurnaroundTime+0x13c>)
 801116e:	4293      	cmp	r3, r2
 8011170:	d802      	bhi.n	8011178 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8011172:	2308      	movs	r3, #8
 8011174:	617b      	str	r3, [r7, #20]
 8011176:	e015      	b.n	80111a4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8011178:	68bb      	ldr	r3, [r7, #8]
 801117a:	4a1d      	ldr	r2, [pc, #116]	; (80111f0 <USB_SetTurnaroundTime+0x13c>)
 801117c:	4293      	cmp	r3, r2
 801117e:	d906      	bls.n	801118e <USB_SetTurnaroundTime+0xda>
 8011180:	68bb      	ldr	r3, [r7, #8]
 8011182:	4a1c      	ldr	r2, [pc, #112]	; (80111f4 <USB_SetTurnaroundTime+0x140>)
 8011184:	4293      	cmp	r3, r2
 8011186:	d202      	bcs.n	801118e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8011188:	2307      	movs	r3, #7
 801118a:	617b      	str	r3, [r7, #20]
 801118c:	e00a      	b.n	80111a4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 801118e:	2306      	movs	r3, #6
 8011190:	617b      	str	r3, [r7, #20]
 8011192:	e007      	b.n	80111a4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8011194:	79fb      	ldrb	r3, [r7, #7]
 8011196:	2b00      	cmp	r3, #0
 8011198:	d102      	bne.n	80111a0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 801119a:	2309      	movs	r3, #9
 801119c:	617b      	str	r3, [r7, #20]
 801119e:	e001      	b.n	80111a4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80111a0:	2309      	movs	r3, #9
 80111a2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80111a4:	68fb      	ldr	r3, [r7, #12]
 80111a6:	68db      	ldr	r3, [r3, #12]
 80111a8:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80111ac:	68fb      	ldr	r3, [r7, #12]
 80111ae:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80111b0:	68fb      	ldr	r3, [r7, #12]
 80111b2:	68da      	ldr	r2, [r3, #12]
 80111b4:	697b      	ldr	r3, [r7, #20]
 80111b6:	029b      	lsls	r3, r3, #10
 80111b8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80111bc:	431a      	orrs	r2, r3
 80111be:	68fb      	ldr	r3, [r7, #12]
 80111c0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80111c2:	2300      	movs	r3, #0
}
 80111c4:	4618      	mov	r0, r3
 80111c6:	371c      	adds	r7, #28
 80111c8:	46bd      	mov	sp, r7
 80111ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111ce:	4770      	bx	lr
 80111d0:	00d8acbf 	.word	0x00d8acbf
 80111d4:	00e4e1c0 	.word	0x00e4e1c0
 80111d8:	00f42400 	.word	0x00f42400
 80111dc:	01067380 	.word	0x01067380
 80111e0:	011a499f 	.word	0x011a499f
 80111e4:	01312cff 	.word	0x01312cff
 80111e8:	014ca43f 	.word	0x014ca43f
 80111ec:	016e3600 	.word	0x016e3600
 80111f0:	01a6ab1f 	.word	0x01a6ab1f
 80111f4:	01e84800 	.word	0x01e84800

080111f8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80111f8:	b480      	push	{r7}
 80111fa:	b083      	sub	sp, #12
 80111fc:	af00      	add	r7, sp, #0
 80111fe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	689b      	ldr	r3, [r3, #8]
 8011204:	f043 0201 	orr.w	r2, r3, #1
 8011208:	687b      	ldr	r3, [r7, #4]
 801120a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801120c:	2300      	movs	r3, #0
}
 801120e:	4618      	mov	r0, r3
 8011210:	370c      	adds	r7, #12
 8011212:	46bd      	mov	sp, r7
 8011214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011218:	4770      	bx	lr

0801121a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 801121a:	b480      	push	{r7}
 801121c:	b083      	sub	sp, #12
 801121e:	af00      	add	r7, sp, #0
 8011220:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	689b      	ldr	r3, [r3, #8]
 8011226:	f023 0201 	bic.w	r2, r3, #1
 801122a:	687b      	ldr	r3, [r7, #4]
 801122c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801122e:	2300      	movs	r3, #0
}
 8011230:	4618      	mov	r0, r3
 8011232:	370c      	adds	r7, #12
 8011234:	46bd      	mov	sp, r7
 8011236:	f85d 7b04 	ldr.w	r7, [sp], #4
 801123a:	4770      	bx	lr

0801123c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 801123c:	b580      	push	{r7, lr}
 801123e:	b084      	sub	sp, #16
 8011240:	af00      	add	r7, sp, #0
 8011242:	6078      	str	r0, [r7, #4]
 8011244:	460b      	mov	r3, r1
 8011246:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8011248:	2300      	movs	r3, #0
 801124a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 801124c:	687b      	ldr	r3, [r7, #4]
 801124e:	68db      	ldr	r3, [r3, #12]
 8011250:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8011254:	687b      	ldr	r3, [r7, #4]
 8011256:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8011258:	78fb      	ldrb	r3, [r7, #3]
 801125a:	2b01      	cmp	r3, #1
 801125c:	d115      	bne.n	801128a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 801125e:	687b      	ldr	r3, [r7, #4]
 8011260:	68db      	ldr	r3, [r3, #12]
 8011262:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8011266:	687b      	ldr	r3, [r7, #4]
 8011268:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 801126a:	2001      	movs	r0, #1
 801126c:	f7f2 fb7a 	bl	8003964 <HAL_Delay>
      ms++;
 8011270:	68fb      	ldr	r3, [r7, #12]
 8011272:	3301      	adds	r3, #1
 8011274:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8011276:	6878      	ldr	r0, [r7, #4]
 8011278:	f001 f995 	bl	80125a6 <USB_GetMode>
 801127c:	4603      	mov	r3, r0
 801127e:	2b01      	cmp	r3, #1
 8011280:	d01e      	beq.n	80112c0 <USB_SetCurrentMode+0x84>
 8011282:	68fb      	ldr	r3, [r7, #12]
 8011284:	2b31      	cmp	r3, #49	; 0x31
 8011286:	d9f0      	bls.n	801126a <USB_SetCurrentMode+0x2e>
 8011288:	e01a      	b.n	80112c0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 801128a:	78fb      	ldrb	r3, [r7, #3]
 801128c:	2b00      	cmp	r3, #0
 801128e:	d115      	bne.n	80112bc <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8011290:	687b      	ldr	r3, [r7, #4]
 8011292:	68db      	ldr	r3, [r3, #12]
 8011294:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8011298:	687b      	ldr	r3, [r7, #4]
 801129a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 801129c:	2001      	movs	r0, #1
 801129e:	f7f2 fb61 	bl	8003964 <HAL_Delay>
      ms++;
 80112a2:	68fb      	ldr	r3, [r7, #12]
 80112a4:	3301      	adds	r3, #1
 80112a6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80112a8:	6878      	ldr	r0, [r7, #4]
 80112aa:	f001 f97c 	bl	80125a6 <USB_GetMode>
 80112ae:	4603      	mov	r3, r0
 80112b0:	2b00      	cmp	r3, #0
 80112b2:	d005      	beq.n	80112c0 <USB_SetCurrentMode+0x84>
 80112b4:	68fb      	ldr	r3, [r7, #12]
 80112b6:	2b31      	cmp	r3, #49	; 0x31
 80112b8:	d9f0      	bls.n	801129c <USB_SetCurrentMode+0x60>
 80112ba:	e001      	b.n	80112c0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80112bc:	2301      	movs	r3, #1
 80112be:	e005      	b.n	80112cc <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80112c0:	68fb      	ldr	r3, [r7, #12]
 80112c2:	2b32      	cmp	r3, #50	; 0x32
 80112c4:	d101      	bne.n	80112ca <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80112c6:	2301      	movs	r3, #1
 80112c8:	e000      	b.n	80112cc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80112ca:	2300      	movs	r3, #0
}
 80112cc:	4618      	mov	r0, r3
 80112ce:	3710      	adds	r7, #16
 80112d0:	46bd      	mov	sp, r7
 80112d2:	bd80      	pop	{r7, pc}

080112d4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80112d4:	b084      	sub	sp, #16
 80112d6:	b580      	push	{r7, lr}
 80112d8:	b086      	sub	sp, #24
 80112da:	af00      	add	r7, sp, #0
 80112dc:	6078      	str	r0, [r7, #4]
 80112de:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80112e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80112e6:	2300      	movs	r3, #0
 80112e8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80112ea:	687b      	ldr	r3, [r7, #4]
 80112ec:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80112ee:	2300      	movs	r3, #0
 80112f0:	613b      	str	r3, [r7, #16]
 80112f2:	e009      	b.n	8011308 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80112f4:	687a      	ldr	r2, [r7, #4]
 80112f6:	693b      	ldr	r3, [r7, #16]
 80112f8:	3340      	adds	r3, #64	; 0x40
 80112fa:	009b      	lsls	r3, r3, #2
 80112fc:	4413      	add	r3, r2
 80112fe:	2200      	movs	r2, #0
 8011300:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8011302:	693b      	ldr	r3, [r7, #16]
 8011304:	3301      	adds	r3, #1
 8011306:	613b      	str	r3, [r7, #16]
 8011308:	693b      	ldr	r3, [r7, #16]
 801130a:	2b0e      	cmp	r3, #14
 801130c:	d9f2      	bls.n	80112f4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 801130e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011310:	2b00      	cmp	r3, #0
 8011312:	d11c      	bne.n	801134e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8011314:	68fb      	ldr	r3, [r7, #12]
 8011316:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801131a:	685b      	ldr	r3, [r3, #4]
 801131c:	68fa      	ldr	r2, [r7, #12]
 801131e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8011322:	f043 0302 	orr.w	r3, r3, #2
 8011326:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8011328:	687b      	ldr	r3, [r7, #4]
 801132a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801132c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8011334:	687b      	ldr	r3, [r7, #4]
 8011336:	681b      	ldr	r3, [r3, #0]
 8011338:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8011340:	687b      	ldr	r3, [r7, #4]
 8011342:	681b      	ldr	r3, [r3, #0]
 8011344:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8011348:	687b      	ldr	r3, [r7, #4]
 801134a:	601a      	str	r2, [r3, #0]
 801134c:	e005      	b.n	801135a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 801134e:	687b      	ldr	r3, [r7, #4]
 8011350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011352:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 801135a:	68fb      	ldr	r3, [r7, #12]
 801135c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8011360:	461a      	mov	r2, r3
 8011362:	2300      	movs	r3, #0
 8011364:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8011366:	68fb      	ldr	r3, [r7, #12]
 8011368:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801136c:	4619      	mov	r1, r3
 801136e:	68fb      	ldr	r3, [r7, #12]
 8011370:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011374:	461a      	mov	r2, r3
 8011376:	680b      	ldr	r3, [r1, #0]
 8011378:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 801137a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801137c:	2b01      	cmp	r3, #1
 801137e:	d10c      	bne.n	801139a <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8011380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011382:	2b00      	cmp	r3, #0
 8011384:	d104      	bne.n	8011390 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8011386:	2100      	movs	r1, #0
 8011388:	6878      	ldr	r0, [r7, #4]
 801138a:	f000 f961 	bl	8011650 <USB_SetDevSpeed>
 801138e:	e008      	b.n	80113a2 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8011390:	2101      	movs	r1, #1
 8011392:	6878      	ldr	r0, [r7, #4]
 8011394:	f000 f95c 	bl	8011650 <USB_SetDevSpeed>
 8011398:	e003      	b.n	80113a2 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 801139a:	2103      	movs	r1, #3
 801139c:	6878      	ldr	r0, [r7, #4]
 801139e:	f000 f957 	bl	8011650 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80113a2:	2110      	movs	r1, #16
 80113a4:	6878      	ldr	r0, [r7, #4]
 80113a6:	f000 f8f3 	bl	8011590 <USB_FlushTxFifo>
 80113aa:	4603      	mov	r3, r0
 80113ac:	2b00      	cmp	r3, #0
 80113ae:	d001      	beq.n	80113b4 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80113b0:	2301      	movs	r3, #1
 80113b2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80113b4:	6878      	ldr	r0, [r7, #4]
 80113b6:	f000 f91d 	bl	80115f4 <USB_FlushRxFifo>
 80113ba:	4603      	mov	r3, r0
 80113bc:	2b00      	cmp	r3, #0
 80113be:	d001      	beq.n	80113c4 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 80113c0:	2301      	movs	r3, #1
 80113c2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80113c4:	68fb      	ldr	r3, [r7, #12]
 80113c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80113ca:	461a      	mov	r2, r3
 80113cc:	2300      	movs	r3, #0
 80113ce:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80113d0:	68fb      	ldr	r3, [r7, #12]
 80113d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80113d6:	461a      	mov	r2, r3
 80113d8:	2300      	movs	r3, #0
 80113da:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80113dc:	68fb      	ldr	r3, [r7, #12]
 80113de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80113e2:	461a      	mov	r2, r3
 80113e4:	2300      	movs	r3, #0
 80113e6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80113e8:	2300      	movs	r3, #0
 80113ea:	613b      	str	r3, [r7, #16]
 80113ec:	e043      	b.n	8011476 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80113ee:	693b      	ldr	r3, [r7, #16]
 80113f0:	015a      	lsls	r2, r3, #5
 80113f2:	68fb      	ldr	r3, [r7, #12]
 80113f4:	4413      	add	r3, r2
 80113f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80113fa:	681b      	ldr	r3, [r3, #0]
 80113fc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8011400:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8011404:	d118      	bne.n	8011438 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8011406:	693b      	ldr	r3, [r7, #16]
 8011408:	2b00      	cmp	r3, #0
 801140a:	d10a      	bne.n	8011422 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 801140c:	693b      	ldr	r3, [r7, #16]
 801140e:	015a      	lsls	r2, r3, #5
 8011410:	68fb      	ldr	r3, [r7, #12]
 8011412:	4413      	add	r3, r2
 8011414:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011418:	461a      	mov	r2, r3
 801141a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 801141e:	6013      	str	r3, [r2, #0]
 8011420:	e013      	b.n	801144a <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8011422:	693b      	ldr	r3, [r7, #16]
 8011424:	015a      	lsls	r2, r3, #5
 8011426:	68fb      	ldr	r3, [r7, #12]
 8011428:	4413      	add	r3, r2
 801142a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801142e:	461a      	mov	r2, r3
 8011430:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8011434:	6013      	str	r3, [r2, #0]
 8011436:	e008      	b.n	801144a <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8011438:	693b      	ldr	r3, [r7, #16]
 801143a:	015a      	lsls	r2, r3, #5
 801143c:	68fb      	ldr	r3, [r7, #12]
 801143e:	4413      	add	r3, r2
 8011440:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011444:	461a      	mov	r2, r3
 8011446:	2300      	movs	r3, #0
 8011448:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 801144a:	693b      	ldr	r3, [r7, #16]
 801144c:	015a      	lsls	r2, r3, #5
 801144e:	68fb      	ldr	r3, [r7, #12]
 8011450:	4413      	add	r3, r2
 8011452:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011456:	461a      	mov	r2, r3
 8011458:	2300      	movs	r3, #0
 801145a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 801145c:	693b      	ldr	r3, [r7, #16]
 801145e:	015a      	lsls	r2, r3, #5
 8011460:	68fb      	ldr	r3, [r7, #12]
 8011462:	4413      	add	r3, r2
 8011464:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011468:	461a      	mov	r2, r3
 801146a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 801146e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8011470:	693b      	ldr	r3, [r7, #16]
 8011472:	3301      	adds	r3, #1
 8011474:	613b      	str	r3, [r7, #16]
 8011476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011478:	693a      	ldr	r2, [r7, #16]
 801147a:	429a      	cmp	r2, r3
 801147c:	d3b7      	bcc.n	80113ee <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 801147e:	2300      	movs	r3, #0
 8011480:	613b      	str	r3, [r7, #16]
 8011482:	e043      	b.n	801150c <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8011484:	693b      	ldr	r3, [r7, #16]
 8011486:	015a      	lsls	r2, r3, #5
 8011488:	68fb      	ldr	r3, [r7, #12]
 801148a:	4413      	add	r3, r2
 801148c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011490:	681b      	ldr	r3, [r3, #0]
 8011492:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8011496:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801149a:	d118      	bne.n	80114ce <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 801149c:	693b      	ldr	r3, [r7, #16]
 801149e:	2b00      	cmp	r3, #0
 80114a0:	d10a      	bne.n	80114b8 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80114a2:	693b      	ldr	r3, [r7, #16]
 80114a4:	015a      	lsls	r2, r3, #5
 80114a6:	68fb      	ldr	r3, [r7, #12]
 80114a8:	4413      	add	r3, r2
 80114aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80114ae:	461a      	mov	r2, r3
 80114b0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80114b4:	6013      	str	r3, [r2, #0]
 80114b6:	e013      	b.n	80114e0 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80114b8:	693b      	ldr	r3, [r7, #16]
 80114ba:	015a      	lsls	r2, r3, #5
 80114bc:	68fb      	ldr	r3, [r7, #12]
 80114be:	4413      	add	r3, r2
 80114c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80114c4:	461a      	mov	r2, r3
 80114c6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80114ca:	6013      	str	r3, [r2, #0]
 80114cc:	e008      	b.n	80114e0 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80114ce:	693b      	ldr	r3, [r7, #16]
 80114d0:	015a      	lsls	r2, r3, #5
 80114d2:	68fb      	ldr	r3, [r7, #12]
 80114d4:	4413      	add	r3, r2
 80114d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80114da:	461a      	mov	r2, r3
 80114dc:	2300      	movs	r3, #0
 80114de:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80114e0:	693b      	ldr	r3, [r7, #16]
 80114e2:	015a      	lsls	r2, r3, #5
 80114e4:	68fb      	ldr	r3, [r7, #12]
 80114e6:	4413      	add	r3, r2
 80114e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80114ec:	461a      	mov	r2, r3
 80114ee:	2300      	movs	r3, #0
 80114f0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80114f2:	693b      	ldr	r3, [r7, #16]
 80114f4:	015a      	lsls	r2, r3, #5
 80114f6:	68fb      	ldr	r3, [r7, #12]
 80114f8:	4413      	add	r3, r2
 80114fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80114fe:	461a      	mov	r2, r3
 8011500:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8011504:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8011506:	693b      	ldr	r3, [r7, #16]
 8011508:	3301      	adds	r3, #1
 801150a:	613b      	str	r3, [r7, #16]
 801150c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801150e:	693a      	ldr	r2, [r7, #16]
 8011510:	429a      	cmp	r2, r3
 8011512:	d3b7      	bcc.n	8011484 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8011514:	68fb      	ldr	r3, [r7, #12]
 8011516:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801151a:	691b      	ldr	r3, [r3, #16]
 801151c:	68fa      	ldr	r2, [r7, #12]
 801151e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8011522:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8011526:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	2200      	movs	r2, #0
 801152c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8011534:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8011536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011538:	2b00      	cmp	r3, #0
 801153a:	d105      	bne.n	8011548 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 801153c:	687b      	ldr	r3, [r7, #4]
 801153e:	699b      	ldr	r3, [r3, #24]
 8011540:	f043 0210 	orr.w	r2, r3, #16
 8011544:	687b      	ldr	r3, [r7, #4]
 8011546:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8011548:	687b      	ldr	r3, [r7, #4]
 801154a:	699a      	ldr	r2, [r3, #24]
 801154c:	4b0e      	ldr	r3, [pc, #56]	; (8011588 <USB_DevInit+0x2b4>)
 801154e:	4313      	orrs	r3, r2
 8011550:	687a      	ldr	r2, [r7, #4]
 8011552:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8011554:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011556:	2b00      	cmp	r3, #0
 8011558:	d005      	beq.n	8011566 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 801155a:	687b      	ldr	r3, [r7, #4]
 801155c:	699b      	ldr	r3, [r3, #24]
 801155e:	f043 0208 	orr.w	r2, r3, #8
 8011562:	687b      	ldr	r3, [r7, #4]
 8011564:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8011566:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011568:	2b01      	cmp	r3, #1
 801156a:	d105      	bne.n	8011578 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	699a      	ldr	r2, [r3, #24]
 8011570:	4b06      	ldr	r3, [pc, #24]	; (801158c <USB_DevInit+0x2b8>)
 8011572:	4313      	orrs	r3, r2
 8011574:	687a      	ldr	r2, [r7, #4]
 8011576:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8011578:	7dfb      	ldrb	r3, [r7, #23]
}
 801157a:	4618      	mov	r0, r3
 801157c:	3718      	adds	r7, #24
 801157e:	46bd      	mov	sp, r7
 8011580:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8011584:	b004      	add	sp, #16
 8011586:	4770      	bx	lr
 8011588:	803c3800 	.word	0x803c3800
 801158c:	40000004 	.word	0x40000004

08011590 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8011590:	b480      	push	{r7}
 8011592:	b085      	sub	sp, #20
 8011594:	af00      	add	r7, sp, #0
 8011596:	6078      	str	r0, [r7, #4]
 8011598:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801159a:	2300      	movs	r3, #0
 801159c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 801159e:	68fb      	ldr	r3, [r7, #12]
 80115a0:	3301      	adds	r3, #1
 80115a2:	60fb      	str	r3, [r7, #12]
 80115a4:	4a12      	ldr	r2, [pc, #72]	; (80115f0 <USB_FlushTxFifo+0x60>)
 80115a6:	4293      	cmp	r3, r2
 80115a8:	d901      	bls.n	80115ae <USB_FlushTxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80115aa:	2303      	movs	r3, #3
 80115ac:	e01a      	b.n	80115e4 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	691b      	ldr	r3, [r3, #16]
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	daf3      	bge.n	801159e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80115b6:	2300      	movs	r3, #0
 80115b8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80115ba:	683b      	ldr	r3, [r7, #0]
 80115bc:	019b      	lsls	r3, r3, #6
 80115be:	f043 0220 	orr.w	r2, r3, #32
 80115c2:	687b      	ldr	r3, [r7, #4]
 80115c4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80115c6:	68fb      	ldr	r3, [r7, #12]
 80115c8:	3301      	adds	r3, #1
 80115ca:	60fb      	str	r3, [r7, #12]
 80115cc:	4a08      	ldr	r2, [pc, #32]	; (80115f0 <USB_FlushTxFifo+0x60>)
 80115ce:	4293      	cmp	r3, r2
 80115d0:	d901      	bls.n	80115d6 <USB_FlushTxFifo+0x46>
    {
      return HAL_TIMEOUT;
 80115d2:	2303      	movs	r3, #3
 80115d4:	e006      	b.n	80115e4 <USB_FlushTxFifo+0x54>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80115d6:	687b      	ldr	r3, [r7, #4]
 80115d8:	691b      	ldr	r3, [r3, #16]
 80115da:	f003 0320 	and.w	r3, r3, #32
 80115de:	2b20      	cmp	r3, #32
 80115e0:	d0f1      	beq.n	80115c6 <USB_FlushTxFifo+0x36>

  return HAL_OK;
 80115e2:	2300      	movs	r3, #0
}
 80115e4:	4618      	mov	r0, r3
 80115e6:	3714      	adds	r7, #20
 80115e8:	46bd      	mov	sp, r7
 80115ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115ee:	4770      	bx	lr
 80115f0:	00030d40 	.word	0x00030d40

080115f4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80115f4:	b480      	push	{r7}
 80115f6:	b085      	sub	sp, #20
 80115f8:	af00      	add	r7, sp, #0
 80115fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80115fc:	2300      	movs	r3, #0
 80115fe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8011600:	68fb      	ldr	r3, [r7, #12]
 8011602:	3301      	adds	r3, #1
 8011604:	60fb      	str	r3, [r7, #12]
 8011606:	4a11      	ldr	r2, [pc, #68]	; (801164c <USB_FlushRxFifo+0x58>)
 8011608:	4293      	cmp	r3, r2
 801160a:	d901      	bls.n	8011610 <USB_FlushRxFifo+0x1c>
    {
      return HAL_TIMEOUT;
 801160c:	2303      	movs	r3, #3
 801160e:	e017      	b.n	8011640 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	691b      	ldr	r3, [r3, #16]
 8011614:	2b00      	cmp	r3, #0
 8011616:	daf3      	bge.n	8011600 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8011618:	2300      	movs	r3, #0
 801161a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 801161c:	687b      	ldr	r3, [r7, #4]
 801161e:	2210      	movs	r2, #16
 8011620:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8011622:	68fb      	ldr	r3, [r7, #12]
 8011624:	3301      	adds	r3, #1
 8011626:	60fb      	str	r3, [r7, #12]
 8011628:	4a08      	ldr	r2, [pc, #32]	; (801164c <USB_FlushRxFifo+0x58>)
 801162a:	4293      	cmp	r3, r2
 801162c:	d901      	bls.n	8011632 <USB_FlushRxFifo+0x3e>
    {
      return HAL_TIMEOUT;
 801162e:	2303      	movs	r3, #3
 8011630:	e006      	b.n	8011640 <USB_FlushRxFifo+0x4c>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	691b      	ldr	r3, [r3, #16]
 8011636:	f003 0310 	and.w	r3, r3, #16
 801163a:	2b10      	cmp	r3, #16
 801163c:	d0f1      	beq.n	8011622 <USB_FlushRxFifo+0x2e>

  return HAL_OK;
 801163e:	2300      	movs	r3, #0
}
 8011640:	4618      	mov	r0, r3
 8011642:	3714      	adds	r7, #20
 8011644:	46bd      	mov	sp, r7
 8011646:	f85d 7b04 	ldr.w	r7, [sp], #4
 801164a:	4770      	bx	lr
 801164c:	00030d40 	.word	0x00030d40

08011650 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8011650:	b480      	push	{r7}
 8011652:	b085      	sub	sp, #20
 8011654:	af00      	add	r7, sp, #0
 8011656:	6078      	str	r0, [r7, #4]
 8011658:	460b      	mov	r3, r1
 801165a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8011660:	68fb      	ldr	r3, [r7, #12]
 8011662:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011666:	681a      	ldr	r2, [r3, #0]
 8011668:	78fb      	ldrb	r3, [r7, #3]
 801166a:	68f9      	ldr	r1, [r7, #12]
 801166c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8011670:	4313      	orrs	r3, r2
 8011672:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8011674:	2300      	movs	r3, #0
}
 8011676:	4618      	mov	r0, r3
 8011678:	3714      	adds	r7, #20
 801167a:	46bd      	mov	sp, r7
 801167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011680:	4770      	bx	lr

08011682 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8011682:	b480      	push	{r7}
 8011684:	b087      	sub	sp, #28
 8011686:	af00      	add	r7, sp, #0
 8011688:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801168a:	687b      	ldr	r3, [r7, #4]
 801168c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 801168e:	693b      	ldr	r3, [r7, #16]
 8011690:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011694:	689b      	ldr	r3, [r3, #8]
 8011696:	f003 0306 	and.w	r3, r3, #6
 801169a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 801169c:	68fb      	ldr	r3, [r7, #12]
 801169e:	2b00      	cmp	r3, #0
 80116a0:	d102      	bne.n	80116a8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80116a2:	2300      	movs	r3, #0
 80116a4:	75fb      	strb	r3, [r7, #23]
 80116a6:	e00a      	b.n	80116be <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80116a8:	68fb      	ldr	r3, [r7, #12]
 80116aa:	2b02      	cmp	r3, #2
 80116ac:	d002      	beq.n	80116b4 <USB_GetDevSpeed+0x32>
 80116ae:	68fb      	ldr	r3, [r7, #12]
 80116b0:	2b06      	cmp	r3, #6
 80116b2:	d102      	bne.n	80116ba <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80116b4:	2302      	movs	r3, #2
 80116b6:	75fb      	strb	r3, [r7, #23]
 80116b8:	e001      	b.n	80116be <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80116ba:	230f      	movs	r3, #15
 80116bc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80116be:	7dfb      	ldrb	r3, [r7, #23]
}
 80116c0:	4618      	mov	r0, r3
 80116c2:	371c      	adds	r7, #28
 80116c4:	46bd      	mov	sp, r7
 80116c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116ca:	4770      	bx	lr

080116cc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80116cc:	b480      	push	{r7}
 80116ce:	b085      	sub	sp, #20
 80116d0:	af00      	add	r7, sp, #0
 80116d2:	6078      	str	r0, [r7, #4]
 80116d4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80116d6:	687b      	ldr	r3, [r7, #4]
 80116d8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80116da:	683b      	ldr	r3, [r7, #0]
 80116dc:	781b      	ldrb	r3, [r3, #0]
 80116de:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80116e0:	683b      	ldr	r3, [r7, #0]
 80116e2:	785b      	ldrb	r3, [r3, #1]
 80116e4:	2b01      	cmp	r3, #1
 80116e6:	d139      	bne.n	801175c <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80116e8:	68fb      	ldr	r3, [r7, #12]
 80116ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80116ee:	69da      	ldr	r2, [r3, #28]
 80116f0:	683b      	ldr	r3, [r7, #0]
 80116f2:	781b      	ldrb	r3, [r3, #0]
 80116f4:	f003 030f 	and.w	r3, r3, #15
 80116f8:	2101      	movs	r1, #1
 80116fa:	fa01 f303 	lsl.w	r3, r1, r3
 80116fe:	b29b      	uxth	r3, r3
 8011700:	68f9      	ldr	r1, [r7, #12]
 8011702:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8011706:	4313      	orrs	r3, r2
 8011708:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 801170a:	68bb      	ldr	r3, [r7, #8]
 801170c:	015a      	lsls	r2, r3, #5
 801170e:	68fb      	ldr	r3, [r7, #12]
 8011710:	4413      	add	r3, r2
 8011712:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011716:	681b      	ldr	r3, [r3, #0]
 8011718:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801171c:	2b00      	cmp	r3, #0
 801171e:	d153      	bne.n	80117c8 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8011720:	68bb      	ldr	r3, [r7, #8]
 8011722:	015a      	lsls	r2, r3, #5
 8011724:	68fb      	ldr	r3, [r7, #12]
 8011726:	4413      	add	r3, r2
 8011728:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801172c:	681a      	ldr	r2, [r3, #0]
 801172e:	683b      	ldr	r3, [r7, #0]
 8011730:	689b      	ldr	r3, [r3, #8]
 8011732:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8011736:	683b      	ldr	r3, [r7, #0]
 8011738:	78db      	ldrb	r3, [r3, #3]
 801173a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801173c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801173e:	68bb      	ldr	r3, [r7, #8]
 8011740:	059b      	lsls	r3, r3, #22
 8011742:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8011744:	431a      	orrs	r2, r3
 8011746:	68bb      	ldr	r3, [r7, #8]
 8011748:	0159      	lsls	r1, r3, #5
 801174a:	68fb      	ldr	r3, [r7, #12]
 801174c:	440b      	add	r3, r1
 801174e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011752:	4619      	mov	r1, r3
 8011754:	4b20      	ldr	r3, [pc, #128]	; (80117d8 <USB_ActivateEndpoint+0x10c>)
 8011756:	4313      	orrs	r3, r2
 8011758:	600b      	str	r3, [r1, #0]
 801175a:	e035      	b.n	80117c8 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 801175c:	68fb      	ldr	r3, [r7, #12]
 801175e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011762:	69da      	ldr	r2, [r3, #28]
 8011764:	683b      	ldr	r3, [r7, #0]
 8011766:	781b      	ldrb	r3, [r3, #0]
 8011768:	f003 030f 	and.w	r3, r3, #15
 801176c:	2101      	movs	r1, #1
 801176e:	fa01 f303 	lsl.w	r3, r1, r3
 8011772:	041b      	lsls	r3, r3, #16
 8011774:	68f9      	ldr	r1, [r7, #12]
 8011776:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801177a:	4313      	orrs	r3, r2
 801177c:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 801177e:	68bb      	ldr	r3, [r7, #8]
 8011780:	015a      	lsls	r2, r3, #5
 8011782:	68fb      	ldr	r3, [r7, #12]
 8011784:	4413      	add	r3, r2
 8011786:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801178a:	681b      	ldr	r3, [r3, #0]
 801178c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8011790:	2b00      	cmp	r3, #0
 8011792:	d119      	bne.n	80117c8 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8011794:	68bb      	ldr	r3, [r7, #8]
 8011796:	015a      	lsls	r2, r3, #5
 8011798:	68fb      	ldr	r3, [r7, #12]
 801179a:	4413      	add	r3, r2
 801179c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80117a0:	681a      	ldr	r2, [r3, #0]
 80117a2:	683b      	ldr	r3, [r7, #0]
 80117a4:	689b      	ldr	r3, [r3, #8]
 80117a6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80117aa:	683b      	ldr	r3, [r7, #0]
 80117ac:	78db      	ldrb	r3, [r3, #3]
 80117ae:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80117b0:	430b      	orrs	r3, r1
 80117b2:	431a      	orrs	r2, r3
 80117b4:	68bb      	ldr	r3, [r7, #8]
 80117b6:	0159      	lsls	r1, r3, #5
 80117b8:	68fb      	ldr	r3, [r7, #12]
 80117ba:	440b      	add	r3, r1
 80117bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80117c0:	4619      	mov	r1, r3
 80117c2:	4b05      	ldr	r3, [pc, #20]	; (80117d8 <USB_ActivateEndpoint+0x10c>)
 80117c4:	4313      	orrs	r3, r2
 80117c6:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80117c8:	2300      	movs	r3, #0
}
 80117ca:	4618      	mov	r0, r3
 80117cc:	3714      	adds	r7, #20
 80117ce:	46bd      	mov	sp, r7
 80117d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117d4:	4770      	bx	lr
 80117d6:	bf00      	nop
 80117d8:	10008000 	.word	0x10008000

080117dc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80117dc:	b480      	push	{r7}
 80117de:	b085      	sub	sp, #20
 80117e0:	af00      	add	r7, sp, #0
 80117e2:	6078      	str	r0, [r7, #4]
 80117e4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80117ea:	683b      	ldr	r3, [r7, #0]
 80117ec:	781b      	ldrb	r3, [r3, #0]
 80117ee:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80117f0:	683b      	ldr	r3, [r7, #0]
 80117f2:	785b      	ldrb	r3, [r3, #1]
 80117f4:	2b01      	cmp	r3, #1
 80117f6:	d161      	bne.n	80118bc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80117f8:	68bb      	ldr	r3, [r7, #8]
 80117fa:	015a      	lsls	r2, r3, #5
 80117fc:	68fb      	ldr	r3, [r7, #12]
 80117fe:	4413      	add	r3, r2
 8011800:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011804:	681b      	ldr	r3, [r3, #0]
 8011806:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801180a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801180e:	d11f      	bne.n	8011850 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8011810:	68bb      	ldr	r3, [r7, #8]
 8011812:	015a      	lsls	r2, r3, #5
 8011814:	68fb      	ldr	r3, [r7, #12]
 8011816:	4413      	add	r3, r2
 8011818:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801181c:	681b      	ldr	r3, [r3, #0]
 801181e:	68ba      	ldr	r2, [r7, #8]
 8011820:	0151      	lsls	r1, r2, #5
 8011822:	68fa      	ldr	r2, [r7, #12]
 8011824:	440a      	add	r2, r1
 8011826:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801182a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 801182e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8011830:	68bb      	ldr	r3, [r7, #8]
 8011832:	015a      	lsls	r2, r3, #5
 8011834:	68fb      	ldr	r3, [r7, #12]
 8011836:	4413      	add	r3, r2
 8011838:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801183c:	681b      	ldr	r3, [r3, #0]
 801183e:	68ba      	ldr	r2, [r7, #8]
 8011840:	0151      	lsls	r1, r2, #5
 8011842:	68fa      	ldr	r2, [r7, #12]
 8011844:	440a      	add	r2, r1
 8011846:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801184a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801184e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8011850:	68fb      	ldr	r3, [r7, #12]
 8011852:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011856:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8011858:	683b      	ldr	r3, [r7, #0]
 801185a:	781b      	ldrb	r3, [r3, #0]
 801185c:	f003 030f 	and.w	r3, r3, #15
 8011860:	2101      	movs	r1, #1
 8011862:	fa01 f303 	lsl.w	r3, r1, r3
 8011866:	b29b      	uxth	r3, r3
 8011868:	43db      	mvns	r3, r3
 801186a:	68f9      	ldr	r1, [r7, #12]
 801186c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8011870:	4013      	ands	r3, r2
 8011872:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8011874:	68fb      	ldr	r3, [r7, #12]
 8011876:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801187a:	69da      	ldr	r2, [r3, #28]
 801187c:	683b      	ldr	r3, [r7, #0]
 801187e:	781b      	ldrb	r3, [r3, #0]
 8011880:	f003 030f 	and.w	r3, r3, #15
 8011884:	2101      	movs	r1, #1
 8011886:	fa01 f303 	lsl.w	r3, r1, r3
 801188a:	b29b      	uxth	r3, r3
 801188c:	43db      	mvns	r3, r3
 801188e:	68f9      	ldr	r1, [r7, #12]
 8011890:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8011894:	4013      	ands	r3, r2
 8011896:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8011898:	68bb      	ldr	r3, [r7, #8]
 801189a:	015a      	lsls	r2, r3, #5
 801189c:	68fb      	ldr	r3, [r7, #12]
 801189e:	4413      	add	r3, r2
 80118a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80118a4:	681a      	ldr	r2, [r3, #0]
 80118a6:	68bb      	ldr	r3, [r7, #8]
 80118a8:	0159      	lsls	r1, r3, #5
 80118aa:	68fb      	ldr	r3, [r7, #12]
 80118ac:	440b      	add	r3, r1
 80118ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80118b2:	4619      	mov	r1, r3
 80118b4:	4b35      	ldr	r3, [pc, #212]	; (801198c <USB_DeactivateEndpoint+0x1b0>)
 80118b6:	4013      	ands	r3, r2
 80118b8:	600b      	str	r3, [r1, #0]
 80118ba:	e060      	b.n	801197e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80118bc:	68bb      	ldr	r3, [r7, #8]
 80118be:	015a      	lsls	r2, r3, #5
 80118c0:	68fb      	ldr	r3, [r7, #12]
 80118c2:	4413      	add	r3, r2
 80118c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80118c8:	681b      	ldr	r3, [r3, #0]
 80118ca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80118ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80118d2:	d11f      	bne.n	8011914 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80118d4:	68bb      	ldr	r3, [r7, #8]
 80118d6:	015a      	lsls	r2, r3, #5
 80118d8:	68fb      	ldr	r3, [r7, #12]
 80118da:	4413      	add	r3, r2
 80118dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80118e0:	681b      	ldr	r3, [r3, #0]
 80118e2:	68ba      	ldr	r2, [r7, #8]
 80118e4:	0151      	lsls	r1, r2, #5
 80118e6:	68fa      	ldr	r2, [r7, #12]
 80118e8:	440a      	add	r2, r1
 80118ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80118ee:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80118f2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80118f4:	68bb      	ldr	r3, [r7, #8]
 80118f6:	015a      	lsls	r2, r3, #5
 80118f8:	68fb      	ldr	r3, [r7, #12]
 80118fa:	4413      	add	r3, r2
 80118fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011900:	681b      	ldr	r3, [r3, #0]
 8011902:	68ba      	ldr	r2, [r7, #8]
 8011904:	0151      	lsls	r1, r2, #5
 8011906:	68fa      	ldr	r2, [r7, #12]
 8011908:	440a      	add	r2, r1
 801190a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801190e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8011912:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8011914:	68fb      	ldr	r3, [r7, #12]
 8011916:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801191a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801191c:	683b      	ldr	r3, [r7, #0]
 801191e:	781b      	ldrb	r3, [r3, #0]
 8011920:	f003 030f 	and.w	r3, r3, #15
 8011924:	2101      	movs	r1, #1
 8011926:	fa01 f303 	lsl.w	r3, r1, r3
 801192a:	041b      	lsls	r3, r3, #16
 801192c:	43db      	mvns	r3, r3
 801192e:	68f9      	ldr	r1, [r7, #12]
 8011930:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8011934:	4013      	ands	r3, r2
 8011936:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8011938:	68fb      	ldr	r3, [r7, #12]
 801193a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801193e:	69da      	ldr	r2, [r3, #28]
 8011940:	683b      	ldr	r3, [r7, #0]
 8011942:	781b      	ldrb	r3, [r3, #0]
 8011944:	f003 030f 	and.w	r3, r3, #15
 8011948:	2101      	movs	r1, #1
 801194a:	fa01 f303 	lsl.w	r3, r1, r3
 801194e:	041b      	lsls	r3, r3, #16
 8011950:	43db      	mvns	r3, r3
 8011952:	68f9      	ldr	r1, [r7, #12]
 8011954:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8011958:	4013      	ands	r3, r2
 801195a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 801195c:	68bb      	ldr	r3, [r7, #8]
 801195e:	015a      	lsls	r2, r3, #5
 8011960:	68fb      	ldr	r3, [r7, #12]
 8011962:	4413      	add	r3, r2
 8011964:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011968:	681a      	ldr	r2, [r3, #0]
 801196a:	68bb      	ldr	r3, [r7, #8]
 801196c:	0159      	lsls	r1, r3, #5
 801196e:	68fb      	ldr	r3, [r7, #12]
 8011970:	440b      	add	r3, r1
 8011972:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011976:	4619      	mov	r1, r3
 8011978:	4b05      	ldr	r3, [pc, #20]	; (8011990 <USB_DeactivateEndpoint+0x1b4>)
 801197a:	4013      	ands	r3, r2
 801197c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 801197e:	2300      	movs	r3, #0
}
 8011980:	4618      	mov	r0, r3
 8011982:	3714      	adds	r7, #20
 8011984:	46bd      	mov	sp, r7
 8011986:	f85d 7b04 	ldr.w	r7, [sp], #4
 801198a:	4770      	bx	lr
 801198c:	ec337800 	.word	0xec337800
 8011990:	eff37800 	.word	0xeff37800

08011994 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8011994:	b580      	push	{r7, lr}
 8011996:	b08a      	sub	sp, #40	; 0x28
 8011998:	af02      	add	r7, sp, #8
 801199a:	60f8      	str	r0, [r7, #12]
 801199c:	60b9      	str	r1, [r7, #8]
 801199e:	4613      	mov	r3, r2
 80119a0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80119a2:	68fb      	ldr	r3, [r7, #12]
 80119a4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80119a6:	68bb      	ldr	r3, [r7, #8]
 80119a8:	781b      	ldrb	r3, [r3, #0]
 80119aa:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80119ac:	68bb      	ldr	r3, [r7, #8]
 80119ae:	785b      	ldrb	r3, [r3, #1]
 80119b0:	2b01      	cmp	r3, #1
 80119b2:	f040 8163 	bne.w	8011c7c <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80119b6:	68bb      	ldr	r3, [r7, #8]
 80119b8:	695b      	ldr	r3, [r3, #20]
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	d132      	bne.n	8011a24 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80119be:	69bb      	ldr	r3, [r7, #24]
 80119c0:	015a      	lsls	r2, r3, #5
 80119c2:	69fb      	ldr	r3, [r7, #28]
 80119c4:	4413      	add	r3, r2
 80119c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80119ca:	691a      	ldr	r2, [r3, #16]
 80119cc:	69bb      	ldr	r3, [r7, #24]
 80119ce:	0159      	lsls	r1, r3, #5
 80119d0:	69fb      	ldr	r3, [r7, #28]
 80119d2:	440b      	add	r3, r1
 80119d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80119d8:	4619      	mov	r1, r3
 80119da:	4ba5      	ldr	r3, [pc, #660]	; (8011c70 <USB_EPStartXfer+0x2dc>)
 80119dc:	4013      	ands	r3, r2
 80119de:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80119e0:	69bb      	ldr	r3, [r7, #24]
 80119e2:	015a      	lsls	r2, r3, #5
 80119e4:	69fb      	ldr	r3, [r7, #28]
 80119e6:	4413      	add	r3, r2
 80119e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80119ec:	691b      	ldr	r3, [r3, #16]
 80119ee:	69ba      	ldr	r2, [r7, #24]
 80119f0:	0151      	lsls	r1, r2, #5
 80119f2:	69fa      	ldr	r2, [r7, #28]
 80119f4:	440a      	add	r2, r1
 80119f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80119fa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80119fe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8011a00:	69bb      	ldr	r3, [r7, #24]
 8011a02:	015a      	lsls	r2, r3, #5
 8011a04:	69fb      	ldr	r3, [r7, #28]
 8011a06:	4413      	add	r3, r2
 8011a08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011a0c:	691a      	ldr	r2, [r3, #16]
 8011a0e:	69bb      	ldr	r3, [r7, #24]
 8011a10:	0159      	lsls	r1, r3, #5
 8011a12:	69fb      	ldr	r3, [r7, #28]
 8011a14:	440b      	add	r3, r1
 8011a16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011a1a:	4619      	mov	r1, r3
 8011a1c:	4b95      	ldr	r3, [pc, #596]	; (8011c74 <USB_EPStartXfer+0x2e0>)
 8011a1e:	4013      	ands	r3, r2
 8011a20:	610b      	str	r3, [r1, #16]
 8011a22:	e074      	b.n	8011b0e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8011a24:	69bb      	ldr	r3, [r7, #24]
 8011a26:	015a      	lsls	r2, r3, #5
 8011a28:	69fb      	ldr	r3, [r7, #28]
 8011a2a:	4413      	add	r3, r2
 8011a2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011a30:	691a      	ldr	r2, [r3, #16]
 8011a32:	69bb      	ldr	r3, [r7, #24]
 8011a34:	0159      	lsls	r1, r3, #5
 8011a36:	69fb      	ldr	r3, [r7, #28]
 8011a38:	440b      	add	r3, r1
 8011a3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011a3e:	4619      	mov	r1, r3
 8011a40:	4b8c      	ldr	r3, [pc, #560]	; (8011c74 <USB_EPStartXfer+0x2e0>)
 8011a42:	4013      	ands	r3, r2
 8011a44:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8011a46:	69bb      	ldr	r3, [r7, #24]
 8011a48:	015a      	lsls	r2, r3, #5
 8011a4a:	69fb      	ldr	r3, [r7, #28]
 8011a4c:	4413      	add	r3, r2
 8011a4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011a52:	691a      	ldr	r2, [r3, #16]
 8011a54:	69bb      	ldr	r3, [r7, #24]
 8011a56:	0159      	lsls	r1, r3, #5
 8011a58:	69fb      	ldr	r3, [r7, #28]
 8011a5a:	440b      	add	r3, r1
 8011a5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011a60:	4619      	mov	r1, r3
 8011a62:	4b83      	ldr	r3, [pc, #524]	; (8011c70 <USB_EPStartXfer+0x2dc>)
 8011a64:	4013      	ands	r3, r2
 8011a66:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8011a68:	69bb      	ldr	r3, [r7, #24]
 8011a6a:	015a      	lsls	r2, r3, #5
 8011a6c:	69fb      	ldr	r3, [r7, #28]
 8011a6e:	4413      	add	r3, r2
 8011a70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011a74:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8011a76:	68bb      	ldr	r3, [r7, #8]
 8011a78:	6959      	ldr	r1, [r3, #20]
 8011a7a:	68bb      	ldr	r3, [r7, #8]
 8011a7c:	689b      	ldr	r3, [r3, #8]
 8011a7e:	440b      	add	r3, r1
 8011a80:	1e59      	subs	r1, r3, #1
 8011a82:	68bb      	ldr	r3, [r7, #8]
 8011a84:	689b      	ldr	r3, [r3, #8]
 8011a86:	fbb1 f3f3 	udiv	r3, r1, r3
 8011a8a:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8011a8c:	4b7a      	ldr	r3, [pc, #488]	; (8011c78 <USB_EPStartXfer+0x2e4>)
 8011a8e:	400b      	ands	r3, r1
 8011a90:	69b9      	ldr	r1, [r7, #24]
 8011a92:	0148      	lsls	r0, r1, #5
 8011a94:	69f9      	ldr	r1, [r7, #28]
 8011a96:	4401      	add	r1, r0
 8011a98:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8011a9c:	4313      	orrs	r3, r2
 8011a9e:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8011aa0:	69bb      	ldr	r3, [r7, #24]
 8011aa2:	015a      	lsls	r2, r3, #5
 8011aa4:	69fb      	ldr	r3, [r7, #28]
 8011aa6:	4413      	add	r3, r2
 8011aa8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011aac:	691a      	ldr	r2, [r3, #16]
 8011aae:	68bb      	ldr	r3, [r7, #8]
 8011ab0:	695b      	ldr	r3, [r3, #20]
 8011ab2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8011ab6:	69b9      	ldr	r1, [r7, #24]
 8011ab8:	0148      	lsls	r0, r1, #5
 8011aba:	69f9      	ldr	r1, [r7, #28]
 8011abc:	4401      	add	r1, r0
 8011abe:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8011ac2:	4313      	orrs	r3, r2
 8011ac4:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8011ac6:	68bb      	ldr	r3, [r7, #8]
 8011ac8:	78db      	ldrb	r3, [r3, #3]
 8011aca:	2b01      	cmp	r3, #1
 8011acc:	d11f      	bne.n	8011b0e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8011ace:	69bb      	ldr	r3, [r7, #24]
 8011ad0:	015a      	lsls	r2, r3, #5
 8011ad2:	69fb      	ldr	r3, [r7, #28]
 8011ad4:	4413      	add	r3, r2
 8011ad6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011ada:	691b      	ldr	r3, [r3, #16]
 8011adc:	69ba      	ldr	r2, [r7, #24]
 8011ade:	0151      	lsls	r1, r2, #5
 8011ae0:	69fa      	ldr	r2, [r7, #28]
 8011ae2:	440a      	add	r2, r1
 8011ae4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011ae8:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8011aec:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8011aee:	69bb      	ldr	r3, [r7, #24]
 8011af0:	015a      	lsls	r2, r3, #5
 8011af2:	69fb      	ldr	r3, [r7, #28]
 8011af4:	4413      	add	r3, r2
 8011af6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011afa:	691b      	ldr	r3, [r3, #16]
 8011afc:	69ba      	ldr	r2, [r7, #24]
 8011afe:	0151      	lsls	r1, r2, #5
 8011b00:	69fa      	ldr	r2, [r7, #28]
 8011b02:	440a      	add	r2, r1
 8011b04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011b08:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8011b0c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8011b0e:	79fb      	ldrb	r3, [r7, #7]
 8011b10:	2b01      	cmp	r3, #1
 8011b12:	d14b      	bne.n	8011bac <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8011b14:	68bb      	ldr	r3, [r7, #8]
 8011b16:	691b      	ldr	r3, [r3, #16]
 8011b18:	2b00      	cmp	r3, #0
 8011b1a:	d009      	beq.n	8011b30 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8011b1c:	69bb      	ldr	r3, [r7, #24]
 8011b1e:	015a      	lsls	r2, r3, #5
 8011b20:	69fb      	ldr	r3, [r7, #28]
 8011b22:	4413      	add	r3, r2
 8011b24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011b28:	461a      	mov	r2, r3
 8011b2a:	68bb      	ldr	r3, [r7, #8]
 8011b2c:	691b      	ldr	r3, [r3, #16]
 8011b2e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8011b30:	68bb      	ldr	r3, [r7, #8]
 8011b32:	78db      	ldrb	r3, [r3, #3]
 8011b34:	2b01      	cmp	r3, #1
 8011b36:	d128      	bne.n	8011b8a <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8011b38:	69fb      	ldr	r3, [r7, #28]
 8011b3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011b3e:	689b      	ldr	r3, [r3, #8]
 8011b40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011b44:	2b00      	cmp	r3, #0
 8011b46:	d110      	bne.n	8011b6a <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8011b48:	69bb      	ldr	r3, [r7, #24]
 8011b4a:	015a      	lsls	r2, r3, #5
 8011b4c:	69fb      	ldr	r3, [r7, #28]
 8011b4e:	4413      	add	r3, r2
 8011b50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011b54:	681b      	ldr	r3, [r3, #0]
 8011b56:	69ba      	ldr	r2, [r7, #24]
 8011b58:	0151      	lsls	r1, r2, #5
 8011b5a:	69fa      	ldr	r2, [r7, #28]
 8011b5c:	440a      	add	r2, r1
 8011b5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011b62:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8011b66:	6013      	str	r3, [r2, #0]
 8011b68:	e00f      	b.n	8011b8a <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8011b6a:	69bb      	ldr	r3, [r7, #24]
 8011b6c:	015a      	lsls	r2, r3, #5
 8011b6e:	69fb      	ldr	r3, [r7, #28]
 8011b70:	4413      	add	r3, r2
 8011b72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011b76:	681b      	ldr	r3, [r3, #0]
 8011b78:	69ba      	ldr	r2, [r7, #24]
 8011b7a:	0151      	lsls	r1, r2, #5
 8011b7c:	69fa      	ldr	r2, [r7, #28]
 8011b7e:	440a      	add	r2, r1
 8011b80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011b84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011b88:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8011b8a:	69bb      	ldr	r3, [r7, #24]
 8011b8c:	015a      	lsls	r2, r3, #5
 8011b8e:	69fb      	ldr	r3, [r7, #28]
 8011b90:	4413      	add	r3, r2
 8011b92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011b96:	681b      	ldr	r3, [r3, #0]
 8011b98:	69ba      	ldr	r2, [r7, #24]
 8011b9a:	0151      	lsls	r1, r2, #5
 8011b9c:	69fa      	ldr	r2, [r7, #28]
 8011b9e:	440a      	add	r2, r1
 8011ba0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011ba4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8011ba8:	6013      	str	r3, [r2, #0]
 8011baa:	e133      	b.n	8011e14 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8011bac:	69bb      	ldr	r3, [r7, #24]
 8011bae:	015a      	lsls	r2, r3, #5
 8011bb0:	69fb      	ldr	r3, [r7, #28]
 8011bb2:	4413      	add	r3, r2
 8011bb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011bb8:	681b      	ldr	r3, [r3, #0]
 8011bba:	69ba      	ldr	r2, [r7, #24]
 8011bbc:	0151      	lsls	r1, r2, #5
 8011bbe:	69fa      	ldr	r2, [r7, #28]
 8011bc0:	440a      	add	r2, r1
 8011bc2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011bc6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8011bca:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8011bcc:	68bb      	ldr	r3, [r7, #8]
 8011bce:	78db      	ldrb	r3, [r3, #3]
 8011bd0:	2b01      	cmp	r3, #1
 8011bd2:	d015      	beq.n	8011c00 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8011bd4:	68bb      	ldr	r3, [r7, #8]
 8011bd6:	695b      	ldr	r3, [r3, #20]
 8011bd8:	2b00      	cmp	r3, #0
 8011bda:	f000 811b 	beq.w	8011e14 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8011bde:	69fb      	ldr	r3, [r7, #28]
 8011be0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011be4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8011be6:	68bb      	ldr	r3, [r7, #8]
 8011be8:	781b      	ldrb	r3, [r3, #0]
 8011bea:	f003 030f 	and.w	r3, r3, #15
 8011bee:	2101      	movs	r1, #1
 8011bf0:	fa01 f303 	lsl.w	r3, r1, r3
 8011bf4:	69f9      	ldr	r1, [r7, #28]
 8011bf6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8011bfa:	4313      	orrs	r3, r2
 8011bfc:	634b      	str	r3, [r1, #52]	; 0x34
 8011bfe:	e109      	b.n	8011e14 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8011c00:	69fb      	ldr	r3, [r7, #28]
 8011c02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011c06:	689b      	ldr	r3, [r3, #8]
 8011c08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011c0c:	2b00      	cmp	r3, #0
 8011c0e:	d110      	bne.n	8011c32 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8011c10:	69bb      	ldr	r3, [r7, #24]
 8011c12:	015a      	lsls	r2, r3, #5
 8011c14:	69fb      	ldr	r3, [r7, #28]
 8011c16:	4413      	add	r3, r2
 8011c18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011c1c:	681b      	ldr	r3, [r3, #0]
 8011c1e:	69ba      	ldr	r2, [r7, #24]
 8011c20:	0151      	lsls	r1, r2, #5
 8011c22:	69fa      	ldr	r2, [r7, #28]
 8011c24:	440a      	add	r2, r1
 8011c26:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011c2a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8011c2e:	6013      	str	r3, [r2, #0]
 8011c30:	e00f      	b.n	8011c52 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8011c32:	69bb      	ldr	r3, [r7, #24]
 8011c34:	015a      	lsls	r2, r3, #5
 8011c36:	69fb      	ldr	r3, [r7, #28]
 8011c38:	4413      	add	r3, r2
 8011c3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011c3e:	681b      	ldr	r3, [r3, #0]
 8011c40:	69ba      	ldr	r2, [r7, #24]
 8011c42:	0151      	lsls	r1, r2, #5
 8011c44:	69fa      	ldr	r2, [r7, #28]
 8011c46:	440a      	add	r2, r1
 8011c48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011c4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011c50:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8011c52:	68bb      	ldr	r3, [r7, #8]
 8011c54:	68d9      	ldr	r1, [r3, #12]
 8011c56:	68bb      	ldr	r3, [r7, #8]
 8011c58:	781a      	ldrb	r2, [r3, #0]
 8011c5a:	68bb      	ldr	r3, [r7, #8]
 8011c5c:	695b      	ldr	r3, [r3, #20]
 8011c5e:	b298      	uxth	r0, r3
 8011c60:	79fb      	ldrb	r3, [r7, #7]
 8011c62:	9300      	str	r3, [sp, #0]
 8011c64:	4603      	mov	r3, r0
 8011c66:	68f8      	ldr	r0, [r7, #12]
 8011c68:	f000 fa38 	bl	80120dc <USB_WritePacket>
 8011c6c:	e0d2      	b.n	8011e14 <USB_EPStartXfer+0x480>
 8011c6e:	bf00      	nop
 8011c70:	e007ffff 	.word	0xe007ffff
 8011c74:	fff80000 	.word	0xfff80000
 8011c78:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8011c7c:	69bb      	ldr	r3, [r7, #24]
 8011c7e:	015a      	lsls	r2, r3, #5
 8011c80:	69fb      	ldr	r3, [r7, #28]
 8011c82:	4413      	add	r3, r2
 8011c84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011c88:	691a      	ldr	r2, [r3, #16]
 8011c8a:	69bb      	ldr	r3, [r7, #24]
 8011c8c:	0159      	lsls	r1, r3, #5
 8011c8e:	69fb      	ldr	r3, [r7, #28]
 8011c90:	440b      	add	r3, r1
 8011c92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011c96:	4619      	mov	r1, r3
 8011c98:	4b61      	ldr	r3, [pc, #388]	; (8011e20 <USB_EPStartXfer+0x48c>)
 8011c9a:	4013      	ands	r3, r2
 8011c9c:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8011c9e:	69bb      	ldr	r3, [r7, #24]
 8011ca0:	015a      	lsls	r2, r3, #5
 8011ca2:	69fb      	ldr	r3, [r7, #28]
 8011ca4:	4413      	add	r3, r2
 8011ca6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011caa:	691a      	ldr	r2, [r3, #16]
 8011cac:	69bb      	ldr	r3, [r7, #24]
 8011cae:	0159      	lsls	r1, r3, #5
 8011cb0:	69fb      	ldr	r3, [r7, #28]
 8011cb2:	440b      	add	r3, r1
 8011cb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011cb8:	4619      	mov	r1, r3
 8011cba:	4b5a      	ldr	r3, [pc, #360]	; (8011e24 <USB_EPStartXfer+0x490>)
 8011cbc:	4013      	ands	r3, r2
 8011cbe:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 8011cc0:	68bb      	ldr	r3, [r7, #8]
 8011cc2:	695b      	ldr	r3, [r3, #20]
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	d123      	bne.n	8011d10 <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8011cc8:	69bb      	ldr	r3, [r7, #24]
 8011cca:	015a      	lsls	r2, r3, #5
 8011ccc:	69fb      	ldr	r3, [r7, #28]
 8011cce:	4413      	add	r3, r2
 8011cd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011cd4:	691a      	ldr	r2, [r3, #16]
 8011cd6:	68bb      	ldr	r3, [r7, #8]
 8011cd8:	689b      	ldr	r3, [r3, #8]
 8011cda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8011cde:	69b9      	ldr	r1, [r7, #24]
 8011ce0:	0148      	lsls	r0, r1, #5
 8011ce2:	69f9      	ldr	r1, [r7, #28]
 8011ce4:	4401      	add	r1, r0
 8011ce6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8011cea:	4313      	orrs	r3, r2
 8011cec:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8011cee:	69bb      	ldr	r3, [r7, #24]
 8011cf0:	015a      	lsls	r2, r3, #5
 8011cf2:	69fb      	ldr	r3, [r7, #28]
 8011cf4:	4413      	add	r3, r2
 8011cf6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011cfa:	691b      	ldr	r3, [r3, #16]
 8011cfc:	69ba      	ldr	r2, [r7, #24]
 8011cfe:	0151      	lsls	r1, r2, #5
 8011d00:	69fa      	ldr	r2, [r7, #28]
 8011d02:	440a      	add	r2, r1
 8011d04:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8011d08:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8011d0c:	6113      	str	r3, [r2, #16]
 8011d0e:	e033      	b.n	8011d78 <USB_EPStartXfer+0x3e4>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8011d10:	68bb      	ldr	r3, [r7, #8]
 8011d12:	695a      	ldr	r2, [r3, #20]
 8011d14:	68bb      	ldr	r3, [r7, #8]
 8011d16:	689b      	ldr	r3, [r3, #8]
 8011d18:	4413      	add	r3, r2
 8011d1a:	1e5a      	subs	r2, r3, #1
 8011d1c:	68bb      	ldr	r3, [r7, #8]
 8011d1e:	689b      	ldr	r3, [r3, #8]
 8011d20:	fbb2 f3f3 	udiv	r3, r2, r3
 8011d24:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8011d26:	69bb      	ldr	r3, [r7, #24]
 8011d28:	015a      	lsls	r2, r3, #5
 8011d2a:	69fb      	ldr	r3, [r7, #28]
 8011d2c:	4413      	add	r3, r2
 8011d2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011d32:	691a      	ldr	r2, [r3, #16]
 8011d34:	8afb      	ldrh	r3, [r7, #22]
 8011d36:	04d9      	lsls	r1, r3, #19
 8011d38:	4b3b      	ldr	r3, [pc, #236]	; (8011e28 <USB_EPStartXfer+0x494>)
 8011d3a:	400b      	ands	r3, r1
 8011d3c:	69b9      	ldr	r1, [r7, #24]
 8011d3e:	0148      	lsls	r0, r1, #5
 8011d40:	69f9      	ldr	r1, [r7, #28]
 8011d42:	4401      	add	r1, r0
 8011d44:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8011d48:	4313      	orrs	r3, r2
 8011d4a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8011d4c:	69bb      	ldr	r3, [r7, #24]
 8011d4e:	015a      	lsls	r2, r3, #5
 8011d50:	69fb      	ldr	r3, [r7, #28]
 8011d52:	4413      	add	r3, r2
 8011d54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011d58:	691a      	ldr	r2, [r3, #16]
 8011d5a:	68bb      	ldr	r3, [r7, #8]
 8011d5c:	689b      	ldr	r3, [r3, #8]
 8011d5e:	8af9      	ldrh	r1, [r7, #22]
 8011d60:	fb01 f303 	mul.w	r3, r1, r3
 8011d64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8011d68:	69b9      	ldr	r1, [r7, #24]
 8011d6a:	0148      	lsls	r0, r1, #5
 8011d6c:	69f9      	ldr	r1, [r7, #28]
 8011d6e:	4401      	add	r1, r0
 8011d70:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8011d74:	4313      	orrs	r3, r2
 8011d76:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8011d78:	79fb      	ldrb	r3, [r7, #7]
 8011d7a:	2b01      	cmp	r3, #1
 8011d7c:	d10d      	bne.n	8011d9a <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8011d7e:	68bb      	ldr	r3, [r7, #8]
 8011d80:	68db      	ldr	r3, [r3, #12]
 8011d82:	2b00      	cmp	r3, #0
 8011d84:	d009      	beq.n	8011d9a <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8011d86:	68bb      	ldr	r3, [r7, #8]
 8011d88:	68d9      	ldr	r1, [r3, #12]
 8011d8a:	69bb      	ldr	r3, [r7, #24]
 8011d8c:	015a      	lsls	r2, r3, #5
 8011d8e:	69fb      	ldr	r3, [r7, #28]
 8011d90:	4413      	add	r3, r2
 8011d92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011d96:	460a      	mov	r2, r1
 8011d98:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8011d9a:	68bb      	ldr	r3, [r7, #8]
 8011d9c:	78db      	ldrb	r3, [r3, #3]
 8011d9e:	2b01      	cmp	r3, #1
 8011da0:	d128      	bne.n	8011df4 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8011da2:	69fb      	ldr	r3, [r7, #28]
 8011da4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011da8:	689b      	ldr	r3, [r3, #8]
 8011daa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8011dae:	2b00      	cmp	r3, #0
 8011db0:	d110      	bne.n	8011dd4 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8011db2:	69bb      	ldr	r3, [r7, #24]
 8011db4:	015a      	lsls	r2, r3, #5
 8011db6:	69fb      	ldr	r3, [r7, #28]
 8011db8:	4413      	add	r3, r2
 8011dba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011dbe:	681b      	ldr	r3, [r3, #0]
 8011dc0:	69ba      	ldr	r2, [r7, #24]
 8011dc2:	0151      	lsls	r1, r2, #5
 8011dc4:	69fa      	ldr	r2, [r7, #28]
 8011dc6:	440a      	add	r2, r1
 8011dc8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8011dcc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8011dd0:	6013      	str	r3, [r2, #0]
 8011dd2:	e00f      	b.n	8011df4 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8011dd4:	69bb      	ldr	r3, [r7, #24]
 8011dd6:	015a      	lsls	r2, r3, #5
 8011dd8:	69fb      	ldr	r3, [r7, #28]
 8011dda:	4413      	add	r3, r2
 8011ddc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011de0:	681b      	ldr	r3, [r3, #0]
 8011de2:	69ba      	ldr	r2, [r7, #24]
 8011de4:	0151      	lsls	r1, r2, #5
 8011de6:	69fa      	ldr	r2, [r7, #28]
 8011de8:	440a      	add	r2, r1
 8011dea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8011dee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8011df2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8011df4:	69bb      	ldr	r3, [r7, #24]
 8011df6:	015a      	lsls	r2, r3, #5
 8011df8:	69fb      	ldr	r3, [r7, #28]
 8011dfa:	4413      	add	r3, r2
 8011dfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011e00:	681b      	ldr	r3, [r3, #0]
 8011e02:	69ba      	ldr	r2, [r7, #24]
 8011e04:	0151      	lsls	r1, r2, #5
 8011e06:	69fa      	ldr	r2, [r7, #28]
 8011e08:	440a      	add	r2, r1
 8011e0a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8011e0e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8011e12:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8011e14:	2300      	movs	r3, #0
}
 8011e16:	4618      	mov	r0, r3
 8011e18:	3720      	adds	r7, #32
 8011e1a:	46bd      	mov	sp, r7
 8011e1c:	bd80      	pop	{r7, pc}
 8011e1e:	bf00      	nop
 8011e20:	fff80000 	.word	0xfff80000
 8011e24:	e007ffff 	.word	0xe007ffff
 8011e28:	1ff80000 	.word	0x1ff80000

08011e2c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8011e2c:	b480      	push	{r7}
 8011e2e:	b087      	sub	sp, #28
 8011e30:	af00      	add	r7, sp, #0
 8011e32:	60f8      	str	r0, [r7, #12]
 8011e34:	60b9      	str	r1, [r7, #8]
 8011e36:	4613      	mov	r3, r2
 8011e38:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011e3a:	68fb      	ldr	r3, [r7, #12]
 8011e3c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8011e3e:	68bb      	ldr	r3, [r7, #8]
 8011e40:	781b      	ldrb	r3, [r3, #0]
 8011e42:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8011e44:	68bb      	ldr	r3, [r7, #8]
 8011e46:	785b      	ldrb	r3, [r3, #1]
 8011e48:	2b01      	cmp	r3, #1
 8011e4a:	f040 80cd 	bne.w	8011fe8 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8011e4e:	68bb      	ldr	r3, [r7, #8]
 8011e50:	695b      	ldr	r3, [r3, #20]
 8011e52:	2b00      	cmp	r3, #0
 8011e54:	d132      	bne.n	8011ebc <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8011e56:	693b      	ldr	r3, [r7, #16]
 8011e58:	015a      	lsls	r2, r3, #5
 8011e5a:	697b      	ldr	r3, [r7, #20]
 8011e5c:	4413      	add	r3, r2
 8011e5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011e62:	691a      	ldr	r2, [r3, #16]
 8011e64:	693b      	ldr	r3, [r7, #16]
 8011e66:	0159      	lsls	r1, r3, #5
 8011e68:	697b      	ldr	r3, [r7, #20]
 8011e6a:	440b      	add	r3, r1
 8011e6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011e70:	4619      	mov	r1, r3
 8011e72:	4b98      	ldr	r3, [pc, #608]	; (80120d4 <USB_EP0StartXfer+0x2a8>)
 8011e74:	4013      	ands	r3, r2
 8011e76:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8011e78:	693b      	ldr	r3, [r7, #16]
 8011e7a:	015a      	lsls	r2, r3, #5
 8011e7c:	697b      	ldr	r3, [r7, #20]
 8011e7e:	4413      	add	r3, r2
 8011e80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011e84:	691b      	ldr	r3, [r3, #16]
 8011e86:	693a      	ldr	r2, [r7, #16]
 8011e88:	0151      	lsls	r1, r2, #5
 8011e8a:	697a      	ldr	r2, [r7, #20]
 8011e8c:	440a      	add	r2, r1
 8011e8e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011e92:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8011e96:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8011e98:	693b      	ldr	r3, [r7, #16]
 8011e9a:	015a      	lsls	r2, r3, #5
 8011e9c:	697b      	ldr	r3, [r7, #20]
 8011e9e:	4413      	add	r3, r2
 8011ea0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011ea4:	691a      	ldr	r2, [r3, #16]
 8011ea6:	693b      	ldr	r3, [r7, #16]
 8011ea8:	0159      	lsls	r1, r3, #5
 8011eaa:	697b      	ldr	r3, [r7, #20]
 8011eac:	440b      	add	r3, r1
 8011eae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011eb2:	4619      	mov	r1, r3
 8011eb4:	4b88      	ldr	r3, [pc, #544]	; (80120d8 <USB_EP0StartXfer+0x2ac>)
 8011eb6:	4013      	ands	r3, r2
 8011eb8:	610b      	str	r3, [r1, #16]
 8011eba:	e04e      	b.n	8011f5a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8011ebc:	693b      	ldr	r3, [r7, #16]
 8011ebe:	015a      	lsls	r2, r3, #5
 8011ec0:	697b      	ldr	r3, [r7, #20]
 8011ec2:	4413      	add	r3, r2
 8011ec4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011ec8:	691a      	ldr	r2, [r3, #16]
 8011eca:	693b      	ldr	r3, [r7, #16]
 8011ecc:	0159      	lsls	r1, r3, #5
 8011ece:	697b      	ldr	r3, [r7, #20]
 8011ed0:	440b      	add	r3, r1
 8011ed2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011ed6:	4619      	mov	r1, r3
 8011ed8:	4b7f      	ldr	r3, [pc, #508]	; (80120d8 <USB_EP0StartXfer+0x2ac>)
 8011eda:	4013      	ands	r3, r2
 8011edc:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8011ede:	693b      	ldr	r3, [r7, #16]
 8011ee0:	015a      	lsls	r2, r3, #5
 8011ee2:	697b      	ldr	r3, [r7, #20]
 8011ee4:	4413      	add	r3, r2
 8011ee6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011eea:	691a      	ldr	r2, [r3, #16]
 8011eec:	693b      	ldr	r3, [r7, #16]
 8011eee:	0159      	lsls	r1, r3, #5
 8011ef0:	697b      	ldr	r3, [r7, #20]
 8011ef2:	440b      	add	r3, r1
 8011ef4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011ef8:	4619      	mov	r1, r3
 8011efa:	4b76      	ldr	r3, [pc, #472]	; (80120d4 <USB_EP0StartXfer+0x2a8>)
 8011efc:	4013      	ands	r3, r2
 8011efe:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 8011f00:	68bb      	ldr	r3, [r7, #8]
 8011f02:	695a      	ldr	r2, [r3, #20]
 8011f04:	68bb      	ldr	r3, [r7, #8]
 8011f06:	689b      	ldr	r3, [r3, #8]
 8011f08:	429a      	cmp	r2, r3
 8011f0a:	d903      	bls.n	8011f14 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8011f0c:	68bb      	ldr	r3, [r7, #8]
 8011f0e:	689a      	ldr	r2, [r3, #8]
 8011f10:	68bb      	ldr	r3, [r7, #8]
 8011f12:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8011f14:	693b      	ldr	r3, [r7, #16]
 8011f16:	015a      	lsls	r2, r3, #5
 8011f18:	697b      	ldr	r3, [r7, #20]
 8011f1a:	4413      	add	r3, r2
 8011f1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011f20:	691b      	ldr	r3, [r3, #16]
 8011f22:	693a      	ldr	r2, [r7, #16]
 8011f24:	0151      	lsls	r1, r2, #5
 8011f26:	697a      	ldr	r2, [r7, #20]
 8011f28:	440a      	add	r2, r1
 8011f2a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011f2e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8011f32:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8011f34:	693b      	ldr	r3, [r7, #16]
 8011f36:	015a      	lsls	r2, r3, #5
 8011f38:	697b      	ldr	r3, [r7, #20]
 8011f3a:	4413      	add	r3, r2
 8011f3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011f40:	691a      	ldr	r2, [r3, #16]
 8011f42:	68bb      	ldr	r3, [r7, #8]
 8011f44:	695b      	ldr	r3, [r3, #20]
 8011f46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8011f4a:	6939      	ldr	r1, [r7, #16]
 8011f4c:	0148      	lsls	r0, r1, #5
 8011f4e:	6979      	ldr	r1, [r7, #20]
 8011f50:	4401      	add	r1, r0
 8011f52:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8011f56:	4313      	orrs	r3, r2
 8011f58:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8011f5a:	79fb      	ldrb	r3, [r7, #7]
 8011f5c:	2b01      	cmp	r3, #1
 8011f5e:	d11e      	bne.n	8011f9e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8011f60:	68bb      	ldr	r3, [r7, #8]
 8011f62:	691b      	ldr	r3, [r3, #16]
 8011f64:	2b00      	cmp	r3, #0
 8011f66:	d009      	beq.n	8011f7c <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8011f68:	693b      	ldr	r3, [r7, #16]
 8011f6a:	015a      	lsls	r2, r3, #5
 8011f6c:	697b      	ldr	r3, [r7, #20]
 8011f6e:	4413      	add	r3, r2
 8011f70:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011f74:	461a      	mov	r2, r3
 8011f76:	68bb      	ldr	r3, [r7, #8]
 8011f78:	691b      	ldr	r3, [r3, #16]
 8011f7a:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8011f7c:	693b      	ldr	r3, [r7, #16]
 8011f7e:	015a      	lsls	r2, r3, #5
 8011f80:	697b      	ldr	r3, [r7, #20]
 8011f82:	4413      	add	r3, r2
 8011f84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011f88:	681b      	ldr	r3, [r3, #0]
 8011f8a:	693a      	ldr	r2, [r7, #16]
 8011f8c:	0151      	lsls	r1, r2, #5
 8011f8e:	697a      	ldr	r2, [r7, #20]
 8011f90:	440a      	add	r2, r1
 8011f92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011f96:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8011f9a:	6013      	str	r3, [r2, #0]
 8011f9c:	e092      	b.n	80120c4 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8011f9e:	693b      	ldr	r3, [r7, #16]
 8011fa0:	015a      	lsls	r2, r3, #5
 8011fa2:	697b      	ldr	r3, [r7, #20]
 8011fa4:	4413      	add	r3, r2
 8011fa6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8011faa:	681b      	ldr	r3, [r3, #0]
 8011fac:	693a      	ldr	r2, [r7, #16]
 8011fae:	0151      	lsls	r1, r2, #5
 8011fb0:	697a      	ldr	r2, [r7, #20]
 8011fb2:	440a      	add	r2, r1
 8011fb4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8011fb8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8011fbc:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8011fbe:	68bb      	ldr	r3, [r7, #8]
 8011fc0:	695b      	ldr	r3, [r3, #20]
 8011fc2:	2b00      	cmp	r3, #0
 8011fc4:	d07e      	beq.n	80120c4 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8011fc6:	697b      	ldr	r3, [r7, #20]
 8011fc8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8011fcc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8011fce:	68bb      	ldr	r3, [r7, #8]
 8011fd0:	781b      	ldrb	r3, [r3, #0]
 8011fd2:	f003 030f 	and.w	r3, r3, #15
 8011fd6:	2101      	movs	r1, #1
 8011fd8:	fa01 f303 	lsl.w	r3, r1, r3
 8011fdc:	6979      	ldr	r1, [r7, #20]
 8011fde:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8011fe2:	4313      	orrs	r3, r2
 8011fe4:	634b      	str	r3, [r1, #52]	; 0x34
 8011fe6:	e06d      	b.n	80120c4 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8011fe8:	693b      	ldr	r3, [r7, #16]
 8011fea:	015a      	lsls	r2, r3, #5
 8011fec:	697b      	ldr	r3, [r7, #20]
 8011fee:	4413      	add	r3, r2
 8011ff0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8011ff4:	691a      	ldr	r2, [r3, #16]
 8011ff6:	693b      	ldr	r3, [r7, #16]
 8011ff8:	0159      	lsls	r1, r3, #5
 8011ffa:	697b      	ldr	r3, [r7, #20]
 8011ffc:	440b      	add	r3, r1
 8011ffe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012002:	4619      	mov	r1, r3
 8012004:	4b34      	ldr	r3, [pc, #208]	; (80120d8 <USB_EP0StartXfer+0x2ac>)
 8012006:	4013      	ands	r3, r2
 8012008:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 801200a:	693b      	ldr	r3, [r7, #16]
 801200c:	015a      	lsls	r2, r3, #5
 801200e:	697b      	ldr	r3, [r7, #20]
 8012010:	4413      	add	r3, r2
 8012012:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012016:	691a      	ldr	r2, [r3, #16]
 8012018:	693b      	ldr	r3, [r7, #16]
 801201a:	0159      	lsls	r1, r3, #5
 801201c:	697b      	ldr	r3, [r7, #20]
 801201e:	440b      	add	r3, r1
 8012020:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012024:	4619      	mov	r1, r3
 8012026:	4b2b      	ldr	r3, [pc, #172]	; (80120d4 <USB_EP0StartXfer+0x2a8>)
 8012028:	4013      	ands	r3, r2
 801202a:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 801202c:	68bb      	ldr	r3, [r7, #8]
 801202e:	695b      	ldr	r3, [r3, #20]
 8012030:	2b00      	cmp	r3, #0
 8012032:	d003      	beq.n	801203c <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8012034:	68bb      	ldr	r3, [r7, #8]
 8012036:	689a      	ldr	r2, [r3, #8]
 8012038:	68bb      	ldr	r3, [r7, #8]
 801203a:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801203c:	693b      	ldr	r3, [r7, #16]
 801203e:	015a      	lsls	r2, r3, #5
 8012040:	697b      	ldr	r3, [r7, #20]
 8012042:	4413      	add	r3, r2
 8012044:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012048:	691b      	ldr	r3, [r3, #16]
 801204a:	693a      	ldr	r2, [r7, #16]
 801204c:	0151      	lsls	r1, r2, #5
 801204e:	697a      	ldr	r2, [r7, #20]
 8012050:	440a      	add	r2, r1
 8012052:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012056:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801205a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 801205c:	693b      	ldr	r3, [r7, #16]
 801205e:	015a      	lsls	r2, r3, #5
 8012060:	697b      	ldr	r3, [r7, #20]
 8012062:	4413      	add	r3, r2
 8012064:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012068:	691a      	ldr	r2, [r3, #16]
 801206a:	68bb      	ldr	r3, [r7, #8]
 801206c:	689b      	ldr	r3, [r3, #8]
 801206e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8012072:	6939      	ldr	r1, [r7, #16]
 8012074:	0148      	lsls	r0, r1, #5
 8012076:	6979      	ldr	r1, [r7, #20]
 8012078:	4401      	add	r1, r0
 801207a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 801207e:	4313      	orrs	r3, r2
 8012080:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8012082:	79fb      	ldrb	r3, [r7, #7]
 8012084:	2b01      	cmp	r3, #1
 8012086:	d10d      	bne.n	80120a4 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8012088:	68bb      	ldr	r3, [r7, #8]
 801208a:	68db      	ldr	r3, [r3, #12]
 801208c:	2b00      	cmp	r3, #0
 801208e:	d009      	beq.n	80120a4 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8012090:	68bb      	ldr	r3, [r7, #8]
 8012092:	68d9      	ldr	r1, [r3, #12]
 8012094:	693b      	ldr	r3, [r7, #16]
 8012096:	015a      	lsls	r2, r3, #5
 8012098:	697b      	ldr	r3, [r7, #20]
 801209a:	4413      	add	r3, r2
 801209c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80120a0:	460a      	mov	r2, r1
 80120a2:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80120a4:	693b      	ldr	r3, [r7, #16]
 80120a6:	015a      	lsls	r2, r3, #5
 80120a8:	697b      	ldr	r3, [r7, #20]
 80120aa:	4413      	add	r3, r2
 80120ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80120b0:	681b      	ldr	r3, [r3, #0]
 80120b2:	693a      	ldr	r2, [r7, #16]
 80120b4:	0151      	lsls	r1, r2, #5
 80120b6:	697a      	ldr	r2, [r7, #20]
 80120b8:	440a      	add	r2, r1
 80120ba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80120be:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80120c2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80120c4:	2300      	movs	r3, #0
}
 80120c6:	4618      	mov	r0, r3
 80120c8:	371c      	adds	r7, #28
 80120ca:	46bd      	mov	sp, r7
 80120cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120d0:	4770      	bx	lr
 80120d2:	bf00      	nop
 80120d4:	e007ffff 	.word	0xe007ffff
 80120d8:	fff80000 	.word	0xfff80000

080120dc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80120dc:	b480      	push	{r7}
 80120de:	b089      	sub	sp, #36	; 0x24
 80120e0:	af00      	add	r7, sp, #0
 80120e2:	60f8      	str	r0, [r7, #12]
 80120e4:	60b9      	str	r1, [r7, #8]
 80120e6:	4611      	mov	r1, r2
 80120e8:	461a      	mov	r2, r3
 80120ea:	460b      	mov	r3, r1
 80120ec:	71fb      	strb	r3, [r7, #7]
 80120ee:	4613      	mov	r3, r2
 80120f0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80120f2:	68fb      	ldr	r3, [r7, #12]
 80120f4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80120f6:	68bb      	ldr	r3, [r7, #8]
 80120f8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80120fa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80120fe:	2b00      	cmp	r3, #0
 8012100:	d123      	bne.n	801214a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8012102:	88bb      	ldrh	r3, [r7, #4]
 8012104:	3303      	adds	r3, #3
 8012106:	089b      	lsrs	r3, r3, #2
 8012108:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 801210a:	2300      	movs	r3, #0
 801210c:	61bb      	str	r3, [r7, #24]
 801210e:	e018      	b.n	8012142 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8012110:	79fb      	ldrb	r3, [r7, #7]
 8012112:	031a      	lsls	r2, r3, #12
 8012114:	697b      	ldr	r3, [r7, #20]
 8012116:	4413      	add	r3, r2
 8012118:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801211c:	461a      	mov	r2, r3
 801211e:	69fb      	ldr	r3, [r7, #28]
 8012120:	681b      	ldr	r3, [r3, #0]
 8012122:	6013      	str	r3, [r2, #0]
      pSrc++;
 8012124:	69fb      	ldr	r3, [r7, #28]
 8012126:	3301      	adds	r3, #1
 8012128:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801212a:	69fb      	ldr	r3, [r7, #28]
 801212c:	3301      	adds	r3, #1
 801212e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8012130:	69fb      	ldr	r3, [r7, #28]
 8012132:	3301      	adds	r3, #1
 8012134:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8012136:	69fb      	ldr	r3, [r7, #28]
 8012138:	3301      	adds	r3, #1
 801213a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 801213c:	69bb      	ldr	r3, [r7, #24]
 801213e:	3301      	adds	r3, #1
 8012140:	61bb      	str	r3, [r7, #24]
 8012142:	69ba      	ldr	r2, [r7, #24]
 8012144:	693b      	ldr	r3, [r7, #16]
 8012146:	429a      	cmp	r2, r3
 8012148:	d3e2      	bcc.n	8012110 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 801214a:	2300      	movs	r3, #0
}
 801214c:	4618      	mov	r0, r3
 801214e:	3724      	adds	r7, #36	; 0x24
 8012150:	46bd      	mov	sp, r7
 8012152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012156:	4770      	bx	lr

08012158 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8012158:	b480      	push	{r7}
 801215a:	b08b      	sub	sp, #44	; 0x2c
 801215c:	af00      	add	r7, sp, #0
 801215e:	60f8      	str	r0, [r7, #12]
 8012160:	60b9      	str	r1, [r7, #8]
 8012162:	4613      	mov	r3, r2
 8012164:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012166:	68fb      	ldr	r3, [r7, #12]
 8012168:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 801216a:	68bb      	ldr	r3, [r7, #8]
 801216c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 801216e:	88fb      	ldrh	r3, [r7, #6]
 8012170:	089b      	lsrs	r3, r3, #2
 8012172:	b29b      	uxth	r3, r3
 8012174:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8012176:	88fb      	ldrh	r3, [r7, #6]
 8012178:	f003 0303 	and.w	r3, r3, #3
 801217c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 801217e:	2300      	movs	r3, #0
 8012180:	623b      	str	r3, [r7, #32]
 8012182:	e014      	b.n	80121ae <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8012184:	69bb      	ldr	r3, [r7, #24]
 8012186:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801218a:	681a      	ldr	r2, [r3, #0]
 801218c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801218e:	601a      	str	r2, [r3, #0]
    pDest++;
 8012190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012192:	3301      	adds	r3, #1
 8012194:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8012196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012198:	3301      	adds	r3, #1
 801219a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 801219c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801219e:	3301      	adds	r3, #1
 80121a0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80121a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121a4:	3301      	adds	r3, #1
 80121a6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80121a8:	6a3b      	ldr	r3, [r7, #32]
 80121aa:	3301      	adds	r3, #1
 80121ac:	623b      	str	r3, [r7, #32]
 80121ae:	6a3a      	ldr	r2, [r7, #32]
 80121b0:	697b      	ldr	r3, [r7, #20]
 80121b2:	429a      	cmp	r2, r3
 80121b4:	d3e6      	bcc.n	8012184 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80121b6:	8bfb      	ldrh	r3, [r7, #30]
 80121b8:	2b00      	cmp	r3, #0
 80121ba:	d01e      	beq.n	80121fa <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80121bc:	2300      	movs	r3, #0
 80121be:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80121c0:	69bb      	ldr	r3, [r7, #24]
 80121c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80121c6:	461a      	mov	r2, r3
 80121c8:	f107 0310 	add.w	r3, r7, #16
 80121cc:	6812      	ldr	r2, [r2, #0]
 80121ce:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80121d0:	693a      	ldr	r2, [r7, #16]
 80121d2:	6a3b      	ldr	r3, [r7, #32]
 80121d4:	b2db      	uxtb	r3, r3
 80121d6:	00db      	lsls	r3, r3, #3
 80121d8:	fa22 f303 	lsr.w	r3, r2, r3
 80121dc:	b2da      	uxtb	r2, r3
 80121de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121e0:	701a      	strb	r2, [r3, #0]
      i++;
 80121e2:	6a3b      	ldr	r3, [r7, #32]
 80121e4:	3301      	adds	r3, #1
 80121e6:	623b      	str	r3, [r7, #32]
      pDest++;
 80121e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121ea:	3301      	adds	r3, #1
 80121ec:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80121ee:	8bfb      	ldrh	r3, [r7, #30]
 80121f0:	3b01      	subs	r3, #1
 80121f2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80121f4:	8bfb      	ldrh	r3, [r7, #30]
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	d1ea      	bne.n	80121d0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80121fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80121fc:	4618      	mov	r0, r3
 80121fe:	372c      	adds	r7, #44	; 0x2c
 8012200:	46bd      	mov	sp, r7
 8012202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012206:	4770      	bx	lr

08012208 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8012208:	b480      	push	{r7}
 801220a:	b085      	sub	sp, #20
 801220c:	af00      	add	r7, sp, #0
 801220e:	6078      	str	r0, [r7, #4]
 8012210:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012212:	687b      	ldr	r3, [r7, #4]
 8012214:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8012216:	683b      	ldr	r3, [r7, #0]
 8012218:	781b      	ldrb	r3, [r3, #0]
 801221a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801221c:	683b      	ldr	r3, [r7, #0]
 801221e:	785b      	ldrb	r3, [r3, #1]
 8012220:	2b01      	cmp	r3, #1
 8012222:	d12c      	bne.n	801227e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8012224:	68bb      	ldr	r3, [r7, #8]
 8012226:	015a      	lsls	r2, r3, #5
 8012228:	68fb      	ldr	r3, [r7, #12]
 801222a:	4413      	add	r3, r2
 801222c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012230:	681b      	ldr	r3, [r3, #0]
 8012232:	2b00      	cmp	r3, #0
 8012234:	db12      	blt.n	801225c <USB_EPSetStall+0x54>
 8012236:	68bb      	ldr	r3, [r7, #8]
 8012238:	2b00      	cmp	r3, #0
 801223a:	d00f      	beq.n	801225c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 801223c:	68bb      	ldr	r3, [r7, #8]
 801223e:	015a      	lsls	r2, r3, #5
 8012240:	68fb      	ldr	r3, [r7, #12]
 8012242:	4413      	add	r3, r2
 8012244:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012248:	681b      	ldr	r3, [r3, #0]
 801224a:	68ba      	ldr	r2, [r7, #8]
 801224c:	0151      	lsls	r1, r2, #5
 801224e:	68fa      	ldr	r2, [r7, #12]
 8012250:	440a      	add	r2, r1
 8012252:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012256:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 801225a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 801225c:	68bb      	ldr	r3, [r7, #8]
 801225e:	015a      	lsls	r2, r3, #5
 8012260:	68fb      	ldr	r3, [r7, #12]
 8012262:	4413      	add	r3, r2
 8012264:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012268:	681b      	ldr	r3, [r3, #0]
 801226a:	68ba      	ldr	r2, [r7, #8]
 801226c:	0151      	lsls	r1, r2, #5
 801226e:	68fa      	ldr	r2, [r7, #12]
 8012270:	440a      	add	r2, r1
 8012272:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8012276:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 801227a:	6013      	str	r3, [r2, #0]
 801227c:	e02b      	b.n	80122d6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 801227e:	68bb      	ldr	r3, [r7, #8]
 8012280:	015a      	lsls	r2, r3, #5
 8012282:	68fb      	ldr	r3, [r7, #12]
 8012284:	4413      	add	r3, r2
 8012286:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801228a:	681b      	ldr	r3, [r3, #0]
 801228c:	2b00      	cmp	r3, #0
 801228e:	db12      	blt.n	80122b6 <USB_EPSetStall+0xae>
 8012290:	68bb      	ldr	r3, [r7, #8]
 8012292:	2b00      	cmp	r3, #0
 8012294:	d00f      	beq.n	80122b6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8012296:	68bb      	ldr	r3, [r7, #8]
 8012298:	015a      	lsls	r2, r3, #5
 801229a:	68fb      	ldr	r3, [r7, #12]
 801229c:	4413      	add	r3, r2
 801229e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80122a2:	681b      	ldr	r3, [r3, #0]
 80122a4:	68ba      	ldr	r2, [r7, #8]
 80122a6:	0151      	lsls	r1, r2, #5
 80122a8:	68fa      	ldr	r2, [r7, #12]
 80122aa:	440a      	add	r2, r1
 80122ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80122b0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80122b4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80122b6:	68bb      	ldr	r3, [r7, #8]
 80122b8:	015a      	lsls	r2, r3, #5
 80122ba:	68fb      	ldr	r3, [r7, #12]
 80122bc:	4413      	add	r3, r2
 80122be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80122c2:	681b      	ldr	r3, [r3, #0]
 80122c4:	68ba      	ldr	r2, [r7, #8]
 80122c6:	0151      	lsls	r1, r2, #5
 80122c8:	68fa      	ldr	r2, [r7, #12]
 80122ca:	440a      	add	r2, r1
 80122cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80122d0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80122d4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80122d6:	2300      	movs	r3, #0
}
 80122d8:	4618      	mov	r0, r3
 80122da:	3714      	adds	r7, #20
 80122dc:	46bd      	mov	sp, r7
 80122de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122e2:	4770      	bx	lr

080122e4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80122e4:	b480      	push	{r7}
 80122e6:	b085      	sub	sp, #20
 80122e8:	af00      	add	r7, sp, #0
 80122ea:	6078      	str	r0, [r7, #4]
 80122ec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80122ee:	687b      	ldr	r3, [r7, #4]
 80122f0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80122f2:	683b      	ldr	r3, [r7, #0]
 80122f4:	781b      	ldrb	r3, [r3, #0]
 80122f6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80122f8:	683b      	ldr	r3, [r7, #0]
 80122fa:	785b      	ldrb	r3, [r3, #1]
 80122fc:	2b01      	cmp	r3, #1
 80122fe:	d128      	bne.n	8012352 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8012300:	68bb      	ldr	r3, [r7, #8]
 8012302:	015a      	lsls	r2, r3, #5
 8012304:	68fb      	ldr	r3, [r7, #12]
 8012306:	4413      	add	r3, r2
 8012308:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801230c:	681b      	ldr	r3, [r3, #0]
 801230e:	68ba      	ldr	r2, [r7, #8]
 8012310:	0151      	lsls	r1, r2, #5
 8012312:	68fa      	ldr	r2, [r7, #12]
 8012314:	440a      	add	r2, r1
 8012316:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801231a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 801231e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8012320:	683b      	ldr	r3, [r7, #0]
 8012322:	78db      	ldrb	r3, [r3, #3]
 8012324:	2b03      	cmp	r3, #3
 8012326:	d003      	beq.n	8012330 <USB_EPClearStall+0x4c>
 8012328:	683b      	ldr	r3, [r7, #0]
 801232a:	78db      	ldrb	r3, [r3, #3]
 801232c:	2b02      	cmp	r3, #2
 801232e:	d138      	bne.n	80123a2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8012330:	68bb      	ldr	r3, [r7, #8]
 8012332:	015a      	lsls	r2, r3, #5
 8012334:	68fb      	ldr	r3, [r7, #12]
 8012336:	4413      	add	r3, r2
 8012338:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801233c:	681b      	ldr	r3, [r3, #0]
 801233e:	68ba      	ldr	r2, [r7, #8]
 8012340:	0151      	lsls	r1, r2, #5
 8012342:	68fa      	ldr	r2, [r7, #12]
 8012344:	440a      	add	r2, r1
 8012346:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801234a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801234e:	6013      	str	r3, [r2, #0]
 8012350:	e027      	b.n	80123a2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8012352:	68bb      	ldr	r3, [r7, #8]
 8012354:	015a      	lsls	r2, r3, #5
 8012356:	68fb      	ldr	r3, [r7, #12]
 8012358:	4413      	add	r3, r2
 801235a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801235e:	681b      	ldr	r3, [r3, #0]
 8012360:	68ba      	ldr	r2, [r7, #8]
 8012362:	0151      	lsls	r1, r2, #5
 8012364:	68fa      	ldr	r2, [r7, #12]
 8012366:	440a      	add	r2, r1
 8012368:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801236c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8012370:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8012372:	683b      	ldr	r3, [r7, #0]
 8012374:	78db      	ldrb	r3, [r3, #3]
 8012376:	2b03      	cmp	r3, #3
 8012378:	d003      	beq.n	8012382 <USB_EPClearStall+0x9e>
 801237a:	683b      	ldr	r3, [r7, #0]
 801237c:	78db      	ldrb	r3, [r3, #3]
 801237e:	2b02      	cmp	r3, #2
 8012380:	d10f      	bne.n	80123a2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8012382:	68bb      	ldr	r3, [r7, #8]
 8012384:	015a      	lsls	r2, r3, #5
 8012386:	68fb      	ldr	r3, [r7, #12]
 8012388:	4413      	add	r3, r2
 801238a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801238e:	681b      	ldr	r3, [r3, #0]
 8012390:	68ba      	ldr	r2, [r7, #8]
 8012392:	0151      	lsls	r1, r2, #5
 8012394:	68fa      	ldr	r2, [r7, #12]
 8012396:	440a      	add	r2, r1
 8012398:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801239c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80123a0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80123a2:	2300      	movs	r3, #0
}
 80123a4:	4618      	mov	r0, r3
 80123a6:	3714      	adds	r7, #20
 80123a8:	46bd      	mov	sp, r7
 80123aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123ae:	4770      	bx	lr

080123b0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80123b0:	b480      	push	{r7}
 80123b2:	b085      	sub	sp, #20
 80123b4:	af00      	add	r7, sp, #0
 80123b6:	6078      	str	r0, [r7, #4]
 80123b8:	460b      	mov	r3, r1
 80123ba:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80123bc:	687b      	ldr	r3, [r7, #4]
 80123be:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80123c0:	68fb      	ldr	r3, [r7, #12]
 80123c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80123c6:	681b      	ldr	r3, [r3, #0]
 80123c8:	68fa      	ldr	r2, [r7, #12]
 80123ca:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80123ce:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80123d2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80123d4:	68fb      	ldr	r3, [r7, #12]
 80123d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80123da:	681a      	ldr	r2, [r3, #0]
 80123dc:	78fb      	ldrb	r3, [r7, #3]
 80123de:	011b      	lsls	r3, r3, #4
 80123e0:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80123e4:	68f9      	ldr	r1, [r7, #12]
 80123e6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80123ea:	4313      	orrs	r3, r2
 80123ec:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80123ee:	2300      	movs	r3, #0
}
 80123f0:	4618      	mov	r0, r3
 80123f2:	3714      	adds	r7, #20
 80123f4:	46bd      	mov	sp, r7
 80123f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123fa:	4770      	bx	lr

080123fc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80123fc:	b480      	push	{r7}
 80123fe:	b085      	sub	sp, #20
 8012400:	af00      	add	r7, sp, #0
 8012402:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012404:	687b      	ldr	r3, [r7, #4]
 8012406:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8012408:	68fb      	ldr	r3, [r7, #12]
 801240a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801240e:	681b      	ldr	r3, [r3, #0]
 8012410:	68fa      	ldr	r2, [r7, #12]
 8012412:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8012416:	f023 0303 	bic.w	r3, r3, #3
 801241a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 801241c:	68fb      	ldr	r3, [r7, #12]
 801241e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012422:	685b      	ldr	r3, [r3, #4]
 8012424:	68fa      	ldr	r2, [r7, #12]
 8012426:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801242a:	f023 0302 	bic.w	r3, r3, #2
 801242e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8012430:	2300      	movs	r3, #0
}
 8012432:	4618      	mov	r0, r3
 8012434:	3714      	adds	r7, #20
 8012436:	46bd      	mov	sp, r7
 8012438:	f85d 7b04 	ldr.w	r7, [sp], #4
 801243c:	4770      	bx	lr

0801243e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 801243e:	b480      	push	{r7}
 8012440:	b085      	sub	sp, #20
 8012442:	af00      	add	r7, sp, #0
 8012444:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012446:	687b      	ldr	r3, [r7, #4]
 8012448:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 801244a:	68fb      	ldr	r3, [r7, #12]
 801244c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012450:	681b      	ldr	r3, [r3, #0]
 8012452:	68fa      	ldr	r2, [r7, #12]
 8012454:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8012458:	f023 0303 	bic.w	r3, r3, #3
 801245c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801245e:	68fb      	ldr	r3, [r7, #12]
 8012460:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012464:	685b      	ldr	r3, [r3, #4]
 8012466:	68fa      	ldr	r2, [r7, #12]
 8012468:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801246c:	f043 0302 	orr.w	r3, r3, #2
 8012470:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8012472:	2300      	movs	r3, #0
}
 8012474:	4618      	mov	r0, r3
 8012476:	3714      	adds	r7, #20
 8012478:	46bd      	mov	sp, r7
 801247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801247e:	4770      	bx	lr

08012480 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8012480:	b480      	push	{r7}
 8012482:	b085      	sub	sp, #20
 8012484:	af00      	add	r7, sp, #0
 8012486:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8012488:	687b      	ldr	r3, [r7, #4]
 801248a:	695b      	ldr	r3, [r3, #20]
 801248c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 801248e:	687b      	ldr	r3, [r7, #4]
 8012490:	699b      	ldr	r3, [r3, #24]
 8012492:	68fa      	ldr	r2, [r7, #12]
 8012494:	4013      	ands	r3, r2
 8012496:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8012498:	68fb      	ldr	r3, [r7, #12]
}
 801249a:	4618      	mov	r0, r3
 801249c:	3714      	adds	r7, #20
 801249e:	46bd      	mov	sp, r7
 80124a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124a4:	4770      	bx	lr

080124a6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80124a6:	b480      	push	{r7}
 80124a8:	b085      	sub	sp, #20
 80124aa:	af00      	add	r7, sp, #0
 80124ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80124ae:	687b      	ldr	r3, [r7, #4]
 80124b0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80124b2:	68fb      	ldr	r3, [r7, #12]
 80124b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80124b8:	699b      	ldr	r3, [r3, #24]
 80124ba:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80124bc:	68fb      	ldr	r3, [r7, #12]
 80124be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80124c2:	69db      	ldr	r3, [r3, #28]
 80124c4:	68ba      	ldr	r2, [r7, #8]
 80124c6:	4013      	ands	r3, r2
 80124c8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80124ca:	68bb      	ldr	r3, [r7, #8]
 80124cc:	0c1b      	lsrs	r3, r3, #16
}
 80124ce:	4618      	mov	r0, r3
 80124d0:	3714      	adds	r7, #20
 80124d2:	46bd      	mov	sp, r7
 80124d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124d8:	4770      	bx	lr

080124da <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80124da:	b480      	push	{r7}
 80124dc:	b085      	sub	sp, #20
 80124de:	af00      	add	r7, sp, #0
 80124e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80124e2:	687b      	ldr	r3, [r7, #4]
 80124e4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80124e6:	68fb      	ldr	r3, [r7, #12]
 80124e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80124ec:	699b      	ldr	r3, [r3, #24]
 80124ee:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80124f0:	68fb      	ldr	r3, [r7, #12]
 80124f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80124f6:	69db      	ldr	r3, [r3, #28]
 80124f8:	68ba      	ldr	r2, [r7, #8]
 80124fa:	4013      	ands	r3, r2
 80124fc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80124fe:	68bb      	ldr	r3, [r7, #8]
 8012500:	b29b      	uxth	r3, r3
}
 8012502:	4618      	mov	r0, r3
 8012504:	3714      	adds	r7, #20
 8012506:	46bd      	mov	sp, r7
 8012508:	f85d 7b04 	ldr.w	r7, [sp], #4
 801250c:	4770      	bx	lr

0801250e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801250e:	b480      	push	{r7}
 8012510:	b085      	sub	sp, #20
 8012512:	af00      	add	r7, sp, #0
 8012514:	6078      	str	r0, [r7, #4]
 8012516:	460b      	mov	r3, r1
 8012518:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801251a:	687b      	ldr	r3, [r7, #4]
 801251c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 801251e:	78fb      	ldrb	r3, [r7, #3]
 8012520:	015a      	lsls	r2, r3, #5
 8012522:	68fb      	ldr	r3, [r7, #12]
 8012524:	4413      	add	r3, r2
 8012526:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801252a:	689b      	ldr	r3, [r3, #8]
 801252c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 801252e:	68fb      	ldr	r3, [r7, #12]
 8012530:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012534:	695b      	ldr	r3, [r3, #20]
 8012536:	68ba      	ldr	r2, [r7, #8]
 8012538:	4013      	ands	r3, r2
 801253a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 801253c:	68bb      	ldr	r3, [r7, #8]
}
 801253e:	4618      	mov	r0, r3
 8012540:	3714      	adds	r7, #20
 8012542:	46bd      	mov	sp, r7
 8012544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012548:	4770      	bx	lr

0801254a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801254a:	b480      	push	{r7}
 801254c:	b087      	sub	sp, #28
 801254e:	af00      	add	r7, sp, #0
 8012550:	6078      	str	r0, [r7, #4]
 8012552:	460b      	mov	r3, r1
 8012554:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012556:	687b      	ldr	r3, [r7, #4]
 8012558:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 801255a:	697b      	ldr	r3, [r7, #20]
 801255c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012560:	691b      	ldr	r3, [r3, #16]
 8012562:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8012564:	697b      	ldr	r3, [r7, #20]
 8012566:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801256a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801256c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 801256e:	78fb      	ldrb	r3, [r7, #3]
 8012570:	f003 030f 	and.w	r3, r3, #15
 8012574:	68fa      	ldr	r2, [r7, #12]
 8012576:	fa22 f303 	lsr.w	r3, r2, r3
 801257a:	01db      	lsls	r3, r3, #7
 801257c:	b2db      	uxtb	r3, r3
 801257e:	693a      	ldr	r2, [r7, #16]
 8012580:	4313      	orrs	r3, r2
 8012582:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8012584:	78fb      	ldrb	r3, [r7, #3]
 8012586:	015a      	lsls	r2, r3, #5
 8012588:	697b      	ldr	r3, [r7, #20]
 801258a:	4413      	add	r3, r2
 801258c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012590:	689b      	ldr	r3, [r3, #8]
 8012592:	693a      	ldr	r2, [r7, #16]
 8012594:	4013      	ands	r3, r2
 8012596:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8012598:	68bb      	ldr	r3, [r7, #8]
}
 801259a:	4618      	mov	r0, r3
 801259c:	371c      	adds	r7, #28
 801259e:	46bd      	mov	sp, r7
 80125a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125a4:	4770      	bx	lr

080125a6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80125a6:	b480      	push	{r7}
 80125a8:	b083      	sub	sp, #12
 80125aa:	af00      	add	r7, sp, #0
 80125ac:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	695b      	ldr	r3, [r3, #20]
 80125b2:	f003 0301 	and.w	r3, r3, #1
}
 80125b6:	4618      	mov	r0, r3
 80125b8:	370c      	adds	r7, #12
 80125ba:	46bd      	mov	sp, r7
 80125bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80125c0:	4770      	bx	lr
	...

080125c4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80125c4:	b480      	push	{r7}
 80125c6:	b085      	sub	sp, #20
 80125c8:	af00      	add	r7, sp, #0
 80125ca:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80125cc:	687b      	ldr	r3, [r7, #4]
 80125ce:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80125d0:	68fb      	ldr	r3, [r7, #12]
 80125d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80125d6:	681a      	ldr	r2, [r3, #0]
 80125d8:	68fb      	ldr	r3, [r7, #12]
 80125da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80125de:	4619      	mov	r1, r3
 80125e0:	4b09      	ldr	r3, [pc, #36]	; (8012608 <USB_ActivateSetup+0x44>)
 80125e2:	4013      	ands	r3, r2
 80125e4:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80125e6:	68fb      	ldr	r3, [r7, #12]
 80125e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80125ec:	685b      	ldr	r3, [r3, #4]
 80125ee:	68fa      	ldr	r2, [r7, #12]
 80125f0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80125f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80125f8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80125fa:	2300      	movs	r3, #0
}
 80125fc:	4618      	mov	r0, r3
 80125fe:	3714      	adds	r7, #20
 8012600:	46bd      	mov	sp, r7
 8012602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012606:	4770      	bx	lr
 8012608:	fffff800 	.word	0xfffff800

0801260c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 801260c:	b480      	push	{r7}
 801260e:	b087      	sub	sp, #28
 8012610:	af00      	add	r7, sp, #0
 8012612:	60f8      	str	r0, [r7, #12]
 8012614:	460b      	mov	r3, r1
 8012616:	607a      	str	r2, [r7, #4]
 8012618:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801261a:	68fb      	ldr	r3, [r7, #12]
 801261c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 801261e:	68fb      	ldr	r3, [r7, #12]
 8012620:	333c      	adds	r3, #60	; 0x3c
 8012622:	3304      	adds	r3, #4
 8012624:	681b      	ldr	r3, [r3, #0]
 8012626:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8012628:	693b      	ldr	r3, [r7, #16]
 801262a:	4a26      	ldr	r2, [pc, #152]	; (80126c4 <USB_EP0_OutStart+0xb8>)
 801262c:	4293      	cmp	r3, r2
 801262e:	d90a      	bls.n	8012646 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8012630:	697b      	ldr	r3, [r7, #20]
 8012632:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012636:	681b      	ldr	r3, [r3, #0]
 8012638:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801263c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8012640:	d101      	bne.n	8012646 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8012642:	2300      	movs	r3, #0
 8012644:	e037      	b.n	80126b6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8012646:	697b      	ldr	r3, [r7, #20]
 8012648:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801264c:	461a      	mov	r2, r3
 801264e:	2300      	movs	r3, #0
 8012650:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8012652:	697b      	ldr	r3, [r7, #20]
 8012654:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012658:	691b      	ldr	r3, [r3, #16]
 801265a:	697a      	ldr	r2, [r7, #20]
 801265c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012660:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8012664:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8012666:	697b      	ldr	r3, [r7, #20]
 8012668:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801266c:	691b      	ldr	r3, [r3, #16]
 801266e:	697a      	ldr	r2, [r7, #20]
 8012670:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012674:	f043 0318 	orr.w	r3, r3, #24
 8012678:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 801267a:	697b      	ldr	r3, [r7, #20]
 801267c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012680:	691b      	ldr	r3, [r3, #16]
 8012682:	697a      	ldr	r2, [r7, #20]
 8012684:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8012688:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 801268c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 801268e:	7afb      	ldrb	r3, [r7, #11]
 8012690:	2b01      	cmp	r3, #1
 8012692:	d10f      	bne.n	80126b4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8012694:	697b      	ldr	r3, [r7, #20]
 8012696:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801269a:	461a      	mov	r2, r3
 801269c:	687b      	ldr	r3, [r7, #4]
 801269e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80126a0:	697b      	ldr	r3, [r7, #20]
 80126a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80126a6:	681b      	ldr	r3, [r3, #0]
 80126a8:	697a      	ldr	r2, [r7, #20]
 80126aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80126ae:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80126b2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80126b4:	2300      	movs	r3, #0
}
 80126b6:	4618      	mov	r0, r3
 80126b8:	371c      	adds	r7, #28
 80126ba:	46bd      	mov	sp, r7
 80126bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126c0:	4770      	bx	lr
 80126c2:	bf00      	nop
 80126c4:	4f54300a 	.word	0x4f54300a

080126c8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80126c8:	b480      	push	{r7}
 80126ca:	b085      	sub	sp, #20
 80126cc:	af00      	add	r7, sp, #0
 80126ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80126d0:	2300      	movs	r3, #0
 80126d2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80126d4:	68fb      	ldr	r3, [r7, #12]
 80126d6:	3301      	adds	r3, #1
 80126d8:	60fb      	str	r3, [r7, #12]
 80126da:	4a13      	ldr	r2, [pc, #76]	; (8012728 <USB_CoreReset+0x60>)
 80126dc:	4293      	cmp	r3, r2
 80126de:	d901      	bls.n	80126e4 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 80126e0:	2303      	movs	r3, #3
 80126e2:	e01a      	b.n	801271a <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80126e4:	687b      	ldr	r3, [r7, #4]
 80126e6:	691b      	ldr	r3, [r3, #16]
 80126e8:	2b00      	cmp	r3, #0
 80126ea:	daf3      	bge.n	80126d4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80126ec:	2300      	movs	r3, #0
 80126ee:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	691b      	ldr	r3, [r3, #16]
 80126f4:	f043 0201 	orr.w	r2, r3, #1
 80126f8:	687b      	ldr	r3, [r7, #4]
 80126fa:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80126fc:	68fb      	ldr	r3, [r7, #12]
 80126fe:	3301      	adds	r3, #1
 8012700:	60fb      	str	r3, [r7, #12]
 8012702:	4a09      	ldr	r2, [pc, #36]	; (8012728 <USB_CoreReset+0x60>)
 8012704:	4293      	cmp	r3, r2
 8012706:	d901      	bls.n	801270c <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8012708:	2303      	movs	r3, #3
 801270a:	e006      	b.n	801271a <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 801270c:	687b      	ldr	r3, [r7, #4]
 801270e:	691b      	ldr	r3, [r3, #16]
 8012710:	f003 0301 	and.w	r3, r3, #1
 8012714:	2b01      	cmp	r3, #1
 8012716:	d0f1      	beq.n	80126fc <USB_CoreReset+0x34>

  return HAL_OK;
 8012718:	2300      	movs	r3, #0
}
 801271a:	4618      	mov	r0, r3
 801271c:	3714      	adds	r7, #20
 801271e:	46bd      	mov	sp, r7
 8012720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012724:	4770      	bx	lr
 8012726:	bf00      	nop
 8012728:	00030d40 	.word	0x00030d40

0801272c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801272c:	b580      	push	{r7, lr}
 801272e:	b084      	sub	sp, #16
 8012730:	af00      	add	r7, sp, #0
 8012732:	6078      	str	r0, [r7, #4]
 8012734:	460b      	mov	r3, r1
 8012736:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8012738:	f44f 700d 	mov.w	r0, #564	; 0x234
 801273c:	f002 f9f0 	bl	8014b20 <USBD_static_malloc>
 8012740:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8012742:	68fb      	ldr	r3, [r7, #12]
 8012744:	2b00      	cmp	r3, #0
 8012746:	d105      	bne.n	8012754 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8012748:	687b      	ldr	r3, [r7, #4]
 801274a:	2200      	movs	r2, #0
 801274c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8012750:	2302      	movs	r3, #2
 8012752:	e097      	b.n	8012884 <USBD_CDC_Init+0x158>
  }

  pdev->pClassData = (void *)hcdc;
 8012754:	687b      	ldr	r3, [r7, #4]
 8012756:	68fa      	ldr	r2, [r7, #12]
 8012758:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801275c:	687b      	ldr	r3, [r7, #4]
 801275e:	7c1b      	ldrb	r3, [r3, #16]
 8012760:	2b00      	cmp	r3, #0
 8012762:	d12b      	bne.n	80127bc <USBD_CDC_Init+0x90>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8012764:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012768:	2202      	movs	r2, #2
 801276a:	2181      	movs	r1, #129	; 0x81
 801276c:	6878      	ldr	r0, [r7, #4]
 801276e:	f002 f8b4 	bl	80148da <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8012772:	687b      	ldr	r3, [r7, #4]
 8012774:	2201      	movs	r2, #1
 8012776:	871a      	strh	r2, [r3, #56]	; 0x38
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP2, USBD_EP_TYPE_BULK,
 8012778:	f44f 7300 	mov.w	r3, #512	; 0x200
 801277c:	2202      	movs	r2, #2
 801277e:	2182      	movs	r1, #130	; 0x82
 8012780:	6878      	ldr	r0, [r7, #4]
 8012782:	f002 f8aa 	bl	80148da <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);
    pdev->ep_in[CDC_IN_EP2 & 0xFU].is_used = 1U;
 8012786:	687b      	ldr	r3, [r7, #4]
 8012788:	2201      	movs	r2, #1
 801278a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 801278e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012792:	2202      	movs	r2, #2
 8012794:	2101      	movs	r1, #1
 8012796:	6878      	ldr	r0, [r7, #4]
 8012798:	f002 f89f 	bl	80148da <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 801279c:	687b      	ldr	r3, [r7, #4]
 801279e:	2201      	movs	r2, #1
 80127a0:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP2, USBD_EP_TYPE_BULK,
 80127a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80127a8:	2202      	movs	r2, #2
 80127aa:	2102      	movs	r1, #2
 80127ac:	6878      	ldr	r0, [r7, #4]
 80127ae:	f002 f894 	bl	80148da <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);
    pdev->ep_out[CDC_OUT_EP2 & 0xFU].is_used = 1U;
 80127b2:	687b      	ldr	r3, [r7, #4]
 80127b4:	2201      	movs	r2, #1
 80127b6:	f8a3 218c 	strh.w	r2, [r3, #396]	; 0x18c
 80127ba:	e026      	b.n	801280a <USBD_CDC_Init+0xde>
//     pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80127bc:	2340      	movs	r3, #64	; 0x40
 80127be:	2202      	movs	r2, #2
 80127c0:	2181      	movs	r1, #129	; 0x81
 80127c2:	6878      	ldr	r0, [r7, #4]
 80127c4:	f002 f889 	bl	80148da <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	2201      	movs	r2, #1
 80127cc:	871a      	strh	r2, [r3, #56]	; 0x38
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP2, USBD_EP_TYPE_BULK,
 80127ce:	2340      	movs	r3, #64	; 0x40
 80127d0:	2202      	movs	r2, #2
 80127d2:	2182      	movs	r1, #130	; 0x82
 80127d4:	6878      	ldr	r0, [r7, #4]
 80127d6:	f002 f880 	bl	80148da <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);
    pdev->ep_in[CDC_IN_EP2 & 0xFU].is_used = 1U;
 80127da:	687b      	ldr	r3, [r7, #4]
 80127dc:	2201      	movs	r2, #1
 80127de:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80127e2:	2340      	movs	r3, #64	; 0x40
 80127e4:	2202      	movs	r2, #2
 80127e6:	2101      	movs	r1, #1
 80127e8:	6878      	ldr	r0, [r7, #4]
 80127ea:	f002 f876 	bl	80148da <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80127ee:	687b      	ldr	r3, [r7, #4]
 80127f0:	2201      	movs	r2, #1
 80127f2:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP2, USBD_EP_TYPE_BULK,
 80127f6:	2340      	movs	r3, #64	; 0x40
 80127f8:	2202      	movs	r2, #2
 80127fa:	2102      	movs	r1, #2
 80127fc:	6878      	ldr	r0, [r7, #4]
 80127fe:	f002 f86c 	bl	80148da <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);
    pdev->ep_out[CDC_OUT_EP2 & 0xFU].is_used = 1U;
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	2201      	movs	r2, #1
 8012806:	f8a3 218c 	strh.w	r2, [r3, #396]	; 0x18c
  /* Open Command IN EP */
//   (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
//   pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 801280a:	687b      	ldr	r3, [r7, #4]
 801280c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8012810:	681b      	ldr	r3, [r3, #0]
 8012812:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState[0] = 0U;
 8012814:	68fb      	ldr	r3, [r7, #12]
 8012816:	2200      	movs	r2, #0
 8012818:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
  hcdc->RxState[0] = 0U;
 801281c:	68fb      	ldr	r3, [r7, #12]
 801281e:	2200      	movs	r2, #0
 8012820:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
  hcdc->TxState[1] = 0U;
 8012824:	68fb      	ldr	r3, [r7, #12]
 8012826:	2200      	movs	r2, #0
 8012828:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
  hcdc->RxState[1] = 0U;
 801282c:	68fb      	ldr	r3, [r7, #12]
 801282e:	2200      	movs	r2, #0
 8012830:	f8c3 2230 	str.w	r2, [r3, #560]	; 0x230

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012834:	687b      	ldr	r3, [r7, #4]
 8012836:	7c1b      	ldrb	r3, [r3, #16]
 8012838:	2b00      	cmp	r3, #0
 801283a:	d112      	bne.n	8012862 <USBD_CDC_Init+0x136>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer[0],
 801283c:	68fb      	ldr	r3, [r7, #12]
 801283e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8012842:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012846:	2101      	movs	r1, #1
 8012848:	6878      	ldr	r0, [r7, #4]
 801284a:	f002 f935 	bl	8014ab8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP2, hcdc->RxBuffer[1],
 801284e:	68fb      	ldr	r3, [r7, #12]
 8012850:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8012854:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012858:	2102      	movs	r1, #2
 801285a:	6878      	ldr	r0, [r7, #4]
 801285c:	f002 f92c 	bl	8014ab8 <USBD_LL_PrepareReceive>
 8012860:	e00f      	b.n	8012882 <USBD_CDC_Init+0x156>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer[0],
 8012862:	68fb      	ldr	r3, [r7, #12]
 8012864:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8012868:	2340      	movs	r3, #64	; 0x40
 801286a:	2101      	movs	r1, #1
 801286c:	6878      	ldr	r0, [r7, #4]
 801286e:	f002 f923 	bl	8014ab8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP2, hcdc->RxBuffer[1],
 8012872:	68fb      	ldr	r3, [r7, #12]
 8012874:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8012878:	2340      	movs	r3, #64	; 0x40
 801287a:	2102      	movs	r1, #2
 801287c:	6878      	ldr	r0, [r7, #4]
 801287e:	f002 f91b 	bl	8014ab8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8012882:	2300      	movs	r3, #0
}
 8012884:	4618      	mov	r0, r3
 8012886:	3710      	adds	r7, #16
 8012888:	46bd      	mov	sp, r7
 801288a:	bd80      	pop	{r7, pc}

0801288c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801288c:	b580      	push	{r7, lr}
 801288e:	b082      	sub	sp, #8
 8012890:	af00      	add	r7, sp, #0
 8012892:	6078      	str	r0, [r7, #4]
 8012894:	460b      	mov	r3, r1
 8012896:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8012898:	2181      	movs	r1, #129	; 0x81
 801289a:	6878      	ldr	r0, [r7, #4]
 801289c:	f002 f843 	bl	8014926 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80128a0:	687b      	ldr	r3, [r7, #4]
 80128a2:	2200      	movs	r2, #0
 80128a4:	871a      	strh	r2, [r3, #56]	; 0x38
  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP2);
 80128a6:	2182      	movs	r1, #130	; 0x82
 80128a8:	6878      	ldr	r0, [r7, #4]
 80128aa:	f002 f83c 	bl	8014926 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP2 & 0xFU].is_used = 0U;
 80128ae:	687b      	ldr	r3, [r7, #4]
 80128b0:	2200      	movs	r2, #0
 80128b2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80128b6:	2101      	movs	r1, #1
 80128b8:	6878      	ldr	r0, [r7, #4]
 80128ba:	f002 f834 	bl	8014926 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80128be:	687b      	ldr	r3, [r7, #4]
 80128c0:	2200      	movs	r2, #0
 80128c2:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178
  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP2);
 80128c6:	2102      	movs	r1, #2
 80128c8:	6878      	ldr	r0, [r7, #4]
 80128ca:	f002 f82c 	bl	8014926 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP2 & 0xFU].is_used = 0U;
 80128ce:	687b      	ldr	r3, [r7, #4]
 80128d0:	2200      	movs	r2, #0
 80128d2:	f8a3 218c 	strh.w	r2, [r3, #396]	; 0x18c

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80128d6:	2183      	movs	r1, #131	; 0x83
 80128d8:	6878      	ldr	r0, [r7, #4]
 80128da:	f002 f824 	bl	8014926 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80128de:	687b      	ldr	r3, [r7, #4]
 80128e0:	2200      	movs	r2, #0
 80128e2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 80128e6:	687b      	ldr	r3, [r7, #4]
 80128e8:	2200      	movs	r2, #0
 80128ea:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80128f4:	2b00      	cmp	r3, #0
 80128f6:	d00e      	beq.n	8012916 <USBD_CDC_DeInit+0x8a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80128f8:	687b      	ldr	r3, [r7, #4]
 80128fa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80128fe:	685b      	ldr	r3, [r3, #4]
 8012900:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8012902:	687b      	ldr	r3, [r7, #4]
 8012904:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8012908:	4618      	mov	r0, r3
 801290a:	f002 f917 	bl	8014b3c <USBD_static_free>
    pdev->pClassData = NULL;
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	2200      	movs	r2, #0
 8012912:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8012916:	2300      	movs	r3, #0
}
 8012918:	4618      	mov	r0, r3
 801291a:	3708      	adds	r7, #8
 801291c:	46bd      	mov	sp, r7
 801291e:	bd80      	pop	{r7, pc}

08012920 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8012920:	b580      	push	{r7, lr}
 8012922:	b086      	sub	sp, #24
 8012924:	af00      	add	r7, sp, #0
 8012926:	6078      	str	r0, [r7, #4]
 8012928:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 801292a:	687b      	ldr	r3, [r7, #4]
 801292c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8012930:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8012932:	2300      	movs	r3, #0
 8012934:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8012936:	2300      	movs	r3, #0
 8012938:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 801293a:	2300      	movs	r3, #0
 801293c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 801293e:	693b      	ldr	r3, [r7, #16]
 8012940:	2b00      	cmp	r3, #0
 8012942:	d101      	bne.n	8012948 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8012944:	2303      	movs	r3, #3
 8012946:	e0af      	b.n	8012aa8 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012948:	683b      	ldr	r3, [r7, #0]
 801294a:	781b      	ldrb	r3, [r3, #0]
 801294c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8012950:	2b00      	cmp	r3, #0
 8012952:	d03f      	beq.n	80129d4 <USBD_CDC_Setup+0xb4>
 8012954:	2b20      	cmp	r3, #32
 8012956:	f040 809f 	bne.w	8012a98 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 801295a:	683b      	ldr	r3, [r7, #0]
 801295c:	88db      	ldrh	r3, [r3, #6]
 801295e:	2b00      	cmp	r3, #0
 8012960:	d02e      	beq.n	80129c0 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8012962:	683b      	ldr	r3, [r7, #0]
 8012964:	781b      	ldrb	r3, [r3, #0]
 8012966:	b25b      	sxtb	r3, r3
 8012968:	2b00      	cmp	r3, #0
 801296a:	da16      	bge.n	801299a <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8012972:	689b      	ldr	r3, [r3, #8]
 8012974:	683a      	ldr	r2, [r7, #0]
 8012976:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8012978:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801297a:	683a      	ldr	r2, [r7, #0]
 801297c:	88d2      	ldrh	r2, [r2, #6]
 801297e:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8012980:	683b      	ldr	r3, [r7, #0]
 8012982:	88db      	ldrh	r3, [r3, #6]
 8012984:	2b07      	cmp	r3, #7
 8012986:	bf28      	it	cs
 8012988:	2307      	movcs	r3, #7
 801298a:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 801298c:	693b      	ldr	r3, [r7, #16]
 801298e:	89fa      	ldrh	r2, [r7, #14]
 8012990:	4619      	mov	r1, r3
 8012992:	6878      	ldr	r0, [r7, #4]
 8012994:	f001 fb19 	bl	8013fca <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8012998:	e085      	b.n	8012aa6 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 801299a:	683b      	ldr	r3, [r7, #0]
 801299c:	785a      	ldrb	r2, [r3, #1]
 801299e:	693b      	ldr	r3, [r7, #16]
 80129a0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80129a4:	683b      	ldr	r3, [r7, #0]
 80129a6:	88db      	ldrh	r3, [r3, #6]
 80129a8:	b2da      	uxtb	r2, r3
 80129aa:	693b      	ldr	r3, [r7, #16]
 80129ac:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 80129b0:	6939      	ldr	r1, [r7, #16]
 80129b2:	683b      	ldr	r3, [r7, #0]
 80129b4:	88db      	ldrh	r3, [r3, #6]
 80129b6:	461a      	mov	r2, r3
 80129b8:	6878      	ldr	r0, [r7, #4]
 80129ba:	f001 fb32 	bl	8014022 <USBD_CtlPrepareRx>
      break;
 80129be:	e072      	b.n	8012aa6 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80129c0:	687b      	ldr	r3, [r7, #4]
 80129c2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80129c6:	689b      	ldr	r3, [r3, #8]
 80129c8:	683a      	ldr	r2, [r7, #0]
 80129ca:	7850      	ldrb	r0, [r2, #1]
 80129cc:	2200      	movs	r2, #0
 80129ce:	6839      	ldr	r1, [r7, #0]
 80129d0:	4798      	blx	r3
      break;
 80129d2:	e068      	b.n	8012aa6 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80129d4:	683b      	ldr	r3, [r7, #0]
 80129d6:	785b      	ldrb	r3, [r3, #1]
 80129d8:	2b0b      	cmp	r3, #11
 80129da:	d852      	bhi.n	8012a82 <USBD_CDC_Setup+0x162>
 80129dc:	a201      	add	r2, pc, #4	; (adr r2, 80129e4 <USBD_CDC_Setup+0xc4>)
 80129de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80129e2:	bf00      	nop
 80129e4:	08012a15 	.word	0x08012a15
 80129e8:	08012a91 	.word	0x08012a91
 80129ec:	08012a83 	.word	0x08012a83
 80129f0:	08012a83 	.word	0x08012a83
 80129f4:	08012a83 	.word	0x08012a83
 80129f8:	08012a83 	.word	0x08012a83
 80129fc:	08012a83 	.word	0x08012a83
 8012a00:	08012a83 	.word	0x08012a83
 8012a04:	08012a83 	.word	0x08012a83
 8012a08:	08012a83 	.word	0x08012a83
 8012a0c:	08012a3f 	.word	0x08012a3f
 8012a10:	08012a69 	.word	0x08012a69
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012a14:	687b      	ldr	r3, [r7, #4]
 8012a16:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012a1a:	b2db      	uxtb	r3, r3
 8012a1c:	2b03      	cmp	r3, #3
 8012a1e:	d107      	bne.n	8012a30 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8012a20:	f107 030a 	add.w	r3, r7, #10
 8012a24:	2202      	movs	r2, #2
 8012a26:	4619      	mov	r1, r3
 8012a28:	6878      	ldr	r0, [r7, #4]
 8012a2a:	f001 face 	bl	8013fca <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8012a2e:	e032      	b.n	8012a96 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8012a30:	6839      	ldr	r1, [r7, #0]
 8012a32:	6878      	ldr	r0, [r7, #4]
 8012a34:	f001 fa58 	bl	8013ee8 <USBD_CtlError>
            ret = USBD_FAIL;
 8012a38:	2303      	movs	r3, #3
 8012a3a:	75fb      	strb	r3, [r7, #23]
          break;
 8012a3c:	e02b      	b.n	8012a96 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012a3e:	687b      	ldr	r3, [r7, #4]
 8012a40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012a44:	b2db      	uxtb	r3, r3
 8012a46:	2b03      	cmp	r3, #3
 8012a48:	d107      	bne.n	8012a5a <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8012a4a:	f107 030d 	add.w	r3, r7, #13
 8012a4e:	2201      	movs	r2, #1
 8012a50:	4619      	mov	r1, r3
 8012a52:	6878      	ldr	r0, [r7, #4]
 8012a54:	f001 fab9 	bl	8013fca <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8012a58:	e01d      	b.n	8012a96 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8012a5a:	6839      	ldr	r1, [r7, #0]
 8012a5c:	6878      	ldr	r0, [r7, #4]
 8012a5e:	f001 fa43 	bl	8013ee8 <USBD_CtlError>
            ret = USBD_FAIL;
 8012a62:	2303      	movs	r3, #3
 8012a64:	75fb      	strb	r3, [r7, #23]
          break;
 8012a66:	e016      	b.n	8012a96 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8012a68:	687b      	ldr	r3, [r7, #4]
 8012a6a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012a6e:	b2db      	uxtb	r3, r3
 8012a70:	2b03      	cmp	r3, #3
 8012a72:	d00f      	beq.n	8012a94 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8012a74:	6839      	ldr	r1, [r7, #0]
 8012a76:	6878      	ldr	r0, [r7, #4]
 8012a78:	f001 fa36 	bl	8013ee8 <USBD_CtlError>
            ret = USBD_FAIL;
 8012a7c:	2303      	movs	r3, #3
 8012a7e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8012a80:	e008      	b.n	8012a94 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8012a82:	6839      	ldr	r1, [r7, #0]
 8012a84:	6878      	ldr	r0, [r7, #4]
 8012a86:	f001 fa2f 	bl	8013ee8 <USBD_CtlError>
          ret = USBD_FAIL;
 8012a8a:	2303      	movs	r3, #3
 8012a8c:	75fb      	strb	r3, [r7, #23]
          break;
 8012a8e:	e002      	b.n	8012a96 <USBD_CDC_Setup+0x176>
          break;
 8012a90:	bf00      	nop
 8012a92:	e008      	b.n	8012aa6 <USBD_CDC_Setup+0x186>
          break;
 8012a94:	bf00      	nop
      }
      break;
 8012a96:	e006      	b.n	8012aa6 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8012a98:	6839      	ldr	r1, [r7, #0]
 8012a9a:	6878      	ldr	r0, [r7, #4]
 8012a9c:	f001 fa24 	bl	8013ee8 <USBD_CtlError>
      ret = USBD_FAIL;
 8012aa0:	2303      	movs	r3, #3
 8012aa2:	75fb      	strb	r3, [r7, #23]
      break;
 8012aa4:	bf00      	nop
  }

  return (uint8_t)ret;
 8012aa6:	7dfb      	ldrb	r3, [r7, #23]
}
 8012aa8:	4618      	mov	r0, r3
 8012aaa:	3718      	adds	r7, #24
 8012aac:	46bd      	mov	sp, r7
 8012aae:	bd80      	pop	{r7, pc}

08012ab0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8012ab0:	b590      	push	{r4, r7, lr}
 8012ab2:	b085      	sub	sp, #20
 8012ab4:	af00      	add	r7, sp, #0
 8012ab6:	6078      	str	r0, [r7, #4]
 8012ab8:	460b      	mov	r3, r1
 8012aba:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8012abc:	687b      	ldr	r3, [r7, #4]
 8012abe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8012ac2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8012aca:	2b00      	cmp	r3, #0
 8012acc:	d101      	bne.n	8012ad2 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8012ace:	2303      	movs	r3, #3
 8012ad0:	e06a      	b.n	8012ba8 <USBD_CDC_DataIn+0xf8>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012ad2:	687b      	ldr	r3, [r7, #4]
 8012ad4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8012ad8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum&0x0F].total_length > 0U) &&
 8012ada:	78fb      	ldrb	r3, [r7, #3]
 8012adc:	f003 020f 	and.w	r2, r3, #15
 8012ae0:	6879      	ldr	r1, [r7, #4]
 8012ae2:	4613      	mov	r3, r2
 8012ae4:	009b      	lsls	r3, r3, #2
 8012ae6:	4413      	add	r3, r2
 8012ae8:	009b      	lsls	r3, r3, #2
 8012aea:	440b      	add	r3, r1
 8012aec:	3318      	adds	r3, #24
 8012aee:	681b      	ldr	r3, [r3, #0]
 8012af0:	2b00      	cmp	r3, #0
 8012af2:	d02f      	beq.n	8012b54 <USBD_CDC_DataIn+0xa4>
      ((pdev->ep_in[epnum&0x0F].total_length % hpcd->IN_ep[epnum&0x0F].maxpacket) == 0U))
 8012af4:	78fb      	ldrb	r3, [r7, #3]
 8012af6:	f003 020f 	and.w	r2, r3, #15
 8012afa:	6879      	ldr	r1, [r7, #4]
 8012afc:	4613      	mov	r3, r2
 8012afe:	009b      	lsls	r3, r3, #2
 8012b00:	4413      	add	r3, r2
 8012b02:	009b      	lsls	r3, r3, #2
 8012b04:	440b      	add	r3, r1
 8012b06:	3318      	adds	r3, #24
 8012b08:	681a      	ldr	r2, [r3, #0]
 8012b0a:	78fb      	ldrb	r3, [r7, #3]
 8012b0c:	f003 010f 	and.w	r1, r3, #15
 8012b10:	68f8      	ldr	r0, [r7, #12]
 8012b12:	460b      	mov	r3, r1
 8012b14:	00db      	lsls	r3, r3, #3
 8012b16:	1a5b      	subs	r3, r3, r1
 8012b18:	009b      	lsls	r3, r3, #2
 8012b1a:	4403      	add	r3, r0
 8012b1c:	3344      	adds	r3, #68	; 0x44
 8012b1e:	681b      	ldr	r3, [r3, #0]
 8012b20:	fbb2 f1f3 	udiv	r1, r2, r3
 8012b24:	fb01 f303 	mul.w	r3, r1, r3
 8012b28:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum&0x0F].total_length > 0U) &&
 8012b2a:	2b00      	cmp	r3, #0
 8012b2c:	d112      	bne.n	8012b54 <USBD_CDC_DataIn+0xa4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum&0x0F].total_length = 0U;
 8012b2e:	78fb      	ldrb	r3, [r7, #3]
 8012b30:	f003 020f 	and.w	r2, r3, #15
 8012b34:	6879      	ldr	r1, [r7, #4]
 8012b36:	4613      	mov	r3, r2
 8012b38:	009b      	lsls	r3, r3, #2
 8012b3a:	4413      	add	r3, r2
 8012b3c:	009b      	lsls	r3, r3, #2
 8012b3e:	440b      	add	r3, r1
 8012b40:	3318      	adds	r3, #24
 8012b42:	2200      	movs	r2, #0
 8012b44:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8012b46:	78f9      	ldrb	r1, [r7, #3]
 8012b48:	2300      	movs	r3, #0
 8012b4a:	2200      	movs	r2, #0
 8012b4c:	6878      	ldr	r0, [r7, #4]
 8012b4e:	f001 ff92 	bl	8014a76 <USBD_LL_Transmit>
 8012b52:	e028      	b.n	8012ba6 <USBD_CDC_DataIn+0xf6>
  }
  else
  {
    hcdc->TxState[(epnum&0x0f)-1] = 0U;
 8012b54:	78fb      	ldrb	r3, [r7, #3]
 8012b56:	f003 030f 	and.w	r3, r3, #15
 8012b5a:	3b01      	subs	r3, #1
 8012b5c:	68ba      	ldr	r2, [r7, #8]
 8012b5e:	3388      	adds	r3, #136	; 0x88
 8012b60:	009b      	lsls	r3, r3, #2
 8012b62:	4413      	add	r3, r2
 8012b64:	2200      	movs	r2, #0
 8012b66:	605a      	str	r2, [r3, #4]

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8012b6e:	691b      	ldr	r3, [r3, #16]
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	d018      	beq.n	8012ba6 <USBD_CDC_DataIn+0xf6>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(
 8012b74:	687b      	ldr	r3, [r7, #4]
 8012b76:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8012b7a:	691c      	ldr	r4, [r3, #16]
		  hcdc->TxBuffer[(epnum&0x0F)-1],
 8012b7c:	78fb      	ldrb	r3, [r7, #3]
 8012b7e:	f003 030f 	and.w	r3, r3, #15
 8012b82:	3b01      	subs	r3, #1
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(
 8012b84:	68ba      	ldr	r2, [r7, #8]
 8012b86:	3382      	adds	r3, #130	; 0x82
 8012b88:	009b      	lsls	r3, r3, #2
 8012b8a:	4413      	add	r3, r2
 8012b8c:	6858      	ldr	r0, [r3, #4]
		  &(hcdc->TxLength[(epnum&0x0F)-1]),
 8012b8e:	78fb      	ldrb	r3, [r7, #3]
 8012b90:	f003 030f 	and.w	r3, r3, #15
 8012b94:	3b01      	subs	r3, #1
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(
 8012b96:	3386      	adds	r3, #134	; 0x86
 8012b98:	009b      	lsls	r3, r3, #2
 8012b9a:	68ba      	ldr	r2, [r7, #8]
 8012b9c:	4413      	add	r3, r2
 8012b9e:	3304      	adds	r3, #4
 8012ba0:	78fa      	ldrb	r2, [r7, #3]
 8012ba2:	4619      	mov	r1, r3
 8012ba4:	47a0      	blx	r4
		  epnum
		  );
    }
  }

  return (uint8_t)USBD_OK;
 8012ba6:	2300      	movs	r3, #0
}
 8012ba8:	4618      	mov	r0, r3
 8012baa:	3714      	adds	r7, #20
 8012bac:	46bd      	mov	sp, r7
 8012bae:	bd90      	pop	{r4, r7, pc}

08012bb0 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8012bb0:	b590      	push	{r4, r7, lr}
 8012bb2:	b085      	sub	sp, #20
 8012bb4:	af00      	add	r7, sp, #0
 8012bb6:	6078      	str	r0, [r7, #4]
 8012bb8:	460b      	mov	r3, r1
 8012bba:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012bbc:	687b      	ldr	r3, [r7, #4]
 8012bbe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8012bc2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8012bc4:	687b      	ldr	r3, [r7, #4]
 8012bc6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8012bca:	2b00      	cmp	r3, #0
 8012bcc:	d101      	bne.n	8012bd2 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8012bce:	2303      	movs	r3, #3
 8012bd0:	e029      	b.n	8012c26 <USBD_CDC_DataOut+0x76>
  }

  /* Get the received data length */
  hcdc->RxLength[(epnum&0x0F)-1] = USBD_LL_GetRxDataSize(pdev, epnum);
 8012bd2:	78fb      	ldrb	r3, [r7, #3]
 8012bd4:	f003 030f 	and.w	r3, r3, #15
 8012bd8:	1e5c      	subs	r4, r3, #1
 8012bda:	78fb      	ldrb	r3, [r7, #3]
 8012bdc:	4619      	mov	r1, r3
 8012bde:	6878      	ldr	r0, [r7, #4]
 8012be0:	f001 ff8b 	bl	8014afa <USBD_LL_GetRxDataSize>
 8012be4:	4601      	mov	r1, r0
 8012be6:	68fa      	ldr	r2, [r7, #12]
 8012be8:	f104 0384 	add.w	r3, r4, #132	; 0x84
 8012bec:	009b      	lsls	r3, r3, #2
 8012bee:	4413      	add	r3, r2
 8012bf0:	6059      	str	r1, [r3, #4]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(
 8012bf2:	687b      	ldr	r3, [r7, #4]
 8012bf4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8012bf8:	68dc      	ldr	r4, [r3, #12]
	  epnum,
	  hcdc->RxBuffer[(epnum&0x0F)-1],
 8012bfa:	78fb      	ldrb	r3, [r7, #3]
 8012bfc:	f003 030f 	and.w	r3, r3, #15
 8012c00:	3b01      	subs	r3, #1
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(
 8012c02:	68fa      	ldr	r2, [r7, #12]
 8012c04:	3380      	adds	r3, #128	; 0x80
 8012c06:	009b      	lsls	r3, r3, #2
 8012c08:	4413      	add	r3, r2
 8012c0a:	6859      	ldr	r1, [r3, #4]
	  &(hcdc->RxLength[(epnum&0x0F)-1])
 8012c0c:	78fb      	ldrb	r3, [r7, #3]
 8012c0e:	f003 030f 	and.w	r3, r3, #15
 8012c12:	3b01      	subs	r3, #1
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(
 8012c14:	3384      	adds	r3, #132	; 0x84
 8012c16:	009b      	lsls	r3, r3, #2
 8012c18:	68fa      	ldr	r2, [r7, #12]
 8012c1a:	4413      	add	r3, r2
 8012c1c:	1d1a      	adds	r2, r3, #4
 8012c1e:	78fb      	ldrb	r3, [r7, #3]
 8012c20:	4618      	mov	r0, r3
 8012c22:	47a0      	blx	r4
	  );

  return (uint8_t)USBD_OK;
 8012c24:	2300      	movs	r3, #0
}
 8012c26:	4618      	mov	r0, r3
 8012c28:	3714      	adds	r7, #20
 8012c2a:	46bd      	mov	sp, r7
 8012c2c:	bd90      	pop	{r4, r7, pc}

08012c2e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8012c2e:	b580      	push	{r7, lr}
 8012c30:	b084      	sub	sp, #16
 8012c32:	af00      	add	r7, sp, #0
 8012c34:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012c36:	687b      	ldr	r3, [r7, #4]
 8012c38:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8012c3c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8012c3e:	68fb      	ldr	r3, [r7, #12]
 8012c40:	2b00      	cmp	r3, #0
 8012c42:	d101      	bne.n	8012c48 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8012c44:	2303      	movs	r3, #3
 8012c46:	e01b      	b.n	8012c80 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8012c48:	687b      	ldr	r3, [r7, #4]
 8012c4a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8012c4e:	2b00      	cmp	r3, #0
 8012c50:	d015      	beq.n	8012c7e <USBD_CDC_EP0_RxReady+0x50>
 8012c52:	68fb      	ldr	r3, [r7, #12]
 8012c54:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8012c58:	2bff      	cmp	r3, #255	; 0xff
 8012c5a:	d010      	beq.n	8012c7e <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8012c5c:	687b      	ldr	r3, [r7, #4]
 8012c5e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8012c62:	689b      	ldr	r3, [r3, #8]
 8012c64:	68fa      	ldr	r2, [r7, #12]
 8012c66:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8012c6a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8012c6c:	68fa      	ldr	r2, [r7, #12]
 8012c6e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8012c72:	b292      	uxth	r2, r2
 8012c74:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8012c76:	68fb      	ldr	r3, [r7, #12]
 8012c78:	22ff      	movs	r2, #255	; 0xff
 8012c7a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8012c7e:	2300      	movs	r3, #0
}
 8012c80:	4618      	mov	r0, r3
 8012c82:	3710      	adds	r7, #16
 8012c84:	46bd      	mov	sp, r7
 8012c86:	bd80      	pop	{r7, pc}

08012c88 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8012c88:	b480      	push	{r7}
 8012c8a:	b083      	sub	sp, #12
 8012c8c:	af00      	add	r7, sp, #0
 8012c8e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8012c90:	687b      	ldr	r3, [r7, #4]
 8012c92:	222e      	movs	r2, #46	; 0x2e
 8012c94:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 8012c96:	4b03      	ldr	r3, [pc, #12]	; (8012ca4 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8012c98:	4618      	mov	r0, r3
 8012c9a:	370c      	adds	r7, #12
 8012c9c:	46bd      	mov	sp, r7
 8012c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ca2:	4770      	bx	lr
 8012ca4:	24000058 	.word	0x24000058

08012ca8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8012ca8:	b480      	push	{r7}
 8012caa:	b083      	sub	sp, #12
 8012cac:	af00      	add	r7, sp, #0
 8012cae:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8012cb0:	687b      	ldr	r3, [r7, #4]
 8012cb2:	220a      	movs	r2, #10
 8012cb4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8012cb6:	4b03      	ldr	r3, [pc, #12]	; (8012cc4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8012cb8:	4618      	mov	r0, r3
 8012cba:	370c      	adds	r7, #12
 8012cbc:	46bd      	mov	sp, r7
 8012cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cc2:	4770      	bx	lr
 8012cc4:	24000014 	.word	0x24000014

08012cc8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8012cc8:	b480      	push	{r7}
 8012cca:	b083      	sub	sp, #12
 8012ccc:	af00      	add	r7, sp, #0
 8012cce:	6078      	str	r0, [r7, #4]
 8012cd0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8012cd2:	683b      	ldr	r3, [r7, #0]
 8012cd4:	2b00      	cmp	r3, #0
 8012cd6:	d101      	bne.n	8012cdc <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8012cd8:	2303      	movs	r3, #3
 8012cda:	e004      	b.n	8012ce6 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8012cdc:	687b      	ldr	r3, [r7, #4]
 8012cde:	683a      	ldr	r2, [r7, #0]
 8012ce0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8012ce4:	2300      	movs	r3, #0
}
 8012ce6:	4618      	mov	r0, r3
 8012ce8:	370c      	adds	r7, #12
 8012cea:	46bd      	mov	sp, r7
 8012cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cf0:	4770      	bx	lr

08012cf2 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length, uint8_t epnum)
{
 8012cf2:	b480      	push	{r7}
 8012cf4:	b087      	sub	sp, #28
 8012cf6:	af00      	add	r7, sp, #0
 8012cf8:	60f8      	str	r0, [r7, #12]
 8012cfa:	60b9      	str	r1, [r7, #8]
 8012cfc:	607a      	str	r2, [r7, #4]
 8012cfe:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012d00:	68fb      	ldr	r3, [r7, #12]
 8012d02:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8012d06:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8012d08:	697b      	ldr	r3, [r7, #20]
 8012d0a:	2b00      	cmp	r3, #0
 8012d0c:	d101      	bne.n	8012d12 <USBD_CDC_SetTxBuffer+0x20>
  {
    return (uint8_t)USBD_FAIL;
 8012d0e:	2303      	movs	r3, #3
 8012d10:	e014      	b.n	8012d3c <USBD_CDC_SetTxBuffer+0x4a>
  }

  hcdc->TxBuffer[(epnum&0x0F)-1] = pbuff;
 8012d12:	78fb      	ldrb	r3, [r7, #3]
 8012d14:	f003 030f 	and.w	r3, r3, #15
 8012d18:	3b01      	subs	r3, #1
 8012d1a:	697a      	ldr	r2, [r7, #20]
 8012d1c:	3382      	adds	r3, #130	; 0x82
 8012d1e:	009b      	lsls	r3, r3, #2
 8012d20:	4413      	add	r3, r2
 8012d22:	68ba      	ldr	r2, [r7, #8]
 8012d24:	605a      	str	r2, [r3, #4]
  hcdc->TxLength[(epnum&0x0F)-1] = length;
 8012d26:	78fb      	ldrb	r3, [r7, #3]
 8012d28:	f003 030f 	and.w	r3, r3, #15
 8012d2c:	3b01      	subs	r3, #1
 8012d2e:	697a      	ldr	r2, [r7, #20]
 8012d30:	3386      	adds	r3, #134	; 0x86
 8012d32:	009b      	lsls	r3, r3, #2
 8012d34:	4413      	add	r3, r2
 8012d36:	687a      	ldr	r2, [r7, #4]
 8012d38:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8012d3a:	2300      	movs	r3, #0
}
 8012d3c:	4618      	mov	r0, r3
 8012d3e:	371c      	adds	r7, #28
 8012d40:	46bd      	mov	sp, r7
 8012d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d46:	4770      	bx	lr

08012d48 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff, uint8_t epnum)
{
 8012d48:	b480      	push	{r7}
 8012d4a:	b087      	sub	sp, #28
 8012d4c:	af00      	add	r7, sp, #0
 8012d4e:	60f8      	str	r0, [r7, #12]
 8012d50:	60b9      	str	r1, [r7, #8]
 8012d52:	4613      	mov	r3, r2
 8012d54:	71fb      	strb	r3, [r7, #7]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012d56:	68fb      	ldr	r3, [r7, #12]
 8012d58:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8012d5c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8012d5e:	697b      	ldr	r3, [r7, #20]
 8012d60:	2b00      	cmp	r3, #0
 8012d62:	d101      	bne.n	8012d68 <USBD_CDC_SetRxBuffer+0x20>
  {
    return (uint8_t)USBD_FAIL;
 8012d64:	2303      	movs	r3, #3
 8012d66:	e00a      	b.n	8012d7e <USBD_CDC_SetRxBuffer+0x36>
  }

  hcdc->RxBuffer[(epnum&0x0F)-1] = pbuff;
 8012d68:	79fb      	ldrb	r3, [r7, #7]
 8012d6a:	f003 030f 	and.w	r3, r3, #15
 8012d6e:	3b01      	subs	r3, #1
 8012d70:	697a      	ldr	r2, [r7, #20]
 8012d72:	3380      	adds	r3, #128	; 0x80
 8012d74:	009b      	lsls	r3, r3, #2
 8012d76:	4413      	add	r3, r2
 8012d78:	68ba      	ldr	r2, [r7, #8]
 8012d7a:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8012d7c:	2300      	movs	r3, #0
}
 8012d7e:	4618      	mov	r0, r3
 8012d80:	371c      	adds	r7, #28
 8012d82:	46bd      	mov	sp, r7
 8012d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d88:	4770      	bx	lr

08012d8a <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8012d8a:	b580      	push	{r7, lr}
 8012d8c:	b084      	sub	sp, #16
 8012d8e:	af00      	add	r7, sp, #0
 8012d90:	6078      	str	r0, [r7, #4]
 8012d92:	460b      	mov	r3, r1
 8012d94:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8012d9c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8012d9e:	687b      	ldr	r3, [r7, #4]
 8012da0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8012da4:	2b00      	cmp	r3, #0
 8012da6:	d101      	bne.n	8012dac <USBD_CDC_ReceivePacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8012da8:	2303      	movs	r3, #3
 8012daa:	e022      	b.n	8012df2 <USBD_CDC_ReceivePacket+0x68>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012dac:	687b      	ldr	r3, [r7, #4]
 8012dae:	7c1b      	ldrb	r3, [r3, #16]
 8012db0:	2b00      	cmp	r3, #0
 8012db2:	d10f      	bne.n	8012dd4 <USBD_CDC_ReceivePacket+0x4a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, epnum, hcdc->RxBuffer[(epnum&0x0F)-1],
 8012db4:	78fb      	ldrb	r3, [r7, #3]
 8012db6:	f003 030f 	and.w	r3, r3, #15
 8012dba:	3b01      	subs	r3, #1
 8012dbc:	68fa      	ldr	r2, [r7, #12]
 8012dbe:	3380      	adds	r3, #128	; 0x80
 8012dc0:	009b      	lsls	r3, r3, #2
 8012dc2:	4413      	add	r3, r2
 8012dc4:	685a      	ldr	r2, [r3, #4]
 8012dc6:	78f9      	ldrb	r1, [r7, #3]
 8012dc8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8012dcc:	6878      	ldr	r0, [r7, #4]
 8012dce:	f001 fe73 	bl	8014ab8 <USBD_LL_PrepareReceive>
 8012dd2:	e00d      	b.n	8012df0 <USBD_CDC_ReceivePacket+0x66>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, epnum, hcdc->RxBuffer[(epnum&0x0F)-1],
 8012dd4:	78fb      	ldrb	r3, [r7, #3]
 8012dd6:	f003 030f 	and.w	r3, r3, #15
 8012dda:	3b01      	subs	r3, #1
 8012ddc:	68fa      	ldr	r2, [r7, #12]
 8012dde:	3380      	adds	r3, #128	; 0x80
 8012de0:	009b      	lsls	r3, r3, #2
 8012de2:	4413      	add	r3, r2
 8012de4:	685a      	ldr	r2, [r3, #4]
 8012de6:	78f9      	ldrb	r1, [r7, #3]
 8012de8:	2340      	movs	r3, #64	; 0x40
 8012dea:	6878      	ldr	r0, [r7, #4]
 8012dec:	f001 fe64 	bl	8014ab8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8012df0:	2300      	movs	r3, #0
}
 8012df2:	4618      	mov	r0, r3
 8012df4:	3710      	adds	r7, #16
 8012df6:	46bd      	mov	sp, r7
 8012df8:	bd80      	pop	{r7, pc}

08012dfa <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8012dfa:	b580      	push	{r7, lr}
 8012dfc:	b086      	sub	sp, #24
 8012dfe:	af00      	add	r7, sp, #0
 8012e00:	60f8      	str	r0, [r7, #12]
 8012e02:	60b9      	str	r1, [r7, #8]
 8012e04:	4613      	mov	r3, r2
 8012e06:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8012e08:	68fb      	ldr	r3, [r7, #12]
 8012e0a:	2b00      	cmp	r3, #0
 8012e0c:	d101      	bne.n	8012e12 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8012e0e:	2303      	movs	r3, #3
 8012e10:	e01f      	b.n	8012e52 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8012e12:	68fb      	ldr	r3, [r7, #12]
 8012e14:	2200      	movs	r2, #0
 8012e16:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8012e1a:	68fb      	ldr	r3, [r7, #12]
 8012e1c:	2200      	movs	r2, #0
 8012e1e:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8012e22:	68fb      	ldr	r3, [r7, #12]
 8012e24:	2200      	movs	r2, #0
 8012e26:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8012e2a:	68bb      	ldr	r3, [r7, #8]
 8012e2c:	2b00      	cmp	r3, #0
 8012e2e:	d003      	beq.n	8012e38 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8012e30:	68fb      	ldr	r3, [r7, #12]
 8012e32:	68ba      	ldr	r2, [r7, #8]
 8012e34:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012e38:	68fb      	ldr	r3, [r7, #12]
 8012e3a:	2201      	movs	r2, #1
 8012e3c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8012e40:	68fb      	ldr	r3, [r7, #12]
 8012e42:	79fa      	ldrb	r2, [r7, #7]
 8012e44:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8012e46:	68f8      	ldr	r0, [r7, #12]
 8012e48:	f001 fcd6 	bl	80147f8 <USBD_LL_Init>
 8012e4c:	4603      	mov	r3, r0
 8012e4e:	75fb      	strb	r3, [r7, #23]

  return ret;
 8012e50:	7dfb      	ldrb	r3, [r7, #23]
}
 8012e52:	4618      	mov	r0, r3
 8012e54:	3718      	adds	r7, #24
 8012e56:	46bd      	mov	sp, r7
 8012e58:	bd80      	pop	{r7, pc}

08012e5a <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8012e5a:	b580      	push	{r7, lr}
 8012e5c:	b084      	sub	sp, #16
 8012e5e:	af00      	add	r7, sp, #0
 8012e60:	6078      	str	r0, [r7, #4]
 8012e62:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8012e64:	2300      	movs	r3, #0
 8012e66:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8012e68:	683b      	ldr	r3, [r7, #0]
 8012e6a:	2b00      	cmp	r3, #0
 8012e6c:	d101      	bne.n	8012e72 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8012e6e:	2303      	movs	r3, #3
 8012e70:	e016      	b.n	8012ea0 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8012e72:	687b      	ldr	r3, [r7, #4]
 8012e74:	683a      	ldr	r2, [r7, #0]
 8012e76:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8012e7a:	687b      	ldr	r3, [r7, #4]
 8012e7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012e80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012e82:	2b00      	cmp	r3, #0
 8012e84:	d00b      	beq.n	8012e9e <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8012e86:	687b      	ldr	r3, [r7, #4]
 8012e88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012e8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012e8e:	f107 020e 	add.w	r2, r7, #14
 8012e92:	4610      	mov	r0, r2
 8012e94:	4798      	blx	r3
 8012e96:	4602      	mov	r2, r0
 8012e98:	687b      	ldr	r3, [r7, #4]
 8012e9a:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8012e9e:	2300      	movs	r3, #0
}
 8012ea0:	4618      	mov	r0, r3
 8012ea2:	3710      	adds	r7, #16
 8012ea4:	46bd      	mov	sp, r7
 8012ea6:	bd80      	pop	{r7, pc}

08012ea8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8012ea8:	b580      	push	{r7, lr}
 8012eaa:	b082      	sub	sp, #8
 8012eac:	af00      	add	r7, sp, #0
 8012eae:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8012eb0:	6878      	ldr	r0, [r7, #4]
 8012eb2:	f001 fcf7 	bl	80148a4 <USBD_LL_Start>
 8012eb6:	4603      	mov	r3, r0
}
 8012eb8:	4618      	mov	r0, r3
 8012eba:	3708      	adds	r7, #8
 8012ebc:	46bd      	mov	sp, r7
 8012ebe:	bd80      	pop	{r7, pc}

08012ec0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8012ec0:	b480      	push	{r7}
 8012ec2:	b083      	sub	sp, #12
 8012ec4:	af00      	add	r7, sp, #0
 8012ec6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8012ec8:	2300      	movs	r3, #0
}
 8012eca:	4618      	mov	r0, r3
 8012ecc:	370c      	adds	r7, #12
 8012ece:	46bd      	mov	sp, r7
 8012ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ed4:	4770      	bx	lr

08012ed6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012ed6:	b580      	push	{r7, lr}
 8012ed8:	b084      	sub	sp, #16
 8012eda:	af00      	add	r7, sp, #0
 8012edc:	6078      	str	r0, [r7, #4]
 8012ede:	460b      	mov	r3, r1
 8012ee0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8012ee2:	2303      	movs	r3, #3
 8012ee4:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012eec:	2b00      	cmp	r3, #0
 8012eee:	d009      	beq.n	8012f04 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8012ef0:	687b      	ldr	r3, [r7, #4]
 8012ef2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012ef6:	681b      	ldr	r3, [r3, #0]
 8012ef8:	78fa      	ldrb	r2, [r7, #3]
 8012efa:	4611      	mov	r1, r2
 8012efc:	6878      	ldr	r0, [r7, #4]
 8012efe:	4798      	blx	r3
 8012f00:	4603      	mov	r3, r0
 8012f02:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8012f04:	7bfb      	ldrb	r3, [r7, #15]
}
 8012f06:	4618      	mov	r0, r3
 8012f08:	3710      	adds	r7, #16
 8012f0a:	46bd      	mov	sp, r7
 8012f0c:	bd80      	pop	{r7, pc}

08012f0e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012f0e:	b580      	push	{r7, lr}
 8012f10:	b082      	sub	sp, #8
 8012f12:	af00      	add	r7, sp, #0
 8012f14:	6078      	str	r0, [r7, #4]
 8012f16:	460b      	mov	r3, r1
 8012f18:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8012f1a:	687b      	ldr	r3, [r7, #4]
 8012f1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	d007      	beq.n	8012f34 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8012f24:	687b      	ldr	r3, [r7, #4]
 8012f26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012f2a:	685b      	ldr	r3, [r3, #4]
 8012f2c:	78fa      	ldrb	r2, [r7, #3]
 8012f2e:	4611      	mov	r1, r2
 8012f30:	6878      	ldr	r0, [r7, #4]
 8012f32:	4798      	blx	r3
  }

  return USBD_OK;
 8012f34:	2300      	movs	r3, #0
}
 8012f36:	4618      	mov	r0, r3
 8012f38:	3708      	adds	r7, #8
 8012f3a:	46bd      	mov	sp, r7
 8012f3c:	bd80      	pop	{r7, pc}

08012f3e <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8012f3e:	b580      	push	{r7, lr}
 8012f40:	b084      	sub	sp, #16
 8012f42:	af00      	add	r7, sp, #0
 8012f44:	6078      	str	r0, [r7, #4]
 8012f46:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8012f48:	687b      	ldr	r3, [r7, #4]
 8012f4a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8012f4e:	6839      	ldr	r1, [r7, #0]
 8012f50:	4618      	mov	r0, r3
 8012f52:	f000 ff8f 	bl	8013e74 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8012f56:	687b      	ldr	r3, [r7, #4]
 8012f58:	2201      	movs	r2, #1
 8012f5a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8012f5e:	687b      	ldr	r3, [r7, #4]
 8012f60:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8012f64:	461a      	mov	r2, r3
 8012f66:	687b      	ldr	r3, [r7, #4]
 8012f68:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8012f6c:	687b      	ldr	r3, [r7, #4]
 8012f6e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8012f72:	f003 031f 	and.w	r3, r3, #31
 8012f76:	2b02      	cmp	r3, #2
 8012f78:	d01a      	beq.n	8012fb0 <USBD_LL_SetupStage+0x72>
 8012f7a:	2b02      	cmp	r3, #2
 8012f7c:	d822      	bhi.n	8012fc4 <USBD_LL_SetupStage+0x86>
 8012f7e:	2b00      	cmp	r3, #0
 8012f80:	d002      	beq.n	8012f88 <USBD_LL_SetupStage+0x4a>
 8012f82:	2b01      	cmp	r3, #1
 8012f84:	d00a      	beq.n	8012f9c <USBD_LL_SetupStage+0x5e>
 8012f86:	e01d      	b.n	8012fc4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8012f88:	687b      	ldr	r3, [r7, #4]
 8012f8a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8012f8e:	4619      	mov	r1, r3
 8012f90:	6878      	ldr	r0, [r7, #4]
 8012f92:	f000 fa61 	bl	8013458 <USBD_StdDevReq>
 8012f96:	4603      	mov	r3, r0
 8012f98:	73fb      	strb	r3, [r7, #15]
      break;
 8012f9a:	e020      	b.n	8012fde <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8012f9c:	687b      	ldr	r3, [r7, #4]
 8012f9e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8012fa2:	4619      	mov	r1, r3
 8012fa4:	6878      	ldr	r0, [r7, #4]
 8012fa6:	f000 fac5 	bl	8013534 <USBD_StdItfReq>
 8012faa:	4603      	mov	r3, r0
 8012fac:	73fb      	strb	r3, [r7, #15]
      break;
 8012fae:	e016      	b.n	8012fde <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8012fb0:	687b      	ldr	r3, [r7, #4]
 8012fb2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8012fb6:	4619      	mov	r1, r3
 8012fb8:	6878      	ldr	r0, [r7, #4]
 8012fba:	f000 fb04 	bl	80135c6 <USBD_StdEPReq>
 8012fbe:	4603      	mov	r3, r0
 8012fc0:	73fb      	strb	r3, [r7, #15]
      break;
 8012fc2:	e00c      	b.n	8012fde <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8012fca:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8012fce:	b2db      	uxtb	r3, r3
 8012fd0:	4619      	mov	r1, r3
 8012fd2:	6878      	ldr	r0, [r7, #4]
 8012fd4:	f001 fcc6 	bl	8014964 <USBD_LL_StallEP>
 8012fd8:	4603      	mov	r3, r0
 8012fda:	73fb      	strb	r3, [r7, #15]
      break;
 8012fdc:	bf00      	nop
  }

  return ret;
 8012fde:	7bfb      	ldrb	r3, [r7, #15]
}
 8012fe0:	4618      	mov	r0, r3
 8012fe2:	3710      	adds	r7, #16
 8012fe4:	46bd      	mov	sp, r7
 8012fe6:	bd80      	pop	{r7, pc}

08012fe8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8012fe8:	b580      	push	{r7, lr}
 8012fea:	b086      	sub	sp, #24
 8012fec:	af00      	add	r7, sp, #0
 8012fee:	60f8      	str	r0, [r7, #12]
 8012ff0:	460b      	mov	r3, r1
 8012ff2:	607a      	str	r2, [r7, #4]
 8012ff4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8012ff6:	7afb      	ldrb	r3, [r7, #11]
 8012ff8:	2b00      	cmp	r3, #0
 8012ffa:	d138      	bne.n	801306e <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8012ffc:	68fb      	ldr	r3, [r7, #12]
 8012ffe:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8013002:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8013004:	68fb      	ldr	r3, [r7, #12]
 8013006:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 801300a:	2b03      	cmp	r3, #3
 801300c:	d14a      	bne.n	80130a4 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 801300e:	693b      	ldr	r3, [r7, #16]
 8013010:	689a      	ldr	r2, [r3, #8]
 8013012:	693b      	ldr	r3, [r7, #16]
 8013014:	68db      	ldr	r3, [r3, #12]
 8013016:	429a      	cmp	r2, r3
 8013018:	d913      	bls.n	8013042 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801301a:	693b      	ldr	r3, [r7, #16]
 801301c:	689a      	ldr	r2, [r3, #8]
 801301e:	693b      	ldr	r3, [r7, #16]
 8013020:	68db      	ldr	r3, [r3, #12]
 8013022:	1ad2      	subs	r2, r2, r3
 8013024:	693b      	ldr	r3, [r7, #16]
 8013026:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8013028:	693b      	ldr	r3, [r7, #16]
 801302a:	68da      	ldr	r2, [r3, #12]
 801302c:	693b      	ldr	r3, [r7, #16]
 801302e:	689b      	ldr	r3, [r3, #8]
 8013030:	4293      	cmp	r3, r2
 8013032:	bf28      	it	cs
 8013034:	4613      	movcs	r3, r2
 8013036:	461a      	mov	r2, r3
 8013038:	6879      	ldr	r1, [r7, #4]
 801303a:	68f8      	ldr	r0, [r7, #12]
 801303c:	f001 f80e 	bl	801405c <USBD_CtlContinueRx>
 8013040:	e030      	b.n	80130a4 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013042:	68fb      	ldr	r3, [r7, #12]
 8013044:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013048:	b2db      	uxtb	r3, r3
 801304a:	2b03      	cmp	r3, #3
 801304c:	d10b      	bne.n	8013066 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 801304e:	68fb      	ldr	r3, [r7, #12]
 8013050:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013054:	691b      	ldr	r3, [r3, #16]
 8013056:	2b00      	cmp	r3, #0
 8013058:	d005      	beq.n	8013066 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 801305a:	68fb      	ldr	r3, [r7, #12]
 801305c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013060:	691b      	ldr	r3, [r3, #16]
 8013062:	68f8      	ldr	r0, [r7, #12]
 8013064:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8013066:	68f8      	ldr	r0, [r7, #12]
 8013068:	f001 f809 	bl	801407e <USBD_CtlSendStatus>
 801306c:	e01a      	b.n	80130a4 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801306e:	68fb      	ldr	r3, [r7, #12]
 8013070:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013074:	b2db      	uxtb	r3, r3
 8013076:	2b03      	cmp	r3, #3
 8013078:	d114      	bne.n	80130a4 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 801307a:	68fb      	ldr	r3, [r7, #12]
 801307c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013080:	699b      	ldr	r3, [r3, #24]
 8013082:	2b00      	cmp	r3, #0
 8013084:	d00e      	beq.n	80130a4 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8013086:	68fb      	ldr	r3, [r7, #12]
 8013088:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801308c:	699b      	ldr	r3, [r3, #24]
 801308e:	7afa      	ldrb	r2, [r7, #11]
 8013090:	4611      	mov	r1, r2
 8013092:	68f8      	ldr	r0, [r7, #12]
 8013094:	4798      	blx	r3
 8013096:	4603      	mov	r3, r0
 8013098:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 801309a:	7dfb      	ldrb	r3, [r7, #23]
 801309c:	2b00      	cmp	r3, #0
 801309e:	d001      	beq.n	80130a4 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 80130a0:	7dfb      	ldrb	r3, [r7, #23]
 80130a2:	e000      	b.n	80130a6 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 80130a4:	2300      	movs	r3, #0
}
 80130a6:	4618      	mov	r0, r3
 80130a8:	3718      	adds	r7, #24
 80130aa:	46bd      	mov	sp, r7
 80130ac:	bd80      	pop	{r7, pc}

080130ae <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80130ae:	b580      	push	{r7, lr}
 80130b0:	b086      	sub	sp, #24
 80130b2:	af00      	add	r7, sp, #0
 80130b4:	60f8      	str	r0, [r7, #12]
 80130b6:	460b      	mov	r3, r1
 80130b8:	607a      	str	r2, [r7, #4]
 80130ba:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80130bc:	7afb      	ldrb	r3, [r7, #11]
 80130be:	2b00      	cmp	r3, #0
 80130c0:	d16b      	bne.n	801319a <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 80130c2:	68fb      	ldr	r3, [r7, #12]
 80130c4:	3314      	adds	r3, #20
 80130c6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80130c8:	68fb      	ldr	r3, [r7, #12]
 80130ca:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80130ce:	2b02      	cmp	r3, #2
 80130d0:	d156      	bne.n	8013180 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 80130d2:	693b      	ldr	r3, [r7, #16]
 80130d4:	689a      	ldr	r2, [r3, #8]
 80130d6:	693b      	ldr	r3, [r7, #16]
 80130d8:	68db      	ldr	r3, [r3, #12]
 80130da:	429a      	cmp	r2, r3
 80130dc:	d914      	bls.n	8013108 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80130de:	693b      	ldr	r3, [r7, #16]
 80130e0:	689a      	ldr	r2, [r3, #8]
 80130e2:	693b      	ldr	r3, [r7, #16]
 80130e4:	68db      	ldr	r3, [r3, #12]
 80130e6:	1ad2      	subs	r2, r2, r3
 80130e8:	693b      	ldr	r3, [r7, #16]
 80130ea:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80130ec:	693b      	ldr	r3, [r7, #16]
 80130ee:	689b      	ldr	r3, [r3, #8]
 80130f0:	461a      	mov	r2, r3
 80130f2:	6879      	ldr	r1, [r7, #4]
 80130f4:	68f8      	ldr	r0, [r7, #12]
 80130f6:	f000 ff83 	bl	8014000 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80130fa:	2300      	movs	r3, #0
 80130fc:	2200      	movs	r2, #0
 80130fe:	2100      	movs	r1, #0
 8013100:	68f8      	ldr	r0, [r7, #12]
 8013102:	f001 fcd9 	bl	8014ab8 <USBD_LL_PrepareReceive>
 8013106:	e03b      	b.n	8013180 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8013108:	693b      	ldr	r3, [r7, #16]
 801310a:	68da      	ldr	r2, [r3, #12]
 801310c:	693b      	ldr	r3, [r7, #16]
 801310e:	689b      	ldr	r3, [r3, #8]
 8013110:	429a      	cmp	r2, r3
 8013112:	d11c      	bne.n	801314e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8013114:	693b      	ldr	r3, [r7, #16]
 8013116:	685a      	ldr	r2, [r3, #4]
 8013118:	693b      	ldr	r3, [r7, #16]
 801311a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801311c:	429a      	cmp	r2, r3
 801311e:	d316      	bcc.n	801314e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8013120:	693b      	ldr	r3, [r7, #16]
 8013122:	685a      	ldr	r2, [r3, #4]
 8013124:	68fb      	ldr	r3, [r7, #12]
 8013126:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 801312a:	429a      	cmp	r2, r3
 801312c:	d20f      	bcs.n	801314e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801312e:	2200      	movs	r2, #0
 8013130:	2100      	movs	r1, #0
 8013132:	68f8      	ldr	r0, [r7, #12]
 8013134:	f000 ff64 	bl	8014000 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8013138:	68fb      	ldr	r3, [r7, #12]
 801313a:	2200      	movs	r2, #0
 801313c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013140:	2300      	movs	r3, #0
 8013142:	2200      	movs	r2, #0
 8013144:	2100      	movs	r1, #0
 8013146:	68f8      	ldr	r0, [r7, #12]
 8013148:	f001 fcb6 	bl	8014ab8 <USBD_LL_PrepareReceive>
 801314c:	e018      	b.n	8013180 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801314e:	68fb      	ldr	r3, [r7, #12]
 8013150:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013154:	b2db      	uxtb	r3, r3
 8013156:	2b03      	cmp	r3, #3
 8013158:	d10b      	bne.n	8013172 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 801315a:	68fb      	ldr	r3, [r7, #12]
 801315c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013160:	68db      	ldr	r3, [r3, #12]
 8013162:	2b00      	cmp	r3, #0
 8013164:	d005      	beq.n	8013172 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8013166:	68fb      	ldr	r3, [r7, #12]
 8013168:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801316c:	68db      	ldr	r3, [r3, #12]
 801316e:	68f8      	ldr	r0, [r7, #12]
 8013170:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8013172:	2180      	movs	r1, #128	; 0x80
 8013174:	68f8      	ldr	r0, [r7, #12]
 8013176:	f001 fbf5 	bl	8014964 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 801317a:	68f8      	ldr	r0, [r7, #12]
 801317c:	f000 ff92 	bl	80140a4 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8013180:	68fb      	ldr	r3, [r7, #12]
 8013182:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8013186:	2b01      	cmp	r3, #1
 8013188:	d122      	bne.n	80131d0 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 801318a:	68f8      	ldr	r0, [r7, #12]
 801318c:	f7ff fe98 	bl	8012ec0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8013190:	68fb      	ldr	r3, [r7, #12]
 8013192:	2200      	movs	r2, #0
 8013194:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8013198:	e01a      	b.n	80131d0 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801319a:	68fb      	ldr	r3, [r7, #12]
 801319c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80131a0:	b2db      	uxtb	r3, r3
 80131a2:	2b03      	cmp	r3, #3
 80131a4:	d114      	bne.n	80131d0 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 80131a6:	68fb      	ldr	r3, [r7, #12]
 80131a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80131ac:	695b      	ldr	r3, [r3, #20]
 80131ae:	2b00      	cmp	r3, #0
 80131b0:	d00e      	beq.n	80131d0 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 80131b2:	68fb      	ldr	r3, [r7, #12]
 80131b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80131b8:	695b      	ldr	r3, [r3, #20]
 80131ba:	7afa      	ldrb	r2, [r7, #11]
 80131bc:	4611      	mov	r1, r2
 80131be:	68f8      	ldr	r0, [r7, #12]
 80131c0:	4798      	blx	r3
 80131c2:	4603      	mov	r3, r0
 80131c4:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 80131c6:	7dfb      	ldrb	r3, [r7, #23]
 80131c8:	2b00      	cmp	r3, #0
 80131ca:	d001      	beq.n	80131d0 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 80131cc:	7dfb      	ldrb	r3, [r7, #23]
 80131ce:	e000      	b.n	80131d2 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 80131d0:	2300      	movs	r3, #0
}
 80131d2:	4618      	mov	r0, r3
 80131d4:	3718      	adds	r7, #24
 80131d6:	46bd      	mov	sp, r7
 80131d8:	bd80      	pop	{r7, pc}

080131da <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80131da:	b580      	push	{r7, lr}
 80131dc:	b082      	sub	sp, #8
 80131de:	af00      	add	r7, sp, #0
 80131e0:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80131e2:	687b      	ldr	r3, [r7, #4]
 80131e4:	2201      	movs	r2, #1
 80131e6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80131ea:	687b      	ldr	r3, [r7, #4]
 80131ec:	2200      	movs	r2, #0
 80131ee:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80131f2:	687b      	ldr	r3, [r7, #4]
 80131f4:	2200      	movs	r2, #0
 80131f6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	2200      	movs	r2, #0
 80131fc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8013200:	687b      	ldr	r3, [r7, #4]
 8013202:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013206:	2b00      	cmp	r3, #0
 8013208:	d101      	bne.n	801320e <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 801320a:	2303      	movs	r3, #3
 801320c:	e02f      	b.n	801326e <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 801320e:	687b      	ldr	r3, [r7, #4]
 8013210:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8013214:	2b00      	cmp	r3, #0
 8013216:	d00f      	beq.n	8013238 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8013218:	687b      	ldr	r3, [r7, #4]
 801321a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801321e:	685b      	ldr	r3, [r3, #4]
 8013220:	2b00      	cmp	r3, #0
 8013222:	d009      	beq.n	8013238 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8013224:	687b      	ldr	r3, [r7, #4]
 8013226:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801322a:	685b      	ldr	r3, [r3, #4]
 801322c:	687a      	ldr	r2, [r7, #4]
 801322e:	6852      	ldr	r2, [r2, #4]
 8013230:	b2d2      	uxtb	r2, r2
 8013232:	4611      	mov	r1, r2
 8013234:	6878      	ldr	r0, [r7, #4]
 8013236:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8013238:	2340      	movs	r3, #64	; 0x40
 801323a:	2200      	movs	r2, #0
 801323c:	2100      	movs	r1, #0
 801323e:	6878      	ldr	r0, [r7, #4]
 8013240:	f001 fb4b 	bl	80148da <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8013244:	687b      	ldr	r3, [r7, #4]
 8013246:	2201      	movs	r2, #1
 8013248:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801324c:	687b      	ldr	r3, [r7, #4]
 801324e:	2240      	movs	r2, #64	; 0x40
 8013250:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8013254:	2340      	movs	r3, #64	; 0x40
 8013256:	2200      	movs	r2, #0
 8013258:	2180      	movs	r1, #128	; 0x80
 801325a:	6878      	ldr	r0, [r7, #4]
 801325c:	f001 fb3d 	bl	80148da <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8013260:	687b      	ldr	r3, [r7, #4]
 8013262:	2201      	movs	r2, #1
 8013264:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8013266:	687b      	ldr	r3, [r7, #4]
 8013268:	2240      	movs	r2, #64	; 0x40
 801326a:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 801326c:	2300      	movs	r3, #0
}
 801326e:	4618      	mov	r0, r3
 8013270:	3708      	adds	r7, #8
 8013272:	46bd      	mov	sp, r7
 8013274:	bd80      	pop	{r7, pc}

08013276 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8013276:	b480      	push	{r7}
 8013278:	b083      	sub	sp, #12
 801327a:	af00      	add	r7, sp, #0
 801327c:	6078      	str	r0, [r7, #4]
 801327e:	460b      	mov	r3, r1
 8013280:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8013282:	687b      	ldr	r3, [r7, #4]
 8013284:	78fa      	ldrb	r2, [r7, #3]
 8013286:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8013288:	2300      	movs	r3, #0
}
 801328a:	4618      	mov	r0, r3
 801328c:	370c      	adds	r7, #12
 801328e:	46bd      	mov	sp, r7
 8013290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013294:	4770      	bx	lr

08013296 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8013296:	b480      	push	{r7}
 8013298:	b083      	sub	sp, #12
 801329a:	af00      	add	r7, sp, #0
 801329c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 801329e:	687b      	ldr	r3, [r7, #4]
 80132a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80132a4:	b2da      	uxtb	r2, r3
 80132a6:	687b      	ldr	r3, [r7, #4]
 80132a8:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80132ac:	687b      	ldr	r3, [r7, #4]
 80132ae:	2204      	movs	r2, #4
 80132b0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80132b4:	2300      	movs	r3, #0
}
 80132b6:	4618      	mov	r0, r3
 80132b8:	370c      	adds	r7, #12
 80132ba:	46bd      	mov	sp, r7
 80132bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132c0:	4770      	bx	lr

080132c2 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80132c2:	b480      	push	{r7}
 80132c4:	b083      	sub	sp, #12
 80132c6:	af00      	add	r7, sp, #0
 80132c8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80132ca:	687b      	ldr	r3, [r7, #4]
 80132cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80132d0:	b2db      	uxtb	r3, r3
 80132d2:	2b04      	cmp	r3, #4
 80132d4:	d106      	bne.n	80132e4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80132d6:	687b      	ldr	r3, [r7, #4]
 80132d8:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80132dc:	b2da      	uxtb	r2, r3
 80132de:	687b      	ldr	r3, [r7, #4]
 80132e0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80132e4:	2300      	movs	r3, #0
}
 80132e6:	4618      	mov	r0, r3
 80132e8:	370c      	adds	r7, #12
 80132ea:	46bd      	mov	sp, r7
 80132ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132f0:	4770      	bx	lr

080132f2 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80132f2:	b580      	push	{r7, lr}
 80132f4:	b082      	sub	sp, #8
 80132f6:	af00      	add	r7, sp, #0
 80132f8:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 80132fa:	687b      	ldr	r3, [r7, #4]
 80132fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013300:	2b00      	cmp	r3, #0
 8013302:	d101      	bne.n	8013308 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8013304:	2303      	movs	r3, #3
 8013306:	e012      	b.n	801332e <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013308:	687b      	ldr	r3, [r7, #4]
 801330a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801330e:	b2db      	uxtb	r3, r3
 8013310:	2b03      	cmp	r3, #3
 8013312:	d10b      	bne.n	801332c <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8013314:	687b      	ldr	r3, [r7, #4]
 8013316:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801331a:	69db      	ldr	r3, [r3, #28]
 801331c:	2b00      	cmp	r3, #0
 801331e:	d005      	beq.n	801332c <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8013320:	687b      	ldr	r3, [r7, #4]
 8013322:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013326:	69db      	ldr	r3, [r3, #28]
 8013328:	6878      	ldr	r0, [r7, #4]
 801332a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801332c:	2300      	movs	r3, #0
}
 801332e:	4618      	mov	r0, r3
 8013330:	3708      	adds	r7, #8
 8013332:	46bd      	mov	sp, r7
 8013334:	bd80      	pop	{r7, pc}

08013336 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8013336:	b580      	push	{r7, lr}
 8013338:	b082      	sub	sp, #8
 801333a:	af00      	add	r7, sp, #0
 801333c:	6078      	str	r0, [r7, #4]
 801333e:	460b      	mov	r3, r1
 8013340:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8013342:	687b      	ldr	r3, [r7, #4]
 8013344:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013348:	2b00      	cmp	r3, #0
 801334a:	d101      	bne.n	8013350 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 801334c:	2303      	movs	r3, #3
 801334e:	e014      	b.n	801337a <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013350:	687b      	ldr	r3, [r7, #4]
 8013352:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013356:	b2db      	uxtb	r3, r3
 8013358:	2b03      	cmp	r3, #3
 801335a:	d10d      	bne.n	8013378 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 801335c:	687b      	ldr	r3, [r7, #4]
 801335e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013362:	6a1b      	ldr	r3, [r3, #32]
 8013364:	2b00      	cmp	r3, #0
 8013366:	d007      	beq.n	8013378 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8013368:	687b      	ldr	r3, [r7, #4]
 801336a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801336e:	6a1b      	ldr	r3, [r3, #32]
 8013370:	78fa      	ldrb	r2, [r7, #3]
 8013372:	4611      	mov	r1, r2
 8013374:	6878      	ldr	r0, [r7, #4]
 8013376:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8013378:	2300      	movs	r3, #0
}
 801337a:	4618      	mov	r0, r3
 801337c:	3708      	adds	r7, #8
 801337e:	46bd      	mov	sp, r7
 8013380:	bd80      	pop	{r7, pc}

08013382 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8013382:	b580      	push	{r7, lr}
 8013384:	b082      	sub	sp, #8
 8013386:	af00      	add	r7, sp, #0
 8013388:	6078      	str	r0, [r7, #4]
 801338a:	460b      	mov	r3, r1
 801338c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013394:	2b00      	cmp	r3, #0
 8013396:	d101      	bne.n	801339c <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 8013398:	2303      	movs	r3, #3
 801339a:	e014      	b.n	80133c6 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801339c:	687b      	ldr	r3, [r7, #4]
 801339e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80133a2:	b2db      	uxtb	r3, r3
 80133a4:	2b03      	cmp	r3, #3
 80133a6:	d10d      	bne.n	80133c4 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 80133a8:	687b      	ldr	r3, [r7, #4]
 80133aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80133ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80133b0:	2b00      	cmp	r3, #0
 80133b2:	d007      	beq.n	80133c4 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 80133b4:	687b      	ldr	r3, [r7, #4]
 80133b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80133ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80133bc:	78fa      	ldrb	r2, [r7, #3]
 80133be:	4611      	mov	r1, r2
 80133c0:	6878      	ldr	r0, [r7, #4]
 80133c2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80133c4:	2300      	movs	r3, #0
}
 80133c6:	4618      	mov	r0, r3
 80133c8:	3708      	adds	r7, #8
 80133ca:	46bd      	mov	sp, r7
 80133cc:	bd80      	pop	{r7, pc}

080133ce <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80133ce:	b480      	push	{r7}
 80133d0:	b083      	sub	sp, #12
 80133d2:	af00      	add	r7, sp, #0
 80133d4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80133d6:	2300      	movs	r3, #0
}
 80133d8:	4618      	mov	r0, r3
 80133da:	370c      	adds	r7, #12
 80133dc:	46bd      	mov	sp, r7
 80133de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133e2:	4770      	bx	lr

080133e4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80133e4:	b580      	push	{r7, lr}
 80133e6:	b082      	sub	sp, #8
 80133e8:	af00      	add	r7, sp, #0
 80133ea:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80133ec:	687b      	ldr	r3, [r7, #4]
 80133ee:	2201      	movs	r2, #1
 80133f0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 80133f4:	687b      	ldr	r3, [r7, #4]
 80133f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80133fa:	2b00      	cmp	r3, #0
 80133fc:	d009      	beq.n	8013412 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80133fe:	687b      	ldr	r3, [r7, #4]
 8013400:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013404:	685b      	ldr	r3, [r3, #4]
 8013406:	687a      	ldr	r2, [r7, #4]
 8013408:	6852      	ldr	r2, [r2, #4]
 801340a:	b2d2      	uxtb	r2, r2
 801340c:	4611      	mov	r1, r2
 801340e:	6878      	ldr	r0, [r7, #4]
 8013410:	4798      	blx	r3
  }

  return USBD_OK;
 8013412:	2300      	movs	r3, #0
}
 8013414:	4618      	mov	r0, r3
 8013416:	3708      	adds	r7, #8
 8013418:	46bd      	mov	sp, r7
 801341a:	bd80      	pop	{r7, pc}

0801341c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801341c:	b480      	push	{r7}
 801341e:	b087      	sub	sp, #28
 8013420:	af00      	add	r7, sp, #0
 8013422:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8013424:	687b      	ldr	r3, [r7, #4]
 8013426:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8013428:	697b      	ldr	r3, [r7, #20]
 801342a:	781b      	ldrb	r3, [r3, #0]
 801342c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 801342e:	697b      	ldr	r3, [r7, #20]
 8013430:	3301      	adds	r3, #1
 8013432:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8013434:	697b      	ldr	r3, [r7, #20]
 8013436:	781b      	ldrb	r3, [r3, #0]
 8013438:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 801343a:	8a3b      	ldrh	r3, [r7, #16]
 801343c:	021b      	lsls	r3, r3, #8
 801343e:	b21a      	sxth	r2, r3
 8013440:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8013444:	4313      	orrs	r3, r2
 8013446:	b21b      	sxth	r3, r3
 8013448:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 801344a:	89fb      	ldrh	r3, [r7, #14]
}
 801344c:	4618      	mov	r0, r3
 801344e:	371c      	adds	r7, #28
 8013450:	46bd      	mov	sp, r7
 8013452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013456:	4770      	bx	lr

08013458 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013458:	b580      	push	{r7, lr}
 801345a:	b084      	sub	sp, #16
 801345c:	af00      	add	r7, sp, #0
 801345e:	6078      	str	r0, [r7, #4]
 8013460:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013462:	2300      	movs	r3, #0
 8013464:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013466:	683b      	ldr	r3, [r7, #0]
 8013468:	781b      	ldrb	r3, [r3, #0]
 801346a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801346e:	2b40      	cmp	r3, #64	; 0x40
 8013470:	d005      	beq.n	801347e <USBD_StdDevReq+0x26>
 8013472:	2b40      	cmp	r3, #64	; 0x40
 8013474:	d853      	bhi.n	801351e <USBD_StdDevReq+0xc6>
 8013476:	2b00      	cmp	r3, #0
 8013478:	d00b      	beq.n	8013492 <USBD_StdDevReq+0x3a>
 801347a:	2b20      	cmp	r3, #32
 801347c:	d14f      	bne.n	801351e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801347e:	687b      	ldr	r3, [r7, #4]
 8013480:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013484:	689b      	ldr	r3, [r3, #8]
 8013486:	6839      	ldr	r1, [r7, #0]
 8013488:	6878      	ldr	r0, [r7, #4]
 801348a:	4798      	blx	r3
 801348c:	4603      	mov	r3, r0
 801348e:	73fb      	strb	r3, [r7, #15]
      break;
 8013490:	e04a      	b.n	8013528 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013492:	683b      	ldr	r3, [r7, #0]
 8013494:	785b      	ldrb	r3, [r3, #1]
 8013496:	2b09      	cmp	r3, #9
 8013498:	d83b      	bhi.n	8013512 <USBD_StdDevReq+0xba>
 801349a:	a201      	add	r2, pc, #4	; (adr r2, 80134a0 <USBD_StdDevReq+0x48>)
 801349c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80134a0:	080134f5 	.word	0x080134f5
 80134a4:	08013509 	.word	0x08013509
 80134a8:	08013513 	.word	0x08013513
 80134ac:	080134ff 	.word	0x080134ff
 80134b0:	08013513 	.word	0x08013513
 80134b4:	080134d3 	.word	0x080134d3
 80134b8:	080134c9 	.word	0x080134c9
 80134bc:	08013513 	.word	0x08013513
 80134c0:	080134eb 	.word	0x080134eb
 80134c4:	080134dd 	.word	0x080134dd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80134c8:	6839      	ldr	r1, [r7, #0]
 80134ca:	6878      	ldr	r0, [r7, #4]
 80134cc:	f000 f9de 	bl	801388c <USBD_GetDescriptor>
          break;
 80134d0:	e024      	b.n	801351c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80134d2:	6839      	ldr	r1, [r7, #0]
 80134d4:	6878      	ldr	r0, [r7, #4]
 80134d6:	f000 fb43 	bl	8013b60 <USBD_SetAddress>
          break;
 80134da:	e01f      	b.n	801351c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80134dc:	6839      	ldr	r1, [r7, #0]
 80134de:	6878      	ldr	r0, [r7, #4]
 80134e0:	f000 fb82 	bl	8013be8 <USBD_SetConfig>
 80134e4:	4603      	mov	r3, r0
 80134e6:	73fb      	strb	r3, [r7, #15]
          break;
 80134e8:	e018      	b.n	801351c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80134ea:	6839      	ldr	r1, [r7, #0]
 80134ec:	6878      	ldr	r0, [r7, #4]
 80134ee:	f000 fc21 	bl	8013d34 <USBD_GetConfig>
          break;
 80134f2:	e013      	b.n	801351c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80134f4:	6839      	ldr	r1, [r7, #0]
 80134f6:	6878      	ldr	r0, [r7, #4]
 80134f8:	f000 fc52 	bl	8013da0 <USBD_GetStatus>
          break;
 80134fc:	e00e      	b.n	801351c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80134fe:	6839      	ldr	r1, [r7, #0]
 8013500:	6878      	ldr	r0, [r7, #4]
 8013502:	f000 fc81 	bl	8013e08 <USBD_SetFeature>
          break;
 8013506:	e009      	b.n	801351c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8013508:	6839      	ldr	r1, [r7, #0]
 801350a:	6878      	ldr	r0, [r7, #4]
 801350c:	f000 fc90 	bl	8013e30 <USBD_ClrFeature>
          break;
 8013510:	e004      	b.n	801351c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8013512:	6839      	ldr	r1, [r7, #0]
 8013514:	6878      	ldr	r0, [r7, #4]
 8013516:	f000 fce7 	bl	8013ee8 <USBD_CtlError>
          break;
 801351a:	bf00      	nop
      }
      break;
 801351c:	e004      	b.n	8013528 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 801351e:	6839      	ldr	r1, [r7, #0]
 8013520:	6878      	ldr	r0, [r7, #4]
 8013522:	f000 fce1 	bl	8013ee8 <USBD_CtlError>
      break;
 8013526:	bf00      	nop
  }

  return ret;
 8013528:	7bfb      	ldrb	r3, [r7, #15]
}
 801352a:	4618      	mov	r0, r3
 801352c:	3710      	adds	r7, #16
 801352e:	46bd      	mov	sp, r7
 8013530:	bd80      	pop	{r7, pc}
 8013532:	bf00      	nop

08013534 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013534:	b580      	push	{r7, lr}
 8013536:	b084      	sub	sp, #16
 8013538:	af00      	add	r7, sp, #0
 801353a:	6078      	str	r0, [r7, #4]
 801353c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801353e:	2300      	movs	r3, #0
 8013540:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013542:	683b      	ldr	r3, [r7, #0]
 8013544:	781b      	ldrb	r3, [r3, #0]
 8013546:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801354a:	2b40      	cmp	r3, #64	; 0x40
 801354c:	d005      	beq.n	801355a <USBD_StdItfReq+0x26>
 801354e:	2b40      	cmp	r3, #64	; 0x40
 8013550:	d82f      	bhi.n	80135b2 <USBD_StdItfReq+0x7e>
 8013552:	2b00      	cmp	r3, #0
 8013554:	d001      	beq.n	801355a <USBD_StdItfReq+0x26>
 8013556:	2b20      	cmp	r3, #32
 8013558:	d12b      	bne.n	80135b2 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 801355a:	687b      	ldr	r3, [r7, #4]
 801355c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013560:	b2db      	uxtb	r3, r3
 8013562:	3b01      	subs	r3, #1
 8013564:	2b02      	cmp	r3, #2
 8013566:	d81d      	bhi.n	80135a4 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8013568:	683b      	ldr	r3, [r7, #0]
 801356a:	889b      	ldrh	r3, [r3, #4]
 801356c:	b2db      	uxtb	r3, r3
 801356e:	2b01      	cmp	r3, #1
 8013570:	d813      	bhi.n	801359a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8013572:	687b      	ldr	r3, [r7, #4]
 8013574:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013578:	689b      	ldr	r3, [r3, #8]
 801357a:	6839      	ldr	r1, [r7, #0]
 801357c:	6878      	ldr	r0, [r7, #4]
 801357e:	4798      	blx	r3
 8013580:	4603      	mov	r3, r0
 8013582:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8013584:	683b      	ldr	r3, [r7, #0]
 8013586:	88db      	ldrh	r3, [r3, #6]
 8013588:	2b00      	cmp	r3, #0
 801358a:	d110      	bne.n	80135ae <USBD_StdItfReq+0x7a>
 801358c:	7bfb      	ldrb	r3, [r7, #15]
 801358e:	2b00      	cmp	r3, #0
 8013590:	d10d      	bne.n	80135ae <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8013592:	6878      	ldr	r0, [r7, #4]
 8013594:	f000 fd73 	bl	801407e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8013598:	e009      	b.n	80135ae <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 801359a:	6839      	ldr	r1, [r7, #0]
 801359c:	6878      	ldr	r0, [r7, #4]
 801359e:	f000 fca3 	bl	8013ee8 <USBD_CtlError>
          break;
 80135a2:	e004      	b.n	80135ae <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 80135a4:	6839      	ldr	r1, [r7, #0]
 80135a6:	6878      	ldr	r0, [r7, #4]
 80135a8:	f000 fc9e 	bl	8013ee8 <USBD_CtlError>
          break;
 80135ac:	e000      	b.n	80135b0 <USBD_StdItfReq+0x7c>
          break;
 80135ae:	bf00      	nop
      }
      break;
 80135b0:	e004      	b.n	80135bc <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 80135b2:	6839      	ldr	r1, [r7, #0]
 80135b4:	6878      	ldr	r0, [r7, #4]
 80135b6:	f000 fc97 	bl	8013ee8 <USBD_CtlError>
      break;
 80135ba:	bf00      	nop
  }

  return ret;
 80135bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80135be:	4618      	mov	r0, r3
 80135c0:	3710      	adds	r7, #16
 80135c2:	46bd      	mov	sp, r7
 80135c4:	bd80      	pop	{r7, pc}

080135c6 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80135c6:	b580      	push	{r7, lr}
 80135c8:	b084      	sub	sp, #16
 80135ca:	af00      	add	r7, sp, #0
 80135cc:	6078      	str	r0, [r7, #4]
 80135ce:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80135d0:	2300      	movs	r3, #0
 80135d2:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 80135d4:	683b      	ldr	r3, [r7, #0]
 80135d6:	889b      	ldrh	r3, [r3, #4]
 80135d8:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80135da:	683b      	ldr	r3, [r7, #0]
 80135dc:	781b      	ldrb	r3, [r3, #0]
 80135de:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80135e2:	2b40      	cmp	r3, #64	; 0x40
 80135e4:	d007      	beq.n	80135f6 <USBD_StdEPReq+0x30>
 80135e6:	2b40      	cmp	r3, #64	; 0x40
 80135e8:	f200 8145 	bhi.w	8013876 <USBD_StdEPReq+0x2b0>
 80135ec:	2b00      	cmp	r3, #0
 80135ee:	d00c      	beq.n	801360a <USBD_StdEPReq+0x44>
 80135f0:	2b20      	cmp	r3, #32
 80135f2:	f040 8140 	bne.w	8013876 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80135f6:	687b      	ldr	r3, [r7, #4]
 80135f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80135fc:	689b      	ldr	r3, [r3, #8]
 80135fe:	6839      	ldr	r1, [r7, #0]
 8013600:	6878      	ldr	r0, [r7, #4]
 8013602:	4798      	blx	r3
 8013604:	4603      	mov	r3, r0
 8013606:	73fb      	strb	r3, [r7, #15]
      break;
 8013608:	e13a      	b.n	8013880 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801360a:	683b      	ldr	r3, [r7, #0]
 801360c:	785b      	ldrb	r3, [r3, #1]
 801360e:	2b03      	cmp	r3, #3
 8013610:	d007      	beq.n	8013622 <USBD_StdEPReq+0x5c>
 8013612:	2b03      	cmp	r3, #3
 8013614:	f300 8129 	bgt.w	801386a <USBD_StdEPReq+0x2a4>
 8013618:	2b00      	cmp	r3, #0
 801361a:	d07f      	beq.n	801371c <USBD_StdEPReq+0x156>
 801361c:	2b01      	cmp	r3, #1
 801361e:	d03c      	beq.n	801369a <USBD_StdEPReq+0xd4>
 8013620:	e123      	b.n	801386a <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8013622:	687b      	ldr	r3, [r7, #4]
 8013624:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013628:	b2db      	uxtb	r3, r3
 801362a:	2b02      	cmp	r3, #2
 801362c:	d002      	beq.n	8013634 <USBD_StdEPReq+0x6e>
 801362e:	2b03      	cmp	r3, #3
 8013630:	d016      	beq.n	8013660 <USBD_StdEPReq+0x9a>
 8013632:	e02c      	b.n	801368e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013634:	7bbb      	ldrb	r3, [r7, #14]
 8013636:	2b00      	cmp	r3, #0
 8013638:	d00d      	beq.n	8013656 <USBD_StdEPReq+0x90>
 801363a:	7bbb      	ldrb	r3, [r7, #14]
 801363c:	2b80      	cmp	r3, #128	; 0x80
 801363e:	d00a      	beq.n	8013656 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013640:	7bbb      	ldrb	r3, [r7, #14]
 8013642:	4619      	mov	r1, r3
 8013644:	6878      	ldr	r0, [r7, #4]
 8013646:	f001 f98d 	bl	8014964 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801364a:	2180      	movs	r1, #128	; 0x80
 801364c:	6878      	ldr	r0, [r7, #4]
 801364e:	f001 f989 	bl	8014964 <USBD_LL_StallEP>
 8013652:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013654:	e020      	b.n	8013698 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8013656:	6839      	ldr	r1, [r7, #0]
 8013658:	6878      	ldr	r0, [r7, #4]
 801365a:	f000 fc45 	bl	8013ee8 <USBD_CtlError>
              break;
 801365e:	e01b      	b.n	8013698 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013660:	683b      	ldr	r3, [r7, #0]
 8013662:	885b      	ldrh	r3, [r3, #2]
 8013664:	2b00      	cmp	r3, #0
 8013666:	d10e      	bne.n	8013686 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8013668:	7bbb      	ldrb	r3, [r7, #14]
 801366a:	2b00      	cmp	r3, #0
 801366c:	d00b      	beq.n	8013686 <USBD_StdEPReq+0xc0>
 801366e:	7bbb      	ldrb	r3, [r7, #14]
 8013670:	2b80      	cmp	r3, #128	; 0x80
 8013672:	d008      	beq.n	8013686 <USBD_StdEPReq+0xc0>
 8013674:	683b      	ldr	r3, [r7, #0]
 8013676:	88db      	ldrh	r3, [r3, #6]
 8013678:	2b00      	cmp	r3, #0
 801367a:	d104      	bne.n	8013686 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 801367c:	7bbb      	ldrb	r3, [r7, #14]
 801367e:	4619      	mov	r1, r3
 8013680:	6878      	ldr	r0, [r7, #4]
 8013682:	f001 f96f 	bl	8014964 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8013686:	6878      	ldr	r0, [r7, #4]
 8013688:	f000 fcf9 	bl	801407e <USBD_CtlSendStatus>

              break;
 801368c:	e004      	b.n	8013698 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 801368e:	6839      	ldr	r1, [r7, #0]
 8013690:	6878      	ldr	r0, [r7, #4]
 8013692:	f000 fc29 	bl	8013ee8 <USBD_CtlError>
              break;
 8013696:	bf00      	nop
          }
          break;
 8013698:	e0ec      	b.n	8013874 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801369a:	687b      	ldr	r3, [r7, #4]
 801369c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80136a0:	b2db      	uxtb	r3, r3
 80136a2:	2b02      	cmp	r3, #2
 80136a4:	d002      	beq.n	80136ac <USBD_StdEPReq+0xe6>
 80136a6:	2b03      	cmp	r3, #3
 80136a8:	d016      	beq.n	80136d8 <USBD_StdEPReq+0x112>
 80136aa:	e030      	b.n	801370e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80136ac:	7bbb      	ldrb	r3, [r7, #14]
 80136ae:	2b00      	cmp	r3, #0
 80136b0:	d00d      	beq.n	80136ce <USBD_StdEPReq+0x108>
 80136b2:	7bbb      	ldrb	r3, [r7, #14]
 80136b4:	2b80      	cmp	r3, #128	; 0x80
 80136b6:	d00a      	beq.n	80136ce <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80136b8:	7bbb      	ldrb	r3, [r7, #14]
 80136ba:	4619      	mov	r1, r3
 80136bc:	6878      	ldr	r0, [r7, #4]
 80136be:	f001 f951 	bl	8014964 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80136c2:	2180      	movs	r1, #128	; 0x80
 80136c4:	6878      	ldr	r0, [r7, #4]
 80136c6:	f001 f94d 	bl	8014964 <USBD_LL_StallEP>
 80136ca:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80136cc:	e025      	b.n	801371a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 80136ce:	6839      	ldr	r1, [r7, #0]
 80136d0:	6878      	ldr	r0, [r7, #4]
 80136d2:	f000 fc09 	bl	8013ee8 <USBD_CtlError>
              break;
 80136d6:	e020      	b.n	801371a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80136d8:	683b      	ldr	r3, [r7, #0]
 80136da:	885b      	ldrh	r3, [r3, #2]
 80136dc:	2b00      	cmp	r3, #0
 80136de:	d11b      	bne.n	8013718 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80136e0:	7bbb      	ldrb	r3, [r7, #14]
 80136e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80136e6:	2b00      	cmp	r3, #0
 80136e8:	d004      	beq.n	80136f4 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80136ea:	7bbb      	ldrb	r3, [r7, #14]
 80136ec:	4619      	mov	r1, r3
 80136ee:	6878      	ldr	r0, [r7, #4]
 80136f0:	f001 f957 	bl	80149a2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80136f4:	6878      	ldr	r0, [r7, #4]
 80136f6:	f000 fcc2 	bl	801407e <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80136fa:	687b      	ldr	r3, [r7, #4]
 80136fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013700:	689b      	ldr	r3, [r3, #8]
 8013702:	6839      	ldr	r1, [r7, #0]
 8013704:	6878      	ldr	r0, [r7, #4]
 8013706:	4798      	blx	r3
 8013708:	4603      	mov	r3, r0
 801370a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 801370c:	e004      	b.n	8013718 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 801370e:	6839      	ldr	r1, [r7, #0]
 8013710:	6878      	ldr	r0, [r7, #4]
 8013712:	f000 fbe9 	bl	8013ee8 <USBD_CtlError>
              break;
 8013716:	e000      	b.n	801371a <USBD_StdEPReq+0x154>
              break;
 8013718:	bf00      	nop
          }
          break;
 801371a:	e0ab      	b.n	8013874 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801371c:	687b      	ldr	r3, [r7, #4]
 801371e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013722:	b2db      	uxtb	r3, r3
 8013724:	2b02      	cmp	r3, #2
 8013726:	d002      	beq.n	801372e <USBD_StdEPReq+0x168>
 8013728:	2b03      	cmp	r3, #3
 801372a:	d032      	beq.n	8013792 <USBD_StdEPReq+0x1cc>
 801372c:	e097      	b.n	801385e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801372e:	7bbb      	ldrb	r3, [r7, #14]
 8013730:	2b00      	cmp	r3, #0
 8013732:	d007      	beq.n	8013744 <USBD_StdEPReq+0x17e>
 8013734:	7bbb      	ldrb	r3, [r7, #14]
 8013736:	2b80      	cmp	r3, #128	; 0x80
 8013738:	d004      	beq.n	8013744 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 801373a:	6839      	ldr	r1, [r7, #0]
 801373c:	6878      	ldr	r0, [r7, #4]
 801373e:	f000 fbd3 	bl	8013ee8 <USBD_CtlError>
                break;
 8013742:	e091      	b.n	8013868 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013744:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013748:	2b00      	cmp	r3, #0
 801374a:	da0b      	bge.n	8013764 <USBD_StdEPReq+0x19e>
 801374c:	7bbb      	ldrb	r3, [r7, #14]
 801374e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8013752:	4613      	mov	r3, r2
 8013754:	009b      	lsls	r3, r3, #2
 8013756:	4413      	add	r3, r2
 8013758:	009b      	lsls	r3, r3, #2
 801375a:	3310      	adds	r3, #16
 801375c:	687a      	ldr	r2, [r7, #4]
 801375e:	4413      	add	r3, r2
 8013760:	3304      	adds	r3, #4
 8013762:	e00b      	b.n	801377c <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013764:	7bbb      	ldrb	r3, [r7, #14]
 8013766:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801376a:	4613      	mov	r3, r2
 801376c:	009b      	lsls	r3, r3, #2
 801376e:	4413      	add	r3, r2
 8013770:	009b      	lsls	r3, r3, #2
 8013772:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8013776:	687a      	ldr	r2, [r7, #4]
 8013778:	4413      	add	r3, r2
 801377a:	3304      	adds	r3, #4
 801377c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 801377e:	68bb      	ldr	r3, [r7, #8]
 8013780:	2200      	movs	r2, #0
 8013782:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013784:	68bb      	ldr	r3, [r7, #8]
 8013786:	2202      	movs	r2, #2
 8013788:	4619      	mov	r1, r3
 801378a:	6878      	ldr	r0, [r7, #4]
 801378c:	f000 fc1d 	bl	8013fca <USBD_CtlSendData>
              break;
 8013790:	e06a      	b.n	8013868 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8013792:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013796:	2b00      	cmp	r3, #0
 8013798:	da11      	bge.n	80137be <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801379a:	7bbb      	ldrb	r3, [r7, #14]
 801379c:	f003 020f 	and.w	r2, r3, #15
 80137a0:	6879      	ldr	r1, [r7, #4]
 80137a2:	4613      	mov	r3, r2
 80137a4:	009b      	lsls	r3, r3, #2
 80137a6:	4413      	add	r3, r2
 80137a8:	009b      	lsls	r3, r3, #2
 80137aa:	440b      	add	r3, r1
 80137ac:	3324      	adds	r3, #36	; 0x24
 80137ae:	881b      	ldrh	r3, [r3, #0]
 80137b0:	2b00      	cmp	r3, #0
 80137b2:	d117      	bne.n	80137e4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80137b4:	6839      	ldr	r1, [r7, #0]
 80137b6:	6878      	ldr	r0, [r7, #4]
 80137b8:	f000 fb96 	bl	8013ee8 <USBD_CtlError>
                  break;
 80137bc:	e054      	b.n	8013868 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80137be:	7bbb      	ldrb	r3, [r7, #14]
 80137c0:	f003 020f 	and.w	r2, r3, #15
 80137c4:	6879      	ldr	r1, [r7, #4]
 80137c6:	4613      	mov	r3, r2
 80137c8:	009b      	lsls	r3, r3, #2
 80137ca:	4413      	add	r3, r2
 80137cc:	009b      	lsls	r3, r3, #2
 80137ce:	440b      	add	r3, r1
 80137d0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80137d4:	881b      	ldrh	r3, [r3, #0]
 80137d6:	2b00      	cmp	r3, #0
 80137d8:	d104      	bne.n	80137e4 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80137da:	6839      	ldr	r1, [r7, #0]
 80137dc:	6878      	ldr	r0, [r7, #4]
 80137de:	f000 fb83 	bl	8013ee8 <USBD_CtlError>
                  break;
 80137e2:	e041      	b.n	8013868 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80137e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80137e8:	2b00      	cmp	r3, #0
 80137ea:	da0b      	bge.n	8013804 <USBD_StdEPReq+0x23e>
 80137ec:	7bbb      	ldrb	r3, [r7, #14]
 80137ee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80137f2:	4613      	mov	r3, r2
 80137f4:	009b      	lsls	r3, r3, #2
 80137f6:	4413      	add	r3, r2
 80137f8:	009b      	lsls	r3, r3, #2
 80137fa:	3310      	adds	r3, #16
 80137fc:	687a      	ldr	r2, [r7, #4]
 80137fe:	4413      	add	r3, r2
 8013800:	3304      	adds	r3, #4
 8013802:	e00b      	b.n	801381c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013804:	7bbb      	ldrb	r3, [r7, #14]
 8013806:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801380a:	4613      	mov	r3, r2
 801380c:	009b      	lsls	r3, r3, #2
 801380e:	4413      	add	r3, r2
 8013810:	009b      	lsls	r3, r3, #2
 8013812:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8013816:	687a      	ldr	r2, [r7, #4]
 8013818:	4413      	add	r3, r2
 801381a:	3304      	adds	r3, #4
 801381c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801381e:	7bbb      	ldrb	r3, [r7, #14]
 8013820:	2b00      	cmp	r3, #0
 8013822:	d002      	beq.n	801382a <USBD_StdEPReq+0x264>
 8013824:	7bbb      	ldrb	r3, [r7, #14]
 8013826:	2b80      	cmp	r3, #128	; 0x80
 8013828:	d103      	bne.n	8013832 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 801382a:	68bb      	ldr	r3, [r7, #8]
 801382c:	2200      	movs	r2, #0
 801382e:	601a      	str	r2, [r3, #0]
 8013830:	e00e      	b.n	8013850 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8013832:	7bbb      	ldrb	r3, [r7, #14]
 8013834:	4619      	mov	r1, r3
 8013836:	6878      	ldr	r0, [r7, #4]
 8013838:	f001 f8d2 	bl	80149e0 <USBD_LL_IsStallEP>
 801383c:	4603      	mov	r3, r0
 801383e:	2b00      	cmp	r3, #0
 8013840:	d003      	beq.n	801384a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8013842:	68bb      	ldr	r3, [r7, #8]
 8013844:	2201      	movs	r2, #1
 8013846:	601a      	str	r2, [r3, #0]
 8013848:	e002      	b.n	8013850 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 801384a:	68bb      	ldr	r3, [r7, #8]
 801384c:	2200      	movs	r2, #0
 801384e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013850:	68bb      	ldr	r3, [r7, #8]
 8013852:	2202      	movs	r2, #2
 8013854:	4619      	mov	r1, r3
 8013856:	6878      	ldr	r0, [r7, #4]
 8013858:	f000 fbb7 	bl	8013fca <USBD_CtlSendData>
              break;
 801385c:	e004      	b.n	8013868 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 801385e:	6839      	ldr	r1, [r7, #0]
 8013860:	6878      	ldr	r0, [r7, #4]
 8013862:	f000 fb41 	bl	8013ee8 <USBD_CtlError>
              break;
 8013866:	bf00      	nop
          }
          break;
 8013868:	e004      	b.n	8013874 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 801386a:	6839      	ldr	r1, [r7, #0]
 801386c:	6878      	ldr	r0, [r7, #4]
 801386e:	f000 fb3b 	bl	8013ee8 <USBD_CtlError>
          break;
 8013872:	bf00      	nop
      }
      break;
 8013874:	e004      	b.n	8013880 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8013876:	6839      	ldr	r1, [r7, #0]
 8013878:	6878      	ldr	r0, [r7, #4]
 801387a:	f000 fb35 	bl	8013ee8 <USBD_CtlError>
      break;
 801387e:	bf00      	nop
  }

  return ret;
 8013880:	7bfb      	ldrb	r3, [r7, #15]
}
 8013882:	4618      	mov	r0, r3
 8013884:	3710      	adds	r7, #16
 8013886:	46bd      	mov	sp, r7
 8013888:	bd80      	pop	{r7, pc}
	...

0801388c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801388c:	b580      	push	{r7, lr}
 801388e:	b084      	sub	sp, #16
 8013890:	af00      	add	r7, sp, #0
 8013892:	6078      	str	r0, [r7, #4]
 8013894:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8013896:	2300      	movs	r3, #0
 8013898:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801389a:	2300      	movs	r3, #0
 801389c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 801389e:	2300      	movs	r3, #0
 80138a0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80138a2:	683b      	ldr	r3, [r7, #0]
 80138a4:	885b      	ldrh	r3, [r3, #2]
 80138a6:	0a1b      	lsrs	r3, r3, #8
 80138a8:	b29b      	uxth	r3, r3
 80138aa:	3b01      	subs	r3, #1
 80138ac:	2b06      	cmp	r3, #6
 80138ae:	f200 8128 	bhi.w	8013b02 <USBD_GetDescriptor+0x276>
 80138b2:	a201      	add	r2, pc, #4	; (adr r2, 80138b8 <USBD_GetDescriptor+0x2c>)
 80138b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80138b8:	080138d5 	.word	0x080138d5
 80138bc:	080138ed 	.word	0x080138ed
 80138c0:	0801392d 	.word	0x0801392d
 80138c4:	08013b03 	.word	0x08013b03
 80138c8:	08013b03 	.word	0x08013b03
 80138cc:	08013aa3 	.word	0x08013aa3
 80138d0:	08013acf 	.word	0x08013acf
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80138d4:	687b      	ldr	r3, [r7, #4]
 80138d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80138da:	681b      	ldr	r3, [r3, #0]
 80138dc:	687a      	ldr	r2, [r7, #4]
 80138de:	7c12      	ldrb	r2, [r2, #16]
 80138e0:	f107 0108 	add.w	r1, r7, #8
 80138e4:	4610      	mov	r0, r2
 80138e6:	4798      	blx	r3
 80138e8:	60f8      	str	r0, [r7, #12]
      break;
 80138ea:	e112      	b.n	8013b12 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80138ec:	687b      	ldr	r3, [r7, #4]
 80138ee:	7c1b      	ldrb	r3, [r3, #16]
 80138f0:	2b00      	cmp	r3, #0
 80138f2:	d10d      	bne.n	8013910 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80138f4:	687b      	ldr	r3, [r7, #4]
 80138f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80138fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80138fc:	f107 0208 	add.w	r2, r7, #8
 8013900:	4610      	mov	r0, r2
 8013902:	4798      	blx	r3
 8013904:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8013906:	68fb      	ldr	r3, [r7, #12]
 8013908:	3301      	adds	r3, #1
 801390a:	2202      	movs	r2, #2
 801390c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 801390e:	e100      	b.n	8013b12 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8013910:	687b      	ldr	r3, [r7, #4]
 8013912:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013918:	f107 0208 	add.w	r2, r7, #8
 801391c:	4610      	mov	r0, r2
 801391e:	4798      	blx	r3
 8013920:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8013922:	68fb      	ldr	r3, [r7, #12]
 8013924:	3301      	adds	r3, #1
 8013926:	2202      	movs	r2, #2
 8013928:	701a      	strb	r2, [r3, #0]
      break;
 801392a:	e0f2      	b.n	8013b12 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 801392c:	683b      	ldr	r3, [r7, #0]
 801392e:	885b      	ldrh	r3, [r3, #2]
 8013930:	b2db      	uxtb	r3, r3
 8013932:	2b05      	cmp	r3, #5
 8013934:	f200 80ac 	bhi.w	8013a90 <USBD_GetDescriptor+0x204>
 8013938:	a201      	add	r2, pc, #4	; (adr r2, 8013940 <USBD_GetDescriptor+0xb4>)
 801393a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801393e:	bf00      	nop
 8013940:	08013959 	.word	0x08013959
 8013944:	0801398d 	.word	0x0801398d
 8013948:	080139c1 	.word	0x080139c1
 801394c:	080139f5 	.word	0x080139f5
 8013950:	08013a29 	.word	0x08013a29
 8013954:	08013a5d 	.word	0x08013a5d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8013958:	687b      	ldr	r3, [r7, #4]
 801395a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801395e:	685b      	ldr	r3, [r3, #4]
 8013960:	2b00      	cmp	r3, #0
 8013962:	d00b      	beq.n	801397c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8013964:	687b      	ldr	r3, [r7, #4]
 8013966:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801396a:	685b      	ldr	r3, [r3, #4]
 801396c:	687a      	ldr	r2, [r7, #4]
 801396e:	7c12      	ldrb	r2, [r2, #16]
 8013970:	f107 0108 	add.w	r1, r7, #8
 8013974:	4610      	mov	r0, r2
 8013976:	4798      	blx	r3
 8013978:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801397a:	e091      	b.n	8013aa0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801397c:	6839      	ldr	r1, [r7, #0]
 801397e:	6878      	ldr	r0, [r7, #4]
 8013980:	f000 fab2 	bl	8013ee8 <USBD_CtlError>
            err++;
 8013984:	7afb      	ldrb	r3, [r7, #11]
 8013986:	3301      	adds	r3, #1
 8013988:	72fb      	strb	r3, [r7, #11]
          break;
 801398a:	e089      	b.n	8013aa0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 801398c:	687b      	ldr	r3, [r7, #4]
 801398e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013992:	689b      	ldr	r3, [r3, #8]
 8013994:	2b00      	cmp	r3, #0
 8013996:	d00b      	beq.n	80139b0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8013998:	687b      	ldr	r3, [r7, #4]
 801399a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801399e:	689b      	ldr	r3, [r3, #8]
 80139a0:	687a      	ldr	r2, [r7, #4]
 80139a2:	7c12      	ldrb	r2, [r2, #16]
 80139a4:	f107 0108 	add.w	r1, r7, #8
 80139a8:	4610      	mov	r0, r2
 80139aa:	4798      	blx	r3
 80139ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80139ae:	e077      	b.n	8013aa0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80139b0:	6839      	ldr	r1, [r7, #0]
 80139b2:	6878      	ldr	r0, [r7, #4]
 80139b4:	f000 fa98 	bl	8013ee8 <USBD_CtlError>
            err++;
 80139b8:	7afb      	ldrb	r3, [r7, #11]
 80139ba:	3301      	adds	r3, #1
 80139bc:	72fb      	strb	r3, [r7, #11]
          break;
 80139be:	e06f      	b.n	8013aa0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80139c0:	687b      	ldr	r3, [r7, #4]
 80139c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80139c6:	68db      	ldr	r3, [r3, #12]
 80139c8:	2b00      	cmp	r3, #0
 80139ca:	d00b      	beq.n	80139e4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80139cc:	687b      	ldr	r3, [r7, #4]
 80139ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80139d2:	68db      	ldr	r3, [r3, #12]
 80139d4:	687a      	ldr	r2, [r7, #4]
 80139d6:	7c12      	ldrb	r2, [r2, #16]
 80139d8:	f107 0108 	add.w	r1, r7, #8
 80139dc:	4610      	mov	r0, r2
 80139de:	4798      	blx	r3
 80139e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80139e2:	e05d      	b.n	8013aa0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80139e4:	6839      	ldr	r1, [r7, #0]
 80139e6:	6878      	ldr	r0, [r7, #4]
 80139e8:	f000 fa7e 	bl	8013ee8 <USBD_CtlError>
            err++;
 80139ec:	7afb      	ldrb	r3, [r7, #11]
 80139ee:	3301      	adds	r3, #1
 80139f0:	72fb      	strb	r3, [r7, #11]
          break;
 80139f2:	e055      	b.n	8013aa0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80139f4:	687b      	ldr	r3, [r7, #4]
 80139f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80139fa:	691b      	ldr	r3, [r3, #16]
 80139fc:	2b00      	cmp	r3, #0
 80139fe:	d00b      	beq.n	8013a18 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8013a00:	687b      	ldr	r3, [r7, #4]
 8013a02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013a06:	691b      	ldr	r3, [r3, #16]
 8013a08:	687a      	ldr	r2, [r7, #4]
 8013a0a:	7c12      	ldrb	r2, [r2, #16]
 8013a0c:	f107 0108 	add.w	r1, r7, #8
 8013a10:	4610      	mov	r0, r2
 8013a12:	4798      	blx	r3
 8013a14:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013a16:	e043      	b.n	8013aa0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8013a18:	6839      	ldr	r1, [r7, #0]
 8013a1a:	6878      	ldr	r0, [r7, #4]
 8013a1c:	f000 fa64 	bl	8013ee8 <USBD_CtlError>
            err++;
 8013a20:	7afb      	ldrb	r3, [r7, #11]
 8013a22:	3301      	adds	r3, #1
 8013a24:	72fb      	strb	r3, [r7, #11]
          break;
 8013a26:	e03b      	b.n	8013aa0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8013a28:	687b      	ldr	r3, [r7, #4]
 8013a2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013a2e:	695b      	ldr	r3, [r3, #20]
 8013a30:	2b00      	cmp	r3, #0
 8013a32:	d00b      	beq.n	8013a4c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8013a34:	687b      	ldr	r3, [r7, #4]
 8013a36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013a3a:	695b      	ldr	r3, [r3, #20]
 8013a3c:	687a      	ldr	r2, [r7, #4]
 8013a3e:	7c12      	ldrb	r2, [r2, #16]
 8013a40:	f107 0108 	add.w	r1, r7, #8
 8013a44:	4610      	mov	r0, r2
 8013a46:	4798      	blx	r3
 8013a48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013a4a:	e029      	b.n	8013aa0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8013a4c:	6839      	ldr	r1, [r7, #0]
 8013a4e:	6878      	ldr	r0, [r7, #4]
 8013a50:	f000 fa4a 	bl	8013ee8 <USBD_CtlError>
            err++;
 8013a54:	7afb      	ldrb	r3, [r7, #11]
 8013a56:	3301      	adds	r3, #1
 8013a58:	72fb      	strb	r3, [r7, #11]
          break;
 8013a5a:	e021      	b.n	8013aa0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8013a5c:	687b      	ldr	r3, [r7, #4]
 8013a5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013a62:	699b      	ldr	r3, [r3, #24]
 8013a64:	2b00      	cmp	r3, #0
 8013a66:	d00b      	beq.n	8013a80 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8013a68:	687b      	ldr	r3, [r7, #4]
 8013a6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8013a6e:	699b      	ldr	r3, [r3, #24]
 8013a70:	687a      	ldr	r2, [r7, #4]
 8013a72:	7c12      	ldrb	r2, [r2, #16]
 8013a74:	f107 0108 	add.w	r1, r7, #8
 8013a78:	4610      	mov	r0, r2
 8013a7a:	4798      	blx	r3
 8013a7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013a7e:	e00f      	b.n	8013aa0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8013a80:	6839      	ldr	r1, [r7, #0]
 8013a82:	6878      	ldr	r0, [r7, #4]
 8013a84:	f000 fa30 	bl	8013ee8 <USBD_CtlError>
            err++;
 8013a88:	7afb      	ldrb	r3, [r7, #11]
 8013a8a:	3301      	adds	r3, #1
 8013a8c:	72fb      	strb	r3, [r7, #11]
          break;
 8013a8e:	e007      	b.n	8013aa0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8013a90:	6839      	ldr	r1, [r7, #0]
 8013a92:	6878      	ldr	r0, [r7, #4]
 8013a94:	f000 fa28 	bl	8013ee8 <USBD_CtlError>
          err++;
 8013a98:	7afb      	ldrb	r3, [r7, #11]
 8013a9a:	3301      	adds	r3, #1
 8013a9c:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8013a9e:	bf00      	nop
      }
      break;
 8013aa0:	e037      	b.n	8013b12 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013aa2:	687b      	ldr	r3, [r7, #4]
 8013aa4:	7c1b      	ldrb	r3, [r3, #16]
 8013aa6:	2b00      	cmp	r3, #0
 8013aa8:	d109      	bne.n	8013abe <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8013aaa:	687b      	ldr	r3, [r7, #4]
 8013aac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013ab0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013ab2:	f107 0208 	add.w	r2, r7, #8
 8013ab6:	4610      	mov	r0, r2
 8013ab8:	4798      	blx	r3
 8013aba:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013abc:	e029      	b.n	8013b12 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8013abe:	6839      	ldr	r1, [r7, #0]
 8013ac0:	6878      	ldr	r0, [r7, #4]
 8013ac2:	f000 fa11 	bl	8013ee8 <USBD_CtlError>
        err++;
 8013ac6:	7afb      	ldrb	r3, [r7, #11]
 8013ac8:	3301      	adds	r3, #1
 8013aca:	72fb      	strb	r3, [r7, #11]
      break;
 8013acc:	e021      	b.n	8013b12 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013ace:	687b      	ldr	r3, [r7, #4]
 8013ad0:	7c1b      	ldrb	r3, [r3, #16]
 8013ad2:	2b00      	cmp	r3, #0
 8013ad4:	d10d      	bne.n	8013af2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8013ad6:	687b      	ldr	r3, [r7, #4]
 8013ad8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013ade:	f107 0208 	add.w	r2, r7, #8
 8013ae2:	4610      	mov	r0, r2
 8013ae4:	4798      	blx	r3
 8013ae6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8013ae8:	68fb      	ldr	r3, [r7, #12]
 8013aea:	3301      	adds	r3, #1
 8013aec:	2207      	movs	r2, #7
 8013aee:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013af0:	e00f      	b.n	8013b12 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8013af2:	6839      	ldr	r1, [r7, #0]
 8013af4:	6878      	ldr	r0, [r7, #4]
 8013af6:	f000 f9f7 	bl	8013ee8 <USBD_CtlError>
        err++;
 8013afa:	7afb      	ldrb	r3, [r7, #11]
 8013afc:	3301      	adds	r3, #1
 8013afe:	72fb      	strb	r3, [r7, #11]
      break;
 8013b00:	e007      	b.n	8013b12 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8013b02:	6839      	ldr	r1, [r7, #0]
 8013b04:	6878      	ldr	r0, [r7, #4]
 8013b06:	f000 f9ef 	bl	8013ee8 <USBD_CtlError>
      err++;
 8013b0a:	7afb      	ldrb	r3, [r7, #11]
 8013b0c:	3301      	adds	r3, #1
 8013b0e:	72fb      	strb	r3, [r7, #11]
      break;
 8013b10:	bf00      	nop
  }

  if (err != 0U)
 8013b12:	7afb      	ldrb	r3, [r7, #11]
 8013b14:	2b00      	cmp	r3, #0
 8013b16:	d11e      	bne.n	8013b56 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8013b18:	683b      	ldr	r3, [r7, #0]
 8013b1a:	88db      	ldrh	r3, [r3, #6]
 8013b1c:	2b00      	cmp	r3, #0
 8013b1e:	d016      	beq.n	8013b4e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8013b20:	893b      	ldrh	r3, [r7, #8]
 8013b22:	2b00      	cmp	r3, #0
 8013b24:	d00e      	beq.n	8013b44 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8013b26:	683b      	ldr	r3, [r7, #0]
 8013b28:	88da      	ldrh	r2, [r3, #6]
 8013b2a:	893b      	ldrh	r3, [r7, #8]
 8013b2c:	4293      	cmp	r3, r2
 8013b2e:	bf28      	it	cs
 8013b30:	4613      	movcs	r3, r2
 8013b32:	b29b      	uxth	r3, r3
 8013b34:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8013b36:	893b      	ldrh	r3, [r7, #8]
 8013b38:	461a      	mov	r2, r3
 8013b3a:	68f9      	ldr	r1, [r7, #12]
 8013b3c:	6878      	ldr	r0, [r7, #4]
 8013b3e:	f000 fa44 	bl	8013fca <USBD_CtlSendData>
 8013b42:	e009      	b.n	8013b58 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8013b44:	6839      	ldr	r1, [r7, #0]
 8013b46:	6878      	ldr	r0, [r7, #4]
 8013b48:	f000 f9ce 	bl	8013ee8 <USBD_CtlError>
 8013b4c:	e004      	b.n	8013b58 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8013b4e:	6878      	ldr	r0, [r7, #4]
 8013b50:	f000 fa95 	bl	801407e <USBD_CtlSendStatus>
 8013b54:	e000      	b.n	8013b58 <USBD_GetDescriptor+0x2cc>
    return;
 8013b56:	bf00      	nop
  }
}
 8013b58:	3710      	adds	r7, #16
 8013b5a:	46bd      	mov	sp, r7
 8013b5c:	bd80      	pop	{r7, pc}
 8013b5e:	bf00      	nop

08013b60 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013b60:	b580      	push	{r7, lr}
 8013b62:	b084      	sub	sp, #16
 8013b64:	af00      	add	r7, sp, #0
 8013b66:	6078      	str	r0, [r7, #4]
 8013b68:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8013b6a:	683b      	ldr	r3, [r7, #0]
 8013b6c:	889b      	ldrh	r3, [r3, #4]
 8013b6e:	2b00      	cmp	r3, #0
 8013b70:	d131      	bne.n	8013bd6 <USBD_SetAddress+0x76>
 8013b72:	683b      	ldr	r3, [r7, #0]
 8013b74:	88db      	ldrh	r3, [r3, #6]
 8013b76:	2b00      	cmp	r3, #0
 8013b78:	d12d      	bne.n	8013bd6 <USBD_SetAddress+0x76>
 8013b7a:	683b      	ldr	r3, [r7, #0]
 8013b7c:	885b      	ldrh	r3, [r3, #2]
 8013b7e:	2b7f      	cmp	r3, #127	; 0x7f
 8013b80:	d829      	bhi.n	8013bd6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8013b82:	683b      	ldr	r3, [r7, #0]
 8013b84:	885b      	ldrh	r3, [r3, #2]
 8013b86:	b2db      	uxtb	r3, r3
 8013b88:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013b8c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013b8e:	687b      	ldr	r3, [r7, #4]
 8013b90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013b94:	b2db      	uxtb	r3, r3
 8013b96:	2b03      	cmp	r3, #3
 8013b98:	d104      	bne.n	8013ba4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8013b9a:	6839      	ldr	r1, [r7, #0]
 8013b9c:	6878      	ldr	r0, [r7, #4]
 8013b9e:	f000 f9a3 	bl	8013ee8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013ba2:	e01d      	b.n	8013be0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8013ba4:	687b      	ldr	r3, [r7, #4]
 8013ba6:	7bfa      	ldrb	r2, [r7, #15]
 8013ba8:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8013bac:	7bfb      	ldrb	r3, [r7, #15]
 8013bae:	4619      	mov	r1, r3
 8013bb0:	6878      	ldr	r0, [r7, #4]
 8013bb2:	f000 ff41 	bl	8014a38 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8013bb6:	6878      	ldr	r0, [r7, #4]
 8013bb8:	f000 fa61 	bl	801407e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8013bbc:	7bfb      	ldrb	r3, [r7, #15]
 8013bbe:	2b00      	cmp	r3, #0
 8013bc0:	d004      	beq.n	8013bcc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013bc2:	687b      	ldr	r3, [r7, #4]
 8013bc4:	2202      	movs	r2, #2
 8013bc6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013bca:	e009      	b.n	8013be0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8013bcc:	687b      	ldr	r3, [r7, #4]
 8013bce:	2201      	movs	r2, #1
 8013bd0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013bd4:	e004      	b.n	8013be0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8013bd6:	6839      	ldr	r1, [r7, #0]
 8013bd8:	6878      	ldr	r0, [r7, #4]
 8013bda:	f000 f985 	bl	8013ee8 <USBD_CtlError>
  }
}
 8013bde:	bf00      	nop
 8013be0:	bf00      	nop
 8013be2:	3710      	adds	r7, #16
 8013be4:	46bd      	mov	sp, r7
 8013be6:	bd80      	pop	{r7, pc}

08013be8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013be8:	b580      	push	{r7, lr}
 8013bea:	b084      	sub	sp, #16
 8013bec:	af00      	add	r7, sp, #0
 8013bee:	6078      	str	r0, [r7, #4]
 8013bf0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013bf2:	2300      	movs	r3, #0
 8013bf4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8013bf6:	683b      	ldr	r3, [r7, #0]
 8013bf8:	885b      	ldrh	r3, [r3, #2]
 8013bfa:	b2da      	uxtb	r2, r3
 8013bfc:	4b4c      	ldr	r3, [pc, #304]	; (8013d30 <USBD_SetConfig+0x148>)
 8013bfe:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8013c00:	4b4b      	ldr	r3, [pc, #300]	; (8013d30 <USBD_SetConfig+0x148>)
 8013c02:	781b      	ldrb	r3, [r3, #0]
 8013c04:	2b01      	cmp	r3, #1
 8013c06:	d905      	bls.n	8013c14 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8013c08:	6839      	ldr	r1, [r7, #0]
 8013c0a:	6878      	ldr	r0, [r7, #4]
 8013c0c:	f000 f96c 	bl	8013ee8 <USBD_CtlError>
    return USBD_FAIL;
 8013c10:	2303      	movs	r3, #3
 8013c12:	e088      	b.n	8013d26 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8013c14:	687b      	ldr	r3, [r7, #4]
 8013c16:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013c1a:	b2db      	uxtb	r3, r3
 8013c1c:	2b02      	cmp	r3, #2
 8013c1e:	d002      	beq.n	8013c26 <USBD_SetConfig+0x3e>
 8013c20:	2b03      	cmp	r3, #3
 8013c22:	d025      	beq.n	8013c70 <USBD_SetConfig+0x88>
 8013c24:	e071      	b.n	8013d0a <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8013c26:	4b42      	ldr	r3, [pc, #264]	; (8013d30 <USBD_SetConfig+0x148>)
 8013c28:	781b      	ldrb	r3, [r3, #0]
 8013c2a:	2b00      	cmp	r3, #0
 8013c2c:	d01c      	beq.n	8013c68 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8013c2e:	4b40      	ldr	r3, [pc, #256]	; (8013d30 <USBD_SetConfig+0x148>)
 8013c30:	781b      	ldrb	r3, [r3, #0]
 8013c32:	461a      	mov	r2, r3
 8013c34:	687b      	ldr	r3, [r7, #4]
 8013c36:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8013c38:	4b3d      	ldr	r3, [pc, #244]	; (8013d30 <USBD_SetConfig+0x148>)
 8013c3a:	781b      	ldrb	r3, [r3, #0]
 8013c3c:	4619      	mov	r1, r3
 8013c3e:	6878      	ldr	r0, [r7, #4]
 8013c40:	f7ff f949 	bl	8012ed6 <USBD_SetClassConfig>
 8013c44:	4603      	mov	r3, r0
 8013c46:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8013c48:	7bfb      	ldrb	r3, [r7, #15]
 8013c4a:	2b00      	cmp	r3, #0
 8013c4c:	d004      	beq.n	8013c58 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8013c4e:	6839      	ldr	r1, [r7, #0]
 8013c50:	6878      	ldr	r0, [r7, #4]
 8013c52:	f000 f949 	bl	8013ee8 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8013c56:	e065      	b.n	8013d24 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8013c58:	6878      	ldr	r0, [r7, #4]
 8013c5a:	f000 fa10 	bl	801407e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8013c5e:	687b      	ldr	r3, [r7, #4]
 8013c60:	2203      	movs	r2, #3
 8013c62:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8013c66:	e05d      	b.n	8013d24 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8013c68:	6878      	ldr	r0, [r7, #4]
 8013c6a:	f000 fa08 	bl	801407e <USBD_CtlSendStatus>
      break;
 8013c6e:	e059      	b.n	8013d24 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8013c70:	4b2f      	ldr	r3, [pc, #188]	; (8013d30 <USBD_SetConfig+0x148>)
 8013c72:	781b      	ldrb	r3, [r3, #0]
 8013c74:	2b00      	cmp	r3, #0
 8013c76:	d112      	bne.n	8013c9e <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013c78:	687b      	ldr	r3, [r7, #4]
 8013c7a:	2202      	movs	r2, #2
 8013c7c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8013c80:	4b2b      	ldr	r3, [pc, #172]	; (8013d30 <USBD_SetConfig+0x148>)
 8013c82:	781b      	ldrb	r3, [r3, #0]
 8013c84:	461a      	mov	r2, r3
 8013c86:	687b      	ldr	r3, [r7, #4]
 8013c88:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013c8a:	4b29      	ldr	r3, [pc, #164]	; (8013d30 <USBD_SetConfig+0x148>)
 8013c8c:	781b      	ldrb	r3, [r3, #0]
 8013c8e:	4619      	mov	r1, r3
 8013c90:	6878      	ldr	r0, [r7, #4]
 8013c92:	f7ff f93c 	bl	8012f0e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8013c96:	6878      	ldr	r0, [r7, #4]
 8013c98:	f000 f9f1 	bl	801407e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8013c9c:	e042      	b.n	8013d24 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8013c9e:	4b24      	ldr	r3, [pc, #144]	; (8013d30 <USBD_SetConfig+0x148>)
 8013ca0:	781b      	ldrb	r3, [r3, #0]
 8013ca2:	461a      	mov	r2, r3
 8013ca4:	687b      	ldr	r3, [r7, #4]
 8013ca6:	685b      	ldr	r3, [r3, #4]
 8013ca8:	429a      	cmp	r2, r3
 8013caa:	d02a      	beq.n	8013d02 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013cac:	687b      	ldr	r3, [r7, #4]
 8013cae:	685b      	ldr	r3, [r3, #4]
 8013cb0:	b2db      	uxtb	r3, r3
 8013cb2:	4619      	mov	r1, r3
 8013cb4:	6878      	ldr	r0, [r7, #4]
 8013cb6:	f7ff f92a 	bl	8012f0e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8013cba:	4b1d      	ldr	r3, [pc, #116]	; (8013d30 <USBD_SetConfig+0x148>)
 8013cbc:	781b      	ldrb	r3, [r3, #0]
 8013cbe:	461a      	mov	r2, r3
 8013cc0:	687b      	ldr	r3, [r7, #4]
 8013cc2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8013cc4:	4b1a      	ldr	r3, [pc, #104]	; (8013d30 <USBD_SetConfig+0x148>)
 8013cc6:	781b      	ldrb	r3, [r3, #0]
 8013cc8:	4619      	mov	r1, r3
 8013cca:	6878      	ldr	r0, [r7, #4]
 8013ccc:	f7ff f903 	bl	8012ed6 <USBD_SetClassConfig>
 8013cd0:	4603      	mov	r3, r0
 8013cd2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8013cd4:	7bfb      	ldrb	r3, [r7, #15]
 8013cd6:	2b00      	cmp	r3, #0
 8013cd8:	d00f      	beq.n	8013cfa <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8013cda:	6839      	ldr	r1, [r7, #0]
 8013cdc:	6878      	ldr	r0, [r7, #4]
 8013cde:	f000 f903 	bl	8013ee8 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013ce2:	687b      	ldr	r3, [r7, #4]
 8013ce4:	685b      	ldr	r3, [r3, #4]
 8013ce6:	b2db      	uxtb	r3, r3
 8013ce8:	4619      	mov	r1, r3
 8013cea:	6878      	ldr	r0, [r7, #4]
 8013cec:	f7ff f90f 	bl	8012f0e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8013cf0:	687b      	ldr	r3, [r7, #4]
 8013cf2:	2202      	movs	r2, #2
 8013cf4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8013cf8:	e014      	b.n	8013d24 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8013cfa:	6878      	ldr	r0, [r7, #4]
 8013cfc:	f000 f9bf 	bl	801407e <USBD_CtlSendStatus>
      break;
 8013d00:	e010      	b.n	8013d24 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8013d02:	6878      	ldr	r0, [r7, #4]
 8013d04:	f000 f9bb 	bl	801407e <USBD_CtlSendStatus>
      break;
 8013d08:	e00c      	b.n	8013d24 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8013d0a:	6839      	ldr	r1, [r7, #0]
 8013d0c:	6878      	ldr	r0, [r7, #4]
 8013d0e:	f000 f8eb 	bl	8013ee8 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013d12:	4b07      	ldr	r3, [pc, #28]	; (8013d30 <USBD_SetConfig+0x148>)
 8013d14:	781b      	ldrb	r3, [r3, #0]
 8013d16:	4619      	mov	r1, r3
 8013d18:	6878      	ldr	r0, [r7, #4]
 8013d1a:	f7ff f8f8 	bl	8012f0e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8013d1e:	2303      	movs	r3, #3
 8013d20:	73fb      	strb	r3, [r7, #15]
      break;
 8013d22:	bf00      	nop
  }

  return ret;
 8013d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8013d26:	4618      	mov	r0, r3
 8013d28:	3710      	adds	r7, #16
 8013d2a:	46bd      	mov	sp, r7
 8013d2c:	bd80      	pop	{r7, pc}
 8013d2e:	bf00      	nop
 8013d30:	240645f8 	.word	0x240645f8

08013d34 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013d34:	b580      	push	{r7, lr}
 8013d36:	b082      	sub	sp, #8
 8013d38:	af00      	add	r7, sp, #0
 8013d3a:	6078      	str	r0, [r7, #4]
 8013d3c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8013d3e:	683b      	ldr	r3, [r7, #0]
 8013d40:	88db      	ldrh	r3, [r3, #6]
 8013d42:	2b01      	cmp	r3, #1
 8013d44:	d004      	beq.n	8013d50 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8013d46:	6839      	ldr	r1, [r7, #0]
 8013d48:	6878      	ldr	r0, [r7, #4]
 8013d4a:	f000 f8cd 	bl	8013ee8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8013d4e:	e023      	b.n	8013d98 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8013d50:	687b      	ldr	r3, [r7, #4]
 8013d52:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013d56:	b2db      	uxtb	r3, r3
 8013d58:	2b02      	cmp	r3, #2
 8013d5a:	dc02      	bgt.n	8013d62 <USBD_GetConfig+0x2e>
 8013d5c:	2b00      	cmp	r3, #0
 8013d5e:	dc03      	bgt.n	8013d68 <USBD_GetConfig+0x34>
 8013d60:	e015      	b.n	8013d8e <USBD_GetConfig+0x5a>
 8013d62:	2b03      	cmp	r3, #3
 8013d64:	d00b      	beq.n	8013d7e <USBD_GetConfig+0x4a>
 8013d66:	e012      	b.n	8013d8e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8013d68:	687b      	ldr	r3, [r7, #4]
 8013d6a:	2200      	movs	r2, #0
 8013d6c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8013d6e:	687b      	ldr	r3, [r7, #4]
 8013d70:	3308      	adds	r3, #8
 8013d72:	2201      	movs	r2, #1
 8013d74:	4619      	mov	r1, r3
 8013d76:	6878      	ldr	r0, [r7, #4]
 8013d78:	f000 f927 	bl	8013fca <USBD_CtlSendData>
        break;
 8013d7c:	e00c      	b.n	8013d98 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8013d7e:	687b      	ldr	r3, [r7, #4]
 8013d80:	3304      	adds	r3, #4
 8013d82:	2201      	movs	r2, #1
 8013d84:	4619      	mov	r1, r3
 8013d86:	6878      	ldr	r0, [r7, #4]
 8013d88:	f000 f91f 	bl	8013fca <USBD_CtlSendData>
        break;
 8013d8c:	e004      	b.n	8013d98 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8013d8e:	6839      	ldr	r1, [r7, #0]
 8013d90:	6878      	ldr	r0, [r7, #4]
 8013d92:	f000 f8a9 	bl	8013ee8 <USBD_CtlError>
        break;
 8013d96:	bf00      	nop
}
 8013d98:	bf00      	nop
 8013d9a:	3708      	adds	r7, #8
 8013d9c:	46bd      	mov	sp, r7
 8013d9e:	bd80      	pop	{r7, pc}

08013da0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013da0:	b580      	push	{r7, lr}
 8013da2:	b082      	sub	sp, #8
 8013da4:	af00      	add	r7, sp, #0
 8013da6:	6078      	str	r0, [r7, #4]
 8013da8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8013daa:	687b      	ldr	r3, [r7, #4]
 8013dac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013db0:	b2db      	uxtb	r3, r3
 8013db2:	3b01      	subs	r3, #1
 8013db4:	2b02      	cmp	r3, #2
 8013db6:	d81e      	bhi.n	8013df6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8013db8:	683b      	ldr	r3, [r7, #0]
 8013dba:	88db      	ldrh	r3, [r3, #6]
 8013dbc:	2b02      	cmp	r3, #2
 8013dbe:	d004      	beq.n	8013dca <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8013dc0:	6839      	ldr	r1, [r7, #0]
 8013dc2:	6878      	ldr	r0, [r7, #4]
 8013dc4:	f000 f890 	bl	8013ee8 <USBD_CtlError>
        break;
 8013dc8:	e01a      	b.n	8013e00 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8013dca:	687b      	ldr	r3, [r7, #4]
 8013dcc:	2201      	movs	r2, #1
 8013dce:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8013dd0:	687b      	ldr	r3, [r7, #4]
 8013dd2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8013dd6:	2b00      	cmp	r3, #0
 8013dd8:	d005      	beq.n	8013de6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8013dda:	687b      	ldr	r3, [r7, #4]
 8013ddc:	68db      	ldr	r3, [r3, #12]
 8013dde:	f043 0202 	orr.w	r2, r3, #2
 8013de2:	687b      	ldr	r3, [r7, #4]
 8013de4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8013de6:	687b      	ldr	r3, [r7, #4]
 8013de8:	330c      	adds	r3, #12
 8013dea:	2202      	movs	r2, #2
 8013dec:	4619      	mov	r1, r3
 8013dee:	6878      	ldr	r0, [r7, #4]
 8013df0:	f000 f8eb 	bl	8013fca <USBD_CtlSendData>
      break;
 8013df4:	e004      	b.n	8013e00 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8013df6:	6839      	ldr	r1, [r7, #0]
 8013df8:	6878      	ldr	r0, [r7, #4]
 8013dfa:	f000 f875 	bl	8013ee8 <USBD_CtlError>
      break;
 8013dfe:	bf00      	nop
  }
}
 8013e00:	bf00      	nop
 8013e02:	3708      	adds	r7, #8
 8013e04:	46bd      	mov	sp, r7
 8013e06:	bd80      	pop	{r7, pc}

08013e08 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013e08:	b580      	push	{r7, lr}
 8013e0a:	b082      	sub	sp, #8
 8013e0c:	af00      	add	r7, sp, #0
 8013e0e:	6078      	str	r0, [r7, #4]
 8013e10:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013e12:	683b      	ldr	r3, [r7, #0]
 8013e14:	885b      	ldrh	r3, [r3, #2]
 8013e16:	2b01      	cmp	r3, #1
 8013e18:	d106      	bne.n	8013e28 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8013e1a:	687b      	ldr	r3, [r7, #4]
 8013e1c:	2201      	movs	r2, #1
 8013e1e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8013e22:	6878      	ldr	r0, [r7, #4]
 8013e24:	f000 f92b 	bl	801407e <USBD_CtlSendStatus>
  }
}
 8013e28:	bf00      	nop
 8013e2a:	3708      	adds	r7, #8
 8013e2c:	46bd      	mov	sp, r7
 8013e2e:	bd80      	pop	{r7, pc}

08013e30 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013e30:	b580      	push	{r7, lr}
 8013e32:	b082      	sub	sp, #8
 8013e34:	af00      	add	r7, sp, #0
 8013e36:	6078      	str	r0, [r7, #4]
 8013e38:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8013e3a:	687b      	ldr	r3, [r7, #4]
 8013e3c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8013e40:	b2db      	uxtb	r3, r3
 8013e42:	3b01      	subs	r3, #1
 8013e44:	2b02      	cmp	r3, #2
 8013e46:	d80b      	bhi.n	8013e60 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013e48:	683b      	ldr	r3, [r7, #0]
 8013e4a:	885b      	ldrh	r3, [r3, #2]
 8013e4c:	2b01      	cmp	r3, #1
 8013e4e:	d10c      	bne.n	8013e6a <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8013e50:	687b      	ldr	r3, [r7, #4]
 8013e52:	2200      	movs	r2, #0
 8013e54:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8013e58:	6878      	ldr	r0, [r7, #4]
 8013e5a:	f000 f910 	bl	801407e <USBD_CtlSendStatus>
      }
      break;
 8013e5e:	e004      	b.n	8013e6a <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8013e60:	6839      	ldr	r1, [r7, #0]
 8013e62:	6878      	ldr	r0, [r7, #4]
 8013e64:	f000 f840 	bl	8013ee8 <USBD_CtlError>
      break;
 8013e68:	e000      	b.n	8013e6c <USBD_ClrFeature+0x3c>
      break;
 8013e6a:	bf00      	nop
  }
}
 8013e6c:	bf00      	nop
 8013e6e:	3708      	adds	r7, #8
 8013e70:	46bd      	mov	sp, r7
 8013e72:	bd80      	pop	{r7, pc}

08013e74 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8013e74:	b580      	push	{r7, lr}
 8013e76:	b084      	sub	sp, #16
 8013e78:	af00      	add	r7, sp, #0
 8013e7a:	6078      	str	r0, [r7, #4]
 8013e7c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8013e7e:	683b      	ldr	r3, [r7, #0]
 8013e80:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8013e82:	68fb      	ldr	r3, [r7, #12]
 8013e84:	781a      	ldrb	r2, [r3, #0]
 8013e86:	687b      	ldr	r3, [r7, #4]
 8013e88:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8013e8a:	68fb      	ldr	r3, [r7, #12]
 8013e8c:	3301      	adds	r3, #1
 8013e8e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8013e90:	68fb      	ldr	r3, [r7, #12]
 8013e92:	781a      	ldrb	r2, [r3, #0]
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8013e98:	68fb      	ldr	r3, [r7, #12]
 8013e9a:	3301      	adds	r3, #1
 8013e9c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8013e9e:	68f8      	ldr	r0, [r7, #12]
 8013ea0:	f7ff fabc 	bl	801341c <SWAPBYTE>
 8013ea4:	4603      	mov	r3, r0
 8013ea6:	461a      	mov	r2, r3
 8013ea8:	687b      	ldr	r3, [r7, #4]
 8013eaa:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8013eac:	68fb      	ldr	r3, [r7, #12]
 8013eae:	3301      	adds	r3, #1
 8013eb0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013eb2:	68fb      	ldr	r3, [r7, #12]
 8013eb4:	3301      	adds	r3, #1
 8013eb6:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8013eb8:	68f8      	ldr	r0, [r7, #12]
 8013eba:	f7ff faaf 	bl	801341c <SWAPBYTE>
 8013ebe:	4603      	mov	r3, r0
 8013ec0:	461a      	mov	r2, r3
 8013ec2:	687b      	ldr	r3, [r7, #4]
 8013ec4:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8013ec6:	68fb      	ldr	r3, [r7, #12]
 8013ec8:	3301      	adds	r3, #1
 8013eca:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013ecc:	68fb      	ldr	r3, [r7, #12]
 8013ece:	3301      	adds	r3, #1
 8013ed0:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8013ed2:	68f8      	ldr	r0, [r7, #12]
 8013ed4:	f7ff faa2 	bl	801341c <SWAPBYTE>
 8013ed8:	4603      	mov	r3, r0
 8013eda:	461a      	mov	r2, r3
 8013edc:	687b      	ldr	r3, [r7, #4]
 8013ede:	80da      	strh	r2, [r3, #6]
}
 8013ee0:	bf00      	nop
 8013ee2:	3710      	adds	r7, #16
 8013ee4:	46bd      	mov	sp, r7
 8013ee6:	bd80      	pop	{r7, pc}

08013ee8 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013ee8:	b580      	push	{r7, lr}
 8013eea:	b082      	sub	sp, #8
 8013eec:	af00      	add	r7, sp, #0
 8013eee:	6078      	str	r0, [r7, #4]
 8013ef0:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8013ef2:	2180      	movs	r1, #128	; 0x80
 8013ef4:	6878      	ldr	r0, [r7, #4]
 8013ef6:	f000 fd35 	bl	8014964 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8013efa:	2100      	movs	r1, #0
 8013efc:	6878      	ldr	r0, [r7, #4]
 8013efe:	f000 fd31 	bl	8014964 <USBD_LL_StallEP>
}
 8013f02:	bf00      	nop
 8013f04:	3708      	adds	r7, #8
 8013f06:	46bd      	mov	sp, r7
 8013f08:	bd80      	pop	{r7, pc}

08013f0a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8013f0a:	b580      	push	{r7, lr}
 8013f0c:	b086      	sub	sp, #24
 8013f0e:	af00      	add	r7, sp, #0
 8013f10:	60f8      	str	r0, [r7, #12]
 8013f12:	60b9      	str	r1, [r7, #8]
 8013f14:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8013f16:	2300      	movs	r3, #0
 8013f18:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8013f1a:	68fb      	ldr	r3, [r7, #12]
 8013f1c:	2b00      	cmp	r3, #0
 8013f1e:	d036      	beq.n	8013f8e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8013f20:	68fb      	ldr	r3, [r7, #12]
 8013f22:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8013f24:	6938      	ldr	r0, [r7, #16]
 8013f26:	f000 f836 	bl	8013f96 <USBD_GetLen>
 8013f2a:	4603      	mov	r3, r0
 8013f2c:	3301      	adds	r3, #1
 8013f2e:	b29b      	uxth	r3, r3
 8013f30:	005b      	lsls	r3, r3, #1
 8013f32:	b29a      	uxth	r2, r3
 8013f34:	687b      	ldr	r3, [r7, #4]
 8013f36:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8013f38:	7dfb      	ldrb	r3, [r7, #23]
 8013f3a:	68ba      	ldr	r2, [r7, #8]
 8013f3c:	4413      	add	r3, r2
 8013f3e:	687a      	ldr	r2, [r7, #4]
 8013f40:	7812      	ldrb	r2, [r2, #0]
 8013f42:	701a      	strb	r2, [r3, #0]
  idx++;
 8013f44:	7dfb      	ldrb	r3, [r7, #23]
 8013f46:	3301      	adds	r3, #1
 8013f48:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8013f4a:	7dfb      	ldrb	r3, [r7, #23]
 8013f4c:	68ba      	ldr	r2, [r7, #8]
 8013f4e:	4413      	add	r3, r2
 8013f50:	2203      	movs	r2, #3
 8013f52:	701a      	strb	r2, [r3, #0]
  idx++;
 8013f54:	7dfb      	ldrb	r3, [r7, #23]
 8013f56:	3301      	adds	r3, #1
 8013f58:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8013f5a:	e013      	b.n	8013f84 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8013f5c:	7dfb      	ldrb	r3, [r7, #23]
 8013f5e:	68ba      	ldr	r2, [r7, #8]
 8013f60:	4413      	add	r3, r2
 8013f62:	693a      	ldr	r2, [r7, #16]
 8013f64:	7812      	ldrb	r2, [r2, #0]
 8013f66:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8013f68:	693b      	ldr	r3, [r7, #16]
 8013f6a:	3301      	adds	r3, #1
 8013f6c:	613b      	str	r3, [r7, #16]
    idx++;
 8013f6e:	7dfb      	ldrb	r3, [r7, #23]
 8013f70:	3301      	adds	r3, #1
 8013f72:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8013f74:	7dfb      	ldrb	r3, [r7, #23]
 8013f76:	68ba      	ldr	r2, [r7, #8]
 8013f78:	4413      	add	r3, r2
 8013f7a:	2200      	movs	r2, #0
 8013f7c:	701a      	strb	r2, [r3, #0]
    idx++;
 8013f7e:	7dfb      	ldrb	r3, [r7, #23]
 8013f80:	3301      	adds	r3, #1
 8013f82:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8013f84:	693b      	ldr	r3, [r7, #16]
 8013f86:	781b      	ldrb	r3, [r3, #0]
 8013f88:	2b00      	cmp	r3, #0
 8013f8a:	d1e7      	bne.n	8013f5c <USBD_GetString+0x52>
 8013f8c:	e000      	b.n	8013f90 <USBD_GetString+0x86>
    return;
 8013f8e:	bf00      	nop
  }
}
 8013f90:	3718      	adds	r7, #24
 8013f92:	46bd      	mov	sp, r7
 8013f94:	bd80      	pop	{r7, pc}

08013f96 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8013f96:	b480      	push	{r7}
 8013f98:	b085      	sub	sp, #20
 8013f9a:	af00      	add	r7, sp, #0
 8013f9c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8013f9e:	2300      	movs	r3, #0
 8013fa0:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8013fa2:	687b      	ldr	r3, [r7, #4]
 8013fa4:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8013fa6:	e005      	b.n	8013fb4 <USBD_GetLen+0x1e>
  {
    len++;
 8013fa8:	7bfb      	ldrb	r3, [r7, #15]
 8013faa:	3301      	adds	r3, #1
 8013fac:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8013fae:	68bb      	ldr	r3, [r7, #8]
 8013fb0:	3301      	adds	r3, #1
 8013fb2:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8013fb4:	68bb      	ldr	r3, [r7, #8]
 8013fb6:	781b      	ldrb	r3, [r3, #0]
 8013fb8:	2b00      	cmp	r3, #0
 8013fba:	d1f5      	bne.n	8013fa8 <USBD_GetLen+0x12>
  }

  return len;
 8013fbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8013fbe:	4618      	mov	r0, r3
 8013fc0:	3714      	adds	r7, #20
 8013fc2:	46bd      	mov	sp, r7
 8013fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fc8:	4770      	bx	lr

08013fca <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8013fca:	b580      	push	{r7, lr}
 8013fcc:	b084      	sub	sp, #16
 8013fce:	af00      	add	r7, sp, #0
 8013fd0:	60f8      	str	r0, [r7, #12]
 8013fd2:	60b9      	str	r1, [r7, #8]
 8013fd4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8013fd6:	68fb      	ldr	r3, [r7, #12]
 8013fd8:	2202      	movs	r2, #2
 8013fda:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8013fde:	68fb      	ldr	r3, [r7, #12]
 8013fe0:	687a      	ldr	r2, [r7, #4]
 8013fe2:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8013fe4:	68fb      	ldr	r3, [r7, #12]
 8013fe6:	687a      	ldr	r2, [r7, #4]
 8013fe8:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013fea:	687b      	ldr	r3, [r7, #4]
 8013fec:	68ba      	ldr	r2, [r7, #8]
 8013fee:	2100      	movs	r1, #0
 8013ff0:	68f8      	ldr	r0, [r7, #12]
 8013ff2:	f000 fd40 	bl	8014a76 <USBD_LL_Transmit>

  return USBD_OK;
 8013ff6:	2300      	movs	r3, #0
}
 8013ff8:	4618      	mov	r0, r3
 8013ffa:	3710      	adds	r7, #16
 8013ffc:	46bd      	mov	sp, r7
 8013ffe:	bd80      	pop	{r7, pc}

08014000 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8014000:	b580      	push	{r7, lr}
 8014002:	b084      	sub	sp, #16
 8014004:	af00      	add	r7, sp, #0
 8014006:	60f8      	str	r0, [r7, #12]
 8014008:	60b9      	str	r1, [r7, #8]
 801400a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801400c:	687b      	ldr	r3, [r7, #4]
 801400e:	68ba      	ldr	r2, [r7, #8]
 8014010:	2100      	movs	r1, #0
 8014012:	68f8      	ldr	r0, [r7, #12]
 8014014:	f000 fd2f 	bl	8014a76 <USBD_LL_Transmit>

  return USBD_OK;
 8014018:	2300      	movs	r3, #0
}
 801401a:	4618      	mov	r0, r3
 801401c:	3710      	adds	r7, #16
 801401e:	46bd      	mov	sp, r7
 8014020:	bd80      	pop	{r7, pc}

08014022 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8014022:	b580      	push	{r7, lr}
 8014024:	b084      	sub	sp, #16
 8014026:	af00      	add	r7, sp, #0
 8014028:	60f8      	str	r0, [r7, #12]
 801402a:	60b9      	str	r1, [r7, #8]
 801402c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801402e:	68fb      	ldr	r3, [r7, #12]
 8014030:	2203      	movs	r2, #3
 8014032:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8014036:	68fb      	ldr	r3, [r7, #12]
 8014038:	687a      	ldr	r2, [r7, #4]
 801403a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 801403e:	68fb      	ldr	r3, [r7, #12]
 8014040:	687a      	ldr	r2, [r7, #4]
 8014042:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8014046:	687b      	ldr	r3, [r7, #4]
 8014048:	68ba      	ldr	r2, [r7, #8]
 801404a:	2100      	movs	r1, #0
 801404c:	68f8      	ldr	r0, [r7, #12]
 801404e:	f000 fd33 	bl	8014ab8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014052:	2300      	movs	r3, #0
}
 8014054:	4618      	mov	r0, r3
 8014056:	3710      	adds	r7, #16
 8014058:	46bd      	mov	sp, r7
 801405a:	bd80      	pop	{r7, pc}

0801405c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801405c:	b580      	push	{r7, lr}
 801405e:	b084      	sub	sp, #16
 8014060:	af00      	add	r7, sp, #0
 8014062:	60f8      	str	r0, [r7, #12]
 8014064:	60b9      	str	r1, [r7, #8]
 8014066:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8014068:	687b      	ldr	r3, [r7, #4]
 801406a:	68ba      	ldr	r2, [r7, #8]
 801406c:	2100      	movs	r1, #0
 801406e:	68f8      	ldr	r0, [r7, #12]
 8014070:	f000 fd22 	bl	8014ab8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8014074:	2300      	movs	r3, #0
}
 8014076:	4618      	mov	r0, r3
 8014078:	3710      	adds	r7, #16
 801407a:	46bd      	mov	sp, r7
 801407c:	bd80      	pop	{r7, pc}

0801407e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801407e:	b580      	push	{r7, lr}
 8014080:	b082      	sub	sp, #8
 8014082:	af00      	add	r7, sp, #0
 8014084:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8014086:	687b      	ldr	r3, [r7, #4]
 8014088:	2204      	movs	r2, #4
 801408a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801408e:	2300      	movs	r3, #0
 8014090:	2200      	movs	r2, #0
 8014092:	2100      	movs	r1, #0
 8014094:	6878      	ldr	r0, [r7, #4]
 8014096:	f000 fcee 	bl	8014a76 <USBD_LL_Transmit>

  return USBD_OK;
 801409a:	2300      	movs	r3, #0
}
 801409c:	4618      	mov	r0, r3
 801409e:	3708      	adds	r7, #8
 80140a0:	46bd      	mov	sp, r7
 80140a2:	bd80      	pop	{r7, pc}

080140a4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80140a4:	b580      	push	{r7, lr}
 80140a6:	b082      	sub	sp, #8
 80140a8:	af00      	add	r7, sp, #0
 80140aa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80140ac:	687b      	ldr	r3, [r7, #4]
 80140ae:	2205      	movs	r2, #5
 80140b0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80140b4:	2300      	movs	r3, #0
 80140b6:	2200      	movs	r2, #0
 80140b8:	2100      	movs	r1, #0
 80140ba:	6878      	ldr	r0, [r7, #4]
 80140bc:	f000 fcfc 	bl	8014ab8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80140c0:	2300      	movs	r3, #0
}
 80140c2:	4618      	mov	r0, r3
 80140c4:	3708      	adds	r7, #8
 80140c6:	46bd      	mov	sp, r7
 80140c8:	bd80      	pop	{r7, pc}
	...

080140cc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80140cc:	b580      	push	{r7, lr}
 80140ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80140d0:	2200      	movs	r2, #0
 80140d2:	4913      	ldr	r1, [pc, #76]	; (8014120 <MX_USB_DEVICE_Init+0x54>)
 80140d4:	4813      	ldr	r0, [pc, #76]	; (8014124 <MX_USB_DEVICE_Init+0x58>)
 80140d6:	f7fe fe90 	bl	8012dfa <USBD_Init>
 80140da:	4603      	mov	r3, r0
 80140dc:	2b00      	cmp	r3, #0
 80140de:	d001      	beq.n	80140e4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80140e0:	f7ed fdc0 	bl	8001c64 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 80140e4:	4910      	ldr	r1, [pc, #64]	; (8014128 <MX_USB_DEVICE_Init+0x5c>)
 80140e6:	480f      	ldr	r0, [pc, #60]	; (8014124 <MX_USB_DEVICE_Init+0x58>)
 80140e8:	f7fe feb7 	bl	8012e5a <USBD_RegisterClass>
 80140ec:	4603      	mov	r3, r0
 80140ee:	2b00      	cmp	r3, #0
 80140f0:	d001      	beq.n	80140f6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80140f2:	f7ed fdb7 	bl	8001c64 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80140f6:	490d      	ldr	r1, [pc, #52]	; (801412c <MX_USB_DEVICE_Init+0x60>)
 80140f8:	480a      	ldr	r0, [pc, #40]	; (8014124 <MX_USB_DEVICE_Init+0x58>)
 80140fa:	f7fe fde5 	bl	8012cc8 <USBD_CDC_RegisterInterface>
 80140fe:	4603      	mov	r3, r0
 8014100:	2b00      	cmp	r3, #0
 8014102:	d001      	beq.n	8014108 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8014104:	f7ed fdae 	bl	8001c64 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8014108:	4806      	ldr	r0, [pc, #24]	; (8014124 <MX_USB_DEVICE_Init+0x58>)
 801410a:	f7fe fecd 	bl	8012ea8 <USBD_Start>
 801410e:	4603      	mov	r3, r0
 8014110:	2b00      	cmp	r3, #0
 8014112:	d001      	beq.n	8014118 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8014114:	f7ed fda6 	bl	8001c64 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8014118:	f7f5 fe5e 	bl	8009dd8 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801411c:	bf00      	nop
 801411e:	bd80      	pop	{r7, pc}
 8014120:	2400009c 	.word	0x2400009c
 8014124:	240645fc 	.word	0x240645fc
 8014128:	24000020 	.word	0x24000020
 801412c:	24000088 	.word	0x24000088

08014130 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8014130:	b580      	push	{r7, lr}
 8014132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS[0], 0, CDC_IN_EP);
 8014134:	2381      	movs	r3, #129	; 0x81
 8014136:	2200      	movs	r2, #0
 8014138:	490b      	ldr	r1, [pc, #44]	; (8014168 <CDC_Init_FS+0x38>)
 801413a:	480c      	ldr	r0, [pc, #48]	; (801416c <CDC_Init_FS+0x3c>)
 801413c:	f7fe fdd9 	bl	8012cf2 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS[1], 0, CDC_IN_EP2);
 8014140:	2382      	movs	r3, #130	; 0x82
 8014142:	2200      	movs	r2, #0
 8014144:	490a      	ldr	r1, [pc, #40]	; (8014170 <CDC_Init_FS+0x40>)
 8014146:	4809      	ldr	r0, [pc, #36]	; (801416c <CDC_Init_FS+0x3c>)
 8014148:	f7fe fdd3 	bl	8012cf2 <USBD_CDC_SetTxBuffer>

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS[0], CDC_OUT_EP);
 801414c:	2201      	movs	r2, #1
 801414e:	4909      	ldr	r1, [pc, #36]	; (8014174 <CDC_Init_FS+0x44>)
 8014150:	4806      	ldr	r0, [pc, #24]	; (801416c <CDC_Init_FS+0x3c>)
 8014152:	f7fe fdf9 	bl	8012d48 <USBD_CDC_SetRxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS[1], CDC_OUT_EP2);
 8014156:	2202      	movs	r2, #2
 8014158:	4907      	ldr	r1, [pc, #28]	; (8014178 <CDC_Init_FS+0x48>)
 801415a:	4804      	ldr	r0, [pc, #16]	; (801416c <CDC_Init_FS+0x3c>)
 801415c:	f7fe fdf4 	bl	8012d48 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8014160:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8014162:	4618      	mov	r0, r3
 8014164:	bd80      	pop	{r7, pc}
 8014166:	bf00      	nop
 8014168:	240658cc 	.word	0x240658cc
 801416c:	240645fc 	.word	0x240645fc
 8014170:	240660cc 	.word	0x240660cc
 8014174:	240648cc 	.word	0x240648cc
 8014178:	240650cc 	.word	0x240650cc

0801417c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 801417c:	b480      	push	{r7}
 801417e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8014180:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8014182:	4618      	mov	r0, r3
 8014184:	46bd      	mov	sp, r7
 8014186:	f85d 7b04 	ldr.w	r7, [sp], #4
 801418a:	4770      	bx	lr

0801418c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 801418c:	b480      	push	{r7}
 801418e:	b083      	sub	sp, #12
 8014190:	af00      	add	r7, sp, #0
 8014192:	4603      	mov	r3, r0
 8014194:	6039      	str	r1, [r7, #0]
 8014196:	71fb      	strb	r3, [r7, #7]
 8014198:	4613      	mov	r3, r2
 801419a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 801419c:	79fb      	ldrb	r3, [r7, #7]
 801419e:	2b23      	cmp	r3, #35	; 0x23
 80141a0:	d84a      	bhi.n	8014238 <CDC_Control_FS+0xac>
 80141a2:	a201      	add	r2, pc, #4	; (adr r2, 80141a8 <CDC_Control_FS+0x1c>)
 80141a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80141a8:	08014239 	.word	0x08014239
 80141ac:	08014239 	.word	0x08014239
 80141b0:	08014239 	.word	0x08014239
 80141b4:	08014239 	.word	0x08014239
 80141b8:	08014239 	.word	0x08014239
 80141bc:	08014239 	.word	0x08014239
 80141c0:	08014239 	.word	0x08014239
 80141c4:	08014239 	.word	0x08014239
 80141c8:	08014239 	.word	0x08014239
 80141cc:	08014239 	.word	0x08014239
 80141d0:	08014239 	.word	0x08014239
 80141d4:	08014239 	.word	0x08014239
 80141d8:	08014239 	.word	0x08014239
 80141dc:	08014239 	.word	0x08014239
 80141e0:	08014239 	.word	0x08014239
 80141e4:	08014239 	.word	0x08014239
 80141e8:	08014239 	.word	0x08014239
 80141ec:	08014239 	.word	0x08014239
 80141f0:	08014239 	.word	0x08014239
 80141f4:	08014239 	.word	0x08014239
 80141f8:	08014239 	.word	0x08014239
 80141fc:	08014239 	.word	0x08014239
 8014200:	08014239 	.word	0x08014239
 8014204:	08014239 	.word	0x08014239
 8014208:	08014239 	.word	0x08014239
 801420c:	08014239 	.word	0x08014239
 8014210:	08014239 	.word	0x08014239
 8014214:	08014239 	.word	0x08014239
 8014218:	08014239 	.word	0x08014239
 801421c:	08014239 	.word	0x08014239
 8014220:	08014239 	.word	0x08014239
 8014224:	08014239 	.word	0x08014239
 8014228:	08014239 	.word	0x08014239
 801422c:	08014239 	.word	0x08014239
 8014230:	08014239 	.word	0x08014239
 8014234:	08014239 	.word	0x08014239
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8014238:	bf00      	nop
  }

  return (USBD_OK);
 801423a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 801423c:	4618      	mov	r0, r3
 801423e:	370c      	adds	r7, #12
 8014240:	46bd      	mov	sp, r7
 8014242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014246:	4770      	bx	lr

08014248 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t epnum, uint8_t* Buf, uint32_t *Len)
{
 8014248:	b580      	push	{r7, lr}
 801424a:	b084      	sub	sp, #16
 801424c:	af00      	add	r7, sp, #0
 801424e:	4603      	mov	r3, r0
 8014250:	60b9      	str	r1, [r7, #8]
 8014252:	607a      	str	r2, [r7, #4]
 8014254:	73fb      	strb	r3, [r7, #15]
	UNUSED(epnum);
	//loop back
	//memcpy(UserTxBufferFS[(epnum&0x0f)-1], Buf, *Len);
	//CDC_Transmit_FS(epnum|0x80, UserTxBufferFS[(epnum&0x0f)-1], *Len);
    
    if (epnum == USB_CONFIG_MODBUS_EP_READ) {
 8014256:	7bfb      	ldrb	r3, [r7, #15]
 8014258:	2b01      	cmp	r3, #1
 801425a:	d113      	bne.n	8014284 <CDC_Receive_FS+0x3c>
         /* ݴ뻺 */
        if (ring_8_remain(&ring_buf_modbus_usb) > *Len) {
 801425c:	481c      	ldr	r0, [pc, #112]	; (80142d0 <CDC_Receive_FS+0x88>)
 801425e:	f7ec fd40 	bl	8000ce2 <ring_8_remain>
 8014262:	4602      	mov	r2, r0
 8014264:	687b      	ldr	r3, [r7, #4]
 8014266:	681b      	ldr	r3, [r3, #0]
 8014268:	429a      	cmp	r2, r3
 801426a:	d907      	bls.n	801427c <CDC_Receive_FS+0x34>
            ring_8_push_n(&ring_buf_modbus_usb, Buf, *Len);
 801426c:	687b      	ldr	r3, [r7, #4]
 801426e:	681b      	ldr	r3, [r3, #0]
 8014270:	461a      	mov	r2, r3
 8014272:	68b9      	ldr	r1, [r7, #8]
 8014274:	4816      	ldr	r0, [pc, #88]	; (80142d0 <CDC_Receive_FS+0x88>)
 8014276:	f7ec fd49 	bl	8000d0c <ring_8_push_n>
 801427a:	e019      	b.n	80142b0 <CDC_Receive_FS+0x68>
        } else {
            ring_8_reset(&ring_buf_modbus_usb);
 801427c:	4814      	ldr	r0, [pc, #80]	; (80142d0 <CDC_Receive_FS+0x88>)
 801427e:	f7ec fd0f 	bl	8000ca0 <ring_8_reset>
 8014282:	e015      	b.n	80142b0 <CDC_Receive_FS+0x68>
        } 
    } else if (epnum == USB_ADC_DATA_EP_READ) {
 8014284:	7bfb      	ldrb	r3, [r7, #15]
 8014286:	2b02      	cmp	r3, #2
 8014288:	d112      	bne.n	80142b0 <CDC_Receive_FS+0x68>
         /* ݴ뻺 */
        if (ring_8_remain(&ring_buf_adc_usb) > *Len) {
 801428a:	4812      	ldr	r0, [pc, #72]	; (80142d4 <CDC_Receive_FS+0x8c>)
 801428c:	f7ec fd29 	bl	8000ce2 <ring_8_remain>
 8014290:	4602      	mov	r2, r0
 8014292:	687b      	ldr	r3, [r7, #4]
 8014294:	681b      	ldr	r3, [r3, #0]
 8014296:	429a      	cmp	r2, r3
 8014298:	d907      	bls.n	80142aa <CDC_Receive_FS+0x62>
            ring_8_push_n(&ring_buf_adc_usb, Buf, *Len);
 801429a:	687b      	ldr	r3, [r7, #4]
 801429c:	681b      	ldr	r3, [r3, #0]
 801429e:	461a      	mov	r2, r3
 80142a0:	68b9      	ldr	r1, [r7, #8]
 80142a2:	480c      	ldr	r0, [pc, #48]	; (80142d4 <CDC_Receive_FS+0x8c>)
 80142a4:	f7ec fd32 	bl	8000d0c <ring_8_push_n>
 80142a8:	e002      	b.n	80142b0 <CDC_Receive_FS+0x68>
        } else {
            ring_8_reset(&ring_buf_adc_usb);
 80142aa:	480a      	ldr	r0, [pc, #40]	; (80142d4 <CDC_Receive_FS+0x8c>)
 80142ac:	f7ec fcf8 	bl	8000ca0 <ring_8_reset>
        } 
    } 

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, Buf, epnum);
 80142b0:	7bfb      	ldrb	r3, [r7, #15]
 80142b2:	461a      	mov	r2, r3
 80142b4:	68b9      	ldr	r1, [r7, #8]
 80142b6:	4808      	ldr	r0, [pc, #32]	; (80142d8 <CDC_Receive_FS+0x90>)
 80142b8:	f7fe fd46 	bl	8012d48 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS, epnum);
 80142bc:	7bfb      	ldrb	r3, [r7, #15]
 80142be:	4619      	mov	r1, r3
 80142c0:	4805      	ldr	r0, [pc, #20]	; (80142d8 <CDC_Receive_FS+0x90>)
 80142c2:	f7fe fd62 	bl	8012d8a <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80142c6:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80142c8:	4618      	mov	r0, r3
 80142ca:	3710      	adds	r7, #16
 80142cc:	46bd      	mov	sp, r7
 80142ce:	bd80      	pop	{r7, pc}
 80142d0:	24000764 	.word	0x24000764
 80142d4:	24000b6c 	.word	0x24000b6c
 80142d8:	240645fc 	.word	0x240645fc

080142dc <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80142dc:	b480      	push	{r7}
 80142de:	b087      	sub	sp, #28
 80142e0:	af00      	add	r7, sp, #0
 80142e2:	60f8      	str	r0, [r7, #12]
 80142e4:	60b9      	str	r1, [r7, #8]
 80142e6:	4613      	mov	r3, r2
 80142e8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80142ea:	2300      	movs	r3, #0
 80142ec:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  //UNUSED(epnum);
  if (epnum == USB_ADC_DATA_EP_READ) {
 80142ee:	79fb      	ldrb	r3, [r7, #7]
 80142f0:	2b02      	cmp	r3, #2
 80142f2:	d102      	bne.n	80142fa <CDC_TransmitCplt_FS+0x1e>
      sig_sensor_data_usb_send = RETURN_UNKNOWN;
 80142f4:	4b05      	ldr	r3, [pc, #20]	; (801430c <CDC_TransmitCplt_FS+0x30>)
 80142f6:	2202      	movs	r2, #2
 80142f8:	701a      	strb	r2, [r3, #0]
  }
  /* USER CODE END 13 */
  return result;
 80142fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80142fe:	4618      	mov	r0, r3
 8014300:	371c      	adds	r7, #28
 8014302:	46bd      	mov	sp, r7
 8014304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014308:	4770      	bx	lr
 801430a:	bf00      	nop
 801430c:	24000001 	.word	0x24000001

08014310 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014310:	b480      	push	{r7}
 8014312:	b083      	sub	sp, #12
 8014314:	af00      	add	r7, sp, #0
 8014316:	4603      	mov	r3, r0
 8014318:	6039      	str	r1, [r7, #0]
 801431a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 801431c:	683b      	ldr	r3, [r7, #0]
 801431e:	2212      	movs	r2, #18
 8014320:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8014322:	4b03      	ldr	r3, [pc, #12]	; (8014330 <USBD_FS_DeviceDescriptor+0x20>)
}
 8014324:	4618      	mov	r0, r3
 8014326:	370c      	adds	r7, #12
 8014328:	46bd      	mov	sp, r7
 801432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801432e:	4770      	bx	lr
 8014330:	240000b8 	.word	0x240000b8

08014334 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014334:	b480      	push	{r7}
 8014336:	b083      	sub	sp, #12
 8014338:	af00      	add	r7, sp, #0
 801433a:	4603      	mov	r3, r0
 801433c:	6039      	str	r1, [r7, #0]
 801433e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8014340:	683b      	ldr	r3, [r7, #0]
 8014342:	2204      	movs	r2, #4
 8014344:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8014346:	4b03      	ldr	r3, [pc, #12]	; (8014354 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8014348:	4618      	mov	r0, r3
 801434a:	370c      	adds	r7, #12
 801434c:	46bd      	mov	sp, r7
 801434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014352:	4770      	bx	lr
 8014354:	240000cc 	.word	0x240000cc

08014358 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014358:	b580      	push	{r7, lr}
 801435a:	b082      	sub	sp, #8
 801435c:	af00      	add	r7, sp, #0
 801435e:	4603      	mov	r3, r0
 8014360:	6039      	str	r1, [r7, #0]
 8014362:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8014364:	79fb      	ldrb	r3, [r7, #7]
 8014366:	2b00      	cmp	r3, #0
 8014368:	d105      	bne.n	8014376 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801436a:	683a      	ldr	r2, [r7, #0]
 801436c:	4907      	ldr	r1, [pc, #28]	; (801438c <USBD_FS_ProductStrDescriptor+0x34>)
 801436e:	4808      	ldr	r0, [pc, #32]	; (8014390 <USBD_FS_ProductStrDescriptor+0x38>)
 8014370:	f7ff fdcb 	bl	8013f0a <USBD_GetString>
 8014374:	e004      	b.n	8014380 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8014376:	683a      	ldr	r2, [r7, #0]
 8014378:	4904      	ldr	r1, [pc, #16]	; (801438c <USBD_FS_ProductStrDescriptor+0x34>)
 801437a:	4805      	ldr	r0, [pc, #20]	; (8014390 <USBD_FS_ProductStrDescriptor+0x38>)
 801437c:	f7ff fdc5 	bl	8013f0a <USBD_GetString>
  }
  return USBD_StrDesc;
 8014380:	4b02      	ldr	r3, [pc, #8]	; (801438c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8014382:	4618      	mov	r0, r3
 8014384:	3708      	adds	r7, #8
 8014386:	46bd      	mov	sp, r7
 8014388:	bd80      	pop	{r7, pc}
 801438a:	bf00      	nop
 801438c:	240668cc 	.word	0x240668cc
 8014390:	080155dc 	.word	0x080155dc

08014394 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8014394:	b580      	push	{r7, lr}
 8014396:	b082      	sub	sp, #8
 8014398:	af00      	add	r7, sp, #0
 801439a:	4603      	mov	r3, r0
 801439c:	6039      	str	r1, [r7, #0]
 801439e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80143a0:	683a      	ldr	r2, [r7, #0]
 80143a2:	4904      	ldr	r1, [pc, #16]	; (80143b4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80143a4:	4804      	ldr	r0, [pc, #16]	; (80143b8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80143a6:	f7ff fdb0 	bl	8013f0a <USBD_GetString>
  return USBD_StrDesc;
 80143aa:	4b02      	ldr	r3, [pc, #8]	; (80143b4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80143ac:	4618      	mov	r0, r3
 80143ae:	3708      	adds	r7, #8
 80143b0:	46bd      	mov	sp, r7
 80143b2:	bd80      	pop	{r7, pc}
 80143b4:	240668cc 	.word	0x240668cc
 80143b8:	080155e8 	.word	0x080155e8

080143bc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80143bc:	b580      	push	{r7, lr}
 80143be:	b082      	sub	sp, #8
 80143c0:	af00      	add	r7, sp, #0
 80143c2:	4603      	mov	r3, r0
 80143c4:	6039      	str	r1, [r7, #0]
 80143c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80143c8:	683b      	ldr	r3, [r7, #0]
 80143ca:	221a      	movs	r2, #26
 80143cc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80143ce:	f000 f843 	bl	8014458 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80143d2:	4b02      	ldr	r3, [pc, #8]	; (80143dc <USBD_FS_SerialStrDescriptor+0x20>)
}
 80143d4:	4618      	mov	r0, r3
 80143d6:	3708      	adds	r7, #8
 80143d8:	46bd      	mov	sp, r7
 80143da:	bd80      	pop	{r7, pc}
 80143dc:	240000d0 	.word	0x240000d0

080143e0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80143e0:	b580      	push	{r7, lr}
 80143e2:	b082      	sub	sp, #8
 80143e4:	af00      	add	r7, sp, #0
 80143e6:	4603      	mov	r3, r0
 80143e8:	6039      	str	r1, [r7, #0]
 80143ea:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80143ec:	79fb      	ldrb	r3, [r7, #7]
 80143ee:	2b00      	cmp	r3, #0
 80143f0:	d105      	bne.n	80143fe <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80143f2:	683a      	ldr	r2, [r7, #0]
 80143f4:	4907      	ldr	r1, [pc, #28]	; (8014414 <USBD_FS_ConfigStrDescriptor+0x34>)
 80143f6:	4808      	ldr	r0, [pc, #32]	; (8014418 <USBD_FS_ConfigStrDescriptor+0x38>)
 80143f8:	f7ff fd87 	bl	8013f0a <USBD_GetString>
 80143fc:	e004      	b.n	8014408 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80143fe:	683a      	ldr	r2, [r7, #0]
 8014400:	4904      	ldr	r1, [pc, #16]	; (8014414 <USBD_FS_ConfigStrDescriptor+0x34>)
 8014402:	4805      	ldr	r0, [pc, #20]	; (8014418 <USBD_FS_ConfigStrDescriptor+0x38>)
 8014404:	f7ff fd81 	bl	8013f0a <USBD_GetString>
  }
  return USBD_StrDesc;
 8014408:	4b02      	ldr	r3, [pc, #8]	; (8014414 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801440a:	4618      	mov	r0, r3
 801440c:	3708      	adds	r7, #8
 801440e:	46bd      	mov	sp, r7
 8014410:	bd80      	pop	{r7, pc}
 8014412:	bf00      	nop
 8014414:	240668cc 	.word	0x240668cc
 8014418:	080155f4 	.word	0x080155f4

0801441c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801441c:	b580      	push	{r7, lr}
 801441e:	b082      	sub	sp, #8
 8014420:	af00      	add	r7, sp, #0
 8014422:	4603      	mov	r3, r0
 8014424:	6039      	str	r1, [r7, #0]
 8014426:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8014428:	79fb      	ldrb	r3, [r7, #7]
 801442a:	2b00      	cmp	r3, #0
 801442c:	d105      	bne.n	801443a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801442e:	683a      	ldr	r2, [r7, #0]
 8014430:	4907      	ldr	r1, [pc, #28]	; (8014450 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8014432:	4808      	ldr	r0, [pc, #32]	; (8014454 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8014434:	f7ff fd69 	bl	8013f0a <USBD_GetString>
 8014438:	e004      	b.n	8014444 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801443a:	683a      	ldr	r2, [r7, #0]
 801443c:	4904      	ldr	r1, [pc, #16]	; (8014450 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801443e:	4805      	ldr	r0, [pc, #20]	; (8014454 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8014440:	f7ff fd63 	bl	8013f0a <USBD_GetString>
  }
  return USBD_StrDesc;
 8014444:	4b02      	ldr	r3, [pc, #8]	; (8014450 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8014446:	4618      	mov	r0, r3
 8014448:	3708      	adds	r7, #8
 801444a:	46bd      	mov	sp, r7
 801444c:	bd80      	pop	{r7, pc}
 801444e:	bf00      	nop
 8014450:	240668cc 	.word	0x240668cc
 8014454:	08015600 	.word	0x08015600

08014458 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8014458:	b580      	push	{r7, lr}
 801445a:	b084      	sub	sp, #16
 801445c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801445e:	4b0f      	ldr	r3, [pc, #60]	; (801449c <Get_SerialNum+0x44>)
 8014460:	681b      	ldr	r3, [r3, #0]
 8014462:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8014464:	4b0e      	ldr	r3, [pc, #56]	; (80144a0 <Get_SerialNum+0x48>)
 8014466:	681b      	ldr	r3, [r3, #0]
 8014468:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801446a:	4b0e      	ldr	r3, [pc, #56]	; (80144a4 <Get_SerialNum+0x4c>)
 801446c:	681b      	ldr	r3, [r3, #0]
 801446e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8014470:	68fa      	ldr	r2, [r7, #12]
 8014472:	687b      	ldr	r3, [r7, #4]
 8014474:	4413      	add	r3, r2
 8014476:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8014478:	68fb      	ldr	r3, [r7, #12]
 801447a:	2b00      	cmp	r3, #0
 801447c:	d009      	beq.n	8014492 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801447e:	2208      	movs	r2, #8
 8014480:	4909      	ldr	r1, [pc, #36]	; (80144a8 <Get_SerialNum+0x50>)
 8014482:	68f8      	ldr	r0, [r7, #12]
 8014484:	f000 f814 	bl	80144b0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8014488:	2204      	movs	r2, #4
 801448a:	4908      	ldr	r1, [pc, #32]	; (80144ac <Get_SerialNum+0x54>)
 801448c:	68b8      	ldr	r0, [r7, #8]
 801448e:	f000 f80f 	bl	80144b0 <IntToUnicode>
  }
}
 8014492:	bf00      	nop
 8014494:	3710      	adds	r7, #16
 8014496:	46bd      	mov	sp, r7
 8014498:	bd80      	pop	{r7, pc}
 801449a:	bf00      	nop
 801449c:	1ff1e800 	.word	0x1ff1e800
 80144a0:	1ff1e804 	.word	0x1ff1e804
 80144a4:	1ff1e808 	.word	0x1ff1e808
 80144a8:	240000d2 	.word	0x240000d2
 80144ac:	240000e2 	.word	0x240000e2

080144b0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80144b0:	b480      	push	{r7}
 80144b2:	b087      	sub	sp, #28
 80144b4:	af00      	add	r7, sp, #0
 80144b6:	60f8      	str	r0, [r7, #12]
 80144b8:	60b9      	str	r1, [r7, #8]
 80144ba:	4613      	mov	r3, r2
 80144bc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80144be:	2300      	movs	r3, #0
 80144c0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80144c2:	2300      	movs	r3, #0
 80144c4:	75fb      	strb	r3, [r7, #23]
 80144c6:	e027      	b.n	8014518 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80144c8:	68fb      	ldr	r3, [r7, #12]
 80144ca:	0f1b      	lsrs	r3, r3, #28
 80144cc:	2b09      	cmp	r3, #9
 80144ce:	d80b      	bhi.n	80144e8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80144d0:	68fb      	ldr	r3, [r7, #12]
 80144d2:	0f1b      	lsrs	r3, r3, #28
 80144d4:	b2da      	uxtb	r2, r3
 80144d6:	7dfb      	ldrb	r3, [r7, #23]
 80144d8:	005b      	lsls	r3, r3, #1
 80144da:	4619      	mov	r1, r3
 80144dc:	68bb      	ldr	r3, [r7, #8]
 80144de:	440b      	add	r3, r1
 80144e0:	3230      	adds	r2, #48	; 0x30
 80144e2:	b2d2      	uxtb	r2, r2
 80144e4:	701a      	strb	r2, [r3, #0]
 80144e6:	e00a      	b.n	80144fe <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80144e8:	68fb      	ldr	r3, [r7, #12]
 80144ea:	0f1b      	lsrs	r3, r3, #28
 80144ec:	b2da      	uxtb	r2, r3
 80144ee:	7dfb      	ldrb	r3, [r7, #23]
 80144f0:	005b      	lsls	r3, r3, #1
 80144f2:	4619      	mov	r1, r3
 80144f4:	68bb      	ldr	r3, [r7, #8]
 80144f6:	440b      	add	r3, r1
 80144f8:	3237      	adds	r2, #55	; 0x37
 80144fa:	b2d2      	uxtb	r2, r2
 80144fc:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80144fe:	68fb      	ldr	r3, [r7, #12]
 8014500:	011b      	lsls	r3, r3, #4
 8014502:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8014504:	7dfb      	ldrb	r3, [r7, #23]
 8014506:	005b      	lsls	r3, r3, #1
 8014508:	3301      	adds	r3, #1
 801450a:	68ba      	ldr	r2, [r7, #8]
 801450c:	4413      	add	r3, r2
 801450e:	2200      	movs	r2, #0
 8014510:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8014512:	7dfb      	ldrb	r3, [r7, #23]
 8014514:	3301      	adds	r3, #1
 8014516:	75fb      	strb	r3, [r7, #23]
 8014518:	7dfa      	ldrb	r2, [r7, #23]
 801451a:	79fb      	ldrb	r3, [r7, #7]
 801451c:	429a      	cmp	r2, r3
 801451e:	d3d3      	bcc.n	80144c8 <IntToUnicode+0x18>
  }
}
 8014520:	bf00      	nop
 8014522:	bf00      	nop
 8014524:	371c      	adds	r7, #28
 8014526:	46bd      	mov	sp, r7
 8014528:	f85d 7b04 	ldr.w	r7, [sp], #4
 801452c:	4770      	bx	lr
	...

08014530 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8014530:	b580      	push	{r7, lr}
 8014532:	b0b8      	sub	sp, #224	; 0xe0
 8014534:	af00      	add	r7, sp, #0
 8014536:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8014538:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 801453c:	2200      	movs	r2, #0
 801453e:	601a      	str	r2, [r3, #0]
 8014540:	605a      	str	r2, [r3, #4]
 8014542:	609a      	str	r2, [r3, #8]
 8014544:	60da      	str	r2, [r3, #12]
 8014546:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8014548:	f107 0310 	add.w	r3, r7, #16
 801454c:	22bc      	movs	r2, #188	; 0xbc
 801454e:	2100      	movs	r1, #0
 8014550:	4618      	mov	r0, r3
 8014552:	f000 fb61 	bl	8014c18 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8014556:	687b      	ldr	r3, [r7, #4]
 8014558:	681b      	ldr	r3, [r3, #0]
 801455a:	4a2b      	ldr	r2, [pc, #172]	; (8014608 <HAL_PCD_MspInit+0xd8>)
 801455c:	4293      	cmp	r3, r2
 801455e:	d14e      	bne.n	80145fe <HAL_PCD_MspInit+0xce>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8014560:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8014564:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8014566:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 801456a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801456e:	f107 0310 	add.w	r3, r7, #16
 8014572:	4618      	mov	r0, r3
 8014574:	f7f6 ffc6 	bl	800b504 <HAL_RCCEx_PeriphCLKConfig>
 8014578:	4603      	mov	r3, r0
 801457a:	2b00      	cmp	r3, #0
 801457c:	d001      	beq.n	8014582 <HAL_PCD_MspInit+0x52>
    {
      Error_Handler();
 801457e:	f7ed fb71 	bl	8001c64 <Error_Handler>
    }
  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8014582:	f7f5 fc29 	bl	8009dd8 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8014586:	4b21      	ldr	r3, [pc, #132]	; (801460c <HAL_PCD_MspInit+0xdc>)
 8014588:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 801458c:	4a1f      	ldr	r2, [pc, #124]	; (801460c <HAL_PCD_MspInit+0xdc>)
 801458e:	f043 0301 	orr.w	r3, r3, #1
 8014592:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8014596:	4b1d      	ldr	r3, [pc, #116]	; (801460c <HAL_PCD_MspInit+0xdc>)
 8014598:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 801459c:	f003 0301 	and.w	r3, r3, #1
 80145a0:	60fb      	str	r3, [r7, #12]
 80145a2:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80145a4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80145a8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80145ac:	2302      	movs	r3, #2
 80145ae:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80145b2:	2300      	movs	r3, #0
 80145b4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80145b8:	2300      	movs	r3, #0
 80145ba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 80145be:	230a      	movs	r3, #10
 80145c0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80145c4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80145c8:	4619      	mov	r1, r3
 80145ca:	4811      	ldr	r0, [pc, #68]	; (8014610 <HAL_PCD_MspInit+0xe0>)
 80145cc:	f7f3 feb8 	bl	8008340 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80145d0:	4b0e      	ldr	r3, [pc, #56]	; (801460c <HAL_PCD_MspInit+0xdc>)
 80145d2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80145d6:	4a0d      	ldr	r2, [pc, #52]	; (801460c <HAL_PCD_MspInit+0xdc>)
 80145d8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80145dc:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80145e0:	4b0a      	ldr	r3, [pc, #40]	; (801460c <HAL_PCD_MspInit+0xdc>)
 80145e2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80145e6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80145ea:	60bb      	str	r3, [r7, #8]
 80145ec:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80145ee:	2200      	movs	r2, #0
 80145f0:	2100      	movs	r1, #0
 80145f2:	2065      	movs	r0, #101	; 0x65
 80145f4:	f7f0 fdfb 	bl	80051ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80145f8:	2065      	movs	r0, #101	; 0x65
 80145fa:	f7f0 fe12 	bl	8005222 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80145fe:	bf00      	nop
 8014600:	37e0      	adds	r7, #224	; 0xe0
 8014602:	46bd      	mov	sp, r7
 8014604:	bd80      	pop	{r7, pc}
 8014606:	bf00      	nop
 8014608:	40080000 	.word	0x40080000
 801460c:	58024400 	.word	0x58024400
 8014610:	58020000 	.word	0x58020000

08014614 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014614:	b580      	push	{r7, lr}
 8014616:	b082      	sub	sp, #8
 8014618:	af00      	add	r7, sp, #0
 801461a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801461c:	687b      	ldr	r3, [r7, #4]
 801461e:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8014622:	687b      	ldr	r3, [r7, #4]
 8014624:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8014628:	4619      	mov	r1, r3
 801462a:	4610      	mov	r0, r2
 801462c:	f7fe fc87 	bl	8012f3e <USBD_LL_SetupStage>
}
 8014630:	bf00      	nop
 8014632:	3708      	adds	r7, #8
 8014634:	46bd      	mov	sp, r7
 8014636:	bd80      	pop	{r7, pc}

08014638 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014638:	b580      	push	{r7, lr}
 801463a:	b082      	sub	sp, #8
 801463c:	af00      	add	r7, sp, #0
 801463e:	6078      	str	r0, [r7, #4]
 8014640:	460b      	mov	r3, r1
 8014642:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8014644:	687b      	ldr	r3, [r7, #4]
 8014646:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 801464a:	78fa      	ldrb	r2, [r7, #3]
 801464c:	6879      	ldr	r1, [r7, #4]
 801464e:	4613      	mov	r3, r2
 8014650:	00db      	lsls	r3, r3, #3
 8014652:	1a9b      	subs	r3, r3, r2
 8014654:	009b      	lsls	r3, r3, #2
 8014656:	440b      	add	r3, r1
 8014658:	f503 7302 	add.w	r3, r3, #520	; 0x208
 801465c:	681a      	ldr	r2, [r3, #0]
 801465e:	78fb      	ldrb	r3, [r7, #3]
 8014660:	4619      	mov	r1, r3
 8014662:	f7fe fcc1 	bl	8012fe8 <USBD_LL_DataOutStage>
}
 8014666:	bf00      	nop
 8014668:	3708      	adds	r7, #8
 801466a:	46bd      	mov	sp, r7
 801466c:	bd80      	pop	{r7, pc}

0801466e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801466e:	b580      	push	{r7, lr}
 8014670:	b082      	sub	sp, #8
 8014672:	af00      	add	r7, sp, #0
 8014674:	6078      	str	r0, [r7, #4]
 8014676:	460b      	mov	r3, r1
 8014678:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801467a:	687b      	ldr	r3, [r7, #4]
 801467c:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8014680:	78fa      	ldrb	r2, [r7, #3]
 8014682:	6879      	ldr	r1, [r7, #4]
 8014684:	4613      	mov	r3, r2
 8014686:	00db      	lsls	r3, r3, #3
 8014688:	1a9b      	subs	r3, r3, r2
 801468a:	009b      	lsls	r3, r3, #2
 801468c:	440b      	add	r3, r1
 801468e:	3348      	adds	r3, #72	; 0x48
 8014690:	681a      	ldr	r2, [r3, #0]
 8014692:	78fb      	ldrb	r3, [r7, #3]
 8014694:	4619      	mov	r1, r3
 8014696:	f7fe fd0a 	bl	80130ae <USBD_LL_DataInStage>
}
 801469a:	bf00      	nop
 801469c:	3708      	adds	r7, #8
 801469e:	46bd      	mov	sp, r7
 80146a0:	bd80      	pop	{r7, pc}

080146a2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80146a2:	b580      	push	{r7, lr}
 80146a4:	b082      	sub	sp, #8
 80146a6:	af00      	add	r7, sp, #0
 80146a8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80146aa:	687b      	ldr	r3, [r7, #4]
 80146ac:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80146b0:	4618      	mov	r0, r3
 80146b2:	f7fe fe1e 	bl	80132f2 <USBD_LL_SOF>
}
 80146b6:	bf00      	nop
 80146b8:	3708      	adds	r7, #8
 80146ba:	46bd      	mov	sp, r7
 80146bc:	bd80      	pop	{r7, pc}

080146be <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80146be:	b580      	push	{r7, lr}
 80146c0:	b084      	sub	sp, #16
 80146c2:	af00      	add	r7, sp, #0
 80146c4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80146c6:	2301      	movs	r3, #1
 80146c8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80146ca:	687b      	ldr	r3, [r7, #4]
 80146cc:	68db      	ldr	r3, [r3, #12]
 80146ce:	2b00      	cmp	r3, #0
 80146d0:	d102      	bne.n	80146d8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80146d2:	2300      	movs	r3, #0
 80146d4:	73fb      	strb	r3, [r7, #15]
 80146d6:	e008      	b.n	80146ea <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80146d8:	687b      	ldr	r3, [r7, #4]
 80146da:	68db      	ldr	r3, [r3, #12]
 80146dc:	2b02      	cmp	r3, #2
 80146de:	d102      	bne.n	80146e6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80146e0:	2301      	movs	r3, #1
 80146e2:	73fb      	strb	r3, [r7, #15]
 80146e4:	e001      	b.n	80146ea <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80146e6:	f7ed fabd 	bl	8001c64 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80146ea:	687b      	ldr	r3, [r7, #4]
 80146ec:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80146f0:	7bfa      	ldrb	r2, [r7, #15]
 80146f2:	4611      	mov	r1, r2
 80146f4:	4618      	mov	r0, r3
 80146f6:	f7fe fdbe 	bl	8013276 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80146fa:	687b      	ldr	r3, [r7, #4]
 80146fc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8014700:	4618      	mov	r0, r3
 8014702:	f7fe fd6a 	bl	80131da <USBD_LL_Reset>
}
 8014706:	bf00      	nop
 8014708:	3710      	adds	r7, #16
 801470a:	46bd      	mov	sp, r7
 801470c:	bd80      	pop	{r7, pc}
	...

08014710 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014710:	b580      	push	{r7, lr}
 8014712:	b082      	sub	sp, #8
 8014714:	af00      	add	r7, sp, #0
 8014716:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8014718:	687b      	ldr	r3, [r7, #4]
 801471a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801471e:	4618      	mov	r0, r3
 8014720:	f7fe fdb9 	bl	8013296 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8014724:	687b      	ldr	r3, [r7, #4]
 8014726:	681b      	ldr	r3, [r3, #0]
 8014728:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801472c:	681b      	ldr	r3, [r3, #0]
 801472e:	687a      	ldr	r2, [r7, #4]
 8014730:	6812      	ldr	r2, [r2, #0]
 8014732:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8014736:	f043 0301 	orr.w	r3, r3, #1
 801473a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801473c:	687b      	ldr	r3, [r7, #4]
 801473e:	6a1b      	ldr	r3, [r3, #32]
 8014740:	2b00      	cmp	r3, #0
 8014742:	d005      	beq.n	8014750 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8014744:	4b04      	ldr	r3, [pc, #16]	; (8014758 <HAL_PCD_SuspendCallback+0x48>)
 8014746:	691b      	ldr	r3, [r3, #16]
 8014748:	4a03      	ldr	r2, [pc, #12]	; (8014758 <HAL_PCD_SuspendCallback+0x48>)
 801474a:	f043 0306 	orr.w	r3, r3, #6
 801474e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8014750:	bf00      	nop
 8014752:	3708      	adds	r7, #8
 8014754:	46bd      	mov	sp, r7
 8014756:	bd80      	pop	{r7, pc}
 8014758:	e000ed00 	.word	0xe000ed00

0801475c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801475c:	b580      	push	{r7, lr}
 801475e:	b082      	sub	sp, #8
 8014760:	af00      	add	r7, sp, #0
 8014762:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8014764:	687b      	ldr	r3, [r7, #4]
 8014766:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801476a:	4618      	mov	r0, r3
 801476c:	f7fe fda9 	bl	80132c2 <USBD_LL_Resume>
}
 8014770:	bf00      	nop
 8014772:	3708      	adds	r7, #8
 8014774:	46bd      	mov	sp, r7
 8014776:	bd80      	pop	{r7, pc}

08014778 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8014778:	b580      	push	{r7, lr}
 801477a:	b082      	sub	sp, #8
 801477c:	af00      	add	r7, sp, #0
 801477e:	6078      	str	r0, [r7, #4]
 8014780:	460b      	mov	r3, r1
 8014782:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8014784:	687b      	ldr	r3, [r7, #4]
 8014786:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801478a:	78fa      	ldrb	r2, [r7, #3]
 801478c:	4611      	mov	r1, r2
 801478e:	4618      	mov	r0, r3
 8014790:	f7fe fdf7 	bl	8013382 <USBD_LL_IsoOUTIncomplete>
}
 8014794:	bf00      	nop
 8014796:	3708      	adds	r7, #8
 8014798:	46bd      	mov	sp, r7
 801479a:	bd80      	pop	{r7, pc}

0801479c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801479c:	b580      	push	{r7, lr}
 801479e:	b082      	sub	sp, #8
 80147a0:	af00      	add	r7, sp, #0
 80147a2:	6078      	str	r0, [r7, #4]
 80147a4:	460b      	mov	r3, r1
 80147a6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80147a8:	687b      	ldr	r3, [r7, #4]
 80147aa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80147ae:	78fa      	ldrb	r2, [r7, #3]
 80147b0:	4611      	mov	r1, r2
 80147b2:	4618      	mov	r0, r3
 80147b4:	f7fe fdbf 	bl	8013336 <USBD_LL_IsoINIncomplete>
}
 80147b8:	bf00      	nop
 80147ba:	3708      	adds	r7, #8
 80147bc:	46bd      	mov	sp, r7
 80147be:	bd80      	pop	{r7, pc}

080147c0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80147c0:	b580      	push	{r7, lr}
 80147c2:	b082      	sub	sp, #8
 80147c4:	af00      	add	r7, sp, #0
 80147c6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80147c8:	687b      	ldr	r3, [r7, #4]
 80147ca:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80147ce:	4618      	mov	r0, r3
 80147d0:	f7fe fdfd 	bl	80133ce <USBD_LL_DevConnected>
}
 80147d4:	bf00      	nop
 80147d6:	3708      	adds	r7, #8
 80147d8:	46bd      	mov	sp, r7
 80147da:	bd80      	pop	{r7, pc}

080147dc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80147dc:	b580      	push	{r7, lr}
 80147de:	b082      	sub	sp, #8
 80147e0:	af00      	add	r7, sp, #0
 80147e2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80147e4:	687b      	ldr	r3, [r7, #4]
 80147e6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80147ea:	4618      	mov	r0, r3
 80147ec:	f7fe fdfa 	bl	80133e4 <USBD_LL_DevDisconnected>
}
 80147f0:	bf00      	nop
 80147f2:	3708      	adds	r7, #8
 80147f4:	46bd      	mov	sp, r7
 80147f6:	bd80      	pop	{r7, pc}

080147f8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80147f8:	b580      	push	{r7, lr}
 80147fa:	b082      	sub	sp, #8
 80147fc:	af00      	add	r7, sp, #0
 80147fe:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8014800:	687b      	ldr	r3, [r7, #4]
 8014802:	781b      	ldrb	r3, [r3, #0]
 8014804:	2b00      	cmp	r3, #0
 8014806:	d143      	bne.n	8014890 <USBD_LL_Init+0x98>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8014808:	4a24      	ldr	r2, [pc, #144]	; (801489c <USBD_LL_Init+0xa4>)
 801480a:	687b      	ldr	r3, [r7, #4]
 801480c:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8014810:	687b      	ldr	r3, [r7, #4]
 8014812:	4a22      	ldr	r2, [pc, #136]	; (801489c <USBD_LL_Init+0xa4>)
 8014814:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8014818:	4b20      	ldr	r3, [pc, #128]	; (801489c <USBD_LL_Init+0xa4>)
 801481a:	4a21      	ldr	r2, [pc, #132]	; (80148a0 <USBD_LL_Init+0xa8>)
 801481c:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 801481e:	4b1f      	ldr	r3, [pc, #124]	; (801489c <USBD_LL_Init+0xa4>)
 8014820:	2209      	movs	r2, #9
 8014822:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8014824:	4b1d      	ldr	r3, [pc, #116]	; (801489c <USBD_LL_Init+0xa4>)
 8014826:	2202      	movs	r2, #2
 8014828:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801482a:	4b1c      	ldr	r3, [pc, #112]	; (801489c <USBD_LL_Init+0xa4>)
 801482c:	2200      	movs	r2, #0
 801482e:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8014830:	4b1a      	ldr	r3, [pc, #104]	; (801489c <USBD_LL_Init+0xa4>)
 8014832:	2202      	movs	r2, #2
 8014834:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8014836:	4b19      	ldr	r3, [pc, #100]	; (801489c <USBD_LL_Init+0xa4>)
 8014838:	2200      	movs	r2, #0
 801483a:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801483c:	4b17      	ldr	r3, [pc, #92]	; (801489c <USBD_LL_Init+0xa4>)
 801483e:	2200      	movs	r2, #0
 8014840:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8014842:	4b16      	ldr	r3, [pc, #88]	; (801489c <USBD_LL_Init+0xa4>)
 8014844:	2200      	movs	r2, #0
 8014846:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8014848:	4b14      	ldr	r3, [pc, #80]	; (801489c <USBD_LL_Init+0xa4>)
 801484a:	2200      	movs	r2, #0
 801484c:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 801484e:	4b13      	ldr	r3, [pc, #76]	; (801489c <USBD_LL_Init+0xa4>)
 8014850:	2200      	movs	r2, #0
 8014852:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8014854:	4b11      	ldr	r3, [pc, #68]	; (801489c <USBD_LL_Init+0xa4>)
 8014856:	2200      	movs	r2, #0
 8014858:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801485a:	4810      	ldr	r0, [pc, #64]	; (801489c <USBD_LL_Init+0xa4>)
 801485c:	f7f4 f8b3 	bl	80089c6 <HAL_PCD_Init>
 8014860:	4603      	mov	r3, r0
 8014862:	2b00      	cmp	r3, #0
 8014864:	d001      	beq.n	801486a <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8014866:	f7ed f9fd 	bl	8001c64 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801486a:	2180      	movs	r1, #128	; 0x80
 801486c:	480b      	ldr	r0, [pc, #44]	; (801489c <USBD_LL_Init+0xa4>)
 801486e:	f7f5 fa38 	bl	8009ce2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8014872:	2240      	movs	r2, #64	; 0x40
 8014874:	2100      	movs	r1, #0
 8014876:	4809      	ldr	r0, [pc, #36]	; (801489c <USBD_LL_Init+0xa4>)
 8014878:	f7f5 f9ec 	bl	8009c54 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 801487c:	2280      	movs	r2, #128	; 0x80
 801487e:	2101      	movs	r1, #1
 8014880:	4806      	ldr	r0, [pc, #24]	; (801489c <USBD_LL_Init+0xa4>)
 8014882:	f7f5 f9e7 	bl	8009c54 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 2, 0x80);
 8014886:	2280      	movs	r2, #128	; 0x80
 8014888:	2102      	movs	r1, #2
 801488a:	4804      	ldr	r0, [pc, #16]	; (801489c <USBD_LL_Init+0xa4>)
 801488c:	f7f5 f9e2 	bl	8009c54 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8014890:	2300      	movs	r3, #0
}
 8014892:	4618      	mov	r0, r3
 8014894:	3708      	adds	r7, #8
 8014896:	46bd      	mov	sp, r7
 8014898:	bd80      	pop	{r7, pc}
 801489a:	bf00      	nop
 801489c:	24066acc 	.word	0x24066acc
 80148a0:	40080000 	.word	0x40080000

080148a4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80148a4:	b580      	push	{r7, lr}
 80148a6:	b084      	sub	sp, #16
 80148a8:	af00      	add	r7, sp, #0
 80148aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80148ac:	2300      	movs	r3, #0
 80148ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80148b0:	2300      	movs	r3, #0
 80148b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80148b4:	687b      	ldr	r3, [r7, #4]
 80148b6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80148ba:	4618      	mov	r0, r3
 80148bc:	f7f4 f9a7 	bl	8008c0e <HAL_PCD_Start>
 80148c0:	4603      	mov	r3, r0
 80148c2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80148c4:	7bfb      	ldrb	r3, [r7, #15]
 80148c6:	4618      	mov	r0, r3
 80148c8:	f000 f942 	bl	8014b50 <USBD_Get_USB_Status>
 80148cc:	4603      	mov	r3, r0
 80148ce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80148d0:	7bbb      	ldrb	r3, [r7, #14]
}
 80148d2:	4618      	mov	r0, r3
 80148d4:	3710      	adds	r7, #16
 80148d6:	46bd      	mov	sp, r7
 80148d8:	bd80      	pop	{r7, pc}

080148da <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80148da:	b580      	push	{r7, lr}
 80148dc:	b084      	sub	sp, #16
 80148de:	af00      	add	r7, sp, #0
 80148e0:	6078      	str	r0, [r7, #4]
 80148e2:	4608      	mov	r0, r1
 80148e4:	4611      	mov	r1, r2
 80148e6:	461a      	mov	r2, r3
 80148e8:	4603      	mov	r3, r0
 80148ea:	70fb      	strb	r3, [r7, #3]
 80148ec:	460b      	mov	r3, r1
 80148ee:	70bb      	strb	r3, [r7, #2]
 80148f0:	4613      	mov	r3, r2
 80148f2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80148f4:	2300      	movs	r3, #0
 80148f6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80148f8:	2300      	movs	r3, #0
 80148fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80148fc:	687b      	ldr	r3, [r7, #4]
 80148fe:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8014902:	78bb      	ldrb	r3, [r7, #2]
 8014904:	883a      	ldrh	r2, [r7, #0]
 8014906:	78f9      	ldrb	r1, [r7, #3]
 8014908:	f7f4 fdac 	bl	8009464 <HAL_PCD_EP_Open>
 801490c:	4603      	mov	r3, r0
 801490e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014910:	7bfb      	ldrb	r3, [r7, #15]
 8014912:	4618      	mov	r0, r3
 8014914:	f000 f91c 	bl	8014b50 <USBD_Get_USB_Status>
 8014918:	4603      	mov	r3, r0
 801491a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801491c:	7bbb      	ldrb	r3, [r7, #14]
}
 801491e:	4618      	mov	r0, r3
 8014920:	3710      	adds	r7, #16
 8014922:	46bd      	mov	sp, r7
 8014924:	bd80      	pop	{r7, pc}

08014926 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014926:	b580      	push	{r7, lr}
 8014928:	b084      	sub	sp, #16
 801492a:	af00      	add	r7, sp, #0
 801492c:	6078      	str	r0, [r7, #4]
 801492e:	460b      	mov	r3, r1
 8014930:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014932:	2300      	movs	r3, #0
 8014934:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014936:	2300      	movs	r3, #0
 8014938:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801493a:	687b      	ldr	r3, [r7, #4]
 801493c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8014940:	78fa      	ldrb	r2, [r7, #3]
 8014942:	4611      	mov	r1, r2
 8014944:	4618      	mov	r0, r3
 8014946:	f7f4 fdf5 	bl	8009534 <HAL_PCD_EP_Close>
 801494a:	4603      	mov	r3, r0
 801494c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801494e:	7bfb      	ldrb	r3, [r7, #15]
 8014950:	4618      	mov	r0, r3
 8014952:	f000 f8fd 	bl	8014b50 <USBD_Get_USB_Status>
 8014956:	4603      	mov	r3, r0
 8014958:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801495a:	7bbb      	ldrb	r3, [r7, #14]
}
 801495c:	4618      	mov	r0, r3
 801495e:	3710      	adds	r7, #16
 8014960:	46bd      	mov	sp, r7
 8014962:	bd80      	pop	{r7, pc}

08014964 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014964:	b580      	push	{r7, lr}
 8014966:	b084      	sub	sp, #16
 8014968:	af00      	add	r7, sp, #0
 801496a:	6078      	str	r0, [r7, #4]
 801496c:	460b      	mov	r3, r1
 801496e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014970:	2300      	movs	r3, #0
 8014972:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014974:	2300      	movs	r3, #0
 8014976:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8014978:	687b      	ldr	r3, [r7, #4]
 801497a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801497e:	78fa      	ldrb	r2, [r7, #3]
 8014980:	4611      	mov	r1, r2
 8014982:	4618      	mov	r0, r3
 8014984:	f7f4 fecd 	bl	8009722 <HAL_PCD_EP_SetStall>
 8014988:	4603      	mov	r3, r0
 801498a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801498c:	7bfb      	ldrb	r3, [r7, #15]
 801498e:	4618      	mov	r0, r3
 8014990:	f000 f8de 	bl	8014b50 <USBD_Get_USB_Status>
 8014994:	4603      	mov	r3, r0
 8014996:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014998:	7bbb      	ldrb	r3, [r7, #14]
}
 801499a:	4618      	mov	r0, r3
 801499c:	3710      	adds	r7, #16
 801499e:	46bd      	mov	sp, r7
 80149a0:	bd80      	pop	{r7, pc}

080149a2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80149a2:	b580      	push	{r7, lr}
 80149a4:	b084      	sub	sp, #16
 80149a6:	af00      	add	r7, sp, #0
 80149a8:	6078      	str	r0, [r7, #4]
 80149aa:	460b      	mov	r3, r1
 80149ac:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80149ae:	2300      	movs	r3, #0
 80149b0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80149b2:	2300      	movs	r3, #0
 80149b4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80149b6:	687b      	ldr	r3, [r7, #4]
 80149b8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80149bc:	78fa      	ldrb	r2, [r7, #3]
 80149be:	4611      	mov	r1, r2
 80149c0:	4618      	mov	r0, r3
 80149c2:	f7f4 ff12 	bl	80097ea <HAL_PCD_EP_ClrStall>
 80149c6:	4603      	mov	r3, r0
 80149c8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80149ca:	7bfb      	ldrb	r3, [r7, #15]
 80149cc:	4618      	mov	r0, r3
 80149ce:	f000 f8bf 	bl	8014b50 <USBD_Get_USB_Status>
 80149d2:	4603      	mov	r3, r0
 80149d4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80149d6:	7bbb      	ldrb	r3, [r7, #14]
}
 80149d8:	4618      	mov	r0, r3
 80149da:	3710      	adds	r7, #16
 80149dc:	46bd      	mov	sp, r7
 80149de:	bd80      	pop	{r7, pc}

080149e0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80149e0:	b480      	push	{r7}
 80149e2:	b085      	sub	sp, #20
 80149e4:	af00      	add	r7, sp, #0
 80149e6:	6078      	str	r0, [r7, #4]
 80149e8:	460b      	mov	r3, r1
 80149ea:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80149ec:	687b      	ldr	r3, [r7, #4]
 80149ee:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80149f2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80149f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80149f8:	2b00      	cmp	r3, #0
 80149fa:	da0b      	bge.n	8014a14 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80149fc:	78fb      	ldrb	r3, [r7, #3]
 80149fe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8014a02:	68f9      	ldr	r1, [r7, #12]
 8014a04:	4613      	mov	r3, r2
 8014a06:	00db      	lsls	r3, r3, #3
 8014a08:	1a9b      	subs	r3, r3, r2
 8014a0a:	009b      	lsls	r3, r3, #2
 8014a0c:	440b      	add	r3, r1
 8014a0e:	333e      	adds	r3, #62	; 0x3e
 8014a10:	781b      	ldrb	r3, [r3, #0]
 8014a12:	e00b      	b.n	8014a2c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8014a14:	78fb      	ldrb	r3, [r7, #3]
 8014a16:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8014a1a:	68f9      	ldr	r1, [r7, #12]
 8014a1c:	4613      	mov	r3, r2
 8014a1e:	00db      	lsls	r3, r3, #3
 8014a20:	1a9b      	subs	r3, r3, r2
 8014a22:	009b      	lsls	r3, r3, #2
 8014a24:	440b      	add	r3, r1
 8014a26:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8014a2a:	781b      	ldrb	r3, [r3, #0]
  }
}
 8014a2c:	4618      	mov	r0, r3
 8014a2e:	3714      	adds	r7, #20
 8014a30:	46bd      	mov	sp, r7
 8014a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a36:	4770      	bx	lr

08014a38 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8014a38:	b580      	push	{r7, lr}
 8014a3a:	b084      	sub	sp, #16
 8014a3c:	af00      	add	r7, sp, #0
 8014a3e:	6078      	str	r0, [r7, #4]
 8014a40:	460b      	mov	r3, r1
 8014a42:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014a44:	2300      	movs	r3, #0
 8014a46:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014a48:	2300      	movs	r3, #0
 8014a4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8014a4c:	687b      	ldr	r3, [r7, #4]
 8014a4e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8014a52:	78fa      	ldrb	r2, [r7, #3]
 8014a54:	4611      	mov	r1, r2
 8014a56:	4618      	mov	r0, r3
 8014a58:	f7f4 fcdf 	bl	800941a <HAL_PCD_SetAddress>
 8014a5c:	4603      	mov	r3, r0
 8014a5e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014a60:	7bfb      	ldrb	r3, [r7, #15]
 8014a62:	4618      	mov	r0, r3
 8014a64:	f000 f874 	bl	8014b50 <USBD_Get_USB_Status>
 8014a68:	4603      	mov	r3, r0
 8014a6a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8014a6c:	7bbb      	ldrb	r3, [r7, #14]
}
 8014a6e:	4618      	mov	r0, r3
 8014a70:	3710      	adds	r7, #16
 8014a72:	46bd      	mov	sp, r7
 8014a74:	bd80      	pop	{r7, pc}

08014a76 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8014a76:	b580      	push	{r7, lr}
 8014a78:	b086      	sub	sp, #24
 8014a7a:	af00      	add	r7, sp, #0
 8014a7c:	60f8      	str	r0, [r7, #12]
 8014a7e:	607a      	str	r2, [r7, #4]
 8014a80:	603b      	str	r3, [r7, #0]
 8014a82:	460b      	mov	r3, r1
 8014a84:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014a86:	2300      	movs	r3, #0
 8014a88:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014a8a:	2300      	movs	r3, #0
 8014a8c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8014a8e:	68fb      	ldr	r3, [r7, #12]
 8014a90:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8014a94:	7af9      	ldrb	r1, [r7, #11]
 8014a96:	683b      	ldr	r3, [r7, #0]
 8014a98:	687a      	ldr	r2, [r7, #4]
 8014a9a:	f7f4 fdf8 	bl	800968e <HAL_PCD_EP_Transmit>
 8014a9e:	4603      	mov	r3, r0
 8014aa0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014aa2:	7dfb      	ldrb	r3, [r7, #23]
 8014aa4:	4618      	mov	r0, r3
 8014aa6:	f000 f853 	bl	8014b50 <USBD_Get_USB_Status>
 8014aaa:	4603      	mov	r3, r0
 8014aac:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8014aae:	7dbb      	ldrb	r3, [r7, #22]
}
 8014ab0:	4618      	mov	r0, r3
 8014ab2:	3718      	adds	r7, #24
 8014ab4:	46bd      	mov	sp, r7
 8014ab6:	bd80      	pop	{r7, pc}

08014ab8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8014ab8:	b580      	push	{r7, lr}
 8014aba:	b086      	sub	sp, #24
 8014abc:	af00      	add	r7, sp, #0
 8014abe:	60f8      	str	r0, [r7, #12]
 8014ac0:	607a      	str	r2, [r7, #4]
 8014ac2:	603b      	str	r3, [r7, #0]
 8014ac4:	460b      	mov	r3, r1
 8014ac6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8014ac8:	2300      	movs	r3, #0
 8014aca:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014acc:	2300      	movs	r3, #0
 8014ace:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8014ad0:	68fb      	ldr	r3, [r7, #12]
 8014ad2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8014ad6:	7af9      	ldrb	r1, [r7, #11]
 8014ad8:	683b      	ldr	r3, [r7, #0]
 8014ada:	687a      	ldr	r2, [r7, #4]
 8014adc:	f7f4 fd74 	bl	80095c8 <HAL_PCD_EP_Receive>
 8014ae0:	4603      	mov	r3, r0
 8014ae2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8014ae4:	7dfb      	ldrb	r3, [r7, #23]
 8014ae6:	4618      	mov	r0, r3
 8014ae8:	f000 f832 	bl	8014b50 <USBD_Get_USB_Status>
 8014aec:	4603      	mov	r3, r0
 8014aee:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8014af0:	7dbb      	ldrb	r3, [r7, #22]
}
 8014af2:	4618      	mov	r0, r3
 8014af4:	3718      	adds	r7, #24
 8014af6:	46bd      	mov	sp, r7
 8014af8:	bd80      	pop	{r7, pc}

08014afa <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8014afa:	b580      	push	{r7, lr}
 8014afc:	b082      	sub	sp, #8
 8014afe:	af00      	add	r7, sp, #0
 8014b00:	6078      	str	r0, [r7, #4]
 8014b02:	460b      	mov	r3, r1
 8014b04:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8014b06:	687b      	ldr	r3, [r7, #4]
 8014b08:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8014b0c:	78fa      	ldrb	r2, [r7, #3]
 8014b0e:	4611      	mov	r1, r2
 8014b10:	4618      	mov	r0, r3
 8014b12:	f7f4 fda4 	bl	800965e <HAL_PCD_EP_GetRxCount>
 8014b16:	4603      	mov	r3, r0
}
 8014b18:	4618      	mov	r0, r3
 8014b1a:	3708      	adds	r7, #8
 8014b1c:	46bd      	mov	sp, r7
 8014b1e:	bd80      	pop	{r7, pc}

08014b20 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8014b20:	b480      	push	{r7}
 8014b22:	b083      	sub	sp, #12
 8014b24:	af00      	add	r7, sp, #0
 8014b26:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8014b28:	4b03      	ldr	r3, [pc, #12]	; (8014b38 <USBD_static_malloc+0x18>)
}
 8014b2a:	4618      	mov	r0, r3
 8014b2c:	370c      	adds	r7, #12
 8014b2e:	46bd      	mov	sp, r7
 8014b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b34:	4770      	bx	lr
 8014b36:	bf00      	nop
 8014b38:	24066ed4 	.word	0x24066ed4

08014b3c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8014b3c:	b480      	push	{r7}
 8014b3e:	b083      	sub	sp, #12
 8014b40:	af00      	add	r7, sp, #0
 8014b42:	6078      	str	r0, [r7, #4]

}
 8014b44:	bf00      	nop
 8014b46:	370c      	adds	r7, #12
 8014b48:	46bd      	mov	sp, r7
 8014b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b4e:	4770      	bx	lr

08014b50 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8014b50:	b480      	push	{r7}
 8014b52:	b085      	sub	sp, #20
 8014b54:	af00      	add	r7, sp, #0
 8014b56:	4603      	mov	r3, r0
 8014b58:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8014b5a:	2300      	movs	r3, #0
 8014b5c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8014b5e:	79fb      	ldrb	r3, [r7, #7]
 8014b60:	2b03      	cmp	r3, #3
 8014b62:	d817      	bhi.n	8014b94 <USBD_Get_USB_Status+0x44>
 8014b64:	a201      	add	r2, pc, #4	; (adr r2, 8014b6c <USBD_Get_USB_Status+0x1c>)
 8014b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014b6a:	bf00      	nop
 8014b6c:	08014b7d 	.word	0x08014b7d
 8014b70:	08014b83 	.word	0x08014b83
 8014b74:	08014b89 	.word	0x08014b89
 8014b78:	08014b8f 	.word	0x08014b8f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8014b7c:	2300      	movs	r3, #0
 8014b7e:	73fb      	strb	r3, [r7, #15]
    break;
 8014b80:	e00b      	b.n	8014b9a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8014b82:	2303      	movs	r3, #3
 8014b84:	73fb      	strb	r3, [r7, #15]
    break;
 8014b86:	e008      	b.n	8014b9a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8014b88:	2301      	movs	r3, #1
 8014b8a:	73fb      	strb	r3, [r7, #15]
    break;
 8014b8c:	e005      	b.n	8014b9a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8014b8e:	2303      	movs	r3, #3
 8014b90:	73fb      	strb	r3, [r7, #15]
    break;
 8014b92:	e002      	b.n	8014b9a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8014b94:	2303      	movs	r3, #3
 8014b96:	73fb      	strb	r3, [r7, #15]
    break;
 8014b98:	bf00      	nop
  }
  return usb_status;
 8014b9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8014b9c:	4618      	mov	r0, r3
 8014b9e:	3714      	adds	r7, #20
 8014ba0:	46bd      	mov	sp, r7
 8014ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ba6:	4770      	bx	lr

08014ba8 <__errno>:
 8014ba8:	4b01      	ldr	r3, [pc, #4]	; (8014bb0 <__errno+0x8>)
 8014baa:	6818      	ldr	r0, [r3, #0]
 8014bac:	4770      	bx	lr
 8014bae:	bf00      	nop
 8014bb0:	240000ec 	.word	0x240000ec

08014bb4 <__libc_init_array>:
 8014bb4:	b570      	push	{r4, r5, r6, lr}
 8014bb6:	4d0d      	ldr	r5, [pc, #52]	; (8014bec <__libc_init_array+0x38>)
 8014bb8:	4c0d      	ldr	r4, [pc, #52]	; (8014bf0 <__libc_init_array+0x3c>)
 8014bba:	1b64      	subs	r4, r4, r5
 8014bbc:	10a4      	asrs	r4, r4, #2
 8014bbe:	2600      	movs	r6, #0
 8014bc0:	42a6      	cmp	r6, r4
 8014bc2:	d109      	bne.n	8014bd8 <__libc_init_array+0x24>
 8014bc4:	4d0b      	ldr	r5, [pc, #44]	; (8014bf4 <__libc_init_array+0x40>)
 8014bc6:	4c0c      	ldr	r4, [pc, #48]	; (8014bf8 <__libc_init_array+0x44>)
 8014bc8:	f000 fc8e 	bl	80154e8 <_init>
 8014bcc:	1b64      	subs	r4, r4, r5
 8014bce:	10a4      	asrs	r4, r4, #2
 8014bd0:	2600      	movs	r6, #0
 8014bd2:	42a6      	cmp	r6, r4
 8014bd4:	d105      	bne.n	8014be2 <__libc_init_array+0x2e>
 8014bd6:	bd70      	pop	{r4, r5, r6, pc}
 8014bd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8014bdc:	4798      	blx	r3
 8014bde:	3601      	adds	r6, #1
 8014be0:	e7ee      	b.n	8014bc0 <__libc_init_array+0xc>
 8014be2:	f855 3b04 	ldr.w	r3, [r5], #4
 8014be6:	4798      	blx	r3
 8014be8:	3601      	adds	r6, #1
 8014bea:	e7f2      	b.n	8014bd2 <__libc_init_array+0x1e>
 8014bec:	0801587c 	.word	0x0801587c
 8014bf0:	0801587c 	.word	0x0801587c
 8014bf4:	0801587c 	.word	0x0801587c
 8014bf8:	08015880 	.word	0x08015880

08014bfc <memcpy>:
 8014bfc:	440a      	add	r2, r1
 8014bfe:	4291      	cmp	r1, r2
 8014c00:	f100 33ff 	add.w	r3, r0, #4294967295
 8014c04:	d100      	bne.n	8014c08 <memcpy+0xc>
 8014c06:	4770      	bx	lr
 8014c08:	b510      	push	{r4, lr}
 8014c0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014c0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014c12:	4291      	cmp	r1, r2
 8014c14:	d1f9      	bne.n	8014c0a <memcpy+0xe>
 8014c16:	bd10      	pop	{r4, pc}

08014c18 <memset>:
 8014c18:	4402      	add	r2, r0
 8014c1a:	4603      	mov	r3, r0
 8014c1c:	4293      	cmp	r3, r2
 8014c1e:	d100      	bne.n	8014c22 <memset+0xa>
 8014c20:	4770      	bx	lr
 8014c22:	f803 1b01 	strb.w	r1, [r3], #1
 8014c26:	e7f9      	b.n	8014c1c <memset+0x4>

08014c28 <siprintf>:
 8014c28:	b40e      	push	{r1, r2, r3}
 8014c2a:	b500      	push	{lr}
 8014c2c:	b09c      	sub	sp, #112	; 0x70
 8014c2e:	ab1d      	add	r3, sp, #116	; 0x74
 8014c30:	9002      	str	r0, [sp, #8]
 8014c32:	9006      	str	r0, [sp, #24]
 8014c34:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8014c38:	4809      	ldr	r0, [pc, #36]	; (8014c60 <siprintf+0x38>)
 8014c3a:	9107      	str	r1, [sp, #28]
 8014c3c:	9104      	str	r1, [sp, #16]
 8014c3e:	4909      	ldr	r1, [pc, #36]	; (8014c64 <siprintf+0x3c>)
 8014c40:	f853 2b04 	ldr.w	r2, [r3], #4
 8014c44:	9105      	str	r1, [sp, #20]
 8014c46:	6800      	ldr	r0, [r0, #0]
 8014c48:	9301      	str	r3, [sp, #4]
 8014c4a:	a902      	add	r1, sp, #8
 8014c4c:	f000 f868 	bl	8014d20 <_svfiprintf_r>
 8014c50:	9b02      	ldr	r3, [sp, #8]
 8014c52:	2200      	movs	r2, #0
 8014c54:	701a      	strb	r2, [r3, #0]
 8014c56:	b01c      	add	sp, #112	; 0x70
 8014c58:	f85d eb04 	ldr.w	lr, [sp], #4
 8014c5c:	b003      	add	sp, #12
 8014c5e:	4770      	bx	lr
 8014c60:	240000ec 	.word	0x240000ec
 8014c64:	ffff0208 	.word	0xffff0208

08014c68 <__ssputs_r>:
 8014c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014c6c:	688e      	ldr	r6, [r1, #8]
 8014c6e:	429e      	cmp	r6, r3
 8014c70:	4682      	mov	sl, r0
 8014c72:	460c      	mov	r4, r1
 8014c74:	4690      	mov	r8, r2
 8014c76:	461f      	mov	r7, r3
 8014c78:	d838      	bhi.n	8014cec <__ssputs_r+0x84>
 8014c7a:	898a      	ldrh	r2, [r1, #12]
 8014c7c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8014c80:	d032      	beq.n	8014ce8 <__ssputs_r+0x80>
 8014c82:	6825      	ldr	r5, [r4, #0]
 8014c84:	6909      	ldr	r1, [r1, #16]
 8014c86:	eba5 0901 	sub.w	r9, r5, r1
 8014c8a:	6965      	ldr	r5, [r4, #20]
 8014c8c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014c90:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014c94:	3301      	adds	r3, #1
 8014c96:	444b      	add	r3, r9
 8014c98:	106d      	asrs	r5, r5, #1
 8014c9a:	429d      	cmp	r5, r3
 8014c9c:	bf38      	it	cc
 8014c9e:	461d      	movcc	r5, r3
 8014ca0:	0553      	lsls	r3, r2, #21
 8014ca2:	d531      	bpl.n	8014d08 <__ssputs_r+0xa0>
 8014ca4:	4629      	mov	r1, r5
 8014ca6:	f000 fb55 	bl	8015354 <_malloc_r>
 8014caa:	4606      	mov	r6, r0
 8014cac:	b950      	cbnz	r0, 8014cc4 <__ssputs_r+0x5c>
 8014cae:	230c      	movs	r3, #12
 8014cb0:	f8ca 3000 	str.w	r3, [sl]
 8014cb4:	89a3      	ldrh	r3, [r4, #12]
 8014cb6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014cba:	81a3      	strh	r3, [r4, #12]
 8014cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8014cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014cc4:	6921      	ldr	r1, [r4, #16]
 8014cc6:	464a      	mov	r2, r9
 8014cc8:	f7ff ff98 	bl	8014bfc <memcpy>
 8014ccc:	89a3      	ldrh	r3, [r4, #12]
 8014cce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8014cd2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014cd6:	81a3      	strh	r3, [r4, #12]
 8014cd8:	6126      	str	r6, [r4, #16]
 8014cda:	6165      	str	r5, [r4, #20]
 8014cdc:	444e      	add	r6, r9
 8014cde:	eba5 0509 	sub.w	r5, r5, r9
 8014ce2:	6026      	str	r6, [r4, #0]
 8014ce4:	60a5      	str	r5, [r4, #8]
 8014ce6:	463e      	mov	r6, r7
 8014ce8:	42be      	cmp	r6, r7
 8014cea:	d900      	bls.n	8014cee <__ssputs_r+0x86>
 8014cec:	463e      	mov	r6, r7
 8014cee:	6820      	ldr	r0, [r4, #0]
 8014cf0:	4632      	mov	r2, r6
 8014cf2:	4641      	mov	r1, r8
 8014cf4:	f000 faa8 	bl	8015248 <memmove>
 8014cf8:	68a3      	ldr	r3, [r4, #8]
 8014cfa:	1b9b      	subs	r3, r3, r6
 8014cfc:	60a3      	str	r3, [r4, #8]
 8014cfe:	6823      	ldr	r3, [r4, #0]
 8014d00:	4433      	add	r3, r6
 8014d02:	6023      	str	r3, [r4, #0]
 8014d04:	2000      	movs	r0, #0
 8014d06:	e7db      	b.n	8014cc0 <__ssputs_r+0x58>
 8014d08:	462a      	mov	r2, r5
 8014d0a:	f000 fb97 	bl	801543c <_realloc_r>
 8014d0e:	4606      	mov	r6, r0
 8014d10:	2800      	cmp	r0, #0
 8014d12:	d1e1      	bne.n	8014cd8 <__ssputs_r+0x70>
 8014d14:	6921      	ldr	r1, [r4, #16]
 8014d16:	4650      	mov	r0, sl
 8014d18:	f000 fab0 	bl	801527c <_free_r>
 8014d1c:	e7c7      	b.n	8014cae <__ssputs_r+0x46>
	...

08014d20 <_svfiprintf_r>:
 8014d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d24:	4698      	mov	r8, r3
 8014d26:	898b      	ldrh	r3, [r1, #12]
 8014d28:	061b      	lsls	r3, r3, #24
 8014d2a:	b09d      	sub	sp, #116	; 0x74
 8014d2c:	4607      	mov	r7, r0
 8014d2e:	460d      	mov	r5, r1
 8014d30:	4614      	mov	r4, r2
 8014d32:	d50e      	bpl.n	8014d52 <_svfiprintf_r+0x32>
 8014d34:	690b      	ldr	r3, [r1, #16]
 8014d36:	b963      	cbnz	r3, 8014d52 <_svfiprintf_r+0x32>
 8014d38:	2140      	movs	r1, #64	; 0x40
 8014d3a:	f000 fb0b 	bl	8015354 <_malloc_r>
 8014d3e:	6028      	str	r0, [r5, #0]
 8014d40:	6128      	str	r0, [r5, #16]
 8014d42:	b920      	cbnz	r0, 8014d4e <_svfiprintf_r+0x2e>
 8014d44:	230c      	movs	r3, #12
 8014d46:	603b      	str	r3, [r7, #0]
 8014d48:	f04f 30ff 	mov.w	r0, #4294967295
 8014d4c:	e0d1      	b.n	8014ef2 <_svfiprintf_r+0x1d2>
 8014d4e:	2340      	movs	r3, #64	; 0x40
 8014d50:	616b      	str	r3, [r5, #20]
 8014d52:	2300      	movs	r3, #0
 8014d54:	9309      	str	r3, [sp, #36]	; 0x24
 8014d56:	2320      	movs	r3, #32
 8014d58:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014d5c:	f8cd 800c 	str.w	r8, [sp, #12]
 8014d60:	2330      	movs	r3, #48	; 0x30
 8014d62:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8014f0c <_svfiprintf_r+0x1ec>
 8014d66:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014d6a:	f04f 0901 	mov.w	r9, #1
 8014d6e:	4623      	mov	r3, r4
 8014d70:	469a      	mov	sl, r3
 8014d72:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014d76:	b10a      	cbz	r2, 8014d7c <_svfiprintf_r+0x5c>
 8014d78:	2a25      	cmp	r2, #37	; 0x25
 8014d7a:	d1f9      	bne.n	8014d70 <_svfiprintf_r+0x50>
 8014d7c:	ebba 0b04 	subs.w	fp, sl, r4
 8014d80:	d00b      	beq.n	8014d9a <_svfiprintf_r+0x7a>
 8014d82:	465b      	mov	r3, fp
 8014d84:	4622      	mov	r2, r4
 8014d86:	4629      	mov	r1, r5
 8014d88:	4638      	mov	r0, r7
 8014d8a:	f7ff ff6d 	bl	8014c68 <__ssputs_r>
 8014d8e:	3001      	adds	r0, #1
 8014d90:	f000 80aa 	beq.w	8014ee8 <_svfiprintf_r+0x1c8>
 8014d94:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014d96:	445a      	add	r2, fp
 8014d98:	9209      	str	r2, [sp, #36]	; 0x24
 8014d9a:	f89a 3000 	ldrb.w	r3, [sl]
 8014d9e:	2b00      	cmp	r3, #0
 8014da0:	f000 80a2 	beq.w	8014ee8 <_svfiprintf_r+0x1c8>
 8014da4:	2300      	movs	r3, #0
 8014da6:	f04f 32ff 	mov.w	r2, #4294967295
 8014daa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014dae:	f10a 0a01 	add.w	sl, sl, #1
 8014db2:	9304      	str	r3, [sp, #16]
 8014db4:	9307      	str	r3, [sp, #28]
 8014db6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014dba:	931a      	str	r3, [sp, #104]	; 0x68
 8014dbc:	4654      	mov	r4, sl
 8014dbe:	2205      	movs	r2, #5
 8014dc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014dc4:	4851      	ldr	r0, [pc, #324]	; (8014f0c <_svfiprintf_r+0x1ec>)
 8014dc6:	f7eb fa8b 	bl	80002e0 <memchr>
 8014dca:	9a04      	ldr	r2, [sp, #16]
 8014dcc:	b9d8      	cbnz	r0, 8014e06 <_svfiprintf_r+0xe6>
 8014dce:	06d0      	lsls	r0, r2, #27
 8014dd0:	bf44      	itt	mi
 8014dd2:	2320      	movmi	r3, #32
 8014dd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014dd8:	0711      	lsls	r1, r2, #28
 8014dda:	bf44      	itt	mi
 8014ddc:	232b      	movmi	r3, #43	; 0x2b
 8014dde:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014de2:	f89a 3000 	ldrb.w	r3, [sl]
 8014de6:	2b2a      	cmp	r3, #42	; 0x2a
 8014de8:	d015      	beq.n	8014e16 <_svfiprintf_r+0xf6>
 8014dea:	9a07      	ldr	r2, [sp, #28]
 8014dec:	4654      	mov	r4, sl
 8014dee:	2000      	movs	r0, #0
 8014df0:	f04f 0c0a 	mov.w	ip, #10
 8014df4:	4621      	mov	r1, r4
 8014df6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014dfa:	3b30      	subs	r3, #48	; 0x30
 8014dfc:	2b09      	cmp	r3, #9
 8014dfe:	d94e      	bls.n	8014e9e <_svfiprintf_r+0x17e>
 8014e00:	b1b0      	cbz	r0, 8014e30 <_svfiprintf_r+0x110>
 8014e02:	9207      	str	r2, [sp, #28]
 8014e04:	e014      	b.n	8014e30 <_svfiprintf_r+0x110>
 8014e06:	eba0 0308 	sub.w	r3, r0, r8
 8014e0a:	fa09 f303 	lsl.w	r3, r9, r3
 8014e0e:	4313      	orrs	r3, r2
 8014e10:	9304      	str	r3, [sp, #16]
 8014e12:	46a2      	mov	sl, r4
 8014e14:	e7d2      	b.n	8014dbc <_svfiprintf_r+0x9c>
 8014e16:	9b03      	ldr	r3, [sp, #12]
 8014e18:	1d19      	adds	r1, r3, #4
 8014e1a:	681b      	ldr	r3, [r3, #0]
 8014e1c:	9103      	str	r1, [sp, #12]
 8014e1e:	2b00      	cmp	r3, #0
 8014e20:	bfbb      	ittet	lt
 8014e22:	425b      	neglt	r3, r3
 8014e24:	f042 0202 	orrlt.w	r2, r2, #2
 8014e28:	9307      	strge	r3, [sp, #28]
 8014e2a:	9307      	strlt	r3, [sp, #28]
 8014e2c:	bfb8      	it	lt
 8014e2e:	9204      	strlt	r2, [sp, #16]
 8014e30:	7823      	ldrb	r3, [r4, #0]
 8014e32:	2b2e      	cmp	r3, #46	; 0x2e
 8014e34:	d10c      	bne.n	8014e50 <_svfiprintf_r+0x130>
 8014e36:	7863      	ldrb	r3, [r4, #1]
 8014e38:	2b2a      	cmp	r3, #42	; 0x2a
 8014e3a:	d135      	bne.n	8014ea8 <_svfiprintf_r+0x188>
 8014e3c:	9b03      	ldr	r3, [sp, #12]
 8014e3e:	1d1a      	adds	r2, r3, #4
 8014e40:	681b      	ldr	r3, [r3, #0]
 8014e42:	9203      	str	r2, [sp, #12]
 8014e44:	2b00      	cmp	r3, #0
 8014e46:	bfb8      	it	lt
 8014e48:	f04f 33ff 	movlt.w	r3, #4294967295
 8014e4c:	3402      	adds	r4, #2
 8014e4e:	9305      	str	r3, [sp, #20]
 8014e50:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8014f1c <_svfiprintf_r+0x1fc>
 8014e54:	7821      	ldrb	r1, [r4, #0]
 8014e56:	2203      	movs	r2, #3
 8014e58:	4650      	mov	r0, sl
 8014e5a:	f7eb fa41 	bl	80002e0 <memchr>
 8014e5e:	b140      	cbz	r0, 8014e72 <_svfiprintf_r+0x152>
 8014e60:	2340      	movs	r3, #64	; 0x40
 8014e62:	eba0 000a 	sub.w	r0, r0, sl
 8014e66:	fa03 f000 	lsl.w	r0, r3, r0
 8014e6a:	9b04      	ldr	r3, [sp, #16]
 8014e6c:	4303      	orrs	r3, r0
 8014e6e:	3401      	adds	r4, #1
 8014e70:	9304      	str	r3, [sp, #16]
 8014e72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014e76:	4826      	ldr	r0, [pc, #152]	; (8014f10 <_svfiprintf_r+0x1f0>)
 8014e78:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014e7c:	2206      	movs	r2, #6
 8014e7e:	f7eb fa2f 	bl	80002e0 <memchr>
 8014e82:	2800      	cmp	r0, #0
 8014e84:	d038      	beq.n	8014ef8 <_svfiprintf_r+0x1d8>
 8014e86:	4b23      	ldr	r3, [pc, #140]	; (8014f14 <_svfiprintf_r+0x1f4>)
 8014e88:	bb1b      	cbnz	r3, 8014ed2 <_svfiprintf_r+0x1b2>
 8014e8a:	9b03      	ldr	r3, [sp, #12]
 8014e8c:	3307      	adds	r3, #7
 8014e8e:	f023 0307 	bic.w	r3, r3, #7
 8014e92:	3308      	adds	r3, #8
 8014e94:	9303      	str	r3, [sp, #12]
 8014e96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014e98:	4433      	add	r3, r6
 8014e9a:	9309      	str	r3, [sp, #36]	; 0x24
 8014e9c:	e767      	b.n	8014d6e <_svfiprintf_r+0x4e>
 8014e9e:	fb0c 3202 	mla	r2, ip, r2, r3
 8014ea2:	460c      	mov	r4, r1
 8014ea4:	2001      	movs	r0, #1
 8014ea6:	e7a5      	b.n	8014df4 <_svfiprintf_r+0xd4>
 8014ea8:	2300      	movs	r3, #0
 8014eaa:	3401      	adds	r4, #1
 8014eac:	9305      	str	r3, [sp, #20]
 8014eae:	4619      	mov	r1, r3
 8014eb0:	f04f 0c0a 	mov.w	ip, #10
 8014eb4:	4620      	mov	r0, r4
 8014eb6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014eba:	3a30      	subs	r2, #48	; 0x30
 8014ebc:	2a09      	cmp	r2, #9
 8014ebe:	d903      	bls.n	8014ec8 <_svfiprintf_r+0x1a8>
 8014ec0:	2b00      	cmp	r3, #0
 8014ec2:	d0c5      	beq.n	8014e50 <_svfiprintf_r+0x130>
 8014ec4:	9105      	str	r1, [sp, #20]
 8014ec6:	e7c3      	b.n	8014e50 <_svfiprintf_r+0x130>
 8014ec8:	fb0c 2101 	mla	r1, ip, r1, r2
 8014ecc:	4604      	mov	r4, r0
 8014ece:	2301      	movs	r3, #1
 8014ed0:	e7f0      	b.n	8014eb4 <_svfiprintf_r+0x194>
 8014ed2:	ab03      	add	r3, sp, #12
 8014ed4:	9300      	str	r3, [sp, #0]
 8014ed6:	462a      	mov	r2, r5
 8014ed8:	4b0f      	ldr	r3, [pc, #60]	; (8014f18 <_svfiprintf_r+0x1f8>)
 8014eda:	a904      	add	r1, sp, #16
 8014edc:	4638      	mov	r0, r7
 8014ede:	f3af 8000 	nop.w
 8014ee2:	1c42      	adds	r2, r0, #1
 8014ee4:	4606      	mov	r6, r0
 8014ee6:	d1d6      	bne.n	8014e96 <_svfiprintf_r+0x176>
 8014ee8:	89ab      	ldrh	r3, [r5, #12]
 8014eea:	065b      	lsls	r3, r3, #25
 8014eec:	f53f af2c 	bmi.w	8014d48 <_svfiprintf_r+0x28>
 8014ef0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014ef2:	b01d      	add	sp, #116	; 0x74
 8014ef4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014ef8:	ab03      	add	r3, sp, #12
 8014efa:	9300      	str	r3, [sp, #0]
 8014efc:	462a      	mov	r2, r5
 8014efe:	4b06      	ldr	r3, [pc, #24]	; (8014f18 <_svfiprintf_r+0x1f8>)
 8014f00:	a904      	add	r1, sp, #16
 8014f02:	4638      	mov	r0, r7
 8014f04:	f000 f87a 	bl	8014ffc <_printf_i>
 8014f08:	e7eb      	b.n	8014ee2 <_svfiprintf_r+0x1c2>
 8014f0a:	bf00      	nop
 8014f0c:	08015840 	.word	0x08015840
 8014f10:	0801584a 	.word	0x0801584a
 8014f14:	00000000 	.word	0x00000000
 8014f18:	08014c69 	.word	0x08014c69
 8014f1c:	08015846 	.word	0x08015846

08014f20 <_printf_common>:
 8014f20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014f24:	4616      	mov	r6, r2
 8014f26:	4699      	mov	r9, r3
 8014f28:	688a      	ldr	r2, [r1, #8]
 8014f2a:	690b      	ldr	r3, [r1, #16]
 8014f2c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8014f30:	4293      	cmp	r3, r2
 8014f32:	bfb8      	it	lt
 8014f34:	4613      	movlt	r3, r2
 8014f36:	6033      	str	r3, [r6, #0]
 8014f38:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8014f3c:	4607      	mov	r7, r0
 8014f3e:	460c      	mov	r4, r1
 8014f40:	b10a      	cbz	r2, 8014f46 <_printf_common+0x26>
 8014f42:	3301      	adds	r3, #1
 8014f44:	6033      	str	r3, [r6, #0]
 8014f46:	6823      	ldr	r3, [r4, #0]
 8014f48:	0699      	lsls	r1, r3, #26
 8014f4a:	bf42      	ittt	mi
 8014f4c:	6833      	ldrmi	r3, [r6, #0]
 8014f4e:	3302      	addmi	r3, #2
 8014f50:	6033      	strmi	r3, [r6, #0]
 8014f52:	6825      	ldr	r5, [r4, #0]
 8014f54:	f015 0506 	ands.w	r5, r5, #6
 8014f58:	d106      	bne.n	8014f68 <_printf_common+0x48>
 8014f5a:	f104 0a19 	add.w	sl, r4, #25
 8014f5e:	68e3      	ldr	r3, [r4, #12]
 8014f60:	6832      	ldr	r2, [r6, #0]
 8014f62:	1a9b      	subs	r3, r3, r2
 8014f64:	42ab      	cmp	r3, r5
 8014f66:	dc26      	bgt.n	8014fb6 <_printf_common+0x96>
 8014f68:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8014f6c:	1e13      	subs	r3, r2, #0
 8014f6e:	6822      	ldr	r2, [r4, #0]
 8014f70:	bf18      	it	ne
 8014f72:	2301      	movne	r3, #1
 8014f74:	0692      	lsls	r2, r2, #26
 8014f76:	d42b      	bmi.n	8014fd0 <_printf_common+0xb0>
 8014f78:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014f7c:	4649      	mov	r1, r9
 8014f7e:	4638      	mov	r0, r7
 8014f80:	47c0      	blx	r8
 8014f82:	3001      	adds	r0, #1
 8014f84:	d01e      	beq.n	8014fc4 <_printf_common+0xa4>
 8014f86:	6823      	ldr	r3, [r4, #0]
 8014f88:	68e5      	ldr	r5, [r4, #12]
 8014f8a:	6832      	ldr	r2, [r6, #0]
 8014f8c:	f003 0306 	and.w	r3, r3, #6
 8014f90:	2b04      	cmp	r3, #4
 8014f92:	bf08      	it	eq
 8014f94:	1aad      	subeq	r5, r5, r2
 8014f96:	68a3      	ldr	r3, [r4, #8]
 8014f98:	6922      	ldr	r2, [r4, #16]
 8014f9a:	bf0c      	ite	eq
 8014f9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014fa0:	2500      	movne	r5, #0
 8014fa2:	4293      	cmp	r3, r2
 8014fa4:	bfc4      	itt	gt
 8014fa6:	1a9b      	subgt	r3, r3, r2
 8014fa8:	18ed      	addgt	r5, r5, r3
 8014faa:	2600      	movs	r6, #0
 8014fac:	341a      	adds	r4, #26
 8014fae:	42b5      	cmp	r5, r6
 8014fb0:	d11a      	bne.n	8014fe8 <_printf_common+0xc8>
 8014fb2:	2000      	movs	r0, #0
 8014fb4:	e008      	b.n	8014fc8 <_printf_common+0xa8>
 8014fb6:	2301      	movs	r3, #1
 8014fb8:	4652      	mov	r2, sl
 8014fba:	4649      	mov	r1, r9
 8014fbc:	4638      	mov	r0, r7
 8014fbe:	47c0      	blx	r8
 8014fc0:	3001      	adds	r0, #1
 8014fc2:	d103      	bne.n	8014fcc <_printf_common+0xac>
 8014fc4:	f04f 30ff 	mov.w	r0, #4294967295
 8014fc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014fcc:	3501      	adds	r5, #1
 8014fce:	e7c6      	b.n	8014f5e <_printf_common+0x3e>
 8014fd0:	18e1      	adds	r1, r4, r3
 8014fd2:	1c5a      	adds	r2, r3, #1
 8014fd4:	2030      	movs	r0, #48	; 0x30
 8014fd6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8014fda:	4422      	add	r2, r4
 8014fdc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8014fe0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014fe4:	3302      	adds	r3, #2
 8014fe6:	e7c7      	b.n	8014f78 <_printf_common+0x58>
 8014fe8:	2301      	movs	r3, #1
 8014fea:	4622      	mov	r2, r4
 8014fec:	4649      	mov	r1, r9
 8014fee:	4638      	mov	r0, r7
 8014ff0:	47c0      	blx	r8
 8014ff2:	3001      	adds	r0, #1
 8014ff4:	d0e6      	beq.n	8014fc4 <_printf_common+0xa4>
 8014ff6:	3601      	adds	r6, #1
 8014ff8:	e7d9      	b.n	8014fae <_printf_common+0x8e>
	...

08014ffc <_printf_i>:
 8014ffc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015000:	7e0f      	ldrb	r7, [r1, #24]
 8015002:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8015004:	2f78      	cmp	r7, #120	; 0x78
 8015006:	4691      	mov	r9, r2
 8015008:	4680      	mov	r8, r0
 801500a:	460c      	mov	r4, r1
 801500c:	469a      	mov	sl, r3
 801500e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8015012:	d807      	bhi.n	8015024 <_printf_i+0x28>
 8015014:	2f62      	cmp	r7, #98	; 0x62
 8015016:	d80a      	bhi.n	801502e <_printf_i+0x32>
 8015018:	2f00      	cmp	r7, #0
 801501a:	f000 80d8 	beq.w	80151ce <_printf_i+0x1d2>
 801501e:	2f58      	cmp	r7, #88	; 0x58
 8015020:	f000 80a3 	beq.w	801516a <_printf_i+0x16e>
 8015024:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015028:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801502c:	e03a      	b.n	80150a4 <_printf_i+0xa8>
 801502e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8015032:	2b15      	cmp	r3, #21
 8015034:	d8f6      	bhi.n	8015024 <_printf_i+0x28>
 8015036:	a101      	add	r1, pc, #4	; (adr r1, 801503c <_printf_i+0x40>)
 8015038:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801503c:	08015095 	.word	0x08015095
 8015040:	080150a9 	.word	0x080150a9
 8015044:	08015025 	.word	0x08015025
 8015048:	08015025 	.word	0x08015025
 801504c:	08015025 	.word	0x08015025
 8015050:	08015025 	.word	0x08015025
 8015054:	080150a9 	.word	0x080150a9
 8015058:	08015025 	.word	0x08015025
 801505c:	08015025 	.word	0x08015025
 8015060:	08015025 	.word	0x08015025
 8015064:	08015025 	.word	0x08015025
 8015068:	080151b5 	.word	0x080151b5
 801506c:	080150d9 	.word	0x080150d9
 8015070:	08015197 	.word	0x08015197
 8015074:	08015025 	.word	0x08015025
 8015078:	08015025 	.word	0x08015025
 801507c:	080151d7 	.word	0x080151d7
 8015080:	08015025 	.word	0x08015025
 8015084:	080150d9 	.word	0x080150d9
 8015088:	08015025 	.word	0x08015025
 801508c:	08015025 	.word	0x08015025
 8015090:	0801519f 	.word	0x0801519f
 8015094:	682b      	ldr	r3, [r5, #0]
 8015096:	1d1a      	adds	r2, r3, #4
 8015098:	681b      	ldr	r3, [r3, #0]
 801509a:	602a      	str	r2, [r5, #0]
 801509c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80150a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80150a4:	2301      	movs	r3, #1
 80150a6:	e0a3      	b.n	80151f0 <_printf_i+0x1f4>
 80150a8:	6820      	ldr	r0, [r4, #0]
 80150aa:	6829      	ldr	r1, [r5, #0]
 80150ac:	0606      	lsls	r6, r0, #24
 80150ae:	f101 0304 	add.w	r3, r1, #4
 80150b2:	d50a      	bpl.n	80150ca <_printf_i+0xce>
 80150b4:	680e      	ldr	r6, [r1, #0]
 80150b6:	602b      	str	r3, [r5, #0]
 80150b8:	2e00      	cmp	r6, #0
 80150ba:	da03      	bge.n	80150c4 <_printf_i+0xc8>
 80150bc:	232d      	movs	r3, #45	; 0x2d
 80150be:	4276      	negs	r6, r6
 80150c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80150c4:	485e      	ldr	r0, [pc, #376]	; (8015240 <_printf_i+0x244>)
 80150c6:	230a      	movs	r3, #10
 80150c8:	e019      	b.n	80150fe <_printf_i+0x102>
 80150ca:	680e      	ldr	r6, [r1, #0]
 80150cc:	602b      	str	r3, [r5, #0]
 80150ce:	f010 0f40 	tst.w	r0, #64	; 0x40
 80150d2:	bf18      	it	ne
 80150d4:	b236      	sxthne	r6, r6
 80150d6:	e7ef      	b.n	80150b8 <_printf_i+0xbc>
 80150d8:	682b      	ldr	r3, [r5, #0]
 80150da:	6820      	ldr	r0, [r4, #0]
 80150dc:	1d19      	adds	r1, r3, #4
 80150de:	6029      	str	r1, [r5, #0]
 80150e0:	0601      	lsls	r1, r0, #24
 80150e2:	d501      	bpl.n	80150e8 <_printf_i+0xec>
 80150e4:	681e      	ldr	r6, [r3, #0]
 80150e6:	e002      	b.n	80150ee <_printf_i+0xf2>
 80150e8:	0646      	lsls	r6, r0, #25
 80150ea:	d5fb      	bpl.n	80150e4 <_printf_i+0xe8>
 80150ec:	881e      	ldrh	r6, [r3, #0]
 80150ee:	4854      	ldr	r0, [pc, #336]	; (8015240 <_printf_i+0x244>)
 80150f0:	2f6f      	cmp	r7, #111	; 0x6f
 80150f2:	bf0c      	ite	eq
 80150f4:	2308      	moveq	r3, #8
 80150f6:	230a      	movne	r3, #10
 80150f8:	2100      	movs	r1, #0
 80150fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80150fe:	6865      	ldr	r5, [r4, #4]
 8015100:	60a5      	str	r5, [r4, #8]
 8015102:	2d00      	cmp	r5, #0
 8015104:	bfa2      	ittt	ge
 8015106:	6821      	ldrge	r1, [r4, #0]
 8015108:	f021 0104 	bicge.w	r1, r1, #4
 801510c:	6021      	strge	r1, [r4, #0]
 801510e:	b90e      	cbnz	r6, 8015114 <_printf_i+0x118>
 8015110:	2d00      	cmp	r5, #0
 8015112:	d04d      	beq.n	80151b0 <_printf_i+0x1b4>
 8015114:	4615      	mov	r5, r2
 8015116:	fbb6 f1f3 	udiv	r1, r6, r3
 801511a:	fb03 6711 	mls	r7, r3, r1, r6
 801511e:	5dc7      	ldrb	r7, [r0, r7]
 8015120:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8015124:	4637      	mov	r7, r6
 8015126:	42bb      	cmp	r3, r7
 8015128:	460e      	mov	r6, r1
 801512a:	d9f4      	bls.n	8015116 <_printf_i+0x11a>
 801512c:	2b08      	cmp	r3, #8
 801512e:	d10b      	bne.n	8015148 <_printf_i+0x14c>
 8015130:	6823      	ldr	r3, [r4, #0]
 8015132:	07de      	lsls	r6, r3, #31
 8015134:	d508      	bpl.n	8015148 <_printf_i+0x14c>
 8015136:	6923      	ldr	r3, [r4, #16]
 8015138:	6861      	ldr	r1, [r4, #4]
 801513a:	4299      	cmp	r1, r3
 801513c:	bfde      	ittt	le
 801513e:	2330      	movle	r3, #48	; 0x30
 8015140:	f805 3c01 	strble.w	r3, [r5, #-1]
 8015144:	f105 35ff 	addle.w	r5, r5, #4294967295
 8015148:	1b52      	subs	r2, r2, r5
 801514a:	6122      	str	r2, [r4, #16]
 801514c:	f8cd a000 	str.w	sl, [sp]
 8015150:	464b      	mov	r3, r9
 8015152:	aa03      	add	r2, sp, #12
 8015154:	4621      	mov	r1, r4
 8015156:	4640      	mov	r0, r8
 8015158:	f7ff fee2 	bl	8014f20 <_printf_common>
 801515c:	3001      	adds	r0, #1
 801515e:	d14c      	bne.n	80151fa <_printf_i+0x1fe>
 8015160:	f04f 30ff 	mov.w	r0, #4294967295
 8015164:	b004      	add	sp, #16
 8015166:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801516a:	4835      	ldr	r0, [pc, #212]	; (8015240 <_printf_i+0x244>)
 801516c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8015170:	6829      	ldr	r1, [r5, #0]
 8015172:	6823      	ldr	r3, [r4, #0]
 8015174:	f851 6b04 	ldr.w	r6, [r1], #4
 8015178:	6029      	str	r1, [r5, #0]
 801517a:	061d      	lsls	r5, r3, #24
 801517c:	d514      	bpl.n	80151a8 <_printf_i+0x1ac>
 801517e:	07df      	lsls	r7, r3, #31
 8015180:	bf44      	itt	mi
 8015182:	f043 0320 	orrmi.w	r3, r3, #32
 8015186:	6023      	strmi	r3, [r4, #0]
 8015188:	b91e      	cbnz	r6, 8015192 <_printf_i+0x196>
 801518a:	6823      	ldr	r3, [r4, #0]
 801518c:	f023 0320 	bic.w	r3, r3, #32
 8015190:	6023      	str	r3, [r4, #0]
 8015192:	2310      	movs	r3, #16
 8015194:	e7b0      	b.n	80150f8 <_printf_i+0xfc>
 8015196:	6823      	ldr	r3, [r4, #0]
 8015198:	f043 0320 	orr.w	r3, r3, #32
 801519c:	6023      	str	r3, [r4, #0]
 801519e:	2378      	movs	r3, #120	; 0x78
 80151a0:	4828      	ldr	r0, [pc, #160]	; (8015244 <_printf_i+0x248>)
 80151a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80151a6:	e7e3      	b.n	8015170 <_printf_i+0x174>
 80151a8:	0659      	lsls	r1, r3, #25
 80151aa:	bf48      	it	mi
 80151ac:	b2b6      	uxthmi	r6, r6
 80151ae:	e7e6      	b.n	801517e <_printf_i+0x182>
 80151b0:	4615      	mov	r5, r2
 80151b2:	e7bb      	b.n	801512c <_printf_i+0x130>
 80151b4:	682b      	ldr	r3, [r5, #0]
 80151b6:	6826      	ldr	r6, [r4, #0]
 80151b8:	6961      	ldr	r1, [r4, #20]
 80151ba:	1d18      	adds	r0, r3, #4
 80151bc:	6028      	str	r0, [r5, #0]
 80151be:	0635      	lsls	r5, r6, #24
 80151c0:	681b      	ldr	r3, [r3, #0]
 80151c2:	d501      	bpl.n	80151c8 <_printf_i+0x1cc>
 80151c4:	6019      	str	r1, [r3, #0]
 80151c6:	e002      	b.n	80151ce <_printf_i+0x1d2>
 80151c8:	0670      	lsls	r0, r6, #25
 80151ca:	d5fb      	bpl.n	80151c4 <_printf_i+0x1c8>
 80151cc:	8019      	strh	r1, [r3, #0]
 80151ce:	2300      	movs	r3, #0
 80151d0:	6123      	str	r3, [r4, #16]
 80151d2:	4615      	mov	r5, r2
 80151d4:	e7ba      	b.n	801514c <_printf_i+0x150>
 80151d6:	682b      	ldr	r3, [r5, #0]
 80151d8:	1d1a      	adds	r2, r3, #4
 80151da:	602a      	str	r2, [r5, #0]
 80151dc:	681d      	ldr	r5, [r3, #0]
 80151de:	6862      	ldr	r2, [r4, #4]
 80151e0:	2100      	movs	r1, #0
 80151e2:	4628      	mov	r0, r5
 80151e4:	f7eb f87c 	bl	80002e0 <memchr>
 80151e8:	b108      	cbz	r0, 80151ee <_printf_i+0x1f2>
 80151ea:	1b40      	subs	r0, r0, r5
 80151ec:	6060      	str	r0, [r4, #4]
 80151ee:	6863      	ldr	r3, [r4, #4]
 80151f0:	6123      	str	r3, [r4, #16]
 80151f2:	2300      	movs	r3, #0
 80151f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80151f8:	e7a8      	b.n	801514c <_printf_i+0x150>
 80151fa:	6923      	ldr	r3, [r4, #16]
 80151fc:	462a      	mov	r2, r5
 80151fe:	4649      	mov	r1, r9
 8015200:	4640      	mov	r0, r8
 8015202:	47d0      	blx	sl
 8015204:	3001      	adds	r0, #1
 8015206:	d0ab      	beq.n	8015160 <_printf_i+0x164>
 8015208:	6823      	ldr	r3, [r4, #0]
 801520a:	079b      	lsls	r3, r3, #30
 801520c:	d413      	bmi.n	8015236 <_printf_i+0x23a>
 801520e:	68e0      	ldr	r0, [r4, #12]
 8015210:	9b03      	ldr	r3, [sp, #12]
 8015212:	4298      	cmp	r0, r3
 8015214:	bfb8      	it	lt
 8015216:	4618      	movlt	r0, r3
 8015218:	e7a4      	b.n	8015164 <_printf_i+0x168>
 801521a:	2301      	movs	r3, #1
 801521c:	4632      	mov	r2, r6
 801521e:	4649      	mov	r1, r9
 8015220:	4640      	mov	r0, r8
 8015222:	47d0      	blx	sl
 8015224:	3001      	adds	r0, #1
 8015226:	d09b      	beq.n	8015160 <_printf_i+0x164>
 8015228:	3501      	adds	r5, #1
 801522a:	68e3      	ldr	r3, [r4, #12]
 801522c:	9903      	ldr	r1, [sp, #12]
 801522e:	1a5b      	subs	r3, r3, r1
 8015230:	42ab      	cmp	r3, r5
 8015232:	dcf2      	bgt.n	801521a <_printf_i+0x21e>
 8015234:	e7eb      	b.n	801520e <_printf_i+0x212>
 8015236:	2500      	movs	r5, #0
 8015238:	f104 0619 	add.w	r6, r4, #25
 801523c:	e7f5      	b.n	801522a <_printf_i+0x22e>
 801523e:	bf00      	nop
 8015240:	08015851 	.word	0x08015851
 8015244:	08015862 	.word	0x08015862

08015248 <memmove>:
 8015248:	4288      	cmp	r0, r1
 801524a:	b510      	push	{r4, lr}
 801524c:	eb01 0402 	add.w	r4, r1, r2
 8015250:	d902      	bls.n	8015258 <memmove+0x10>
 8015252:	4284      	cmp	r4, r0
 8015254:	4623      	mov	r3, r4
 8015256:	d807      	bhi.n	8015268 <memmove+0x20>
 8015258:	1e43      	subs	r3, r0, #1
 801525a:	42a1      	cmp	r1, r4
 801525c:	d008      	beq.n	8015270 <memmove+0x28>
 801525e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015262:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015266:	e7f8      	b.n	801525a <memmove+0x12>
 8015268:	4402      	add	r2, r0
 801526a:	4601      	mov	r1, r0
 801526c:	428a      	cmp	r2, r1
 801526e:	d100      	bne.n	8015272 <memmove+0x2a>
 8015270:	bd10      	pop	{r4, pc}
 8015272:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015276:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801527a:	e7f7      	b.n	801526c <memmove+0x24>

0801527c <_free_r>:
 801527c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801527e:	2900      	cmp	r1, #0
 8015280:	d044      	beq.n	801530c <_free_r+0x90>
 8015282:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015286:	9001      	str	r0, [sp, #4]
 8015288:	2b00      	cmp	r3, #0
 801528a:	f1a1 0404 	sub.w	r4, r1, #4
 801528e:	bfb8      	it	lt
 8015290:	18e4      	addlt	r4, r4, r3
 8015292:	f000 f913 	bl	80154bc <__malloc_lock>
 8015296:	4a1e      	ldr	r2, [pc, #120]	; (8015310 <_free_r+0x94>)
 8015298:	9801      	ldr	r0, [sp, #4]
 801529a:	6813      	ldr	r3, [r2, #0]
 801529c:	b933      	cbnz	r3, 80152ac <_free_r+0x30>
 801529e:	6063      	str	r3, [r4, #4]
 80152a0:	6014      	str	r4, [r2, #0]
 80152a2:	b003      	add	sp, #12
 80152a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80152a8:	f000 b90e 	b.w	80154c8 <__malloc_unlock>
 80152ac:	42a3      	cmp	r3, r4
 80152ae:	d908      	bls.n	80152c2 <_free_r+0x46>
 80152b0:	6825      	ldr	r5, [r4, #0]
 80152b2:	1961      	adds	r1, r4, r5
 80152b4:	428b      	cmp	r3, r1
 80152b6:	bf01      	itttt	eq
 80152b8:	6819      	ldreq	r1, [r3, #0]
 80152ba:	685b      	ldreq	r3, [r3, #4]
 80152bc:	1949      	addeq	r1, r1, r5
 80152be:	6021      	streq	r1, [r4, #0]
 80152c0:	e7ed      	b.n	801529e <_free_r+0x22>
 80152c2:	461a      	mov	r2, r3
 80152c4:	685b      	ldr	r3, [r3, #4]
 80152c6:	b10b      	cbz	r3, 80152cc <_free_r+0x50>
 80152c8:	42a3      	cmp	r3, r4
 80152ca:	d9fa      	bls.n	80152c2 <_free_r+0x46>
 80152cc:	6811      	ldr	r1, [r2, #0]
 80152ce:	1855      	adds	r5, r2, r1
 80152d0:	42a5      	cmp	r5, r4
 80152d2:	d10b      	bne.n	80152ec <_free_r+0x70>
 80152d4:	6824      	ldr	r4, [r4, #0]
 80152d6:	4421      	add	r1, r4
 80152d8:	1854      	adds	r4, r2, r1
 80152da:	42a3      	cmp	r3, r4
 80152dc:	6011      	str	r1, [r2, #0]
 80152de:	d1e0      	bne.n	80152a2 <_free_r+0x26>
 80152e0:	681c      	ldr	r4, [r3, #0]
 80152e2:	685b      	ldr	r3, [r3, #4]
 80152e4:	6053      	str	r3, [r2, #4]
 80152e6:	4421      	add	r1, r4
 80152e8:	6011      	str	r1, [r2, #0]
 80152ea:	e7da      	b.n	80152a2 <_free_r+0x26>
 80152ec:	d902      	bls.n	80152f4 <_free_r+0x78>
 80152ee:	230c      	movs	r3, #12
 80152f0:	6003      	str	r3, [r0, #0]
 80152f2:	e7d6      	b.n	80152a2 <_free_r+0x26>
 80152f4:	6825      	ldr	r5, [r4, #0]
 80152f6:	1961      	adds	r1, r4, r5
 80152f8:	428b      	cmp	r3, r1
 80152fa:	bf04      	itt	eq
 80152fc:	6819      	ldreq	r1, [r3, #0]
 80152fe:	685b      	ldreq	r3, [r3, #4]
 8015300:	6063      	str	r3, [r4, #4]
 8015302:	bf04      	itt	eq
 8015304:	1949      	addeq	r1, r1, r5
 8015306:	6021      	streq	r1, [r4, #0]
 8015308:	6054      	str	r4, [r2, #4]
 801530a:	e7ca      	b.n	80152a2 <_free_r+0x26>
 801530c:	b003      	add	sp, #12
 801530e:	bd30      	pop	{r4, r5, pc}
 8015310:	2406710c 	.word	0x2406710c

08015314 <sbrk_aligned>:
 8015314:	b570      	push	{r4, r5, r6, lr}
 8015316:	4e0e      	ldr	r6, [pc, #56]	; (8015350 <sbrk_aligned+0x3c>)
 8015318:	460c      	mov	r4, r1
 801531a:	6831      	ldr	r1, [r6, #0]
 801531c:	4605      	mov	r5, r0
 801531e:	b911      	cbnz	r1, 8015326 <sbrk_aligned+0x12>
 8015320:	f000 f8bc 	bl	801549c <_sbrk_r>
 8015324:	6030      	str	r0, [r6, #0]
 8015326:	4621      	mov	r1, r4
 8015328:	4628      	mov	r0, r5
 801532a:	f000 f8b7 	bl	801549c <_sbrk_r>
 801532e:	1c43      	adds	r3, r0, #1
 8015330:	d00a      	beq.n	8015348 <sbrk_aligned+0x34>
 8015332:	1cc4      	adds	r4, r0, #3
 8015334:	f024 0403 	bic.w	r4, r4, #3
 8015338:	42a0      	cmp	r0, r4
 801533a:	d007      	beq.n	801534c <sbrk_aligned+0x38>
 801533c:	1a21      	subs	r1, r4, r0
 801533e:	4628      	mov	r0, r5
 8015340:	f000 f8ac 	bl	801549c <_sbrk_r>
 8015344:	3001      	adds	r0, #1
 8015346:	d101      	bne.n	801534c <sbrk_aligned+0x38>
 8015348:	f04f 34ff 	mov.w	r4, #4294967295
 801534c:	4620      	mov	r0, r4
 801534e:	bd70      	pop	{r4, r5, r6, pc}
 8015350:	24067110 	.word	0x24067110

08015354 <_malloc_r>:
 8015354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015358:	1ccd      	adds	r5, r1, #3
 801535a:	f025 0503 	bic.w	r5, r5, #3
 801535e:	3508      	adds	r5, #8
 8015360:	2d0c      	cmp	r5, #12
 8015362:	bf38      	it	cc
 8015364:	250c      	movcc	r5, #12
 8015366:	2d00      	cmp	r5, #0
 8015368:	4607      	mov	r7, r0
 801536a:	db01      	blt.n	8015370 <_malloc_r+0x1c>
 801536c:	42a9      	cmp	r1, r5
 801536e:	d905      	bls.n	801537c <_malloc_r+0x28>
 8015370:	230c      	movs	r3, #12
 8015372:	603b      	str	r3, [r7, #0]
 8015374:	2600      	movs	r6, #0
 8015376:	4630      	mov	r0, r6
 8015378:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801537c:	4e2e      	ldr	r6, [pc, #184]	; (8015438 <_malloc_r+0xe4>)
 801537e:	f000 f89d 	bl	80154bc <__malloc_lock>
 8015382:	6833      	ldr	r3, [r6, #0]
 8015384:	461c      	mov	r4, r3
 8015386:	bb34      	cbnz	r4, 80153d6 <_malloc_r+0x82>
 8015388:	4629      	mov	r1, r5
 801538a:	4638      	mov	r0, r7
 801538c:	f7ff ffc2 	bl	8015314 <sbrk_aligned>
 8015390:	1c43      	adds	r3, r0, #1
 8015392:	4604      	mov	r4, r0
 8015394:	d14d      	bne.n	8015432 <_malloc_r+0xde>
 8015396:	6834      	ldr	r4, [r6, #0]
 8015398:	4626      	mov	r6, r4
 801539a:	2e00      	cmp	r6, #0
 801539c:	d140      	bne.n	8015420 <_malloc_r+0xcc>
 801539e:	6823      	ldr	r3, [r4, #0]
 80153a0:	4631      	mov	r1, r6
 80153a2:	4638      	mov	r0, r7
 80153a4:	eb04 0803 	add.w	r8, r4, r3
 80153a8:	f000 f878 	bl	801549c <_sbrk_r>
 80153ac:	4580      	cmp	r8, r0
 80153ae:	d13a      	bne.n	8015426 <_malloc_r+0xd2>
 80153b0:	6821      	ldr	r1, [r4, #0]
 80153b2:	3503      	adds	r5, #3
 80153b4:	1a6d      	subs	r5, r5, r1
 80153b6:	f025 0503 	bic.w	r5, r5, #3
 80153ba:	3508      	adds	r5, #8
 80153bc:	2d0c      	cmp	r5, #12
 80153be:	bf38      	it	cc
 80153c0:	250c      	movcc	r5, #12
 80153c2:	4629      	mov	r1, r5
 80153c4:	4638      	mov	r0, r7
 80153c6:	f7ff ffa5 	bl	8015314 <sbrk_aligned>
 80153ca:	3001      	adds	r0, #1
 80153cc:	d02b      	beq.n	8015426 <_malloc_r+0xd2>
 80153ce:	6823      	ldr	r3, [r4, #0]
 80153d0:	442b      	add	r3, r5
 80153d2:	6023      	str	r3, [r4, #0]
 80153d4:	e00e      	b.n	80153f4 <_malloc_r+0xa0>
 80153d6:	6822      	ldr	r2, [r4, #0]
 80153d8:	1b52      	subs	r2, r2, r5
 80153da:	d41e      	bmi.n	801541a <_malloc_r+0xc6>
 80153dc:	2a0b      	cmp	r2, #11
 80153de:	d916      	bls.n	801540e <_malloc_r+0xba>
 80153e0:	1961      	adds	r1, r4, r5
 80153e2:	42a3      	cmp	r3, r4
 80153e4:	6025      	str	r5, [r4, #0]
 80153e6:	bf18      	it	ne
 80153e8:	6059      	strne	r1, [r3, #4]
 80153ea:	6863      	ldr	r3, [r4, #4]
 80153ec:	bf08      	it	eq
 80153ee:	6031      	streq	r1, [r6, #0]
 80153f0:	5162      	str	r2, [r4, r5]
 80153f2:	604b      	str	r3, [r1, #4]
 80153f4:	4638      	mov	r0, r7
 80153f6:	f104 060b 	add.w	r6, r4, #11
 80153fa:	f000 f865 	bl	80154c8 <__malloc_unlock>
 80153fe:	f026 0607 	bic.w	r6, r6, #7
 8015402:	1d23      	adds	r3, r4, #4
 8015404:	1af2      	subs	r2, r6, r3
 8015406:	d0b6      	beq.n	8015376 <_malloc_r+0x22>
 8015408:	1b9b      	subs	r3, r3, r6
 801540a:	50a3      	str	r3, [r4, r2]
 801540c:	e7b3      	b.n	8015376 <_malloc_r+0x22>
 801540e:	6862      	ldr	r2, [r4, #4]
 8015410:	42a3      	cmp	r3, r4
 8015412:	bf0c      	ite	eq
 8015414:	6032      	streq	r2, [r6, #0]
 8015416:	605a      	strne	r2, [r3, #4]
 8015418:	e7ec      	b.n	80153f4 <_malloc_r+0xa0>
 801541a:	4623      	mov	r3, r4
 801541c:	6864      	ldr	r4, [r4, #4]
 801541e:	e7b2      	b.n	8015386 <_malloc_r+0x32>
 8015420:	4634      	mov	r4, r6
 8015422:	6876      	ldr	r6, [r6, #4]
 8015424:	e7b9      	b.n	801539a <_malloc_r+0x46>
 8015426:	230c      	movs	r3, #12
 8015428:	603b      	str	r3, [r7, #0]
 801542a:	4638      	mov	r0, r7
 801542c:	f000 f84c 	bl	80154c8 <__malloc_unlock>
 8015430:	e7a1      	b.n	8015376 <_malloc_r+0x22>
 8015432:	6025      	str	r5, [r4, #0]
 8015434:	e7de      	b.n	80153f4 <_malloc_r+0xa0>
 8015436:	bf00      	nop
 8015438:	2406710c 	.word	0x2406710c

0801543c <_realloc_r>:
 801543c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015440:	4680      	mov	r8, r0
 8015442:	4614      	mov	r4, r2
 8015444:	460e      	mov	r6, r1
 8015446:	b921      	cbnz	r1, 8015452 <_realloc_r+0x16>
 8015448:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801544c:	4611      	mov	r1, r2
 801544e:	f7ff bf81 	b.w	8015354 <_malloc_r>
 8015452:	b92a      	cbnz	r2, 8015460 <_realloc_r+0x24>
 8015454:	f7ff ff12 	bl	801527c <_free_r>
 8015458:	4625      	mov	r5, r4
 801545a:	4628      	mov	r0, r5
 801545c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015460:	f000 f838 	bl	80154d4 <_malloc_usable_size_r>
 8015464:	4284      	cmp	r4, r0
 8015466:	4607      	mov	r7, r0
 8015468:	d802      	bhi.n	8015470 <_realloc_r+0x34>
 801546a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801546e:	d812      	bhi.n	8015496 <_realloc_r+0x5a>
 8015470:	4621      	mov	r1, r4
 8015472:	4640      	mov	r0, r8
 8015474:	f7ff ff6e 	bl	8015354 <_malloc_r>
 8015478:	4605      	mov	r5, r0
 801547a:	2800      	cmp	r0, #0
 801547c:	d0ed      	beq.n	801545a <_realloc_r+0x1e>
 801547e:	42bc      	cmp	r4, r7
 8015480:	4622      	mov	r2, r4
 8015482:	4631      	mov	r1, r6
 8015484:	bf28      	it	cs
 8015486:	463a      	movcs	r2, r7
 8015488:	f7ff fbb8 	bl	8014bfc <memcpy>
 801548c:	4631      	mov	r1, r6
 801548e:	4640      	mov	r0, r8
 8015490:	f7ff fef4 	bl	801527c <_free_r>
 8015494:	e7e1      	b.n	801545a <_realloc_r+0x1e>
 8015496:	4635      	mov	r5, r6
 8015498:	e7df      	b.n	801545a <_realloc_r+0x1e>
	...

0801549c <_sbrk_r>:
 801549c:	b538      	push	{r3, r4, r5, lr}
 801549e:	4d06      	ldr	r5, [pc, #24]	; (80154b8 <_sbrk_r+0x1c>)
 80154a0:	2300      	movs	r3, #0
 80154a2:	4604      	mov	r4, r0
 80154a4:	4608      	mov	r0, r1
 80154a6:	602b      	str	r3, [r5, #0]
 80154a8:	f7ed feb6 	bl	8003218 <_sbrk>
 80154ac:	1c43      	adds	r3, r0, #1
 80154ae:	d102      	bne.n	80154b6 <_sbrk_r+0x1a>
 80154b0:	682b      	ldr	r3, [r5, #0]
 80154b2:	b103      	cbz	r3, 80154b6 <_sbrk_r+0x1a>
 80154b4:	6023      	str	r3, [r4, #0]
 80154b6:	bd38      	pop	{r3, r4, r5, pc}
 80154b8:	24067114 	.word	0x24067114

080154bc <__malloc_lock>:
 80154bc:	4801      	ldr	r0, [pc, #4]	; (80154c4 <__malloc_lock+0x8>)
 80154be:	f000 b811 	b.w	80154e4 <__retarget_lock_acquire_recursive>
 80154c2:	bf00      	nop
 80154c4:	24067118 	.word	0x24067118

080154c8 <__malloc_unlock>:
 80154c8:	4801      	ldr	r0, [pc, #4]	; (80154d0 <__malloc_unlock+0x8>)
 80154ca:	f000 b80c 	b.w	80154e6 <__retarget_lock_release_recursive>
 80154ce:	bf00      	nop
 80154d0:	24067118 	.word	0x24067118

080154d4 <_malloc_usable_size_r>:
 80154d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80154d8:	1f18      	subs	r0, r3, #4
 80154da:	2b00      	cmp	r3, #0
 80154dc:	bfbc      	itt	lt
 80154de:	580b      	ldrlt	r3, [r1, r0]
 80154e0:	18c0      	addlt	r0, r0, r3
 80154e2:	4770      	bx	lr

080154e4 <__retarget_lock_acquire_recursive>:
 80154e4:	4770      	bx	lr

080154e6 <__retarget_lock_release_recursive>:
 80154e6:	4770      	bx	lr

080154e8 <_init>:
 80154e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80154ea:	bf00      	nop
 80154ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80154ee:	bc08      	pop	{r3}
 80154f0:	469e      	mov	lr, r3
 80154f2:	4770      	bx	lr

080154f4 <_fini>:
 80154f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80154f6:	bf00      	nop
 80154f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80154fa:	bc08      	pop	{r3}
 80154fc:	469e      	mov	lr, r3
 80154fe:	4770      	bx	lr
