0.7
2020.2
May 22 2025
00:13:55
C:/Users/Administrator/Desktop/project_8/project_8.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Administrator/Downloads/UART-main/UART-main/TESTBENCH/UART_TB.sv,1755258569,systemVerilog,,,,tb_uart,,uvm,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
