# Function Description
## Lab1
* MAC with AXI4-Lite
## Lab2
* RealFFT with AXI4-Stream
# Build Flow
* Export IP from Vitis HLS (using vitis_hls -f run.hls.tcl)
* Import IP into Vivado
* Complete Block Design
* Generate Bitstream
* Export Hardware
* Program FPGA (using Vitis IDE)
# Result/Analysis
![Image](https://github.com/wdb870914NYCU/HLS/blob/main/%20Result%20Example.png)
