Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home_local/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab work.top_vga_tb -snapshot top_vga_tb -prj /home/student/hsikora/Desktop/Projekt/sim/top_vga/top_vga.prj -timescale 1ns/1ps -L unisims_ver -standalone -runall 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/hsikora/Desktop/Projekt/rtl/vga_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/hsikora/Desktop/Projekt/rtl/state_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/hsikora/Desktop/Projekt/rtl/vga_timing.sv" into library work
INFO: [VRFC 10-311] analyzing module vga_timing
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/hsikora/Desktop/Projekt/rtl/draw_bg.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_bg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/hsikora/Desktop/Projekt/rtl/top_vga.sv" into library work
INFO: [VRFC 10-311] analyzing module top_vga
INFO: [VRFC 10-2458] undeclared symbol state, assumed default net type wire [/home/student/hsikora/Desktop/Projekt/rtl/top_vga.sv:120]
INFO: [VRFC 10-2458] undeclared symbol a_pressed, assumed default net type wire [/home/student/hsikora/Desktop/Projekt/rtl/top_vga.sv:127]
INFO: [VRFC 10-2458] undeclared symbol d_pressed, assumed default net type wire [/home/student/hsikora/Desktop/Projekt/rtl/top_vga.sv:128]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/hsikora/Desktop/Projekt/rtl/vga_if.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/hsikora/Desktop/Projekt/rtl/keyboard.sv" into library work
INFO: [VRFC 10-311] analyzing module keyboard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/hsikora/Desktop/Projekt/rtl/draw_rect.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_rect
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/hsikora/Desktop/Projekt/rtl/keyboard.sv" into library work
INFO: [VRFC 10-311] analyzing module keyboard
WARNING: [VRFC 10-3609] overwriting previous definition of module 'keyboard' [/home/student/hsikora/Desktop/Projekt/rtl/keyboard.sv:10]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/hsikora/Desktop/Projekt/rtl/draw_rect_ctl.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_rect_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/hsikora/Desktop/Projekt/rtl/image_rom.sv" into library work
INFO: [VRFC 10-311] analyzing module image_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/hsikora/Desktop/Projekt/rtl/draw_player.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_player
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/hsikora/Desktop/Projekt/rtl/draw_player_ctl.sv" into library work
WARNING: [VRFC 10-3609] overwriting previous definition of package 'state_pkg' [/home/student/hsikora/Desktop/Projekt/rtl/state_pkg.sv:1]
WARNING: [VRFC 10-3669] re-analyze package '$unit_vga_pkg_sv' since package 'state_pkg' is overwritten or removed [/home/student/hsikora/Desktop/Projekt/rtl/vga_pkg.sv:1]
WARNING: [VRFC 10-3669] re-analyze module 'vga_timing' since module '$unit_vga_pkg_sv' is overwritten or removed [/home/student/hsikora/Desktop/Projekt/rtl/vga_timing.sv:21]
WARNING: [VRFC 10-3669] re-analyze module 'draw_bg' since module '$unit_vga_pkg_sv' is overwritten or removed [/home/student/hsikora/Desktop/Projekt/rtl/draw_bg.sv:13]
WARNING: [VRFC 10-3669] re-analyze module 'top_vga' since module '$unit_vga_pkg_sv' is overwritten or removed [/home/student/hsikora/Desktop/Projekt/rtl/top_vga.sv:1]
WARNING: [VRFC 10-3669] re-analyze interface 'vga_if' since interface '$unit_vga_pkg_sv' is overwritten or removed [/home/student/hsikora/Desktop/Projekt/rtl/vga_if.sv:12]
WARNING: [VRFC 10-3669] re-analyze module 'draw_rect_ctl' since module '$unit_vga_pkg_sv' is overwritten or removed [/home/student/hsikora/Desktop/Projekt/rtl/draw_rect_ctl.sv:1]
WARNING: [VRFC 10-3669] re-analyze module 'draw_rect' since module '$unit_vga_pkg_sv' is overwritten or removed [/home/student/hsikora/Desktop/Projekt/rtl/draw_rect.sv:1]
WARNING: [VRFC 10-3669] re-analyze module 'keyboard' since module '$unit_vga_pkg_sv' is overwritten or removed [/home/student/hsikora/Desktop/Projekt/rtl/keyboard.sv:10]
WARNING: [VRFC 10-3669] re-analyze module 'image_rom' since module '$unit_vga_pkg_sv' is overwritten or removed [/home/student/hsikora/Desktop/Projekt/rtl/image_rom.sv:1]
WARNING: [VRFC 10-3669] re-analyze module 'draw_player' since module '$unit_vga_pkg_sv' is overwritten or removed [/home/student/hsikora/Desktop/Projekt/rtl/draw_player.sv:3]
INFO: [VRFC 10-311] analyzing module draw_player_ctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/hsikora/Desktop/Projekt/rtl/draw_mouse.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_mouse
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/hsikora/Desktop/Projekt/rtl/draw_buttons.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_buttons
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/hsikora/Desktop/Projekt/sim/common/tiff_writer.sv" into library work
INFO: [VRFC 10-311] analyzing module tiff_writer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/hsikora/Desktop/Projekt/sim/top_vga/top_vga_tb.sv" into library work
INFO: [VRFC 10-311] analyzing module top_vga_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/hsikora/Desktop/Projekt/rtl/Ps2Interface.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'Ps2Interface'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/hsikora/Desktop/Projekt/rtl/ps2_keyboard.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'ps2_keyboard'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/hsikora/Desktop/Projekt/rtl/debounce.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'debounce'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 14 differs from formal bit length 12 for port 'address' [/home/student/zschab/Desktop/Projekt_UEC2/rtl/top_vga.sv:86]
WARNING: [VRFC 10-3645] port 'rgb_out' remains unconnected for this instance [/home/student/zschab/Desktop/Projekt_UEC2/rtl/top_vga.sv:45]
WARNING: [VRFC 10-3645] port 'rgb_out' remains unconnected for this instance [/home/student/zschab/Desktop/Projekt_UEC2/rtl/top_vga.sv:73]
WARNING: [VRFC 10-3645] port 'led_g' remains unconnected for this instance [/home/student/zschab/Desktop/Projekt_UEC2/rtl/top_vga.sv:90]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package work.vga_pkg
Compiling module work.vga_if
Compiling module work.vga_timing
Compiling module work.draw_bg
Compiling module work.draw_buttons
Compiling module work.draw_rect
Compiling module work.draw_rect_ctl
Compiling module work.image_rom
Compiling module work.keyboard
Compiling module work.top_vga
Compiling module work.tiff_writer
Compiling module work.top_vga_tb
Built simulation snapshot top_vga_tb
