<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>activation_accelerator</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1</Best-caseLatency>
            <Average-caseLatency>17976</Average-caseLatency>
            <Worst-caseLatency>49164</Worst-caseLatency>
            <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.180 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
            <Interval-min>2</Interval-min>
            <Interval-max>49165</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>64</BRAM_18K>
            <DSP>761</DSP>
            <FF>90678</FF>
            <LUT>146120</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>activation_accelerator</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>activation_accelerator</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>tmp_quant_round_float32_to_bf16_ieee_fu_13726</InstName>
                    <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>13726</ID>
                    <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_add_blocks_fu_13732</InstName>
                    <ModuleName>activation_accelerator_Pipeline_add_blocks</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>13732</ID>
                    <BindInstances>add_ln415_fu_1094_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_multiply_blocks_Multiply_fu_13866</InstName>
                    <ModuleName>activation_accelerator_Pipeline_multiply_blocks_Multiply</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>13866</ID>
                    <BindInstances>add_ln611_fu_1094_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_square_fu_14000</InstName>
                    <ModuleName>square</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>14000</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_square_Pipeline_sum_square_fu_264</InstName>
                            <ModuleName>square_Pipeline_sum_square</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>264</ID>
                            <BindInstances>add_ln329_fu_1253_p2 fadd_32ns_32ns_32_4_full_dsp_1_U368 fadd_32ns_32ns_32_4_full_dsp_1_U369 fadd_32ns_32ns_32_4_full_dsp_1_U370 fadd_32ns_32ns_32_4_full_dsp_1_U371 fadd_32ns_32ns_32_4_full_dsp_1_U372 fadd_32ns_32ns_32_4_full_dsp_1_U373 fadd_32ns_32ns_32_4_full_dsp_1_U374 fadd_32ns_32ns_32_4_full_dsp_1_U375 fadd_32ns_32ns_32_4_full_dsp_1_U376 fadd_32ns_32ns_32_4_full_dsp_1_U377 fadd_32ns_32ns_32_4_full_dsp_1_U378 fadd_32ns_32ns_32_4_full_dsp_1_U368 fadd_32ns_32ns_32_4_full_dsp_1_U369 fadd_32ns_32ns_32_4_full_dsp_1_U370 fadd_32ns_32ns_32_4_full_dsp_1_U371 fadd_32ns_32ns_32_4_full_dsp_1_U372 fadd_32ns_32ns_32_4_full_dsp_1_U373 fadd_32ns_32ns_32_4_full_dsp_1_U374 fadd_32ns_32ns_32_4_full_dsp_1_U375 fadd_32ns_32ns_32_4_full_dsp_1_U376 fadd_32ns_32ns_32_4_full_dsp_1_U377 fadd_32ns_32ns_32_4_full_dsp_1_U378 fadd_32ns_32ns_32_4_full_dsp_1_U368 fadd_32ns_32ns_32_4_full_dsp_1_U369 fadd_32ns_32ns_32_4_full_dsp_1_U370 fadd_32ns_32ns_32_4_full_dsp_1_U371 fadd_32ns_32ns_32_4_full_dsp_1_U372 fadd_32ns_32ns_32_4_full_dsp_1_U373 fadd_32ns_32ns_32_4_full_dsp_1_U374 fadd_32ns_32ns_32_4_full_dsp_1_U375 fadd_32ns_32ns_32_4_full_dsp_1_U376 fadd_32ns_32ns_32_4_full_dsp_1_U377 fadd_32ns_32ns_32_4_full_dsp_1_U378 fadd_32ns_32ns_32_4_full_dsp_1_U368 fadd_32ns_32ns_32_4_full_dsp_1_U369 fadd_32ns_32ns_32_4_full_dsp_1_U370 fadd_32ns_32ns_32_4_full_dsp_1_U371 fadd_32ns_32ns_32_4_full_dsp_1_U372 fadd_32ns_32ns_32_4_full_dsp_1_U373 fadd_32ns_32ns_32_4_full_dsp_1_U374 fadd_32ns_32ns_32_4_full_dsp_1_U375 fadd_32ns_32ns_32_4_full_dsp_1_U376 fadd_32ns_32ns_32_4_full_dsp_1_U377 fadd_32ns_32ns_32_4_full_dsp_1_U378 fadd_32ns_32ns_32_4_full_dsp_1_U368 fadd_32ns_32ns_32_4_full_dsp_1_U369 fadd_32ns_32ns_32_4_full_dsp_1_U370 fadd_32ns_32ns_32_4_full_dsp_1_U371 fadd_32ns_32ns_32_4_full_dsp_1_U372 fadd_32ns_32ns_32_4_full_dsp_1_U373 fadd_32ns_32ns_32_4_full_dsp_1_U374 fadd_32ns_32ns_32_4_full_dsp_1_U375 fadd_32ns_32ns_32_4_full_dsp_1_U376 fadd_32ns_32ns_32_4_full_dsp_1_U377 fadd_32ns_32ns_32_4_full_dsp_1_U378 fadd_32ns_32ns_32_4_full_dsp_1_U368 fadd_32ns_32ns_32_4_full_dsp_1_U369 fadd_32ns_32ns_32_4_full_dsp_1_U370 fadd_32ns_32ns_32_4_full_dsp_1_U371 fadd_32ns_32ns_32_4_full_dsp_1_U372 fadd_32ns_32ns_32_4_full_dsp_1_U373 fadd_32ns_32ns_32_4_full_dsp_1_U374 fadd_32ns_32ns_32_4_full_dsp_1_U375 fadd_32ns_32ns_32_4_full_dsp_1_U376</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>fdiv_32ns_32ns_32_9_no_dsp_1_U443 fdiv_32ns_32ns_32_9_no_dsp_1_U444 fdiv_32ns_32ns_32_9_no_dsp_1_U445 fdiv_32ns_32ns_32_9_no_dsp_1_U446 fdiv_32ns_32ns_32_9_no_dsp_1_U447 fdiv_32ns_32ns_32_9_no_dsp_1_U448 fdiv_32ns_32ns_32_9_no_dsp_1_U449 fdiv_32ns_32ns_32_9_no_dsp_1_U450 fdiv_32ns_32ns_32_9_no_dsp_1_U451 fdiv_32ns_32ns_32_9_no_dsp_1_U452 fdiv_32ns_32ns_32_9_no_dsp_1_U453 fdiv_32ns_32ns_32_9_no_dsp_1_U454 fdiv_32ns_32ns_32_9_no_dsp_1_U455 fdiv_32ns_32ns_32_9_no_dsp_1_U456 fdiv_32ns_32ns_32_9_no_dsp_1_U457 fdiv_32ns_32ns_32_9_no_dsp_1_U458 fdiv_32ns_32ns_32_9_no_dsp_1_U459 fdiv_32ns_32ns_32_9_no_dsp_1_U460 fdiv_32ns_32ns_32_9_no_dsp_1_U461 fdiv_32ns_32ns_32_9_no_dsp_1_U462 fdiv_32ns_32ns_32_9_no_dsp_1_U463 fdiv_32ns_32ns_32_9_no_dsp_1_U464 fdiv_32ns_32ns_32_9_no_dsp_1_U465 fdiv_32ns_32ns_32_9_no_dsp_1_U466 fdiv_32ns_32ns_32_9_no_dsp_1_U467 fdiv_32ns_32ns_32_9_no_dsp_1_U468 fdiv_32ns_32ns_32_9_no_dsp_1_U469 fdiv_32ns_32ns_32_9_no_dsp_1_U470 fdiv_32ns_32ns_32_9_no_dsp_1_U471 fdiv_32ns_32ns_32_9_no_dsp_1_U472 fdiv_32ns_32ns_32_9_no_dsp_1_U473 fdiv_32ns_32ns_32_9_no_dsp_1_U474 fdiv_32ns_32ns_32_9_no_dsp_1_U475 fdiv_32ns_32ns_32_9_no_dsp_1_U476 fdiv_32ns_32ns_32_9_no_dsp_1_U477 fdiv_32ns_32ns_32_9_no_dsp_1_U478 fdiv_32ns_32ns_32_9_no_dsp_1_U479 fdiv_32ns_32ns_32_9_no_dsp_1_U480 fdiv_32ns_32ns_32_9_no_dsp_1_U481 fdiv_32ns_32ns_32_9_no_dsp_1_U482 fdiv_32ns_32ns_32_9_no_dsp_1_U483 fdiv_32ns_32ns_32_9_no_dsp_1_U484 fdiv_32ns_32ns_32_9_no_dsp_1_U485 fdiv_32ns_32ns_32_9_no_dsp_1_U486 fdiv_32ns_32ns_32_9_no_dsp_1_U487 fdiv_32ns_32ns_32_9_no_dsp_1_U488 fdiv_32ns_32ns_32_9_no_dsp_1_U489 fdiv_32ns_32ns_32_9_no_dsp_1_U490 fdiv_32ns_32ns_32_9_no_dsp_1_U491 fdiv_32ns_32ns_32_9_no_dsp_1_U492 fdiv_32ns_32ns_32_9_no_dsp_1_U493 fdiv_32ns_32ns_32_9_no_dsp_1_U494 fdiv_32ns_32ns_32_9_no_dsp_1_U495 fdiv_32ns_32ns_32_9_no_dsp_1_U496 fdiv_32ns_32ns_32_9_no_dsp_1_U497 fdiv_32ns_32ns_32_9_no_dsp_1_U498 fdiv_32ns_32ns_32_9_no_dsp_1_U499 fdiv_32ns_32ns_32_9_no_dsp_1_U500 fdiv_32ns_32ns_32_9_no_dsp_1_U501 fdiv_32ns_32ns_32_9_no_dsp_1_U502 fdiv_32ns_32ns_32_9_no_dsp_1_U503 fdiv_32ns_32ns_32_9_no_dsp_1_U504 fdiv_32ns_32ns_32_9_no_dsp_1_U505 fdiv_32ns_32ns_32_9_no_dsp_1_U506</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_mean_blocks_layer_norm3_fu_14004</InstName>
                    <ModuleName>activation_accelerator_Pipeline_mean_blocks_layer_norm3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>14004</ID>
                    <BindInstances>add_ln291_fu_5661_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_max_step_loop_softmax_fu_14072</InstName>
                    <ModuleName>activation_accelerator_Pipeline_max_step_loop_softmax</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>14072</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>max_row_64_fmaxf_fu_880</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>880</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_65_fmaxf_fu_885</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>885</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_66_fmaxf_fu_890</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>890</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_67_fmaxf_fu_895</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>895</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_68_fmaxf_fu_900</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>900</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_69_fmaxf_fu_905</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>905</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_70_fmaxf_fu_910</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>910</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_71_fmaxf_fu_915</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>915</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_72_fmaxf_fu_920</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>920</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_73_fmaxf_fu_925</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>925</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_74_fmaxf_fu_930</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>930</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_75_fmaxf_fu_935</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>935</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_76_fmaxf_fu_940</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>940</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_77_fmaxf_fu_945</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>945</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_78_fmaxf_fu_950</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>950</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_79_fmaxf_fu_955</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>955</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_80_fmaxf_fu_960</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>960</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_81_fmaxf_fu_965</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>965</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_82_fmaxf_fu_970</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>970</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_83_fmaxf_fu_975</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>975</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_84_fmaxf_fu_980</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>980</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_85_fmaxf_fu_985</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>985</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_86_fmaxf_fu_990</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>990</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_87_fmaxf_fu_995</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>995</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_88_fmaxf_fu_1000</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1000</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_89_fmaxf_fu_1005</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1005</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_90_fmaxf_fu_1010</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1010</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_91_fmaxf_fu_1015</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1015</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_92_fmaxf_fu_1020</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1020</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_93_fmaxf_fu_1025</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1025</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_94_fmaxf_fu_1030</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1030</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_95_fmaxf_fu_1035</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1035</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_96_fmaxf_fu_1040</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1040</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_97_fmaxf_fu_1045</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1045</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_98_fmaxf_fu_1050</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1050</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_99_fmaxf_fu_1055</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1055</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_100_fmaxf_fu_1060</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1060</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_101_fmaxf_fu_1065</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1065</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_102_fmaxf_fu_1070</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1070</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_103_fmaxf_fu_1075</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1075</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_104_fmaxf_fu_1080</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1080</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_105_fmaxf_fu_1085</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1085</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_106_fmaxf_fu_1090</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1090</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_107_fmaxf_fu_1095</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1095</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_108_fmaxf_fu_1100</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1100</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_109_fmaxf_fu_1105</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1105</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_110_fmaxf_fu_1110</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1110</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_111_fmaxf_fu_1115</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1115</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_112_fmaxf_fu_1120</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1120</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_113_fmaxf_fu_1125</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1125</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_114_fmaxf_fu_1130</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1130</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_115_fmaxf_fu_1135</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1135</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_116_fmaxf_fu_1140</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1140</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_117_fmaxf_fu_1145</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1145</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_118_fmaxf_fu_1150</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1150</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_119_fmaxf_fu_1155</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1155</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_120_fmaxf_fu_1160</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1160</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_121_fmaxf_fu_1165</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1165</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_122_fmaxf_fu_1170</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1170</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_123_fmaxf_fu_1175</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1175</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_124_fmaxf_fu_1180</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1180</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_125_fmaxf_fu_1185</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1185</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_126_fmaxf_fu_1190</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1190</ID>
                        </Instance>
                        <Instance>
                            <InstName>max_row_127_fmaxf_fu_1195</InstName>
                            <ModuleName>fmaxf</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1195</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln476_fu_1534_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_stage_2_store_fu_14140</InstName>
                    <ModuleName>activation_accelerator_Pipeline_stage_2_store</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>14140</ID>
                    <BindInstances>add_ln725_fu_1086_p2 add_ln725_1_fu_1095_p2 add_ln726_fu_1196_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_float_sige_fu_14275</InstName>
                    <ModuleName>float_sige</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>14275</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>tmp_2_round_float32_to_bf16_ieee_fu_1030</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1030</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_4_round_float32_to_bf16_ieee_fu_1037</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1037</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_6_round_float32_to_bf16_ieee_fu_1044</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1044</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_8_round_float32_to_bf16_ieee_fu_1051</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1051</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_s_round_float32_to_bf16_ieee_fu_1058</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1058</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_11_round_float32_to_bf16_ieee_fu_1065</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1065</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_13_round_float32_to_bf16_ieee_fu_1072</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1072</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_15_round_float32_to_bf16_ieee_fu_1079</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1079</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_17_round_float32_to_bf16_ieee_fu_1086</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1086</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_19_round_float32_to_bf16_ieee_fu_1093</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1093</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_21_round_float32_to_bf16_ieee_fu_1100</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1100</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_23_round_float32_to_bf16_ieee_fu_1107</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1107</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_25_round_float32_to_bf16_ieee_fu_1114</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1114</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_27_round_float32_to_bf16_ieee_fu_1121</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1121</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_29_round_float32_to_bf16_ieee_fu_1128</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1128</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_31_round_float32_to_bf16_ieee_fu_1135</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1135</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_33_round_float32_to_bf16_ieee_fu_1142</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1142</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_35_round_float32_to_bf16_ieee_fu_1149</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1149</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_37_round_float32_to_bf16_ieee_fu_1156</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1156</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_39_round_float32_to_bf16_ieee_fu_1163</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1163</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_41_round_float32_to_bf16_ieee_fu_1170</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1170</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_43_round_float32_to_bf16_ieee_fu_1177</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1177</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_45_round_float32_to_bf16_ieee_fu_1184</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1184</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_47_round_float32_to_bf16_ieee_fu_1191</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1191</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_49_round_float32_to_bf16_ieee_fu_1198</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1198</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_51_round_float32_to_bf16_ieee_fu_1205</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1205</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_53_round_float32_to_bf16_ieee_fu_1212</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1212</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_55_round_float32_to_bf16_ieee_fu_1219</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1219</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_57_round_float32_to_bf16_ieee_fu_1226</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1226</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_59_round_float32_to_bf16_ieee_fu_1233</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1233</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_61_round_float32_to_bf16_ieee_fu_1240</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1240</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>tmp_63_round_float32_to_bf16_ieee_fu_1247</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1247</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln98_fu_1729_p2 add_ln105_1_fu_1738_p2 add_ln105_fu_1750_p2 fmul_32ns_32ns_32_3_max_dsp_1_U102 fexp_32ns_32ns_32_8_full_dsp_1_U135 fadd_32ns_32ns_32_4_full_dsp_1_U70 fdiv_32ns_32ns_32_9_no_dsp_1_U103 fexp_32ns_32ns_32_8_full_dsp_1_U136 fadd_32ns_32ns_32_4_full_dsp_1_U71 fdiv_32ns_32ns_32_9_no_dsp_1_U104 fexp_32ns_32ns_32_8_full_dsp_1_U137 fadd_32ns_32ns_32_4_full_dsp_1_U72 fdiv_32ns_32ns_32_9_no_dsp_1_U105 fexp_32ns_32ns_32_8_full_dsp_1_U138 fadd_32ns_32ns_32_4_full_dsp_1_U73 fdiv_32ns_32ns_32_9_no_dsp_1_U106 fexp_32ns_32ns_32_8_full_dsp_1_U139 fadd_32ns_32ns_32_4_full_dsp_1_U74 fdiv_32ns_32ns_32_9_no_dsp_1_U107 fexp_32ns_32ns_32_8_full_dsp_1_U140 fadd_32ns_32ns_32_4_full_dsp_1_U75 fdiv_32ns_32ns_32_9_no_dsp_1_U108 fexp_32ns_32ns_32_8_full_dsp_1_U141 fadd_32ns_32ns_32_4_full_dsp_1_U76 fdiv_32ns_32ns_32_9_no_dsp_1_U109 fexp_32ns_32ns_32_8_full_dsp_1_U142 fadd_32ns_32ns_32_4_full_dsp_1_U77 fdiv_32ns_32ns_32_9_no_dsp_1_U110 fexp_32ns_32ns_32_8_full_dsp_1_U143 fadd_32ns_32ns_32_4_full_dsp_1_U78 fdiv_32ns_32ns_32_9_no_dsp_1_U111 fexp_32ns_32ns_32_8_full_dsp_1_U144 fadd_32ns_32ns_32_4_full_dsp_1_U79 fdiv_32ns_32ns_32_9_no_dsp_1_U112 fexp_32ns_32ns_32_8_full_dsp_1_U145 fadd_32ns_32ns_32_4_full_dsp_1_U80 fdiv_32ns_32ns_32_9_no_dsp_1_U113 fexp_32ns_32ns_32_8_full_dsp_1_U146 fadd_32ns_32ns_32_4_full_dsp_1_U81 fdiv_32ns_32ns_32_9_no_dsp_1_U114 fexp_32ns_32ns_32_8_full_dsp_1_U147 fadd_32ns_32ns_32_4_full_dsp_1_U82 fdiv_32ns_32ns_32_9_no_dsp_1_U115 fexp_32ns_32ns_32_8_full_dsp_1_U148 fadd_32ns_32ns_32_4_full_dsp_1_U83 fdiv_32ns_32ns_32_9_no_dsp_1_U116 fexp_32ns_32ns_32_8_full_dsp_1_U149 fadd_32ns_32ns_32_4_full_dsp_1_U84 fdiv_32ns_32ns_32_9_no_dsp_1_U117 fexp_32ns_32ns_32_8_full_dsp_1_U150 fadd_32ns_32ns_32_4_full_dsp_1_U85 fdiv_32ns_32ns_32_9_no_dsp_1_U118 fexp_32ns_32ns_32_8_full_dsp_1_U151 fadd_32ns_32ns_32_4_full_dsp_1_U86 fdiv_32ns_32ns_32_9_no_dsp_1_U119 fexp_32ns_32ns_32_8_full_dsp_1_U152 fadd_32ns_32ns_32_4_full_dsp_1_U87 fdiv_32ns_32ns_32_9_no_dsp_1_U120 fexp_32ns_32ns_32_8_full_dsp_1_U153 fadd_32ns_32ns_32_4_full_dsp_1_U88 fdiv_32ns_32ns_32_9_no_dsp_1_U121 fexp_32ns_32ns_32_8_full_dsp_1_U154 fadd_32ns_32ns_32_4_full_dsp_1_U89 fdiv_32ns_32ns_32_9_no_dsp_1_U122 fexp_32ns_32ns_32_8_full_dsp_1_U155 fadd_32ns_32ns_32_4_full_dsp_1_U90 fdiv_32ns_32ns_32_9_no_dsp_1_U123 fexp_32ns_32ns_32_8_full_dsp_1_U156 fadd_32ns_32ns_32_4_full_dsp_1_U91 fdiv_32ns_32ns_32_9_no_dsp_1_U124 fexp_32ns_32ns_32_8_full_dsp_1_U157 fadd_32ns_32ns_32_4_full_dsp_1_U92 fdiv_32ns_32ns_32_9_no_dsp_1_U125 fexp_32ns_32ns_32_8_full_dsp_1_U158 fadd_32ns_32ns_32_4_full_dsp_1_U93 fdiv_32ns_32ns_32_9_no_dsp_1_U126 fexp_32ns_32ns_32_8_full_dsp_1_U159 fadd_32ns_32ns_32_4_full_dsp_1_U94 fdiv_32ns_32ns_32_9_no_dsp_1_U127 fexp_32ns_32ns_32_8_full_dsp_1_U160 fadd_32ns_32ns_32_4_full_dsp_1_U95 fdiv_32ns_32ns_32_9_no_dsp_1_U128 fexp_32ns_32ns_32_8_full_dsp_1_U161 fadd_32ns_32ns_32_4_full_dsp_1_U96 fdiv_32ns_32ns_32_9_no_dsp_1_U129 fexp_32ns_32ns_32_8_full_dsp_1_U162 fadd_32ns_32ns_32_4_full_dsp_1_U97 fdiv_32ns_32ns_32_9_no_dsp_1_U130 fexp_32ns_32ns_32_8_full_dsp_1_U163 fadd_32ns_32ns_32_4_full_dsp_1_U98 fdiv_32ns_32ns_32_9_no_dsp_1_U131 fexp_32ns_32ns_32_8_full_dsp_1_U164 fadd_32ns_32ns_32_4_full_dsp_1_U99 fdiv_32ns_32ns_32_9_no_dsp_1_U132 fexp_32ns_32ns_32_8_full_dsp_1_U165 fadd_32ns_32ns_32_4_full_dsp_1_U100 fdiv_32ns_32ns_32_9_no_dsp_1_U133 fexp_32ns_32ns_32_8_full_dsp_1_U166 fadd_32ns_32ns_32_4_full_dsp_1_U101 fdiv_32ns_32ns_32_9_no_dsp_1_U134</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3_fu_14410</InstName>
                    <ModuleName>activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>14410</ID>
                    <BindInstances>add_ln234_fu_1852_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_normalize_blocks_rms_norm3_fu_14542</InstName>
                    <ModuleName>activation_accelerator_Pipeline_normalize_blocks_rms_norm3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>14542</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1529</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1529</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1535</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1535</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1527</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1527</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1533</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1533</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1520</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1520</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1540</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1540</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1537</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1537</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1538</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1538</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1544</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1544</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1517</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1517</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1523</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1523</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1543</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1543</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1521</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1521</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1536</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1536</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1514</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1514</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1534</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1534</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1516</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1516</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1522</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1522</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1531</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1531</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1539</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1539</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1525</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1525</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1518</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1518</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1515</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1515</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1545</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1545</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1542</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1542</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1532</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1532</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1524</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1524</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1541</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1541</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1526</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1526</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1528</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1528</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1519</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1519</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1530</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1530</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln242_fu_9145_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_normalize_blocks_layer_norm3_fu_14738</InstName>
                    <ModuleName>activation_accelerator_Pipeline_normalize_blocks_layer_norm3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>14738</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1537</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1537</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1543</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1543</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1535</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1535</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1541</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1541</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1528</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1528</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1548</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1548</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1545</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1545</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1546</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1546</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1552</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1552</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1525</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1525</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1531</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1531</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1551</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1551</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1529</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1529</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1544</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1544</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1522</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1522</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1542</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1542</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1524</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1524</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1530</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1530</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1539</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1539</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1547</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1547</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1533</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1533</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1526</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1526</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1523</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1523</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1553</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1553</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1550</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1550</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1540</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1540</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1532</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1532</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1549</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1549</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1534</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1534</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1536</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1536</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1527</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1527</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_1538</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1538</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln321_fu_9153_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_exp_and_bucket_softmax_fu_14934</InstName>
                    <ModuleName>activation_accelerator_Pipeline_exp_and_bucket_softmax</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>14934</ID>
                    <BindInstances>add_ln502_fu_5348_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_activation_accelerator_Pipeline_softmax_final_fu_15066</InstName>
                    <ModuleName>activation_accelerator_Pipeline_softmax_final</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>15066</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5437</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5437</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5489</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5489</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5486</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5486</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5475</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5475</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5450</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5450</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5487</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5487</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5461</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5461</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5468</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5468</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5435</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5435</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5441</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5441</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5449</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5449</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5455</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5455</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5459</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5459</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5438</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5438</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5445</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5445</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5482</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5482</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5444</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5444</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5456</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5456</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5481</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5481</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5462</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5462</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5469</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5469</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5494</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5494</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5493</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5493</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5434</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5434</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5466</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5466</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5448</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5448</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5460</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5460</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5442</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5442</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5474</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5474</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5463</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5463</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5488</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5488</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_round_float32_to_bf16_ieee_fu_5436</InstName>
                            <ModuleName>round_float32_to_bf16_ieee</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>5436</ID>
                            <BindInstances>rounded_fu_202_p2 add_ln62_fu_226_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln520_fu_22630_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>fdiv_32ns_32ns_32_9_no_dsp_1_U1600 fdiv_32ns_32ns_32_9_no_dsp_1_U1601 fdiv_32ns_32ns_32_9_no_dsp_1_U1602 fdiv_32ns_32ns_32_9_no_dsp_1_U1603 fdiv_32ns_32ns_32_9_no_dsp_1_U1604 fdiv_32ns_32ns_32_9_no_dsp_1_U1605 fdiv_32ns_32ns_32_9_no_dsp_1_U1606 fdiv_32ns_32ns_32_9_no_dsp_1_U1607 fdiv_32ns_32ns_32_9_no_dsp_1_U1608 fdiv_32ns_32ns_32_9_no_dsp_1_U1609 fdiv_32ns_32ns_32_9_no_dsp_1_U1610 fdiv_32ns_32ns_32_9_no_dsp_1_U1611 fdiv_32ns_32ns_32_9_no_dsp_1_U1612 fdiv_32ns_32ns_32_9_no_dsp_1_U1613 fdiv_32ns_32ns_32_9_no_dsp_1_U1614 fdiv_32ns_32ns_32_9_no_dsp_1_U1615 fdiv_32ns_32ns_32_9_no_dsp_1_U1616 fdiv_32ns_32ns_32_9_no_dsp_1_U1617 fdiv_32ns_32ns_32_9_no_dsp_1_U1618 fdiv_32ns_32ns_32_9_no_dsp_1_U1619 fdiv_32ns_32ns_32_9_no_dsp_1_U1620 fdiv_32ns_32ns_32_9_no_dsp_1_U1621 fdiv_32ns_32ns_32_9_no_dsp_1_U1622 fdiv_32ns_32ns_32_9_no_dsp_1_U1623 fdiv_32ns_32ns_32_9_no_dsp_1_U1624 fdiv_32ns_32ns_32_9_no_dsp_1_U1625 fdiv_32ns_32ns_32_9_no_dsp_1_U1626 fdiv_32ns_32ns_32_9_no_dsp_1_U1627 fdiv_32ns_32ns_32_9_no_dsp_1_U1628 fdiv_32ns_32ns_32_9_no_dsp_1_U1629 fdiv_32ns_32ns_32_9_no_dsp_1_U1630 fdiv_32ns_32ns_32_9_no_dsp_1_U1631 fdiv_32ns_32ns_32_9_no_dsp_1_U1600 fdiv_32ns_32ns_32_9_no_dsp_1_U1601 fdiv_32ns_32ns_32_9_no_dsp_1_U1602 fdiv_32ns_32ns_32_9_no_dsp_1_U1603 fdiv_32ns_32ns_32_9_no_dsp_1_U1604 fdiv_32ns_32ns_32_9_no_dsp_1_U1605 fdiv_32ns_32ns_32_9_no_dsp_1_U1606 fdiv_32ns_32ns_32_9_no_dsp_1_U1607 fdiv_32ns_32ns_32_9_no_dsp_1_U1608 fdiv_32ns_32ns_32_9_no_dsp_1_U1609 fdiv_32ns_32ns_32_9_no_dsp_1_U1610 fdiv_32ns_32ns_32_9_no_dsp_1_U1611 fdiv_32ns_32ns_32_9_no_dsp_1_U1612 fdiv_32ns_32ns_32_9_no_dsp_1_U1613 fdiv_32ns_32ns_32_9_no_dsp_1_U1614 fdiv_32ns_32ns_32_9_no_dsp_1_U1615 fdiv_32ns_32ns_32_9_no_dsp_1_U1616 fdiv_32ns_32ns_32_9_no_dsp_1_U1617 fdiv_32ns_32ns_32_9_no_dsp_1_U1618 fdiv_32ns_32ns_32_9_no_dsp_1_U1619 fdiv_32ns_32ns_32_9_no_dsp_1_U1620 fdiv_32ns_32ns_32_9_no_dsp_1_U1621 fdiv_32ns_32ns_32_9_no_dsp_1_U1622 fdiv_32ns_32ns_32_9_no_dsp_1_U1623 fdiv_32ns_32ns_32_9_no_dsp_1_U1624 fdiv_32ns_32ns_32_9_no_dsp_1_U1625 fdiv_32ns_32ns_32_9_no_dsp_1_U1626 fdiv_32ns_32ns_32_9_no_dsp_1_U1627 fdiv_32ns_32ns_32_9_no_dsp_1_U1628 fdiv_32ns_32ns_32_9_no_dsp_1_U1629 fdiv_32ns_32ns_32_9_no_dsp_1_U1630 fdiv_32ns_32ns_32_9_no_dsp_1_U1631 fdiv_32ns_32ns_32_9_no_dsp_1_U1600 fdiv_32ns_32ns_32_9_no_dsp_1_U1601 fdiv_32ns_32ns_32_9_no_dsp_1_U1602 fdiv_32ns_32ns_32_9_no_dsp_1_U1603 fdiv_32ns_32ns_32_9_no_dsp_1_U1604 fdiv_32ns_32ns_32_9_no_dsp_1_U1605 fdiv_32ns_32ns_32_9_no_dsp_1_U1606 fdiv_32ns_32ns_32_9_no_dsp_1_U1607 fdiv_32ns_32ns_32_9_no_dsp_1_U1608 fdiv_32ns_32ns_32_9_no_dsp_1_U1609 fdiv_32ns_32ns_32_9_no_dsp_1_U1610 fdiv_32ns_32ns_32_9_no_dsp_1_U1611 fdiv_32ns_32ns_32_9_no_dsp_1_U1612 fdiv_32ns_32ns_32_9_no_dsp_1_U1613 fdiv_32ns_32ns_32_9_no_dsp_1_U1614 fdiv_32ns_32ns_32_9_no_dsp_1_U1615 fdiv_32ns_32ns_32_9_no_dsp_1_U1616 fdiv_32ns_32ns_32_9_no_dsp_1_U1617 fdiv_32ns_32ns_32_9_no_dsp_1_U1618 fdiv_32ns_32ns_32_9_no_dsp_1_U1619 fdiv_32ns_32ns_32_9_no_dsp_1_U1620 fdiv_32ns_32ns_32_9_no_dsp_1_U1621 fdiv_32ns_32ns_32_9_no_dsp_1_U1622 fdiv_32ns_32ns_32_9_no_dsp_1_U1623 fdiv_32ns_32ns_32_9_no_dsp_1_U1624 fdiv_32ns_32ns_32_9_no_dsp_1_U1625 fdiv_32ns_32ns_32_9_no_dsp_1_U1626 fdiv_32ns_32ns_32_9_no_dsp_1_U1627 fdiv_32ns_32ns_32_9_no_dsp_1_U1628 fdiv_32ns_32ns_32_9_no_dsp_1_U1629 fdiv_32ns_32ns_32_9_no_dsp_1_U1630 fdiv_32ns_32ns_32_9_no_dsp_1_U1631 fdiv_32ns_32ns_32_9_no_dsp_1_U1600 fdiv_32ns_32ns_32_9_no_dsp_1_U1601 fdiv_32ns_32ns_32_9_no_dsp_1_U1602 fdiv_32ns_32ns_32_9_no_dsp_1_U1603 fdiv_32ns_32ns_32_9_no_dsp_1_U1604 fdiv_32ns_32ns_32_9_no_dsp_1_U1605 fdiv_32ns_32ns_32_9_no_dsp_1_U1606 fdiv_32ns_32ns_32_9_no_dsp_1_U1607 fdiv_32ns_32ns_32_9_no_dsp_1_U1608 fdiv_32ns_32ns_32_9_no_dsp_1_U1609 fdiv_32ns_32ns_32_9_no_dsp_1_U1610 fdiv_32ns_32ns_32_9_no_dsp_1_U1611 fdiv_32ns_32ns_32_9_no_dsp_1_U1612 fdiv_32ns_32ns_32_9_no_dsp_1_U1613 fdiv_32ns_32ns_32_9_no_dsp_1_U1614 fdiv_32ns_32ns_32_9_no_dsp_1_U1615 fdiv_32ns_32ns_32_9_no_dsp_1_U1616 fdiv_32ns_32ns_32_9_no_dsp_1_U1617 fdiv_32ns_32ns_32_9_no_dsp_1_U1618 fdiv_32ns_32ns_32_9_no_dsp_1_U1619 fdiv_32ns_32ns_32_9_no_dsp_1_U1620 fdiv_32ns_32ns_32_9_no_dsp_1_U1621 fdiv_32ns_32ns_32_9_no_dsp_1_U1622 fdiv_32ns_32ns_32_9_no_dsp_1_U1623 fdiv_32ns_32ns_32_9_no_dsp_1_U1624 fdiv_32ns_32ns_32_9_no_dsp_1_U1625 fdiv_32ns_32ns_32_9_no_dsp_1_U1626 fdiv_32ns_32ns_32_9_no_dsp_1_U1627 fdiv_32ns_32ns_32_9_no_dsp_1_U1628 fdiv_32ns_32ns_32_9_no_dsp_1_U1629 fdiv_32ns_32ns_32_9_no_dsp_1_U1630 fdiv_32ns_32ns_32_9_no_dsp_1_U1631 fmul_32ns_32ns_32_3_max_dsp_1_U1583 fsub_32ns_32ns_32_4_full_dsp_1_U1562 fadd_32ns_32ns_32_4_full_dsp_1_U1519 fsqrt_32ns_32ns_32_8_no_dsp_1_U1664 fmul_32ns_32ns_32_3_max_dsp_1_U1589 fsub_32ns_32ns_32_4_full_dsp_1_U1565 fadd_32ns_32ns_32_4_full_dsp_1_U1525 fsqrt_32ns_32ns_32_8_no_dsp_1_U1665 fmul_32ns_32ns_32_3_max_dsp_1_U1581 fsub_32ns_32ns_32_4_full_dsp_1_U1558 fadd_32ns_32ns_32_4_full_dsp_1_U1517 fsqrt_32ns_32ns_32_8_no_dsp_1_U1666 fmul_32ns_32ns_32_3_max_dsp_1_U1587 fsub_32ns_32ns_32_4_full_dsp_1_U1551 fadd_32ns_32ns_32_4_full_dsp_1_U1523 fsqrt_32ns_32ns_32_8_no_dsp_1_U1667 fmul_32ns_32ns_32_3_max_dsp_1_U1574 fsub_32ns_32ns_32_4_full_dsp_1_U1555 fadd_32ns_32ns_32_4_full_dsp_1_U1510 fsqrt_32ns_32ns_32_8_no_dsp_1_U1668 fmul_32ns_32ns_32_3_max_dsp_1_U1594 fsub_32ns_32ns_32_4_full_dsp_1_U1548 fadd_32ns_32ns_32_4_full_dsp_1_U1530 fsqrt_32ns_32ns_32_8_no_dsp_1_U1669 fmul_32ns_32ns_32_3_max_dsp_1_U1591 fsub_32ns_32ns_32_4_full_dsp_1_U1563 fadd_32ns_32ns_32_4_full_dsp_1_U1527 fsqrt_32ns_32ns_32_8_no_dsp_1_U1670 fmul_32ns_32ns_32_3_max_dsp_1_U1592 fsub_32ns_32ns_32_4_full_dsp_1_U1550 fadd_32ns_32ns_32_4_full_dsp_1_U1528 fsqrt_32ns_32ns_32_8_no_dsp_1_U1671 fmul_32ns_32ns_32_3_max_dsp_1_U1598 fsub_32ns_32ns_32_4_full_dsp_1_U1547 fadd_32ns_32ns_32_4_full_dsp_1_U1534 fsqrt_32ns_32ns_32_8_no_dsp_1_U1672 fmul_32ns_32ns_32_3_max_dsp_1_U1571 fsub_32ns_32ns_32_4_full_dsp_1_U1556 fadd_32ns_32ns_32_4_full_dsp_1_U1507 fsqrt_32ns_32ns_32_8_no_dsp_1_U1673 fmul_32ns_32ns_32_3_max_dsp_1_U1577 fsub_32ns_32ns_32_4_full_dsp_1_U1559 fadd_32ns_32ns_32_4_full_dsp_1_U1513 fsqrt_32ns_32ns_32_8_no_dsp_1_U1674 fmul_32ns_32ns_32_3_max_dsp_1_U1597 fsub_32ns_32ns_32_4_full_dsp_1_U1560 fadd_32ns_32ns_32_4_full_dsp_1_U1533 fsqrt_32ns_32ns_32_8_no_dsp_1_U1675 fmul_32ns_32ns_32_3_max_dsp_1_U1575 fsub_32ns_32ns_32_4_full_dsp_1_U1557 fadd_32ns_32ns_32_4_full_dsp_1_U1511 fsqrt_32ns_32ns_32_8_no_dsp_1_U1676 fmul_32ns_32ns_32_3_max_dsp_1_U1590 fsub_32ns_32ns_32_4_full_dsp_1_U1544 fadd_32ns_32ns_32_4_full_dsp_1_U1526 fsqrt_32ns_32ns_32_8_no_dsp_1_U1677 fmul_32ns_32ns_32_3_max_dsp_1_U1568 fsub_32ns_32ns_32_4_full_dsp_1_U1543 fadd_32ns_32ns_32_4_full_dsp_1_U1504 fsqrt_32ns_32ns_32_8_no_dsp_1_U1678 fmul_32ns_32ns_32_3_max_dsp_1_U1588 fsub_32ns_32ns_32_4_full_dsp_1_U1554 fadd_32ns_32ns_32_4_full_dsp_1_U1524 fsqrt_32ns_32ns_32_8_no_dsp_1_U1679 fmul_32ns_32ns_32_3_max_dsp_1_U1570 fsub_32ns_32ns_32_4_full_dsp_1_U1537 fadd_32ns_32ns_32_4_full_dsp_1_U1506 fsqrt_32ns_32ns_32_8_no_dsp_1_U1680 fmul_32ns_32ns_32_3_max_dsp_1_U1576 fsub_32ns_32ns_32_4_full_dsp_1_U1561 fadd_32ns_32ns_32_4_full_dsp_1_U1512 fsqrt_32ns_32ns_32_8_no_dsp_1_U1681 fmul_32ns_32ns_32_3_max_dsp_1_U1585 fsub_32ns_32ns_32_4_full_dsp_1_U1553 fadd_32ns_32ns_32_4_full_dsp_1_U1521 fsqrt_32ns_32ns_32_8_no_dsp_1_U1682 fmul_32ns_32ns_32_3_max_dsp_1_U1593 fsub_32ns_32ns_32_4_full_dsp_1_U1552 fadd_32ns_32ns_32_4_full_dsp_1_U1529 fsqrt_32ns_32ns_32_8_no_dsp_1_U1683 fmul_32ns_32ns_32_3_max_dsp_1_U1579 fsub_32ns_32ns_32_4_full_dsp_1_U1542 fadd_32ns_32ns_32_4_full_dsp_1_U1515 fsqrt_32ns_32ns_32_8_no_dsp_1_U1684 fmul_32ns_32ns_32_3_max_dsp_1_U1572 fsub_32ns_32ns_32_4_full_dsp_1_U1540 fadd_32ns_32ns_32_4_full_dsp_1_U1508 fsqrt_32ns_32ns_32_8_no_dsp_1_U1685 fmul_32ns_32ns_32_3_max_dsp_1_U1569 fsub_32ns_32ns_32_4_full_dsp_1_U1541 fadd_32ns_32ns_32_4_full_dsp_1_U1505 fsqrt_32ns_32ns_32_8_no_dsp_1_U1686 fmul_32ns_32ns_32_3_max_dsp_1_U1599 fsub_32ns_32ns_32_4_full_dsp_1_U1539 fadd_32ns_32ns_32_4_full_dsp_1_U1535 fsqrt_32ns_32ns_32_8_no_dsp_1_U1687 fmul_32ns_32ns_32_3_max_dsp_1_U1596 fsub_32ns_32ns_32_4_full_dsp_1_U1538 fadd_32ns_32ns_32_4_full_dsp_1_U1532 fsqrt_32ns_32ns_32_8_no_dsp_1_U1688 fmul_32ns_32ns_32_3_max_dsp_1_U1586 fsub_32ns_32ns_32_4_full_dsp_1_U1546 fadd_32ns_32ns_32_4_full_dsp_1_U1522 fsqrt_32ns_32ns_32_8_no_dsp_1_U1689 fmul_32ns_32ns_32_3_max_dsp_1_U1578 fsub_32ns_32ns_32_4_full_dsp_1_U1545 fadd_32ns_32ns_32_4_full_dsp_1_U1514 fsqrt_32ns_32ns_32_8_no_dsp_1_U1690 fmul_32ns_32ns_32_3_max_dsp_1_U1595 fsub_32ns_32ns_32_4_full_dsp_1_U1566 fadd_32ns_32ns_32_4_full_dsp_1_U1531 fsqrt_32ns_32ns_32_8_no_dsp_1_U1691 fmul_32ns_32ns_32_3_max_dsp_1_U1580 fsub_32ns_32ns_32_4_full_dsp_1_U1564 fadd_32ns_32ns_32_4_full_dsp_1_U1516 fsqrt_32ns_32ns_32_8_no_dsp_1_U1692 fmul_32ns_32ns_32_3_max_dsp_1_U1582 fsub_32ns_32ns_32_4_full_dsp_1_U1536 fadd_32ns_32ns_32_4_full_dsp_1_U1518 fsqrt_32ns_32ns_32_8_no_dsp_1_U1693 fmul_32ns_32ns_32_3_max_dsp_1_U1573 fsub_32ns_32ns_32_4_full_dsp_1_U1567 fadd_32ns_32ns_32_4_full_dsp_1_U1509 fsqrt_32ns_32ns_32_8_no_dsp_1_U1694 fmul_32ns_32ns_32_3_max_dsp_1_U1584 fsub_32ns_32ns_32_4_full_dsp_1_U1549 fadd_32ns_32ns_32_4_full_dsp_1_U1520 fsqrt_32ns_32ns_32_8_no_dsp_1_U1695 fmul_32ns_32ns_32_3_max_dsp_1_U1583 fsub_32ns_32ns_32_4_full_dsp_1_U1562 fadd_32ns_32ns_32_4_full_dsp_1_U1519 fsqrt_32ns_32ns_32_8_no_dsp_1_U1664 fmul_32ns_32ns_32_3_max_dsp_1_U1589 fsub_32ns_32ns_32_4_full_dsp_1_U1565 fadd_32ns_32ns_32_4_full_dsp_1_U1525 fsqrt_32ns_32ns_32_8_no_dsp_1_U1665 fmul_32ns_32ns_32_3_max_dsp_1_U1581 fsub_32ns_32ns_32_4_full_dsp_1_U1558 fadd_32ns_32ns_32_4_full_dsp_1_U1517 fsqrt_32ns_32ns_32_8_no_dsp_1_U1666 fmul_32ns_32ns_32_3_max_dsp_1_U1587 fsub_32ns_32ns_32_4_full_dsp_1_U1551 fadd_32ns_32ns_32_4_full_dsp_1_U1523 fsqrt_32ns_32ns_32_8_no_dsp_1_U1667 fmul_32ns_32ns_32_3_max_dsp_1_U1574 fsub_32ns_32ns_32_4_full_dsp_1_U1555 fadd_32ns_32ns_32_4_full_dsp_1_U1510 fsqrt_32ns_32ns_32_8_no_dsp_1_U1668 fmul_32ns_32ns_32_3_max_dsp_1_U1594 fsub_32ns_32ns_32_4_full_dsp_1_U1548 fadd_32ns_32ns_32_4_full_dsp_1_U1530 fsqrt_32ns_32ns_32_8_no_dsp_1_U1669 fmul_32ns_32ns_32_3_max_dsp_1_U1591 fsub_32ns_32ns_32_4_full_dsp_1_U1563 fadd_32ns_32ns_32_4_full_dsp_1_U1527 fsqrt_32ns_32ns_32_8_no_dsp_1_U1670 fmul_32ns_32ns_32_3_max_dsp_1_U1592 fsub_32ns_32ns_32_4_full_dsp_1_U1550 fadd_32ns_32ns_32_4_full_dsp_1_U1528 fsqrt_32ns_32ns_32_8_no_dsp_1_U1671 fmul_32ns_32ns_32_3_max_dsp_1_U1598 fsub_32ns_32ns_32_4_full_dsp_1_U1547 fadd_32ns_32ns_32_4_full_dsp_1_U1534 fsqrt_32ns_32ns_32_8_no_dsp_1_U1672 fmul_32ns_32ns_32_3_max_dsp_1_U1571 fsub_32ns_32ns_32_4_full_dsp_1_U1556 fadd_32ns_32ns_32_4_full_dsp_1_U1507 fsqrt_32ns_32ns_32_8_no_dsp_1_U1673 fmul_32ns_32ns_32_3_max_dsp_1_U1577 fsub_32ns_32ns_32_4_full_dsp_1_U1559 fadd_32ns_32ns_32_4_full_dsp_1_U1513 fsqrt_32ns_32ns_32_8_no_dsp_1_U1674 fmul_32ns_32ns_32_3_max_dsp_1_U1597 fsub_32ns_32ns_32_4_full_dsp_1_U1560 fadd_32ns_32ns_32_4_full_dsp_1_U1533 fsqrt_32ns_32ns_32_8_no_dsp_1_U1675 fmul_32ns_32ns_32_3_max_dsp_1_U1575 fsub_32ns_32ns_32_4_full_dsp_1_U1557 fadd_32ns_32ns_32_4_full_dsp_1_U1511 fsqrt_32ns_32ns_32_8_no_dsp_1_U1676 fmul_32ns_32ns_32_3_max_dsp_1_U1590 fsub_32ns_32ns_32_4_full_dsp_1_U1544 fadd_32ns_32ns_32_4_full_dsp_1_U1526 fsqrt_32ns_32ns_32_8_no_dsp_1_U1677 fmul_32ns_32ns_32_3_max_dsp_1_U1568 fsub_32ns_32ns_32_4_full_dsp_1_U1543 fadd_32ns_32ns_32_4_full_dsp_1_U1504 fsqrt_32ns_32ns_32_8_no_dsp_1_U1678 fmul_32ns_32ns_32_3_max_dsp_1_U1588 fsub_32ns_32ns_32_4_full_dsp_1_U1554 fadd_32ns_32ns_32_4_full_dsp_1_U1524 fsqrt_32ns_32ns_32_8_no_dsp_1_U1679 fmul_32ns_32ns_32_3_max_dsp_1_U1570 fsub_32ns_32ns_32_4_full_dsp_1_U1537 fadd_32ns_32ns_32_4_full_dsp_1_U1506 fsqrt_32ns_32ns_32_8_no_dsp_1_U1680 fmul_32ns_32ns_32_3_max_dsp_1_U1576 fsub_32ns_32ns_32_4_full_dsp_1_U1561 fadd_32ns_32ns_32_4_full_dsp_1_U1512 fsqrt_32ns_32ns_32_8_no_dsp_1_U1681 fmul_32ns_32ns_32_3_max_dsp_1_U1585 fsub_32ns_32ns_32_4_full_dsp_1_U1553 fadd_32ns_32ns_32_4_full_dsp_1_U1521 fsqrt_32ns_32ns_32_8_no_dsp_1_U1682 fmul_32ns_32ns_32_3_max_dsp_1_U1593 fsub_32ns_32ns_32_4_full_dsp_1_U1552 fadd_32ns_32ns_32_4_full_dsp_1_U1529 fsqrt_32ns_32ns_32_8_no_dsp_1_U1683 fmul_32ns_32ns_32_3_max_dsp_1_U1579 fsub_32ns_32ns_32_4_full_dsp_1_U1542 fadd_32ns_32ns_32_4_full_dsp_1_U1515 fsqrt_32ns_32ns_32_8_no_dsp_1_U1684 fmul_32ns_32ns_32_3_max_dsp_1_U1572 fsub_32ns_32ns_32_4_full_dsp_1_U1540 fadd_32ns_32ns_32_4_full_dsp_1_U1508 fsqrt_32ns_32ns_32_8_no_dsp_1_U1685 fmul_32ns_32ns_32_3_max_dsp_1_U1569 fsub_32ns_32ns_32_4_full_dsp_1_U1541 fadd_32ns_32ns_32_4_full_dsp_1_U1505 fsqrt_32ns_32ns_32_8_no_dsp_1_U1686 fmul_32ns_32ns_32_3_max_dsp_1_U1599 fsub_32ns_32ns_32_4_full_dsp_1_U1539 fadd_32ns_32ns_32_4_full_dsp_1_U1535 fsqrt_32ns_32ns_32_8_no_dsp_1_U1687 fmul_32ns_32ns_32_3_max_dsp_1_U1596 fsub_32ns_32ns_32_4_full_dsp_1_U1538 fadd_32ns_32ns_32_4_full_dsp_1_U1532 fsqrt_32ns_32ns_32_8_no_dsp_1_U1688 fmul_32ns_32ns_32_3_max_dsp_1_U1586 fsub_32ns_32ns_32_4_full_dsp_1_U1546 fadd_32ns_32ns_32_4_full_dsp_1_U1522 fsqrt_32ns_32ns_32_8_no_dsp_1_U1689 fmul_32ns_32ns_32_3_max_dsp_1_U1578 fsub_32ns_32ns_32_4_full_dsp_1_U1545 fadd_32ns_32ns_32_4_full_dsp_1_U1514 fsqrt_32ns_32ns_32_8_no_dsp_1_U1690 fmul_32ns_32ns_32_3_max_dsp_1_U1595 fsub_32ns_32ns_32_4_full_dsp_1_U1566 fadd_32ns_32ns_32_4_full_dsp_1_U1531 fsqrt_32ns_32ns_32_8_no_dsp_1_U1691 fmul_32ns_32ns_32_3_max_dsp_1_U1580 fsub_32ns_32ns_32_4_full_dsp_1_U1564 fadd_32ns_32ns_32_4_full_dsp_1_U1516 fsqrt_32ns_32ns_32_8_no_dsp_1_U1692 fmul_32ns_32ns_32_3_max_dsp_1_U1582 fsub_32ns_32ns_32_4_full_dsp_1_U1536 fadd_32ns_32ns_32_4_full_dsp_1_U1518 fsqrt_32ns_32ns_32_8_no_dsp_1_U1693 fmul_32ns_32ns_32_3_max_dsp_1_U1573 fsub_32ns_32ns_32_4_full_dsp_1_U1567 fadd_32ns_32ns_32_4_full_dsp_1_U1509 fsqrt_32ns_32ns_32_8_no_dsp_1_U1694 fmul_32ns_32ns_32_3_max_dsp_1_U1584 fsub_32ns_32ns_32_4_full_dsp_1_U1549 fadd_32ns_32ns_32_4_full_dsp_1_U1520 fsqrt_32ns_32ns_32_8_no_dsp_1_U1695 fdiv_32ns_32ns_32_9_no_dsp_1_U1600 fdiv_32ns_32ns_32_9_no_dsp_1_U1601 fdiv_32ns_32ns_32_9_no_dsp_1_U1602 fdiv_32ns_32ns_32_9_no_dsp_1_U1603 fdiv_32ns_32ns_32_9_no_dsp_1_U1604 fdiv_32ns_32ns_32_9_no_dsp_1_U1605 fdiv_32ns_32ns_32_9_no_dsp_1_U1606 fdiv_32ns_32ns_32_9_no_dsp_1_U1607 fdiv_32ns_32ns_32_9_no_dsp_1_U1608 fdiv_32ns_32ns_32_9_no_dsp_1_U1609 fdiv_32ns_32ns_32_9_no_dsp_1_U1610 fdiv_32ns_32ns_32_9_no_dsp_1_U1611 fdiv_32ns_32ns_32_9_no_dsp_1_U1612 fdiv_32ns_32ns_32_9_no_dsp_1_U1613 fdiv_32ns_32ns_32_9_no_dsp_1_U1614 fdiv_32ns_32ns_32_9_no_dsp_1_U1615 fdiv_32ns_32ns_32_9_no_dsp_1_U1616 fdiv_32ns_32ns_32_9_no_dsp_1_U1617 fdiv_32ns_32ns_32_9_no_dsp_1_U1618 fdiv_32ns_32ns_32_9_no_dsp_1_U1619 fdiv_32ns_32ns_32_9_no_dsp_1_U1620 fdiv_32ns_32ns_32_9_no_dsp_1_U1621 fdiv_32ns_32ns_32_9_no_dsp_1_U1622 fdiv_32ns_32ns_32_9_no_dsp_1_U1623 fdiv_32ns_32ns_32_9_no_dsp_1_U1624 fdiv_32ns_32ns_32_9_no_dsp_1_U1625 fdiv_32ns_32ns_32_9_no_dsp_1_U1626 fdiv_32ns_32ns_32_9_no_dsp_1_U1627 fdiv_32ns_32ns_32_9_no_dsp_1_U1628 fdiv_32ns_32ns_32_9_no_dsp_1_U1629 fdiv_32ns_32ns_32_9_no_dsp_1_U1630 fdiv_32ns_32ns_32_9_no_dsp_1_U1631 fdiv_32ns_32ns_32_9_no_dsp_1_U1600 fdiv_32ns_32ns_32_9_no_dsp_1_U1601 fdiv_32ns_32ns_32_9_no_dsp_1_U1602 fdiv_32ns_32ns_32_9_no_dsp_1_U1603 fdiv_32ns_32ns_32_9_no_dsp_1_U1604 fdiv_32ns_32ns_32_9_no_dsp_1_U1605 fdiv_32ns_32ns_32_9_no_dsp_1_U1606 fdiv_32ns_32ns_32_9_no_dsp_1_U1607 fdiv_32ns_32ns_32_9_no_dsp_1_U1608 fdiv_32ns_32ns_32_9_no_dsp_1_U1609 fdiv_32ns_32ns_32_9_no_dsp_1_U1610 fdiv_32ns_32ns_32_9_no_dsp_1_U1611 fdiv_32ns_32ns_32_9_no_dsp_1_U1612 fdiv_32ns_32ns_32_9_no_dsp_1_U1613 fdiv_32ns_32ns_32_9_no_dsp_1_U1614 fdiv_32ns_32ns_32_9_no_dsp_1_U1615 fdiv_32ns_32ns_32_9_no_dsp_1_U1616 fdiv_32ns_32ns_32_9_no_dsp_1_U1617 fdiv_32ns_32ns_32_9_no_dsp_1_U1618 fdiv_32ns_32ns_32_9_no_dsp_1_U1619 fdiv_32ns_32ns_32_9_no_dsp_1_U1620 fdiv_32ns_32ns_32_9_no_dsp_1_U1621 fdiv_32ns_32ns_32_9_no_dsp_1_U1622 fdiv_32ns_32ns_32_9_no_dsp_1_U1623 fdiv_32ns_32ns_32_9_no_dsp_1_U1624 fdiv_32ns_32ns_32_9_no_dsp_1_U1625 fdiv_32ns_32ns_32_9_no_dsp_1_U1626 fdiv_32ns_32ns_32_9_no_dsp_1_U1627 fdiv_32ns_32ns_32_9_no_dsp_1_U1628 fdiv_32ns_32ns_32_9_no_dsp_1_U1629 fdiv_32ns_32ns_32_9_no_dsp_1_U1630 fdiv_32ns_32ns_32_9_no_dsp_1_U1631 fdiv_32ns_32ns_32_9_no_dsp_1_U1600 fdiv_32ns_32ns_32_9_no_dsp_1_U1601 fdiv_32ns_32ns_32_9_no_dsp_1_U1602 fdiv_32ns_32ns_32_9_no_dsp_1_U1603 fdiv_32ns_32ns_32_9_no_dsp_1_U1604 fdiv_32ns_32ns_32_9_no_dsp_1_U1605 fdiv_32ns_32ns_32_9_no_dsp_1_U1606 fdiv_32ns_32ns_32_9_no_dsp_1_U1607 fdiv_32ns_32ns_32_9_no_dsp_1_U1608 fdiv_32ns_32ns_32_9_no_dsp_1_U1609 fdiv_32ns_32ns_32_9_no_dsp_1_U1610 fdiv_32ns_32ns_32_9_no_dsp_1_U1611 fdiv_32ns_32ns_32_9_no_dsp_1_U1612 fdiv_32ns_32ns_32_9_no_dsp_1_U1613 fdiv_32ns_32ns_32_9_no_dsp_1_U1614 fdiv_32ns_32ns_32_9_no_dsp_1_U1615 fdiv_32ns_32ns_32_9_no_dsp_1_U1616 fdiv_32ns_32ns_32_9_no_dsp_1_U1617 fdiv_32ns_32ns_32_9_no_dsp_1_U1618 fdiv_32ns_32ns_32_9_no_dsp_1_U1619 fdiv_32ns_32ns_32_9_no_dsp_1_U1620 fdiv_32ns_32ns_32_9_no_dsp_1_U1621 fdiv_32ns_32ns_32_9_no_dsp_1_U1622 fdiv_32ns_32ns_32_9_no_dsp_1_U1623 fdiv_32ns_32ns_32_9_no_dsp_1_U1624 fdiv_32ns_32ns_32_9_no_dsp_1_U1625 fdiv_32ns_32ns_32_9_no_dsp_1_U1626 fdiv_32ns_32ns_32_9_no_dsp_1_U1627 fdiv_32ns_32ns_32_9_no_dsp_1_U1628 fdiv_32ns_32ns_32_9_no_dsp_1_U1629 fdiv_32ns_32ns_32_9_no_dsp_1_U1630 fdiv_32ns_32ns_32_9_no_dsp_1_U1631 fdiv_32ns_32ns_32_9_no_dsp_1_U1600 fdiv_32ns_32ns_32_9_no_dsp_1_U1601 fdiv_32ns_32ns_32_9_no_dsp_1_U1602 fdiv_32ns_32ns_32_9_no_dsp_1_U1603 fdiv_32ns_32ns_32_9_no_dsp_1_U1604 fdiv_32ns_32ns_32_9_no_dsp_1_U1605 fdiv_32ns_32ns_32_9_no_dsp_1_U1606 fdiv_32ns_32ns_32_9_no_dsp_1_U1607 fdiv_32ns_32ns_32_9_no_dsp_1_U1608 fdiv_32ns_32ns_32_9_no_dsp_1_U1609 fdiv_32ns_32ns_32_9_no_dsp_1_U1610 fdiv_32ns_32ns_32_9_no_dsp_1_U1611 fdiv_32ns_32ns_32_9_no_dsp_1_U1612 fdiv_32ns_32ns_32_9_no_dsp_1_U1613 fdiv_32ns_32ns_32_9_no_dsp_1_U1614 fdiv_32ns_32ns_32_9_no_dsp_1_U1615 fdiv_32ns_32ns_32_9_no_dsp_1_U1616 fdiv_32ns_32ns_32_9_no_dsp_1_U1617 fdiv_32ns_32ns_32_9_no_dsp_1_U1618 fdiv_32ns_32ns_32_9_no_dsp_1_U1619 fdiv_32ns_32ns_32_9_no_dsp_1_U1620 fdiv_32ns_32ns_32_9_no_dsp_1_U1621 fdiv_32ns_32ns_32_9_no_dsp_1_U1622 fdiv_32ns_32ns_32_9_no_dsp_1_U1623 fdiv_32ns_32ns_32_9_no_dsp_1_U1624 fdiv_32ns_32ns_32_9_no_dsp_1_U1625 fdiv_32ns_32ns_32_9_no_dsp_1_U1626 fdiv_32ns_32ns_32_9_no_dsp_1_U1627 fdiv_32ns_32ns_32_9_no_dsp_1_U1628 fdiv_32ns_32ns_32_9_no_dsp_1_U1629 fdiv_32ns_32ns_32_9_no_dsp_1_U1630 fdiv_32ns_32ns_32_9_no_dsp_1_U1631 activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_U p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>round_float32_to_bf16_ieee</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.015</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>201</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="rounded_fu_202_p2" SOURCE="activation_accelerator.cpp:58" URAM="0" VARIABLE="rounded"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_226_p2" SOURCE="activation_accelerator.cpp:62" URAM="0" VARIABLE="add_ln62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_stage_2_store</Name>
            <Loops>
                <stage_2_store/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49155</Best-caseLatency>
                    <Average-caseLatency>49155</Average-caseLatency>
                    <Worst-caseLatency>49155</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.492 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.492 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49155</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <stage_2_store>
                        <Name>stage_2_store</Name>
                        <Slack>7.30</Slack>
                        <TripCount>49152</TripCount>
                        <Latency>49153</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </stage_2_store>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>86</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>477</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_2_store" OPTYPE="add" PRAGMA="" RTLNAME="add_ln725_fu_1086_p2" SOURCE="activation_accelerator.cpp:725" URAM="0" VARIABLE="add_ln725"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_2_store" OPTYPE="add" PRAGMA="" RTLNAME="add_ln725_1_fu_1095_p2" SOURCE="activation_accelerator.cpp:725" URAM="0" VARIABLE="add_ln725_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="stage_2_store" OPTYPE="add" PRAGMA="" RTLNAME="add_ln726_fu_1196_p2" SOURCE="activation_accelerator.cpp:726" URAM="0" VARIABLE="add_ln726"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>float_sige</Name>
            <Loops>
                <sige_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1562</Best-caseLatency>
                    <Average-caseLatency>1562</Average-caseLatency>
                    <Worst-caseLatency>1562</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.620 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.620 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.620 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1562</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sige_blocks>
                        <Name>sige_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1536</TripCount>
                        <Latency>1560</Latency>
                        <AbsoluteTimeLatency>15.600 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>26</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>tmp_2_round_float32_to_bf16_ieee_fu_1030</Instance>
                            <Instance>tmp_4_round_float32_to_bf16_ieee_fu_1037</Instance>
                            <Instance>tmp_6_round_float32_to_bf16_ieee_fu_1044</Instance>
                            <Instance>tmp_8_round_float32_to_bf16_ieee_fu_1051</Instance>
                            <Instance>tmp_s_round_float32_to_bf16_ieee_fu_1058</Instance>
                            <Instance>tmp_11_round_float32_to_bf16_ieee_fu_1065</Instance>
                            <Instance>tmp_13_round_float32_to_bf16_ieee_fu_1072</Instance>
                            <Instance>tmp_15_round_float32_to_bf16_ieee_fu_1079</Instance>
                            <Instance>tmp_17_round_float32_to_bf16_ieee_fu_1086</Instance>
                            <Instance>tmp_19_round_float32_to_bf16_ieee_fu_1093</Instance>
                            <Instance>tmp_21_round_float32_to_bf16_ieee_fu_1100</Instance>
                            <Instance>tmp_23_round_float32_to_bf16_ieee_fu_1107</Instance>
                            <Instance>tmp_25_round_float32_to_bf16_ieee_fu_1114</Instance>
                            <Instance>tmp_27_round_float32_to_bf16_ieee_fu_1121</Instance>
                            <Instance>tmp_29_round_float32_to_bf16_ieee_fu_1128</Instance>
                            <Instance>tmp_31_round_float32_to_bf16_ieee_fu_1135</Instance>
                            <Instance>tmp_33_round_float32_to_bf16_ieee_fu_1142</Instance>
                            <Instance>tmp_35_round_float32_to_bf16_ieee_fu_1149</Instance>
                            <Instance>tmp_37_round_float32_to_bf16_ieee_fu_1156</Instance>
                            <Instance>tmp_39_round_float32_to_bf16_ieee_fu_1163</Instance>
                            <Instance>tmp_41_round_float32_to_bf16_ieee_fu_1170</Instance>
                            <Instance>tmp_43_round_float32_to_bf16_ieee_fu_1177</Instance>
                            <Instance>tmp_45_round_float32_to_bf16_ieee_fu_1184</Instance>
                            <Instance>tmp_47_round_float32_to_bf16_ieee_fu_1191</Instance>
                            <Instance>tmp_49_round_float32_to_bf16_ieee_fu_1198</Instance>
                            <Instance>tmp_51_round_float32_to_bf16_ieee_fu_1205</Instance>
                            <Instance>tmp_53_round_float32_to_bf16_ieee_fu_1212</Instance>
                            <Instance>tmp_55_round_float32_to_bf16_ieee_fu_1219</Instance>
                            <Instance>tmp_57_round_float32_to_bf16_ieee_fu_1226</Instance>
                            <Instance>tmp_59_round_float32_to_bf16_ieee_fu_1233</Instance>
                            <Instance>tmp_61_round_float32_to_bf16_ieee_fu_1240</Instance>
                            <Instance>tmp_63_round_float32_to_bf16_ieee_fu_1247</Instance>
                        </InstanceList>
                    </sige_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>291</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>23</UTIL_DSP>
                    <FF>21185</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>42657</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>36</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sige_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_1729_p2" SOURCE="activation_accelerator.cpp:98" URAM="0" VARIABLE="add_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sige_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_1_fu_1738_p2" SOURCE="activation_accelerator.cpp:105" URAM="0" VARIABLE="add_ln105_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sige_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_1750_p2" SOURCE="activation_accelerator.cpp:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="sige_blocks" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U102" SOURCE="activation_accelerator.cpp:108" URAM="0" VARIABLE="sig"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U135" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U70" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U103" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U136" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U71" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U104" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U137" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U72" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U105" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U138" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U73" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U106" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U139" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U74" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U107" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U140" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U75" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U108" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U141" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U76" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U109" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U142" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U77" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U110" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U143" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U78" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U111" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U144" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U79" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U112" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U145" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U80" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U113" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U146" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U81" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U114" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U147" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U82" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U115" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U148" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U83" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U116" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U149" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U84" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U117" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U150" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U85" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U118" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U151" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U86" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U119" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U152" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U87" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U120" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U153" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U88" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U121" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U154" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U89" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U122" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U155" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U90" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U123" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U156" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U91" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U124" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U157" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U92" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U125" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U158" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U93" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U126" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U159" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U94" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U127" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U160" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U95" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U128" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U161" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U96" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U129" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U162" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U97" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U130" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U163" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U98" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U131" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U164" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U99" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U132" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U165" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U100" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U133" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="7" LOOP="sige_blocks" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_8_full_dsp_1_U166" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17" URAM="0" VARIABLE="tmp_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sige_blocks" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U101" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="add7_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="sige_blocks" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U134" SOURCE="activation_accelerator.cpp:110" URAM="0" VARIABLE="xtrue_31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_add_blocks</Name>
            <Loops>
                <add_blocks/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <add_blocks>
                        <Name>add_blocks</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>7.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </add_blocks>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>55</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="add_blocks" OPTYPE="add" PRAGMA="" RTLNAME="add_ln415_fu_1094_p2" SOURCE="activation_accelerator.cpp:415" URAM="0" VARIABLE="add_ln415"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_multiply_blocks_Multiply</Name>
            <Loops>
                <multiply_blocks_Multiply/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.149</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <multiply_blocks_Multiply>
                        <Name>multiply_blocks_Multiply</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>7.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </multiply_blocks_Multiply>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>55</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="multiply_blocks_Multiply" OPTYPE="add" PRAGMA="" RTLNAME="add_ln611_fu_1094_p2" SOURCE="activation_accelerator.cpp:611" URAM="0" VARIABLE="add_ln611"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>square_Pipeline_sum_square</Name>
            <Loops>
                <sum_square/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.864</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4612</Best-caseLatency>
                    <Average-caseLatency>4612</Average-caseLatency>
                    <Worst-caseLatency>4612</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4612</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sum_square>
                        <Name>sum_square</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>4610</Latency>
                        <AbsoluteTimeLatency>46.100 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </sum_square>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>22</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>4565</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3437</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sum_square" OPTYPE="add" PRAGMA="" RTLNAME="add_ln329_fu_1253_p2" SOURCE="./bf16_accl.h:329" URAM="0" VARIABLE="add_ln329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U368" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U369" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U370" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U371" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U372" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U373" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U374" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U375" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U376" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U378" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U368" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U369" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U370" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U371" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U372" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U373" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U374" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U375" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U376" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U378" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U368" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U369" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U370" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U371" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U372" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U373" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U374" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U375" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U376" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U378" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U368" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U369" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U370" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U371" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U372" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U373" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U374" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U375" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U376" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U378" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U368" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U369" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U370" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U371" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U372" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U373" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U374" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U375" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U376" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U377" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U378" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U368" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U369" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U370" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U371" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U372" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U373" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U374" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U375" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="sum_square" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U376" SOURCE="./bf16_accl.h:337" URAM="0" VARIABLE="add8_62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>square</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.057</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4622</Best-caseLatency>
                    <Average-caseLatency>4622</Average-caseLatency>
                    <Worst-caseLatency>4622</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4622</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>22</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>6625</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4078</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U443" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U444" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U445" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U446" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U447" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U448" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U449" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U450" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U451" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U452" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U453" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U454" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U455" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U456" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U457" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U458" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U459" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U460" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U461" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U462" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U463" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U464" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U465" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U466" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U467" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U468" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U469" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U470" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U471" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U472" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U473" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U474" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U475" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U476" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U477" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U478" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U479" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U480" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U481" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U482" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U483" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U484" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U485" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U486" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U487" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U488" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U489" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U490" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U491" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U492" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U493" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U494" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U495" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U496" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U497" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U498" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U499" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U500" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U501" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U502" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U503" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U504" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U505" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U506" SOURCE="./bf16_accl.h:343" URAM="0" VARIABLE="y_sum_sq_62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_rms_calculate_loop_rms_norm3</Name>
            <Loops>
                <rms_calculate_loop_rms_norm3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.291</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>76</Best-caseLatency>
                    <Average-caseLatency>76</Average-caseLatency>
                    <Worst-caseLatency>76</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.760 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.760 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.760 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>76</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <rms_calculate_loop_rms_norm3>
                        <Name>rms_calculate_loop_rms_norm3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>74</Latency>
                        <AbsoluteTimeLatency>0.740 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>12</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </rms_calculate_loop_rms_norm3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2245</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>976</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rms_calculate_loop_rms_norm3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln234_fu_1852_p2" SOURCE="activation_accelerator.cpp:234" URAM="0" VARIABLE="add_ln234"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_normalize_blocks_rms_norm3</Name>
            <Loops>
                <normalize_blocks_rms_norm3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.252</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1538</Best-caseLatency>
                    <Average-caseLatency>1538</Average-caseLatency>
                    <Worst-caseLatency>1538</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.380 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.380 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1538</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <normalize_blocks_rms_norm3>
                        <Name>normalize_blocks_rms_norm3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>1536</Latency>
                        <AbsoluteTimeLatency>15.360 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1529</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1535</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1527</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1533</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1520</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1540</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1537</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1538</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1544</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1517</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1523</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1543</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1521</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1536</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1514</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1534</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1516</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1522</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1531</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1539</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1525</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1518</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1515</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1545</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1542</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1532</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1524</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1541</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1526</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1528</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1519</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1530</Instance>
                        </InstanceList>
                    </normalize_blocks_rms_norm3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>517</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize_blocks_rms_norm3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln242_fu_9145_p2" SOURCE="activation_accelerator.cpp:242" URAM="0" VARIABLE="add_ln242"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_mean_blocks_layer_norm3</Name>
            <Loops>
                <mean_blocks_layer_norm3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.864</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2307</Best-caseLatency>
                    <Average-caseLatency>2307</Average-caseLatency>
                    <Worst-caseLatency>2307</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.070 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.070 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.070 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2307</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <mean_blocks_layer_norm3>
                        <Name>mean_blocks_layer_norm3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>2305</Latency>
                        <AbsoluteTimeLatency>23.050 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </mean_blocks_layer_norm3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2065</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1686</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="mean_blocks_layer_norm3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln291_fu_5661_p2" SOURCE="activation_accelerator.cpp:291" URAM="0" VARIABLE="add_ln291"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_normalize_blocks_layer_norm3</Name>
            <Loops>
                <normalize_blocks_layer_norm3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.252</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1538</Best-caseLatency>
                    <Average-caseLatency>1538</Average-caseLatency>
                    <Worst-caseLatency>1538</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.380 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.380 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1538</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <normalize_blocks_layer_norm3>
                        <Name>normalize_blocks_layer_norm3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>1536</Latency>
                        <AbsoluteTimeLatency>15.360 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1537</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1543</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1535</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1541</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1528</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1548</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1545</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1546</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1552</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1525</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1531</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1551</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1529</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1544</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1522</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1542</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1524</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1530</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1539</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1547</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1533</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1526</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1523</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1553</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1550</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1540</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1532</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1549</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1534</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1536</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1527</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_1538</Instance>
                        </InstanceList>
                    </normalize_blocks_layer_norm3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>23</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>517</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="normalize_blocks_layer_norm3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln321_fu_9153_p2" SOURCE="activation_accelerator.cpp:321" URAM="0" VARIABLE="add_ln321"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fmaxf</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.502</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>94</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_max_step_loop_softmax</Name>
            <Loops>
                <max_step_loop_softmax/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.415</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>770</Best-caseLatency>
                    <Average-caseLatency>770</Average-caseLatency>
                    <Worst-caseLatency>770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>770</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <max_step_loop_softmax>
                        <Name>max_step_loop_softmax</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>768</Latency>
                        <AbsoluteTimeLatency>7.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>max_row_64_fmaxf_fu_880</Instance>
                            <Instance>max_row_65_fmaxf_fu_885</Instance>
                            <Instance>max_row_66_fmaxf_fu_890</Instance>
                            <Instance>max_row_67_fmaxf_fu_895</Instance>
                            <Instance>max_row_68_fmaxf_fu_900</Instance>
                            <Instance>max_row_69_fmaxf_fu_905</Instance>
                            <Instance>max_row_70_fmaxf_fu_910</Instance>
                            <Instance>max_row_71_fmaxf_fu_915</Instance>
                            <Instance>max_row_72_fmaxf_fu_920</Instance>
                            <Instance>max_row_73_fmaxf_fu_925</Instance>
                            <Instance>max_row_74_fmaxf_fu_930</Instance>
                            <Instance>max_row_75_fmaxf_fu_935</Instance>
                            <Instance>max_row_76_fmaxf_fu_940</Instance>
                            <Instance>max_row_77_fmaxf_fu_945</Instance>
                            <Instance>max_row_78_fmaxf_fu_950</Instance>
                            <Instance>max_row_79_fmaxf_fu_955</Instance>
                            <Instance>max_row_80_fmaxf_fu_960</Instance>
                            <Instance>max_row_81_fmaxf_fu_965</Instance>
                            <Instance>max_row_82_fmaxf_fu_970</Instance>
                            <Instance>max_row_83_fmaxf_fu_975</Instance>
                            <Instance>max_row_84_fmaxf_fu_980</Instance>
                            <Instance>max_row_85_fmaxf_fu_985</Instance>
                            <Instance>max_row_86_fmaxf_fu_990</Instance>
                            <Instance>max_row_87_fmaxf_fu_995</Instance>
                            <Instance>max_row_88_fmaxf_fu_1000</Instance>
                            <Instance>max_row_89_fmaxf_fu_1005</Instance>
                            <Instance>max_row_90_fmaxf_fu_1010</Instance>
                            <Instance>max_row_91_fmaxf_fu_1015</Instance>
                            <Instance>max_row_92_fmaxf_fu_1020</Instance>
                            <Instance>max_row_93_fmaxf_fu_1025</Instance>
                            <Instance>max_row_94_fmaxf_fu_1030</Instance>
                            <Instance>max_row_95_fmaxf_fu_1035</Instance>
                            <Instance>max_row_96_fmaxf_fu_1040</Instance>
                            <Instance>max_row_97_fmaxf_fu_1045</Instance>
                            <Instance>max_row_98_fmaxf_fu_1050</Instance>
                            <Instance>max_row_99_fmaxf_fu_1055</Instance>
                            <Instance>max_row_100_fmaxf_fu_1060</Instance>
                            <Instance>max_row_101_fmaxf_fu_1065</Instance>
                            <Instance>max_row_102_fmaxf_fu_1070</Instance>
                            <Instance>max_row_103_fmaxf_fu_1075</Instance>
                            <Instance>max_row_104_fmaxf_fu_1080</Instance>
                            <Instance>max_row_105_fmaxf_fu_1085</Instance>
                            <Instance>max_row_106_fmaxf_fu_1090</Instance>
                            <Instance>max_row_107_fmaxf_fu_1095</Instance>
                            <Instance>max_row_108_fmaxf_fu_1100</Instance>
                            <Instance>max_row_109_fmaxf_fu_1105</Instance>
                            <Instance>max_row_110_fmaxf_fu_1110</Instance>
                            <Instance>max_row_111_fmaxf_fu_1115</Instance>
                            <Instance>max_row_112_fmaxf_fu_1120</Instance>
                            <Instance>max_row_113_fmaxf_fu_1125</Instance>
                            <Instance>max_row_114_fmaxf_fu_1130</Instance>
                            <Instance>max_row_115_fmaxf_fu_1135</Instance>
                            <Instance>max_row_116_fmaxf_fu_1140</Instance>
                            <Instance>max_row_117_fmaxf_fu_1145</Instance>
                            <Instance>max_row_118_fmaxf_fu_1150</Instance>
                            <Instance>max_row_119_fmaxf_fu_1155</Instance>
                            <Instance>max_row_120_fmaxf_fu_1160</Instance>
                            <Instance>max_row_121_fmaxf_fu_1165</Instance>
                            <Instance>max_row_122_fmaxf_fu_1170</Instance>
                            <Instance>max_row_123_fmaxf_fu_1175</Instance>
                            <Instance>max_row_124_fmaxf_fu_1180</Instance>
                            <Instance>max_row_125_fmaxf_fu_1185</Instance>
                            <Instance>max_row_126_fmaxf_fu_1190</Instance>
                            <Instance>max_row_127_fmaxf_fu_1195</Instance>
                        </InstanceList>
                    </max_step_loop_softmax>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2061</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>6649</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="max_step_loop_softmax" OPTYPE="add" PRAGMA="" RTLNAME="add_ln476_fu_1534_p2" SOURCE="activation_accelerator.cpp:476" URAM="0" VARIABLE="add_ln476"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_exp_and_bucket_softmax</Name>
            <Loops>
                <exp_and_bucket_softmax/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.864</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2315</Best-caseLatency>
                    <Average-caseLatency>2315</Average-caseLatency>
                    <Worst-caseLatency>2315</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2315</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <exp_and_bucket_softmax>
                        <Name>exp_and_bucket_softmax</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>2313</Latency>
                        <AbsoluteTimeLatency>23.130 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </exp_and_bucket_softmax>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>4183</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2659</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="exp_and_bucket_softmax" OPTYPE="add" PRAGMA="" RTLNAME="add_ln502_fu_5348_p2" SOURCE="activation_accelerator.cpp:502" URAM="0" VARIABLE="add_ln502"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator_Pipeline_softmax_final</Name>
            <Loops>
                <softmax_final/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1548</Best-caseLatency>
                    <Average-caseLatency>1548</Average-caseLatency>
                    <Worst-caseLatency>1548</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.480 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.480 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.480 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1548</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <softmax_final>
                        <Name>softmax_final</Name>
                        <Slack>7.30</Slack>
                        <TripCount>768</TripCount>
                        <Latency>1546</Latency>
                        <AbsoluteTimeLatency>15.460 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5437</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5489</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5486</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5475</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5450</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5487</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5461</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5468</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5435</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5441</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5449</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5455</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5459</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5438</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5445</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5482</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5444</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5456</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5481</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5462</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5469</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5494</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5493</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5434</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5466</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5448</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5460</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5442</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5474</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5463</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5488</Instance>
                            <Instance>grp_round_float32_to_bf16_ieee_fu_5436</Instance>
                        </InstanceList>
                    </softmax_final>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3246</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1551</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="softmax_final" OPTYPE="add" PRAGMA="" RTLNAME="add_ln520_fu_22630_p2" SOURCE="activation_accelerator.cpp:520" URAM="0" VARIABLE="add_ln520"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>activation_accelerator</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>17976</Average-caseLatency>
                    <Worst-caseLatency>49164</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.492 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 49165</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>64</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>22</UTIL_BRAM>
                    <DSP>761</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>60</UTIL_DSP>
                    <FF>90678</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>38</UTIL_FF>
                    <LUT>146120</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>124</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1600" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1601" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1602" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1603" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1604" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1605" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1606" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1607" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1608" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1609" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1610" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1611" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1612" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1613" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1614" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1615" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1616" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1617" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1618" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1619" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1620" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1621" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1622" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1623" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1624" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1625" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1626" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1627" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1628" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1629" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1630" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1631" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1600" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1601" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1602" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1603" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1604" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1605" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1606" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1607" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1608" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1609" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1610" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1611" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1612" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1613" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1614" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1615" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1616" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1617" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1618" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1619" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1620" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1621" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1622" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1623" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1624" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1625" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1626" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1627" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1628" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1629" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1630" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1631" SOURCE="activation_accelerator.cpp:251" URAM="0" VARIABLE="y_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1600" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1601" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1602" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1603" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1604" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1605" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1606" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1607" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1608" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1609" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1610" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1611" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1612" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1613" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1614" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1615" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1616" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1617" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1618" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1619" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1620" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1621" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1622" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1623" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1624" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1625" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1626" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1627" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1628" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1629" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1630" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1631" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1600" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1601" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1602" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1603" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1604" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1605" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1606" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1607" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1608" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1609" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1610" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1611" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1612" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1613" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1614" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1615" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1616" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1617" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1618" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1619" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1620" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1621" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1622" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1623" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1624" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1625" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1626" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1627" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1628" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1629" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1630" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1631" SOURCE="activation_accelerator.cpp:305" URAM="0" VARIABLE="div30_i_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1583" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1562" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1519" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1664" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1589" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1565" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1525" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1665" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1581" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1558" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1517" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1666" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1587" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1551" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1523" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1667" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1574" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1555" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1510" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1668" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1594" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1548" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1530" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1669" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1591" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1563" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1527" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1670" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1592" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1550" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1528" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1671" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1598" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1547" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1534" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1672" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1571" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1556" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1507" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1673" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1577" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1559" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1513" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1674" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1597" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1560" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1533" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1675" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1575" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1557" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1511" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1676" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1590" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1544" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1526" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1677" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1568" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1543" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1504" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1678" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1588" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1554" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1524" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1679" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1570" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1537" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1506" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1680" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1576" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1561" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1512" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1681" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1585" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1553" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1521" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1682" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1593" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1552" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1529" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1683" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1579" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1542" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1515" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1684" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1572" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1540" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1508" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1685" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1569" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1541" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1505" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1686" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1599" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1539" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1535" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1687" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1596" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1538" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1532" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1688" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1586" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1546" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1522" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1689" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1578" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1545" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1514" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1690" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1595" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1566" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1531" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1691" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1580" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1564" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1516" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1692" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1582" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1536" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1518" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1693" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1573" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1567" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1509" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1694" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1584" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1549" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1520" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1695" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1583" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1562" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1519" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1664" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1589" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1565" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1525" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1665" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1581" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1558" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1517" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1666" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1587" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1551" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1523" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1667" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1574" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1555" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1510" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1668" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1594" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1548" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1530" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1669" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1591" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1563" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1527" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1670" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1592" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1550" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1528" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1671" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1598" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1547" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1534" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1672" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1571" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1556" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1507" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1673" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1577" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1559" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1513" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1674" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1597" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1560" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1533" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1675" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1575" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1557" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1511" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1676" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1590" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1544" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1526" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1677" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1568" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1543" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1504" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1678" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1588" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1554" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1524" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1679" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1570" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1537" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1506" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1680" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1576" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1561" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1512" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1681" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1585" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1553" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1521" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1682" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1593" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1552" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1529" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1683" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1579" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1542" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1515" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1684" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1572" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1540" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1508" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1685" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1569" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1541" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1505" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1686" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1599" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1539" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1535" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1687" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1596" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1538" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1532" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1688" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1586" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1546" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1522" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1689" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1578" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1545" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1514" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1690" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1595" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1566" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1531" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1691" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1580" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1564" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1516" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1692" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1582" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1536" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1518" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1693" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1573" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1567" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1509" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1694" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U1584" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="mul47_i_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fsub" PRAGMA="" RTLNAME="fsub_32ns_32ns_32_4_full_dsp_1_U1549" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="sub_i14_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U1520" SOURCE="activation_accelerator.cpp:316" URAM="0" VARIABLE="x_assign_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fsqrt" DSP="0" ID="" IMPL="fabric" LATENCY="7" LOOP="" OPTYPE="fsqrt" PRAGMA="" RTLNAME="fsqrt_32ns_32ns_32_8_no_dsp_1_U1695" SOURCE="/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:13" URAM="0" VARIABLE="y_sum_sq_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1600" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1601" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1602" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1603" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1604" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1605" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1606" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1607" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1608" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1609" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1610" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1611" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1612" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1613" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1614" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1615" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1616" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1617" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1618" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1619" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1620" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1621" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1622" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1623" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1624" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1625" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1626" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1627" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1628" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1629" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1630" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1631" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1600" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1601" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1602" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1603" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1604" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1605" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1606" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1607" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1608" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1609" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1610" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1611" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1612" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1613" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1614" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1615" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1616" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1617" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1618" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1619" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1620" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1621" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1622" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1623" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1624" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1625" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1626" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1627" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1628" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1629" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1630" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1631" SOURCE="activation_accelerator.cpp:330" URAM="0" VARIABLE="y_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1600" SOURCE="" URAM="0" VARIABLE="div81_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1601" SOURCE="" URAM="0" VARIABLE="div81_i_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1602" SOURCE="" URAM="0" VARIABLE="div81_i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1603" SOURCE="" URAM="0" VARIABLE="div81_i_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1604" SOURCE="" URAM="0" VARIABLE="div81_i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1605" SOURCE="" URAM="0" VARIABLE="div81_i_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1606" SOURCE="" URAM="0" VARIABLE="div81_i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1607" SOURCE="" URAM="0" VARIABLE="div81_i_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1608" SOURCE="" URAM="0" VARIABLE="div81_i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1609" SOURCE="" URAM="0" VARIABLE="div81_i_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1610" SOURCE="" URAM="0" VARIABLE="div81_i_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1611" SOURCE="" URAM="0" VARIABLE="div81_i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1612" SOURCE="" URAM="0" VARIABLE="div81_i_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1613" SOURCE="" URAM="0" VARIABLE="div81_i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1614" SOURCE="" URAM="0" VARIABLE="div81_i_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1615" SOURCE="" URAM="0" VARIABLE="div81_i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1616" SOURCE="" URAM="0" VARIABLE="div81_i_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1617" SOURCE="" URAM="0" VARIABLE="div81_i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1618" SOURCE="" URAM="0" VARIABLE="div81_i_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1619" SOURCE="" URAM="0" VARIABLE="div81_i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1620" SOURCE="" URAM="0" VARIABLE="div81_i_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1621" SOURCE="" URAM="0" VARIABLE="div81_i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1622" SOURCE="" URAM="0" VARIABLE="div81_i_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1623" SOURCE="" URAM="0" VARIABLE="div81_i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1624" SOURCE="" URAM="0" VARIABLE="div81_i_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1625" SOURCE="" URAM="0" VARIABLE="div81_i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1626" SOURCE="" URAM="0" VARIABLE="div81_i_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1627" SOURCE="" URAM="0" VARIABLE="div81_i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1628" SOURCE="" URAM="0" VARIABLE="div81_i_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1629" SOURCE="" URAM="0" VARIABLE="div81_i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1630" SOURCE="" URAM="0" VARIABLE="div81_i_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1631" SOURCE="" URAM="0" VARIABLE="div81_i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1600" SOURCE="" URAM="0" VARIABLE="div81_i_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1601" SOURCE="" URAM="0" VARIABLE="div81_i_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1602" SOURCE="" URAM="0" VARIABLE="div81_i_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1603" SOURCE="" URAM="0" VARIABLE="div81_i_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1604" SOURCE="" URAM="0" VARIABLE="div81_i_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1605" SOURCE="" URAM="0" VARIABLE="div81_i_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1606" SOURCE="" URAM="0" VARIABLE="div81_i_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1607" SOURCE="" URAM="0" VARIABLE="div81_i_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1608" SOURCE="" URAM="0" VARIABLE="div81_i_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1609" SOURCE="" URAM="0" VARIABLE="div81_i_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1610" SOURCE="" URAM="0" VARIABLE="div81_i_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1611" SOURCE="" URAM="0" VARIABLE="div81_i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1612" SOURCE="" URAM="0" VARIABLE="div81_i_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1613" SOURCE="" URAM="0" VARIABLE="div81_i_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1614" SOURCE="" URAM="0" VARIABLE="div81_i_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1615" SOURCE="" URAM="0" VARIABLE="div81_i_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1616" SOURCE="" URAM="0" VARIABLE="div81_i_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1617" SOURCE="" URAM="0" VARIABLE="div81_i_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1618" SOURCE="" URAM="0" VARIABLE="div81_i_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1619" SOURCE="" URAM="0" VARIABLE="div81_i_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1620" SOURCE="" URAM="0" VARIABLE="div81_i_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1621" SOURCE="" URAM="0" VARIABLE="div81_i_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1622" SOURCE="" URAM="0" VARIABLE="div81_i_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1623" SOURCE="" URAM="0" VARIABLE="div81_i_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1624" SOURCE="" URAM="0" VARIABLE="div81_i_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1625" SOURCE="" URAM="0" VARIABLE="div81_i_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1626" SOURCE="" URAM="0" VARIABLE="div81_i_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1627" SOURCE="" URAM="0" VARIABLE="div81_i_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1628" SOURCE="" URAM="0" VARIABLE="div81_i_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1629" SOURCE="" URAM="0" VARIABLE="div81_i_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1630" SOURCE="" URAM="0" VARIABLE="div81_i_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="8" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_9_no_dsp_1_U1631" SOURCE="" URAM="0" VARIABLE="div81_i_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U" SOURCE="" URAM="0" VARIABLE="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63_U" SOURCE="" URAM="0" VARIABLE="p_ZZ22activation_acceleratorPtS_S_iiE4buf2_63"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="fulldsp" op="fadd"/>
            <ENTRY impl="fulldsp" op="fsub"/>
            <ENTRY impl="maxdsp" op="fmul"/>
        </config_op>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in0" index="0" direction="unused" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="unused"/>
                <hwRef type="register" interface="s_axi_control" name="in0_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in0_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="in1" index="1" direction="unused" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="unused"/>
                <hwRef type="register" interface="s_axi_control" name="in1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="2" direction="out" srcType="unsigned short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="address" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="stage" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="stage" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="config" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="in0_1" access="W" description="Data signal of in0" range="32">
                    <fields>
                        <field offset="0" width="32" name="in0" access="W" description="Bit 31 to 0 of in0"/>
                    </fields>
                </register>
                <register offset="0x14" name="in0_2" access="W" description="Data signal of in0" range="32">
                    <fields>
                        <field offset="0" width="32" name="in0" access="W" description="Bit 63 to 32 of in0"/>
                    </fields>
                </register>
                <register offset="0x1c" name="in1_1" access="W" description="Data signal of in1" range="32">
                    <fields>
                        <field offset="0" width="32" name="in1" access="W" description="Bit 31 to 0 of in1"/>
                    </fields>
                </register>
                <register offset="0x20" name="in1_2" access="W" description="Data signal of in1" range="32">
                    <fields>
                        <field offset="0" width="32" name="in1" access="W" description="Bit 63 to 32 of in1"/>
                    </fields>
                </register>
                <register offset="0x28" name="out_r_1" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 31 to 0 of out_r"/>
                    </fields>
                </register>
                <register offset="0x2c" name="out_r_2" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 63 to 32 of out_r"/>
                    </fields>
                </register>
                <register offset="0x34" name="stage" access="W" description="Data signal of stage" range="32">
                    <fields>
                        <field offset="0" width="32" name="stage" access="W" description="Bit 31 to 0 of stage"/>
                    </fields>
                </register>
                <register offset="0x3c" name="config_r" access="W" description="Data signal of config_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="config_r" access="W" description="Bit 31 to 0 of config_r"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="in0"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="in1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="stage"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="config"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in0"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="in0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="in1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem0">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem1">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem2">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">in0_1, 0x10, 32, W, Data signal of in0, </column>
                    <column name="s_axi_control">in0_2, 0x14, 32, W, Data signal of in0, </column>
                    <column name="s_axi_control">in1_1, 0x1c, 32, W, Data signal of in1, </column>
                    <column name="s_axi_control">in1_2, 0x20, 32, W, Data signal of in1, </column>
                    <column name="s_axi_control">out_r_1, 0x28, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control">out_r_2, 0x2c, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control">stage, 0x34, 32, W, Data signal of stage, </column>
                    <column name="s_axi_control">config_r, 0x3c, 32, W, Data signal of config_r, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in0">unused, unsigned short*</column>
                    <column name="in1">unused, unsigned short*</column>
                    <column name="out">out, unsigned short*</column>
                    <column name="stage">in, int</column>
                    <column name="config">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="in0">m_axi_gmem0, interface, , </column>
                    <column name="in0">s_axi_control, register, offset, name=in0_1 offset=0x10 range=32</column>
                    <column name="in0">s_axi_control, register, offset, name=in0_2 offset=0x14 range=32</column>
                    <column name="in1">m_axi_gmem1, interface, , </column>
                    <column name="in1">s_axi_control, register, offset, name=in1_1 offset=0x1c range=32</column>
                    <column name="in1">s_axi_control, register, offset, name=in1_2 offset=0x20 range=32</column>
                    <column name="out">m_axi_gmem2, interface, , </column>
                    <column name="out">s_axi_control, interface, offset, </column>
                    <column name="stage">s_axi_control, register, , name=stage offset=0x34 range=32</column>
                    <column name="config">s_axi_control, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem2">stage_2_store, write, 49152, 16, activation_accelerator.cpp:725:9</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem2">out, stage_2_store, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, activation_accelerator.cpp:725:9</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="./bf16_accl.h:27" status="valid" parentFunction="bf16_to_f32" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:47" status="valid" parentFunction="bf16_to_float" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:113" status="valid" parentFunction="bf16_fmax_u16" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:140" status="valid" parentFunction="bf16add_fast" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:286" status="valid" parentFunction="f32_add" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:292" status="valid" parentFunction="f32_expf" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="./bf16_accl.h:325" status="valid" parentFunction="square" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="./bf16_accl.h:330" status="valid" parentFunction="square" variable="" isDirective="0" options="II = 6"/>
        <Pragma type="unroll" location="./bf16_accl.h:333" status="valid" parentFunction="square" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./bf16_accl.h:342" status="valid" parentFunction="square" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./bf16_accl.h:354" status="valid" parentFunction="accumulate_column" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="./bf16_accl.h:358" status="valid" parentFunction="accumulate_column" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./reduce_tree.h:17" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="./reduce_tree.h:18" status="valid" parentFunction="row_reduce" variable="acc" isDirective="0" options="variable=acc complete"/>
        <Pragma type="unroll" location="./reduce_tree.h:25" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./reduce_tree.h:35" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="./reduce_tree.h:38" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="./reduce_tree.h:61" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="./reduce_tree.h:64" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="./reduce_tree.h:76" status="valid" parentFunction="row_reduce" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:18" status="valid" parentFunction="round_float32_to_bf16_ieee" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="activation_accelerator.cpp:90" status="valid" parentFunction="float_sige" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:102" status="valid" parentFunction="float_sige" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:120" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:130" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options="operation instances=fexp limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:131" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options="operation instances=fadd limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:132" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options="function instances = round_float32_to_bf16_ieee limit = 32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:136" status="valid" parentFunction="float_silu2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:208" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:218" status="valid" parentFunction="float_rms_norm3" variable="y_sum_sq" isDirective="0" options="variable=y_sum_sq complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:219" status="valid" parentFunction="float_rms_norm3" variable="y_sum_sq" isDirective="0" options="variable=y_sum_sq inter false"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:220" status="valid" parentFunction="float_rms_norm3" variable="rms_sq" isDirective="0" options="variable=rms_sq complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:221" status="valid" parentFunction="float_rms_norm3" variable="rms_sq" isDirective="0" options="variable=rms_sq inter false"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:226" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="activation_accelerator.cpp:236" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:243" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options="function instances = round_float32_to_bf16_ieee limit = 32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:247" status="valid" parentFunction="float_rms_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:262" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:271" status="valid" parentFunction="float_layer_norm3" variable="partial_mean" isDirective="0" options="variable=partial_mean complete"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:272" status="valid" parentFunction="float_layer_norm3" variable="y_sum_sq" isDirective="0" options="variable=y_sum_sq complete"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:274" status="valid" parentFunction="float_layer_norm3" variable="partial_mean" isDirective="0" options="variable=partial_mean inter false"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:275" status="valid" parentFunction="float_layer_norm3" variable="y_sum_sq" isDirective="0" options="variable=y_sum_sq inter false"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:281" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:292" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="operation instances=fadd limit=32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:295" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:304" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:312" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="operation instances=fmul limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:313" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="operation instances=fadd limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:314" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="operation instances=fsub limit=32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:315" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:322" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="function instances = round_float32_to_bf16_ieee limit = 32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:323" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options="operation instances=fsub limit=32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:326" status="valid" parentFunction="float_layer_norm3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:339" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:352" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options="operation instances=fexp limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:353" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options="operation instances=fmul limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:354" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options="operation instances=fadd limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:355" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options="function instances = round_float32_to_bf16_ieee limit = 32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:356" status="valid" parentFunction="float_gelu2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:408" status="valid" parentFunction="float_add2" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:416" status="valid" parentFunction="float_add2" variable="" isDirective="0" options="operation instances=fadd limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:417" status="valid" parentFunction="float_add2" variable="" isDirective="0" options="function instances = round_float32_to_bf16_ieee limit = 32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:420" status="valid" parentFunction="float_add2" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:437" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:451" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="variable = sum_row complete"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:452" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="variable = max_row complete"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:470" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:477" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="operation instances=fmaxf limit=32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:483" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="activation_accelerator.cpp:497" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:504" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="operation instances=fexp limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:505" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="operation instances=fadd limit=32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:509" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:522" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="operation instances=fexp limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:523" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="operation instances=fmul limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:524" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options="function instances = round_float32_to_bf16_ieee limit = 32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:527" status="valid" parentFunction="float_safe_softmax3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="activation_accelerator.cpp:600" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options=""/>
        <Pragma type="allocation" location="activation_accelerator.cpp:612" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options="function instances = round_float32_to_bf16_ieee limit = 32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:613" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options="operation instances=fmul limit=32"/>
        <Pragma type="unroll" location="activation_accelerator.cpp:617" status="valid" parentFunction="float_multiply2" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="activation_accelerator.cpp:637" status="valid" parentFunction="activation_accelerator" variable="in0" isDirective="0" options="m_axi port=in0 offset=slave bundle=gmem0 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:638" status="valid" parentFunction="activation_accelerator" variable="in1" isDirective="0" options="m_axi port=in1 offset=slave bundle=gmem1 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:639" status="valid" parentFunction="activation_accelerator" variable="out" isDirective="0" options="m_axi port=out offset=slave bundle=gmem2 depth=49152"/>
        <Pragma type="interface" location="activation_accelerator.cpp:640" status="valid" parentFunction="activation_accelerator" variable="stage" isDirective="0" options="s_axilite port=stage"/>
        <Pragma type="interface" location="activation_accelerator.cpp:641" status="valid" parentFunction="activation_accelerator" variable="config" isDirective="0" options="s_axilite port=config"/>
        <Pragma type="interface" location="activation_accelerator.cpp:642" status="valid" parentFunction="activation_accelerator" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:650" status="valid" parentFunction="activation_accelerator" variable="buf0" isDirective="0" options="variable=buf0 block factor = 64"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:651" status="valid" parentFunction="activation_accelerator" variable="buf0" isDirective="0" options="variable=buf0 inter false"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:652" status="valid" parentFunction="activation_accelerator" variable="buf1" isDirective="0" options="variable=buf1 block factor = 64"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:653" status="valid" parentFunction="activation_accelerator" variable="buf1" isDirective="0" options="variable=buf1 inter false"/>
        <Pragma type="array_partition" location="activation_accelerator.cpp:654" status="valid" parentFunction="activation_accelerator" variable="buf2" isDirective="0" options="variable=buf2 block factor = 64"/>
        <Pragma type="dependence" location="activation_accelerator.cpp:655" status="valid" parentFunction="activation_accelerator" variable="buf2" isDirective="0" options="variable=buf2 inter false"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:665" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="operation instances=fmul limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:666" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="operation instances=fadd limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:667" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="operation instances=fsub limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:668" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="operation instances=fexp limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:669" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="operation instances=fmax limit=32"/>
        <Pragma type="allocation" location="activation_accelerator.cpp:670" status="valid" parentFunction="activation_accelerator" variable="" isDirective="0" options="operation instances=fdiv limit=32"/>
    </PragmaReport>
</profile>

