// Seed: 4026889521
module module_0 (
    output wor  id_0,
    input  wand id_1
    , id_4,
    input  tri1 id_2
);
  assign id_4[-1] = id_1#(
      .id_2(1),
      .id_4(1),
      .id_2(1'b0)
  );
  bit
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19;
  always_comb @(posedge -1) id_8 = id_9;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output wire id_2,
    output uwire id_3,
    input uwire id_4,
    input tri id_5,
    input tri id_6,
    output wand id_7,
    input uwire id_8,
    input supply0 id_9,
    input tri1 id_10,
    input wire id_11,
    input uwire id_12,
    input uwire id_13
    , id_28,
    input supply0 id_14,
    input wire id_15,
    input wand id_16,
    output wand id_17,
    input uwire id_18,
    input wand id_19,
    input tri0 id_20,
    output supply1 id_21,
    input wor id_22,
    input tri0 id_23,
    output wand id_24,
    input uwire id_25,
    input uwire id_26
);
  assign id_21 = -1 ? 1 : id_11;
  assign id_24 = 1;
  wire id_29 = id_9;
  assign id_24 = id_8;
  module_0 modCall_1 (
      id_17,
      id_5,
      id_26
  );
  assign modCall_1.id_18 = 0;
  assign (pull1, highz0) id_7 = -1;
endmodule
