Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Thu May 21 15:18:13 2020
| Host             : DESKTOP-G3B5TCR running 64-bit major release  (build 9200)
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
| Design           : system_wrapper
| Device           : xc7z035ffg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.880        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.650        |
| Device Static (W)        | 0.230        |
| Total Off-Chip Power (W) | 0.248        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 79.6         |
| Junction Temperature (C) | 30.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.097 |       34 |       --- |             --- |
| Slice Logic              |     0.045 |    32903 |       --- |             --- |
|   LUT as Logic           |     0.038 |    12424 |    171900 |            7.23 |
|   CARRY4                 |     0.003 |      521 |     54650 |            0.95 |
|   Register               |     0.002 |    13697 |    343800 |            3.98 |
|   LUT as Distributed RAM |     0.001 |      932 |     70400 |            1.32 |
|   LUT as Shift Register  |    <0.001 |      721 |     70400 |            1.02 |
|   F7/F8 Muxes            |    <0.001 |      604 |    218600 |            0.28 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |      955 |       --- |             --- |
| Signals                  |     0.067 |    24913 |       --- |             --- |
| Block RAM                |     0.013 |      5.5 |       500 |            1.10 |
| MMCM                     |     0.202 |        2 |         8 |           25.00 |
| PLL                      |     0.091 |        1 |         8 |           12.50 |
| DSPs                     |     0.003 |        4 |       900 |            0.44 |
| I/O                      |     0.401 |      102 |       250 |           40.80 |
| PHASER                   |     0.205 |       18 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| PS7                      |     1.523 |        1 |       --- |             --- |
| Static Power             |     0.230 |          |           |                 |
| Total                    |     2.880 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.346 |       0.282 |      0.063 |
| Vccaux    |       1.800 |     0.353 |       0.312 |      0.041 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.033 |       0.032 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.299 |       0.298 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.737 |       0.718 |      0.019 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                                                                       | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_100m                                                                                                                                                  | clk100m_i                                                                                                                                                                                                                                    |            10.0 |
| clk_fpga_0                                                                                                                                                | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                                                                                                                                                                    |            10.0 |
| clk_out1_clk_wiz_0                                                                                                                                        | example_top/CLK_WIZ_DDR/inst/clk_out1                                                                                                                                                                                                        |            10.0 |
| clk_out1_clk_wiz_0                                                                                                                                        | example_top/CLK_WIZ_DDR/inst/clk_out1_clk_wiz_0                                                                                                                                                                                              |            10.0 |
| clk_out2_clk_wiz_0                                                                                                                                        | example_top/CLK_WIZ_DDR/inst/clk_out2                                                                                                                                                                                                        |             5.0 |
| clk_out2_clk_wiz_0                                                                                                                                        | example_top/CLK_WIZ_DDR/inst/clk_out2_clk_wiz_0                                                                                                                                                                                              |             5.0 |
| clk_pll_i                                                                                                                                                 | example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                                              |            10.0 |
| clkfbout_clk_wiz_0                                                                                                                                        | example_top/CLK_WIZ_DDR/inst/clkfbout_clk_wiz_0                                                                                                                                                                                              |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                                         |            33.0 |
| dco_n                                                                                                                                                     | dco_n                                                                                                                                                                                                                                        |             8.0 |
| dco_p                                                                                                                                                     | dco_p                                                                                                                                                                                                                                        |             8.0 |
| freq_refclk                                                                                                                                               | example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                                            |             1.3 |
| iserdes_clkdiv                                                                                                                                            | example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv                                 |            10.0 |
| iserdes_clkdiv_1                                                                                                                                          | example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv                                 |            10.0 |
| mem_refclk                                                                                                                                                | example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                                             |             2.5 |
| oserdes_clk                                                                                                                                               | example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk                                    |             2.5 |
| oserdes_clk_1                                                                                                                                             | example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk                                    |             2.5 |
| oserdes_clk_2                                                                                                                                             | example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clk_3                                                                                                                                             | example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk                                    |             2.5 |
| oserdes_clk_4                                                                                                                                             | example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk                                    |             2.5 |
| oserdes_clkdiv                                                                                                                                            | example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_1                                                                                                                                          | example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_2                                                                                                                                          | example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |            10.0 |
| oserdes_clkdiv_3                                                                                                                                          | example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv                                 |             5.0 |
| oserdes_clkdiv_4                                                                                                                                          | example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv                                 |             5.0 |
| pld_clk                                                                                                                                                   | pld_clk_p                                                                                                                                                                                                                                    |             4.0 |
| pll_clk3_out                                                                                                                                              | example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                                           |            10.0 |
| pll_clkfbout                                                                                                                                              | example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                                           |            10.0 |
| sync_pulse                                                                                                                                                | example_top/u_mig_7series_0/u_mig_7series_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                                             |            40.0 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | example_top/u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3]_0 |             2.5 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                    | Power (W) |
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                                                                          |     2.650 |
|   AD9481_1                                                                                                                              |     0.008 |
|   dbg_hub                                                                                                                               |     0.005 |
|     inst                                                                                                                                |     0.005 |
|       BSCANID.u_xsdbm_id                                                                                                                |     0.005 |
|         CORE_XSDB.UUT_MASTER                                                                                                            |     0.004 |
|           U_ICON_INTERFACE                                                                                                              |     0.002 |
|             U_CMD1                                                                                                                      |    <0.001 |
|             U_CMD2                                                                                                                      |    <0.001 |
|             U_CMD3                                                                                                                      |    <0.001 |
|             U_CMD4                                                                                                                      |    <0.001 |
|             U_CMD5                                                                                                                      |    <0.001 |
|             U_CMD6_RD                                                                                                                   |    <0.001 |
|               U_RD_FIFO                                                                                                                 |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                                                                   |    <0.001 |
|                   inst_fifo_gen                                                                                                         |    <0.001 |
|                     gconvfifo.rf                                                                                                        |    <0.001 |
|                       grf.rf                                                                                                            |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                        |    <0.001 |
|                           gr1.gr1_int.rfwft                                                                                             |    <0.001 |
|                           gras.rsts                                                                                                     |    <0.001 |
|                           rpntr                                                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                        |    <0.001 |
|                           gwas.wsts                                                                                                     |    <0.001 |
|                           wpntr                                                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                           |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                 |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                                            |    <0.001 |
|                             RAM_reg_0_15_12_15                                                                                          |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                                           |    <0.001 |
|                         rstblk                                                                                                          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                      |    <0.001 |
|             U_CMD6_WR                                                                                                                   |    <0.001 |
|               U_WR_FIFO                                                                                                                 |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                                                                   |    <0.001 |
|                   inst_fifo_gen                                                                                                         |    <0.001 |
|                     gconvfifo.rf                                                                                                        |    <0.001 |
|                       grf.rf                                                                                                            |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                                                      |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                                                          |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                                                          |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                                                        |    <0.001 |
|                           gras.rsts                                                                                                     |    <0.001 |
|                           rpntr                                                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                                                        |    <0.001 |
|                           gwas.wsts                                                                                                     |    <0.001 |
|                           wpntr                                                                                                         |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                                                           |    <0.001 |
|                           gdm.dm_gen.dm                                                                                                 |    <0.001 |
|                             RAM_reg_0_15_0_5                                                                                            |    <0.001 |
|                             RAM_reg_0_15_12_15                                                                                          |    <0.001 |
|                             RAM_reg_0_15_6_11                                                                                           |    <0.001 |
|                         rstblk                                                                                                          |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                                                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                                                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                                                      |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                                                      |    <0.001 |
|             U_CMD7_CTL                                                                                                                  |    <0.001 |
|             U_CMD7_STAT                                                                                                                 |    <0.001 |
|             U_STATIC_STATUS                                                                                                             |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                                                                     |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                                                                |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                                                         |    <0.001 |
|             U_RD_ABORT_FLAG                                                                                                             |    <0.001 |
|             U_RD_REQ_FLAG                                                                                                               |    <0.001 |
|             U_TIMER                                                                                                                     |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                                                 |    <0.001 |
|         CORE_XSDB.U_ICON                                                                                                                |    <0.001 |
|           U_CMD                                                                                                                         |    <0.001 |
|           U_STAT                                                                                                                        |    <0.001 |
|           U_SYNC                                                                                                                        |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                                                                 |    <0.001 |
|   example_top                                                                                                                           |     0.937 |
|     CLK_WIZ_DDR                                                                                                                         |     0.109 |
|       inst                                                                                                                              |     0.109 |
|     FIFO_INST                                                                                                                           |     0.008 |
|       U0                                                                                                                                |     0.008 |
|         inst_fifo_gen                                                                                                                   |     0.008 |
|           gconvfifo.rf                                                                                                                  |     0.008 |
|             grf.rf                                                                                                                      |     0.008 |
|               gntv_or_sync_fifo.gcx.clkx                                                                                                |     0.002 |
|                 rd_pntr_cdc_inst                                                                                                        |     0.001 |
|                 wr_pntr_cdc_inst                                                                                                        |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                                                  |    <0.001 |
|                 gras.grdc1.rdc                                                                                                          |    <0.001 |
|                 gras.rsts                                                                                                               |    <0.001 |
|                 rpntr                                                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                                                  |     0.002 |
|                 gwas.wsts                                                                                                               |    <0.001 |
|                   c1                                                                                                                    |    <0.001 |
|                   c2                                                                                                                    |    <0.001 |
|                 wpntr                                                                                                                   |     0.002 |
|               gntv_or_sync_fifo.mem                                                                                                     |     0.004 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                                                                |     0.004 |
|                   inst_blk_mem_gen                                                                                                      |     0.004 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                |     0.004 |
|                       valid.cstr                                                                                                        |     0.004 |
|                         ramloop[0].ram.r                                                                                                |     0.002 |
|                           prim_noinit.ram                                                                                               |     0.002 |
|                         ramloop[1].ram.r                                                                                                |     0.002 |
|                           prim_noinit.ram                                                                                               |     0.002 |
|               rstblk                                                                                                                    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                             |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                     |    <0.001 |
|     MonopulseEx_Arithmetic1                                                                                                             |     0.055 |
|       Arithmetic1                                                                                                                       |     0.037 |
|         Monopulse_data_reg_0_63_0_2                                                                                                     |    <0.001 |
|         Monopulse_data_reg_0_63_3_5                                                                                                     |    <0.001 |
|         Monopulse_data_reg_0_63_6_6                                                                                                     |    <0.001 |
|         Monopulse_data_reg_0_63_7_7                                                                                                     |    <0.001 |
|         Monopulse_data_reg_128_191_0_2                                                                                                  |    <0.001 |
|         Monopulse_data_reg_128_191_3_5                                                                                                  |    <0.001 |
|         Monopulse_data_reg_128_191_6_6                                                                                                  |    <0.001 |
|         Monopulse_data_reg_128_191_7_7                                                                                                  |    <0.001 |
|         Monopulse_data_reg_192_255_0_2                                                                                                  |    <0.001 |
|         Monopulse_data_reg_192_255_3_5                                                                                                  |    <0.001 |
|         Monopulse_data_reg_192_255_6_6                                                                                                  |    <0.001 |
|         Monopulse_data_reg_192_255_7_7                                                                                                  |    <0.001 |
|         Monopulse_data_reg_64_127_0_2                                                                                                   |    <0.001 |
|         Monopulse_data_reg_64_127_3_5                                                                                                   |    <0.001 |
|         Monopulse_data_reg_64_127_6_6                                                                                                   |    <0.001 |
|         Monopulse_data_reg_64_127_7_7                                                                                                   |    <0.001 |
|       Monopulse_extraction_1                                                                                                            |     0.018 |
|     READ_FIFO_INST                                                                                                                      |     0.017 |
|       U0                                                                                                                                |     0.017 |
|         inst_fifo_gen                                                                                                                   |     0.017 |
|           gconvfifo.rf                                                                                                                  |     0.017 |
|             grf.rf                                                                                                                      |     0.017 |
|               gntv_or_sync_fifo.gcx.clkx                                                                                                |    <0.001 |
|                 rd_pntr_cdc_inst                                                                                                        |    <0.001 |
|                 wr_pntr_cdc_inst                                                                                                        |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                                                                  |    <0.001 |
|                 gras.rsts                                                                                                               |    <0.001 |
|                   c0                                                                                                                    |    <0.001 |
|                   c1                                                                                                                    |    <0.001 |
|                 rpntr                                                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                                                                  |    <0.001 |
|                 gwas.gwdc0.wdc                                                                                                          |    <0.001 |
|                 gwas.wsts                                                                                                               |    <0.001 |
|                 wpntr                                                                                                                   |    <0.001 |
|               gntv_or_sync_fifo.mem                                                                                                     |     0.015 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                                                                |     0.015 |
|                   inst_blk_mem_gen                                                                                                      |     0.015 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                                                                |     0.015 |
|                       valid.cstr                                                                                                        |     0.015 |
|                         ramloop[0].ram.r                                                                                                |     0.012 |
|                           prim_noinit.ram                                                                                               |     0.012 |
|                         ramloop[1].ram.r                                                                                                |     0.003 |
|                           prim_noinit.ram                                                                                               |     0.003 |
|               rstblk                                                                                                                    |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                                                             |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd                                                  |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                                                                     |    <0.001 |
|     u_mig_7series_0                                                                                                                     |     0.745 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_12_17 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_18_23 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_24_29 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_30_35 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_36_41 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_42_47 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_48_53 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_54_59 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_60_65 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_66_71 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_6_11  |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_72_77 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg_0_3_78_79 |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_0_5              |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_12_17            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_18_23            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_24_29            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_30_35            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_36_41            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_42_47            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_48_53            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_54_59            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_60_65            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_66_71            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_6_11             |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_72_77            |    <0.001 |
|       ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg_0_15_78_79            |    <0.001 |
|       u_mig_7series_0_mig                                                                                                               |     0.743 |
|         temp_mon_enabled.u_tempmon                                                                                                      |     0.005 |
|         u_ddr3_clk_ibuf                                                                                                                 |     0.000 |
|         u_ddr3_infrastructure                                                                                                           |     0.188 |
|         u_iodelay_ctrl                                                                                                                  |    <0.001 |
|         u_memc_ui_top_std                                                                                                               |     0.550 |
|           mem_intfc0                                                                                                                    |     0.544 |
|             ddr_phy_top0                                                                                                                |     0.538 |
|               u_ddr_calib_top                                                                                                           |     0.029 |
|                 ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl                                                                             |     0.005 |
|                 ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                                                       |     0.006 |
|                 ddr_phy_tempmon_0                                                                                                       |     0.001 |
|                 dqsfind_calib_right.u_ddr_phy_dqs_found_cal                                                                             |     0.002 |
|                 mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay                                                                               |    <0.001 |
|                 mb_wrlvl_inst.u_ddr_phy_wrlvl                                                                                           |     0.003 |
|                 u_ddr_phy_init                                                                                                          |     0.008 |
|                 u_ddr_phy_wrcal                                                                                                         |     0.002 |
|                 u_ddr_prbs_gen                                                                                                          |     0.002 |
|               u_ddr_mc_phy_wrapper                                                                                                      |     0.510 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq                                                                              |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[12].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[13].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[14].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[15].u_iobuf_dq                                                                             |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq                                                                              |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[2].u_iobuf_dq                                                                              |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[3].u_iobuf_dq                                                                              |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[4].u_iobuf_dq                                                                              |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[5].u_iobuf_dq                                                                              |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[6].u_iobuf_dq                                                                              |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[7].u_iobuf_dq                                                                              |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq                                                                              |     0.009 |
|                 gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq                                                                              |     0.009 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs                                                              |     0.016 |
|                   OBUFTDS                                                                                                               |     0.003 |
|                 gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs                                                              |     0.016 |
|                   OBUFTDS                                                                                                               |     0.003 |
|                 u_ddr_mc_phy                                                                                                            |     0.282 |
|                   ddr_phy_4lanes_0.u_ddr_phy_4lanes                                                                                     |     0.121 |
|                     ddr_byte_lane_A.ddr_byte_lane_A                                                                                     |     0.020 |
|                       ddr_byte_group_io                                                                                                 |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                 |    <0.001 |
|                         mem_reg_0_15_0_5                                                                                                |    <0.001 |
|                         mem_reg_0_15_12_17                                                                                              |    <0.001 |
|                         mem_reg_0_15_18_23                                                                                              |    <0.001 |
|                         mem_reg_0_15_24_29                                                                                              |    <0.001 |
|                         mem_reg_0_15_30_35                                                                                              |    <0.001 |
|                         mem_reg_0_15_36_41                                                                                              |    <0.001 |
|                         mem_reg_0_15_42_47                                                                                              |    <0.001 |
|                         mem_reg_0_15_48_53                                                                                              |    <0.001 |
|                         mem_reg_0_15_54_59                                                                                              |    <0.001 |
|                         mem_reg_0_15_6_11                                                                                               |    <0.001 |
|                         mem_reg_0_15_72_77                                                                                              |    <0.001 |
|                     ddr_byte_lane_B.ddr_byte_lane_B                                                                                     |     0.020 |
|                       ddr_byte_group_io                                                                                                 |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                 |    <0.001 |
|                         mem_reg_0_15_0_5                                                                                                |    <0.001 |
|                         mem_reg_0_15_12_17                                                                                              |    <0.001 |
|                         mem_reg_0_15_48_53                                                                                              |    <0.001 |
|                         mem_reg_0_15_54_59                                                                                              |    <0.001 |
|                         mem_reg_0_15_60_65                                                                                              |    <0.001 |
|                         mem_reg_0_15_66_71                                                                                              |    <0.001 |
|                         mem_reg_0_15_6_11                                                                                               |    <0.001 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                                                     |     0.029 |
|                       ddr_byte_group_io                                                                                                 |    <0.001 |
|                       ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf                                                                         |     0.009 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                 |    <0.001 |
|                         mem_reg_0_15_0_5                                                                                                |    <0.001 |
|                         mem_reg_0_15_12_17                                                                                              |    <0.001 |
|                         mem_reg_0_15_18_23                                                                                              |    <0.001 |
|                         mem_reg_0_15_24_29                                                                                              |    <0.001 |
|                         mem_reg_0_15_30_35                                                                                              |    <0.001 |
|                         mem_reg_0_15_36_41                                                                                              |    <0.001 |
|                         mem_reg_0_15_42_47                                                                                              |    <0.001 |
|                         mem_reg_0_15_48_53                                                                                              |    <0.001 |
|                         mem_reg_0_15_54_59                                                                                              |    <0.001 |
|                         mem_reg_0_15_60_65                                                                                              |    <0.001 |
|                         mem_reg_0_15_66_71                                                                                              |    <0.001 |
|                         mem_reg_0_15_6_11                                                                                               |    <0.001 |
|                         mem_reg_0_15_72_77                                                                                              |    <0.001 |
|                   ddr_phy_4lanes_1.u_ddr_phy_4lanes                                                                                     |     0.161 |
|                     ddr_byte_lane_C.ddr_byte_lane_C                                                                                     |     0.055 |
|                       ddr_byte_group_io                                                                                                 |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                     |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                 |    <0.001 |
|                     ddr_byte_lane_D.ddr_byte_lane_D                                                                                     |     0.055 |
|                       ddr_byte_group_io                                                                                                 |     0.031 |
|                       dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                                                                     |    <0.001 |
|                       of_pre_fifo_gen.u_ddr_of_pre_fifo                                                                                 |    <0.001 |
|             mc0                                                                                                                         |     0.006 |
|               bank_mach0                                                                                                                |     0.004 |
|                 arb_mux0                                                                                                                |    <0.001 |
|                   arb_row_col0                                                                                                          |    <0.001 |
|                     col_arb0                                                                                                            |    <0.001 |
|                     pre_4_1_1T_arb.pre_arb0                                                                                             |    <0.001 |
|                     row_arb0                                                                                                            |    <0.001 |
|                   arb_select0                                                                                                           |    <0.001 |
|                 bank_cntrl[0].bank0                                                                                                     |    <0.001 |
|                   bank_compare0                                                                                                         |    <0.001 |
|                   bank_queue0                                                                                                           |    <0.001 |
|                   bank_state0                                                                                                           |    <0.001 |
|                 bank_cntrl[1].bank0                                                                                                     |    <0.001 |
|                   bank_compare0                                                                                                         |    <0.001 |
|                   bank_queue0                                                                                                           |    <0.001 |
|                   bank_state0                                                                                                           |    <0.001 |
|                 bank_cntrl[2].bank0                                                                                                     |    <0.001 |
|                   bank_compare0                                                                                                         |    <0.001 |
|                   bank_queue0                                                                                                           |    <0.001 |
|                   bank_state0                                                                                                           |    <0.001 |
|                 bank_cntrl[3].bank0                                                                                                     |    <0.001 |
|                   bank_compare0                                                                                                         |    <0.001 |
|                   bank_queue0                                                                                                           |    <0.001 |
|                   bank_state0                                                                                                           |    <0.001 |
|                 bank_common0                                                                                                            |    <0.001 |
|               col_mach0                                                                                                                 |    <0.001 |
|                 read_fifo.fifo_ram[0].RAM32M0                                                                                           |    <0.001 |
|                 read_fifo.fifo_ram[1].RAM32M0                                                                                           |    <0.001 |
|               rank_mach0                                                                                                                |    <0.001 |
|                 rank_cntrl[0].rank_cntrl0                                                                                               |    <0.001 |
|                 rank_common0                                                                                                            |    <0.001 |
|                   maintenance_request.maint_arb0                                                                                        |    <0.001 |
|           u_ui_top                                                                                                                      |     0.006 |
|             ui_cmd0                                                                                                                     |    <0.001 |
|             ui_rd_data0                                                                                                                 |     0.003 |
|               not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0                                                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0                                                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0                                                                          |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0                                                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0                                                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0                                                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0                                                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0                                                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0                                                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0                                                                           |    <0.001 |
|               not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0                                                                           |    <0.001 |
|               not_strict_mode.status_ram.RAM32M0                                                                                        |    <0.001 |
|             ui_wr_data0                                                                                                                 |     0.003 |
|               pointer_ram.rams[0].RAM32M0                                                                                               |    <0.001 |
|               pointer_ram.rams[1].RAM32M0                                                                                               |    <0.001 |
|               write_buffer.wr_buffer_ram[0].RAM32M0                                                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[10].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[11].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[12].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[13].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[14].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[15].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[16].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[17].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[18].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[19].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[1].RAM32M0                                                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[20].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[21].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[22].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[23].RAM32M0                                                                                    |    <0.001 |
|               write_buffer.wr_buffer_ram[2].RAM32M0                                                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[3].RAM32M0                                                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[4].RAM32M0                                                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[5].RAM32M0                                                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[6].RAM32M0                                                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[7].RAM32M0                                                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[8].RAM32M0                                                                                     |    <0.001 |
|               write_buffer.wr_buffer_ram[9].RAM32M0                                                                                     |    <0.001 |
|   system_i                                                                                                                              |     1.580 |
|     axi_emc_0                                                                                                                           |     0.009 |
|       U0                                                                                                                                |     0.009 |
|         AXI_EMC_NATIVE_INTERFACE_I                                                                                                      |     0.007 |
|           AXI_EMC_ADDRESS_DECODE_INSTANCE_I                                                                                             |    <0.001 |
|           AXI_EMC_ADDR_GEN_INSTANCE_I                                                                                                   |    <0.001 |
|           RDATA_FIFO_I                                                                                                                  |     0.006 |
|             CNTR_INCR_DECR_ADDN_F_I                                                                                                     |     0.004 |
|             DYNSHREG_F_I                                                                                                                |     0.002 |
|         EMC_CTRL_I                                                                                                                      |     0.002 |
|           ADDR_COUNTER_MUX_I                                                                                                            |    <0.001 |
|           IO_REGISTERS_I                                                                                                                |    <0.001 |
|           IPIC_IF_I                                                                                                                     |    <0.001 |
|             BURST_CNT                                                                                                                   |    <0.001 |
|             BURST_CNT_RDACK                                                                                                             |    <0.001 |
|           MEM_STATE_MACHINE_I                                                                                                           |    <0.001 |
|           MEM_STEER_I                                                                                                                   |    <0.001 |
|     axi_gpio_0                                                                                                                          |    <0.001 |
|       U0                                                                                                                                |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                                            |    <0.001 |
|             I_DECODER                                                                                                                   |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                             |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                             |    <0.001 |
|         gpio_core_1                                                                                                                     |    <0.001 |
|     axi_smc                                                                                                                             |     0.047 |
|       inst                                                                                                                              |     0.047 |
|         clk_map                                                                                                                         |    <0.001 |
|           psr_aclk                                                                                                                      |    <0.001 |
|             U0                                                                                                                          |    <0.001 |
|               EXT_LPF                                                                                                                   |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                               |    <0.001 |
|               SEQ                                                                                                                       |    <0.001 |
|                 SEQ_COUNTER                                                                                                             |    <0.001 |
|         m00_exit_pipeline                                                                                                               |     0.002 |
|           m00_exit                                                                                                                      |     0.002 |
|             inst                                                                                                                        |     0.002 |
|               ar_reg                                                                                                                    |    <0.001 |
|               aw_reg                                                                                                                    |    <0.001 |
|               b_reg                                                                                                                     |    <0.001 |
|               exit_inst                                                                                                                 |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                                                               |    <0.001 |
|                   gen_srls[12].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[14].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[15].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[16].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[17].srl_nx1                                                                                                  |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                                                               |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                                                   |    <0.001 |
|               r_reg                                                                                                                     |    <0.001 |
|               w_reg                                                                                                                     |    <0.001 |
|         m00_nodes                                                                                                                       |     0.004 |
|           m00_ar_node                                                                                                                   |     0.001 |
|             inst                                                                                                                        |     0.001 |
|               inst_mi_handler                                                                                                           |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 inst_ingress                                                                                                            |    <0.001 |
|                   inst_pipeline_valid                                                                                                   |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                                                     |    <0.001 |
|           m00_aw_node                                                                                                                   |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               inst_mi_handler                                                                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 inst_ingress                                                                                                            |    <0.001 |
|                   inst_pipeline_valid                                                                                                   |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                                                     |    <0.001 |
|           m00_b_node                                                                                                                    |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               inst_mi_handler                                                                                                           |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6                                                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                                          |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                                                     |    <0.001 |
|           m00_r_node                                                                                                                    |     0.001 |
|             inst                                                                                                                        |     0.001 |
|               inst_mi_handler                                                                                                           |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52                                                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                                          |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                                                     |    <0.001 |
|           m00_w_node                                                                                                                    |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               inst_mi_handler                                                                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 inst_ingress                                                                                                            |    <0.001 |
|                   inst_pipeline_valid                                                                                                   |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                                                     |    <0.001 |
|         m01_exit_pipeline                                                                                                               |     0.004 |
|           m01_exit                                                                                                                      |     0.004 |
|             inst                                                                                                                        |     0.004 |
|               ar_reg                                                                                                                    |    <0.001 |
|               aw_reg                                                                                                                    |    <0.001 |
|               b_reg                                                                                                                     |    <0.001 |
|               exit_inst                                                                                                                 |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                                                               |    <0.001 |
|                   gen_srls[12].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[14].srl_nx1                                                                                                  |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                                                               |    <0.001 |
|               r_reg                                                                                                                     |    <0.001 |
|               splitter_inst                                                                                                             |     0.003 |
|                 gen_axi4lite.axilite_b2s                                                                                                |     0.003 |
|                   RD.ar_channel_0                                                                                                       |    <0.001 |
|                     ar_cmd_fsm_0                                                                                                        |    <0.001 |
|                     cmd_translator_0                                                                                                    |    <0.001 |
|                       incr_cmd_0                                                                                                        |    <0.001 |
|                   RD.r_channel_0                                                                                                        |    <0.001 |
|                     rd_data_fifo_0                                                                                                      |    <0.001 |
|                     transaction_fifo_0                                                                                                  |    <0.001 |
|                   SI_REG                                                                                                                |    <0.001 |
|                     ar_pipe                                                                                                             |    <0.001 |
|                     aw_pipe                                                                                                             |    <0.001 |
|                     b_pipe                                                                                                              |    <0.001 |
|                     r_pipe                                                                                                              |    <0.001 |
|                   WR.aw_channel_0                                                                                                       |    <0.001 |
|                     aw_cmd_fsm_0                                                                                                        |    <0.001 |
|                     cmd_translator_0                                                                                                    |    <0.001 |
|                       incr_cmd_0                                                                                                        |    <0.001 |
|                     null_beat_supress_0                                                                                                 |    <0.001 |
|                   WR.b_channel_0                                                                                                        |    <0.001 |
|                     gen_b_fifo.bid_fifo_0                                                                                               |    <0.001 |
|                     gen_b_fifo.bresp_fifo_0                                                                                             |    <0.001 |
|               w_reg                                                                                                                     |    <0.001 |
|         m01_nodes                                                                                                                       |     0.004 |
|           m01_ar_node                                                                                                                   |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               inst_mi_handler                                                                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 inst_ingress                                                                                                            |    <0.001 |
|                   inst_pipeline_valid                                                                                                   |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                                                     |    <0.001 |
|           m01_aw_node                                                                                                                   |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               inst_mi_handler                                                                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 inst_ingress                                                                                                            |    <0.001 |
|                   inst_pipeline_valid                                                                                                   |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                                                     |    <0.001 |
|           m01_b_node                                                                                                                    |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               inst_mi_handler                                                                                                           |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6                                                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                                          |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                                                     |    <0.001 |
|           m01_r_node                                                                                                                    |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               inst_mi_handler                                                                                                           |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52                                                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                                          |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                                                     |    <0.001 |
|           m01_w_node                                                                                                                    |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               inst_mi_handler                                                                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 inst_ingress                                                                                                            |    <0.001 |
|                   inst_pipeline_valid                                                                                                   |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                                                     |    <0.001 |
|         s00_entry_pipeline                                                                                                              |     0.024 |
|           s00_mmu                                                                                                                       |     0.007 |
|             inst                                                                                                                        |     0.007 |
|               ar_reg_stall                                                                                                              |    <0.001 |
|               ar_sreg                                                                                                                   |    <0.001 |
|               aw_reg_stall                                                                                                              |    <0.001 |
|               aw_sreg                                                                                                                   |    <0.001 |
|               b_sreg                                                                                                                    |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                                                            |    <0.001 |
|               gen_wroute_fifo.wroute_fifo                                                                                               |    <0.001 |
|                 gen_srls[0].srl_nx1                                                                                                     |    <0.001 |
|                 gen_srls[1].srl_nx1                                                                                                     |    <0.001 |
|               gen_wroute_fifo.wroute_split                                                                                              |    <0.001 |
|               r_sreg                                                                                                                    |     0.001 |
|               w_sreg                                                                                                                    |    <0.001 |
|           s00_si_converter                                                                                                              |     0.012 |
|             inst                                                                                                                        |     0.012 |
|               converter.wrap_narrow_inst                                                                                                |     0.012 |
|                 ar_reg_slice                                                                                                            |    <0.001 |
|                 aw_reg_slice                                                                                                            |    <0.001 |
|                 gen_thread_arb.r_thread_arb                                                                                             |    <0.001 |
|                 gen_thread_loop[0].r_cmd_fifo                                                                                           |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[11].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[9].srl_nx1                                                                                                   |    <0.001 |
|                 gen_thread_loop[0].r_payld_fifo                                                                                         |     0.002 |
|                   cmd_fifo                                                                                                              |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                                                |    <0.001 |
|                     gen_srls[11].srl_nx1                                                                                                |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[11].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[12].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[14].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[15].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[16].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[17].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[18].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[19].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[20].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[21].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[22].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[23].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[24].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[25].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[26].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[27].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[28].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[29].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[30].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[31].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[32].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[33].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[34].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[35].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[37].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[38].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[39].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[40].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[5].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[6].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[7].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[9].srl_nx1                                                                                                   |    <0.001 |
|                 gen_thread_loop[1].r_cmd_fifo                                                                                           |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[11].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[9].srl_nx1                                                                                                   |    <0.001 |
|                 gen_thread_loop[1].r_payld_fifo                                                                                         |     0.001 |
|                   cmd_fifo                                                                                                              |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                                                |    <0.001 |
|                     gen_srls[11].srl_nx1                                                                                                |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[11].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[12].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[14].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[15].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[16].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[17].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[18].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[19].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[20].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[21].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[22].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[23].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[24].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[25].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[26].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[27].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[28].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[29].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[30].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[31].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[32].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[33].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[34].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[35].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[37].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[38].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[39].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[40].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[5].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[6].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[7].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[9].srl_nx1                                                                                                   |    <0.001 |
|                 gen_thread_loop[2].r_cmd_fifo                                                                                           |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[11].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[9].srl_nx1                                                                                                   |    <0.001 |
|                 gen_thread_loop[2].r_payld_fifo                                                                                         |     0.001 |
|                   cmd_fifo                                                                                                              |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                                                |    <0.001 |
|                     gen_srls[11].srl_nx1                                                                                                |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[11].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[12].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[14].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[15].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[16].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[17].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[18].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[19].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[20].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[21].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[22].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[23].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[24].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[25].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[26].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[27].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[28].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[29].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[30].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[31].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[32].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[33].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[34].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[35].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[37].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[38].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[39].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[40].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[5].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[6].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[7].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[9].srl_nx1                                                                                                   |    <0.001 |
|                 gen_thread_loop[3].r_cmd_fifo                                                                                           |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[11].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[9].srl_nx1                                                                                                   |    <0.001 |
|                 gen_thread_loop[3].r_payld_fifo                                                                                         |     0.001 |
|                   cmd_fifo                                                                                                              |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                                                |    <0.001 |
|                     gen_srls[11].srl_nx1                                                                                                |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[11].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[12].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[14].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[15].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[16].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[17].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[18].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[19].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[20].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[21].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[22].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[23].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[24].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[25].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[26].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[27].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[28].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[29].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[30].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[31].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[32].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[33].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[34].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[35].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[37].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[38].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[39].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[40].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[5].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[6].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[7].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[8].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[9].srl_nx1                                                                                                   |    <0.001 |
|                 w_cmd_fifo                                                                                                              |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[10].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                                                   |    <0.001 |
|                 w_payld_fifo                                                                                                            |     0.001 |
|                   cmd_fifo                                                                                                              |    <0.001 |
|                     gen_srls[0].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[10].srl_nx1                                                                                                |    <0.001 |
|                     gen_srls[11].srl_nx1                                                                                                |    <0.001 |
|                     gen_srls[1].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[2].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[3].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[8].srl_nx1                                                                                                 |    <0.001 |
|                     gen_srls[9].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[103].srl_nx1                                                                                                 |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[68].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[69].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[70].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[71].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[72].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[73].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[74].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[75].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[76].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[77].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[78].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[79].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[80].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[81].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[82].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[83].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[84].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[85].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[86].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[87].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[94].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[95].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[96].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[97].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[98].srl_nx1                                                                                                  |    <0.001 |
|               splitter_inst                                                                                                             |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo                                       |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[13].srl_nx1                                                                                                  |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[4].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[5].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[6].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[7].srl_nx1                                                                                                   |    <0.001 |
|           s00_transaction_regulator                                                                                                     |     0.005 |
|             inst                                                                                                                        |     0.005 |
|               gen_endpoint.gen_r_multithread.r_multithread                                                                              |     0.003 |
|                 aid_encode                                                                                                              |    <0.001 |
|                 allocate_queue                                                                                                          |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                                                   |    <0.001 |
|                 cmd_reg                                                                                                                 |     0.001 |
|               gen_endpoint.gen_w_multithread.w_multithread                                                                              |     0.002 |
|                 aid_encode                                                                                                              |    <0.001 |
|                 allocate_queue                                                                                                          |    <0.001 |
|                   gen_srls[0].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[1].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[2].srl_nx1                                                                                                   |    <0.001 |
|                   gen_srls[3].srl_nx1                                                                                                   |    <0.001 |
|                 cmd_reg                                                                                                                 |     0.001 |
|         s00_nodes                                                                                                                       |     0.007 |
|           s00_ar_node                                                                                                                   |     0.002 |
|             inst                                                                                                                        |     0.002 |
|               inst_mi_handler                                                                                                           |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                                          |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                                                     |    <0.001 |
|           s00_aw_node                                                                                                                   |     0.002 |
|             inst                                                                                                                        |     0.002 |
|               inst_mi_handler                                                                                                           |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                                                                   |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                                                    |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                                          |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                                                     |    <0.001 |
|           s00_b_node                                                                                                                    |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               inst_mi_handler                                                                                                           |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                                                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 inst_ingress                                                                                                            |    <0.001 |
|                   inst_pipeline_recv                                                                                                    |    <0.001 |
|                   inst_pipeline_valid                                                                                                   |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                                                  |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter                                                 |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter                                                 |    <0.001 |
|           s00_r_node                                                                                                                    |     0.002 |
|             inst                                                                                                                        |     0.002 |
|               inst_mi_handler                                                                                                           |     0.002 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                                                                  |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 inst_ingress                                                                                                            |    <0.001 |
|                   inst_pipeline_valid                                                                                                   |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                                                                  |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter                                                 |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter                                                 |    <0.001 |
|           s00_w_node                                                                                                                    |     0.001 |
|             inst                                                                                                                        |     0.001 |
|               inst_mi_handler                                                                                                           |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                                                       |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                                                                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                                                         |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                                                        |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                                                      |    <0.001 |
|                       xpm_memory_base_inst                                                                                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                                                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                                                             |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                                                          |    <0.001 |
|               inst_si_handler                                                                                                           |    <0.001 |
|                 inst_arb_stall_late                                                                                                     |    <0.001 |
|         switchboards                                                                                                                    |     0.002 |
|           ar_switchboard                                                                                                                |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                                                |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                                                                |    <0.001 |
|           aw_switchboard                                                                                                                |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                                                |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                                                                |    <0.001 |
|           b_switchboard                                                                                                                 |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                                                |    <0.001 |
|           r_switchboard                                                                                                                 |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                                                |    <0.001 |
|           w_switchboard                                                                                                                 |    <0.001 |
|             inst                                                                                                                        |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                                                                |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                                                                |    <0.001 |
|     processing_system7_0                                                                                                                |     1.523 |
|       inst                                                                                                                              |     1.523 |
|     rst_ps7_0_100M                                                                                                                      |    <0.001 |
|       U0                                                                                                                                |    <0.001 |
|         EXT_LPF                                                                                                                         |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                                     |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                                     |    <0.001 |
|         SEQ                                                                                                                             |    <0.001 |
|           SEQ_COUNTER                                                                                                                   |    <0.001 |
|   u_ila_0                                                                                                                               |     0.015 |
|     inst                                                                                                                                |     0.015 |
|       ila_core_inst                                                                                                                     |     0.015 |
|         ila_trace_memory_inst                                                                                                           |     0.002 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                                      |     0.002 |
|             inst_blk_mem_gen                                                                                                            |     0.002 |
|               gnbram.gnativebmg.native_blk_mem_gen                                                                                      |     0.002 |
|                 valid.cstr                                                                                                              |     0.002 |
|                   ramloop[0].ram.r                                                                                                      |    <0.001 |
|                     prim_noinit.ram                                                                                                     |    <0.001 |
|                   ramloop[1].ram.r                                                                                                      |     0.001 |
|                     prim_noinit.ram                                                                                                     |     0.001 |
|         u_ila_cap_ctrl                                                                                                                  |     0.002 |
|           U_CDONE                                                                                                                       |    <0.001 |
|           U_NS0                                                                                                                         |    <0.001 |
|           U_NS1                                                                                                                         |    <0.001 |
|           u_cap_addrgen                                                                                                                 |     0.002 |
|             U_CMPRESET                                                                                                                  |    <0.001 |
|             u_cap_sample_counter                                                                                                        |    <0.001 |
|               U_SCE                                                                                                                     |    <0.001 |
|               U_SCMPCE                                                                                                                  |    <0.001 |
|               U_SCRST                                                                                                                   |    <0.001 |
|               u_scnt_cmp                                                                                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                 |    <0.001 |
|                   DUT                                                                                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                        |    <0.001 |
|                       u_srlA                                                                                                            |    <0.001 |
|                       u_srlB                                                                                                            |    <0.001 |
|                       u_srlC                                                                                                            |    <0.001 |
|                       u_srlD                                                                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                        |    <0.001 |
|                       u_srlA                                                                                                            |    <0.001 |
|                       u_srlB                                                                                                            |    <0.001 |
|                       u_srlC                                                                                                            |    <0.001 |
|                       u_srlD                                                                                                            |    <0.001 |
|             u_cap_window_counter                                                                                                        |    <0.001 |
|               U_WCE                                                                                                                     |    <0.001 |
|               U_WHCMPCE                                                                                                                 |    <0.001 |
|               U_WLCMPCE                                                                                                                 |    <0.001 |
|               u_wcnt_hcmp                                                                                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                 |    <0.001 |
|                   DUT                                                                                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                        |    <0.001 |
|                       u_srlA                                                                                                            |    <0.001 |
|                       u_srlB                                                                                                            |    <0.001 |
|                       u_srlC                                                                                                            |    <0.001 |
|                       u_srlD                                                                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                        |    <0.001 |
|                       u_srlA                                                                                                            |    <0.001 |
|                       u_srlB                                                                                                            |    <0.001 |
|                       u_srlC                                                                                                            |    <0.001 |
|                       u_srlD                                                                                                            |    <0.001 |
|               u_wcnt_lcmp                                                                                                               |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                 |    <0.001 |
|                   DUT                                                                                                                   |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                        |    <0.001 |
|                       u_srlA                                                                                                            |    <0.001 |
|                       u_srlB                                                                                                            |    <0.001 |
|                       u_srlC                                                                                                            |    <0.001 |
|                       u_srlD                                                                                                            |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                        |    <0.001 |
|                       u_srlA                                                                                                            |    <0.001 |
|                       u_srlB                                                                                                            |    <0.001 |
|                       u_srlC                                                                                                            |    <0.001 |
|                       u_srlD                                                                                                            |    <0.001 |
|         u_ila_regs                                                                                                                      |     0.007 |
|           MU_SRL[0].mu_srl_reg                                                                                                          |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                                                                          |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                                                                          |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                                                                          |    <0.001 |
|           U_XSDB_SLAVE                                                                                                                  |     0.003 |
|           reg_15                                                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                          |    <0.001 |
|           reg_16                                                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                          |    <0.001 |
|           reg_17                                                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                          |    <0.001 |
|           reg_18                                                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                          |    <0.001 |
|           reg_19                                                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                          |    <0.001 |
|           reg_1a                                                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                          |    <0.001 |
|           reg_6                                                                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                          |    <0.001 |
|           reg_7                                                                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                          |    <0.001 |
|           reg_8                                                                                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                        |    <0.001 |
|           reg_80                                                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                          |    <0.001 |
|           reg_81                                                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                          |    <0.001 |
|           reg_82                                                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                          |    <0.001 |
|           reg_83                                                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                          |    <0.001 |
|           reg_84                                                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                          |    <0.001 |
|           reg_85                                                                                                                        |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                          |    <0.001 |
|           reg_887                                                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                        |    <0.001 |
|           reg_88d                                                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                        |    <0.001 |
|           reg_890                                                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                        |    <0.001 |
|           reg_9                                                                                                                         |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                        |    <0.001 |
|           reg_srl_fff                                                                                                                   |    <0.001 |
|           reg_stream_ffd                                                                                                                |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                          |    <0.001 |
|           reg_stream_ffe                                                                                                                |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                        |    <0.001 |
|         u_ila_reset_ctrl                                                                                                                |    <0.001 |
|           arm_detection_inst                                                                                                            |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                                                                    |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                                                                   |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                                                                   |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                                                                  |    <0.001 |
|           halt_detection_inst                                                                                                           |    <0.001 |
|         u_trig                                                                                                                          |     0.002 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                                                                |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                     |    <0.001 |
|               DUT                                                                                                                       |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                            |    <0.001 |
|                   u_srlA                                                                                                                |    <0.001 |
|                   u_srlB                                                                                                                |    <0.001 |
|                   u_srlC                                                                                                                |    <0.001 |
|                   u_srlD                                                                                                                |    <0.001 |
|           U_TM                                                                                                                          |     0.001 |
|             N_DDR_MODE.G_NMU[0].U_M                                                                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                   |    <0.001 |
|                 DUT                                                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                          |    <0.001 |
|                     u_srlA                                                                                                              |    <0.001 |
|                     u_srlB                                                                                                              |    <0.001 |
|                     u_srlC                                                                                                              |    <0.001 |
|                     u_srlD                                                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                          |    <0.001 |
|                     u_srlA                                                                                                              |    <0.001 |
|                     u_srlB                                                                                                              |    <0.001 |
|                     u_srlC                                                                                                              |    <0.001 |
|                     u_srlD                                                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                   |    <0.001 |
|                 DUT                                                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                          |    <0.001 |
|                     u_srlA                                                                                                              |    <0.001 |
|                     u_srlB                                                                                                              |    <0.001 |
|                     u_srlC                                                                                                              |    <0.001 |
|                     u_srlD                                                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                          |    <0.001 |
|                     u_srlA                                                                                                              |    <0.001 |
|                     u_srlB                                                                                                              |    <0.001 |
|                     u_srlC                                                                                                              |    <0.001 |
|                     u_srlD                                                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                          |    <0.001 |
|                     u_srlA                                                                                                              |    <0.001 |
|                     u_srlB                                                                                                              |    <0.001 |
|                     u_srlC                                                                                                              |    <0.001 |
|                     u_srlD                                                                                                              |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                          |    <0.001 |
|                     u_srlA                                                                                                              |    <0.001 |
|                     u_srlB                                                                                                              |    <0.001 |
|                     u_srlC                                                                                                              |    <0.001 |
|                     u_srlD                                                                                                              |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                                                                   |    <0.001 |
|                 DUT                                                                                                                     |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                          |    <0.001 |
|                     u_srlA                                                                                                              |    <0.001 |
|                     u_srlB                                                                                                              |    <0.001 |
|                     u_srlC                                                                                                              |    <0.001 |
|                     u_srlD                                                                                                              |    <0.001 |
|         xsdb_memory_read_inst                                                                                                           |    <0.001 |
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------+


