Simulation Parameters:
Trace Prefix: test_traces/test
Set Index Bits: 2
Associativity: 2
Block Bits: 5
Block Size (Bytes): 32
Number of Sets: 4
Cache Size (KB per core): 0.25
MESI Protocol: Enabled
Write Policy: Write-back, Write-allocate
Replacement Policy: LRU (invalid lines replaced first)
Bus Arbitration: Priority-based with Round-Robin (BusRdX > BusRd > WriteBack)
Memory Latency: 100 cycles

Core 0 Statistics:
Total Instructions: 10
Total Reads: 6
Total Writes: 4
Total Execution Cycles: 222
Idle Cycles: 1077
Cache Misses: 5
Cache Miss Rate: 50.00%
Cache Evictions: 2
Writebacks: 0
Bus Invalidations: 2
Data Traffic (Bytes): 608

Core 1 Statistics:
Total Instructions: 6
Total Reads: 3
Total Writes: 3
Total Execution Cycles: 350
Idle Cycles: 949
Cache Misses: 3
Cache Miss Rate: 50.00%
Cache Evictions: 1
Writebacks: 1
Bus Invalidations: 0
Data Traffic (Bytes): 608

Core 2 Statistics:
Total Instructions: 5
Total Reads: 3
Total Writes: 2
Total Execution Cycles: 335
Idle Cycles: 964
Cache Misses: 3
Cache Miss Rate: 60.00%
Cache Evictions: 1
Writebacks: 1
Bus Invalidations: 0
Data Traffic (Bytes): 608

Core 3 Statistics:
Total Instructions: 5
Total Reads: 3
Total Writes: 2
Total Execution Cycles: 2
Idle Cycles: 1297
Cache Misses: 3
Cache Miss Rate: 60.00%
Cache Evictions: 1
Writebacks: 1
Bus Invalidations: 0
Data Traffic (Bytes): 608

Overall Bus Summary:
Total Bus Transactions: 19
Total Bus Traffic (Bytes): 608
