<dec f='llvm/build/lib/Target/Hexagon/HexagonGenRegisterInfo.inc' l='91' type='71'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.h' l='111' u='r' c='_ZNK4llvm16HexagonMCChecker14isLoopRegisterEj'/>
<use f='llvm/build/lib/Target/Hexagon/HexagonGenAsmMatcher.inc' l='7050' c='_ZL20validateOperandClassRN4llvm18MCParsedAsmOperandEN12_GLOBAL__N_114MatchClassKindE'/>
<use f='llvm/llvm/lib/Target/Hexagon/Disassembler/HexagonDisassembler.cpp' l='661' u='r' c='_ZL26DecodeCtrRegsRegisterClassRN4llvm6MCInstEjmPKv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='999' u='r' c='_ZNK12_GLOBAL__N_120HexagonHardwareLoops22isInvalidLoopOperationEPKN4llvm12MachineInstrEb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='304' u='r' c='_ZNK4llvm21HexagonTargetLowering17getRegisterByNameEPKcNS_3LLTERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonRegisterInfo.cpp' l='151' u='r' c='_ZNK4llvm19HexagonRegisterInfo15getReservedRegsERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp' l='45' u='a' c='_ZN4llvm16HexagonMCChecker4initEv'/>
