-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity IQuantize is
generic (
    C_M_AXI_BUS_DST_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_BUS_DST_ID_WIDTH : INTEGER := 1;
    C_M_AXI_BUS_DST_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BUS_DST_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_BUS_DST_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BUS_DST_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BUS_DST_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BUS_DST_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BUS_SRC_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_BUS_SRC_ID_WIDTH : INTEGER := 1;
    C_M_AXI_BUS_SRC_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BUS_SRC_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_BUS_SRC_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BUS_SRC_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BUS_SRC_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_BUS_SRC_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_BUS_CTRL_ADDR_WIDTH : INTEGER := 5;
    C_S_AXI_BUS_CTRL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_BUS_DST_USER_VALUE : INTEGER := 0;
    C_M_AXI_BUS_DST_PROT_VALUE : INTEGER := 0;
    C_M_AXI_BUS_DST_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_BUS_SRC_USER_VALUE : INTEGER := 0;
    C_M_AXI_BUS_SRC_PROT_VALUE : INTEGER := 0;
    C_M_AXI_BUS_SRC_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_BUS_DST_AWVALID : OUT STD_LOGIC;
    m_axi_BUS_DST_AWREADY : IN STD_LOGIC;
    m_axi_BUS_DST_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_ADDR_WIDTH-1 downto 0);
    m_axi_BUS_DST_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_ID_WIDTH-1 downto 0);
    m_axi_BUS_DST_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_BUS_DST_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_BUS_DST_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BUS_DST_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BUS_DST_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BUS_DST_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_BUS_DST_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BUS_DST_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BUS_DST_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_AWUSER_WIDTH-1 downto 0);
    m_axi_BUS_DST_WVALID : OUT STD_LOGIC;
    m_axi_BUS_DST_WREADY : IN STD_LOGIC;
    m_axi_BUS_DST_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_DATA_WIDTH-1 downto 0);
    m_axi_BUS_DST_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_DATA_WIDTH/8-1 downto 0);
    m_axi_BUS_DST_WLAST : OUT STD_LOGIC;
    m_axi_BUS_DST_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_ID_WIDTH-1 downto 0);
    m_axi_BUS_DST_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_WUSER_WIDTH-1 downto 0);
    m_axi_BUS_DST_ARVALID : OUT STD_LOGIC;
    m_axi_BUS_DST_ARREADY : IN STD_LOGIC;
    m_axi_BUS_DST_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_ADDR_WIDTH-1 downto 0);
    m_axi_BUS_DST_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_ID_WIDTH-1 downto 0);
    m_axi_BUS_DST_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_BUS_DST_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_BUS_DST_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BUS_DST_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BUS_DST_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BUS_DST_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_BUS_DST_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BUS_DST_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BUS_DST_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_ARUSER_WIDTH-1 downto 0);
    m_axi_BUS_DST_RVALID : IN STD_LOGIC;
    m_axi_BUS_DST_RREADY : OUT STD_LOGIC;
    m_axi_BUS_DST_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_DATA_WIDTH-1 downto 0);
    m_axi_BUS_DST_RLAST : IN STD_LOGIC;
    m_axi_BUS_DST_RID : IN STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_ID_WIDTH-1 downto 0);
    m_axi_BUS_DST_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_RUSER_WIDTH-1 downto 0);
    m_axi_BUS_DST_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BUS_DST_BVALID : IN STD_LOGIC;
    m_axi_BUS_DST_BREADY : OUT STD_LOGIC;
    m_axi_BUS_DST_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BUS_DST_BID : IN STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_ID_WIDTH-1 downto 0);
    m_axi_BUS_DST_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUS_DST_BUSER_WIDTH-1 downto 0);
    m_axi_BUS_SRC_AWVALID : OUT STD_LOGIC;
    m_axi_BUS_SRC_AWREADY : IN STD_LOGIC;
    m_axi_BUS_SRC_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_ADDR_WIDTH-1 downto 0);
    m_axi_BUS_SRC_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_ID_WIDTH-1 downto 0);
    m_axi_BUS_SRC_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_BUS_SRC_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_BUS_SRC_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BUS_SRC_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BUS_SRC_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BUS_SRC_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_BUS_SRC_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BUS_SRC_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BUS_SRC_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_AWUSER_WIDTH-1 downto 0);
    m_axi_BUS_SRC_WVALID : OUT STD_LOGIC;
    m_axi_BUS_SRC_WREADY : IN STD_LOGIC;
    m_axi_BUS_SRC_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_DATA_WIDTH-1 downto 0);
    m_axi_BUS_SRC_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_DATA_WIDTH/8-1 downto 0);
    m_axi_BUS_SRC_WLAST : OUT STD_LOGIC;
    m_axi_BUS_SRC_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_ID_WIDTH-1 downto 0);
    m_axi_BUS_SRC_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_WUSER_WIDTH-1 downto 0);
    m_axi_BUS_SRC_ARVALID : OUT STD_LOGIC;
    m_axi_BUS_SRC_ARREADY : IN STD_LOGIC;
    m_axi_BUS_SRC_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_ADDR_WIDTH-1 downto 0);
    m_axi_BUS_SRC_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_ID_WIDTH-1 downto 0);
    m_axi_BUS_SRC_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_BUS_SRC_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_BUS_SRC_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BUS_SRC_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BUS_SRC_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BUS_SRC_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_BUS_SRC_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BUS_SRC_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_BUS_SRC_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_ARUSER_WIDTH-1 downto 0);
    m_axi_BUS_SRC_RVALID : IN STD_LOGIC;
    m_axi_BUS_SRC_RREADY : OUT STD_LOGIC;
    m_axi_BUS_SRC_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_DATA_WIDTH-1 downto 0);
    m_axi_BUS_SRC_RLAST : IN STD_LOGIC;
    m_axi_BUS_SRC_RID : IN STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_ID_WIDTH-1 downto 0);
    m_axi_BUS_SRC_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_RUSER_WIDTH-1 downto 0);
    m_axi_BUS_SRC_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BUS_SRC_BVALID : IN STD_LOGIC;
    m_axi_BUS_SRC_BREADY : OUT STD_LOGIC;
    m_axi_BUS_SRC_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_BUS_SRC_BID : IN STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_ID_WIDTH-1 downto 0);
    m_axi_BUS_SRC_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUS_SRC_BUSER_WIDTH-1 downto 0);
    s_axi_BUS_CTRL_AWVALID : IN STD_LOGIC;
    s_axi_BUS_CTRL_AWREADY : OUT STD_LOGIC;
    s_axi_BUS_CTRL_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_BUS_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_BUS_CTRL_WVALID : IN STD_LOGIC;
    s_axi_BUS_CTRL_WREADY : OUT STD_LOGIC;
    s_axi_BUS_CTRL_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_BUS_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_BUS_CTRL_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_BUS_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_BUS_CTRL_ARVALID : IN STD_LOGIC;
    s_axi_BUS_CTRL_ARREADY : OUT STD_LOGIC;
    s_axi_BUS_CTRL_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_BUS_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_BUS_CTRL_RVALID : OUT STD_LOGIC;
    s_axi_BUS_CTRL_RREADY : IN STD_LOGIC;
    s_axi_BUS_CTRL_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_BUS_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_BUS_CTRL_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_BUS_CTRL_BVALID : OUT STD_LOGIC;
    s_axi_BUS_CTRL_BREADY : IN STD_LOGIC;
    s_axi_BUS_CTRL_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of IQuantize is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "IQuantize,hls_ip_2017_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-i,HLS_INPUT_CLOCK=3.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.625000,HLS_SYN_LAT=242,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=64,HLS_SYN_FF=9687,HLS_SYN_LUT=7946}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000100000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000001000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000010000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000100000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (22 downto 0) := "00000000001000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (22 downto 0) := "00000000010000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (22 downto 0) := "00000000100000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (22 downto 0) := "00000001000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (22 downto 0) := "00000010000000000000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (22 downto 0) := "00000100000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (22 downto 0) := "00001000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (22 downto 0) := "00010000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (22 downto 0) := "00100000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (22 downto 0) := "01000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (22 downto 0) := "10000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal matrix : STD_LOGIC_VECTOR (31 downto 0);
    signal qmatrix : STD_LOGIC_VECTOR (31 downto 0);
    signal BUS_DST_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal BUS_DST_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal BUS_DST_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal exitcond3_reg_4946 : STD_LOGIC_VECTOR (0 downto 0);
    signal BUS_DST_blk_n_W : STD_LOGIC;
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal exitcond4_reg_5492 : STD_LOGIC_VECTOR (0 downto 0);
    signal BUS_DST_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal BUS_SRC_blk_n_AR : STD_LOGIC;
    signal BUS_SRC_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal BUS_DST_AWVALID : STD_LOGIC;
    signal BUS_DST_AWREADY : STD_LOGIC;
    signal BUS_DST_WVALID : STD_LOGIC;
    signal BUS_DST_WREADY : STD_LOGIC;
    signal BUS_DST_ARVALID : STD_LOGIC;
    signal BUS_DST_ARREADY : STD_LOGIC;
    signal BUS_DST_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal BUS_DST_RVALID : STD_LOGIC;
    signal BUS_DST_RREADY : STD_LOGIC;
    signal BUS_DST_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal BUS_DST_RLAST : STD_LOGIC;
    signal BUS_DST_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal BUS_DST_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal BUS_DST_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal BUS_DST_BVALID : STD_LOGIC;
    signal BUS_DST_BREADY : STD_LOGIC;
    signal BUS_DST_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal BUS_DST_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal BUS_DST_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal BUS_SRC_AWREADY : STD_LOGIC;
    signal BUS_SRC_WREADY : STD_LOGIC;
    signal BUS_SRC_ARVALID : STD_LOGIC;
    signal BUS_SRC_ARREADY : STD_LOGIC;
    signal BUS_SRC_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal BUS_SRC_RVALID : STD_LOGIC;
    signal BUS_SRC_RREADY : STD_LOGIC;
    signal BUS_SRC_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal BUS_SRC_RLAST : STD_LOGIC;
    signal BUS_SRC_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal BUS_SRC_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal BUS_SRC_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal BUS_SRC_BVALID : STD_LOGIC;
    signal BUS_SRC_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal BUS_SRC_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal BUS_SRC_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_reg_719 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar8_reg_730 : STD_LOGIC_VECTOR (5 downto 0);
    signal inp2_buf_15_1_1_reg_741 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_0_1_reg_752 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_14_1_1_reg_763 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_14_0_1_reg_774 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_13_1_1_reg_785 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_13_0_1_reg_796 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_12_1_1_reg_807 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_12_0_1_reg_818 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_11_1_1_reg_829 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_11_0_1_reg_840 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_10_1_1_reg_851 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_10_0_1_reg_862 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_9_1_1_reg_873 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_9_0_1_reg_884 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_8_1_1_reg_895 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_8_0_1_reg_906 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_7_1_1_reg_917 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_7_0_1_reg_928 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_6_1_1_reg_939 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_6_0_1_reg_950 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_5_1_1_reg_961 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_5_0_1_reg_972 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_4_1_1_reg_983 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_4_0_1_reg_994 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_3_1_1_reg_1005 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_3_0_1_reg_1016 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_2_1_1_reg_1027 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_2_0_1_reg_1038 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_1_1_1_reg_1049 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_1_0_1_reg_1060 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_0_1_1_reg_1071 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_0_0_1_reg_1082 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar1_reg_3216 : STD_LOGIC_VECTOR (5 downto 0);
    signal qmatrix3_reg_4829 : STD_LOGIC_VECTOR (29 downto 0);
    signal matrix1_reg_4834 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_sig_ioackin_BUS_SRC_ARREADY : STD_LOGIC;
    signal ap_sig_ioackin_BUS_DST_ARREADY : STD_LOGIC;
    signal ap_block_state2_io : BOOLEAN;
    signal BUS_DST_addr_reg_4845 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond1_fu_3363_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal i_1_fu_3369_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_1_reg_4856 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond2_fu_3375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state10_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal indvar_next_fu_3381_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal tmp_1_fu_3387_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_1_reg_4870 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_pp0_iter1_tmp_1_reg_4870 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_reg_4874 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp0_iter1_tmp_3_reg_4874 : STD_LOGIC_VECTOR (0 downto 0);
    signal inp1_buf_0_0_reg_4910 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond3_fu_3751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state14_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state15_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state16_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal ap_reg_pp1_iter1_exitcond3_reg_4946 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvar_next9_fu_3757_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal tmp_4_fu_3763_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_4_reg_4955 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_pp1_iter1_tmp_4_reg_4955 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_6_reg_4959 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_pp1_iter1_tmp_6_reg_4959 : STD_LOGIC_VECTOR (0 downto 0);
    signal inp2_buf_0_1_10_reg_4995 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond_fu_3999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal tmp_7_fu_4005_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_5035 : STD_LOGIC_VECTOR (0 downto 0);
    signal inp1_buf_load_0_phi_fu_4013_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_0_phi_reg_5071 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_0_phi_fu_4021_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_0_phi_reg_5076 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_1_phi_fu_4029_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_1_phi_reg_5081 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_12_phi_fu_4037_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_12_phi_reg_5086 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_2_phi_fu_4045_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_2_phi_reg_5091 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_2_phi_fu_4053_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_2_phi_reg_5096 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_3_phi_fu_4061_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_3_phi_reg_5101 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_3_phi_fu_4069_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_3_phi_reg_5106 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_4_phi_fu_4077_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_4_phi_reg_5111 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_4_phi_fu_4085_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_4_phi_reg_5116 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_5_phi_fu_4093_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_5_phi_reg_5121 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_5_phi_fu_4101_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_5_phi_reg_5126 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_6_phi_fu_4109_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_6_phi_reg_5131 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_6_phi_fu_4117_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_6_phi_reg_5136 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_7_phi_fu_4125_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_7_phi_reg_5141 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_7_phi_fu_4133_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_7_phi_reg_5146 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_8_phi_fu_4141_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_8_phi_reg_5151 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_8_phi_fu_4149_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_8_phi_reg_5156 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_9_phi_fu_4157_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_9_phi_reg_5161 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_9_phi_fu_4165_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_9_phi_reg_5166 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_10_phi_fu_4173_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_10_phi_reg_5171 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_10_phi_fu_4181_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_10_phi_reg_5176 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_11_phi_fu_4189_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_11_phi_reg_5181 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_11_phi_fu_4197_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_11_phi_reg_5186 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_12_phi_fu_4205_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_12_phi_reg_5191 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_124_ph_fu_4213_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_124_ph_reg_5196 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_13_phi_fu_4221_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_13_phi_reg_5201 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_13_phi_fu_4229_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_13_phi_reg_5206 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_14_phi_fu_4237_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_14_phi_reg_5211 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_14_phi_fu_4245_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_14_phi_reg_5216 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_15_phi_fu_4253_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_load_15_phi_reg_5221 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_15_phi_fu_4261_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_load_15_phi_reg_5226 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_1_s_fu_4269_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal k_1_s_reg_5231 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_4275_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_0_1_9_reg_5236 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal grp_fu_4279_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_1_1_9_reg_5242 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4283_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_2_1_9_reg_5248 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4287_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_3_1_9_reg_5254 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4291_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_4_1_9_reg_5260 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4295_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_5_1_9_reg_5266 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4299_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_6_1_9_reg_5272 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4303_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_7_1_9_reg_5278 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4307_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_8_1_9_reg_5284 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4311_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_9_1_9_reg_5290 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4315_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_10_1_9_reg_5296 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4319_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_11_1_9_reg_5302 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4323_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_12_1_9_reg_5308 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4327_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_13_1_9_reg_5314 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4331_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_14_1_9_reg_5320 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_4335_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_25_reg_5326 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_0_1_4_fu_4339_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal inp2_buf_0_1_8_fu_4345_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_1_1_4_fu_4351_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_1_1_8_fu_4357_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_2_1_4_fu_4363_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_2_1_8_fu_4369_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_3_1_4_fu_4375_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_3_1_8_fu_4381_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_4_1_4_fu_4387_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_4_1_8_fu_4393_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_5_1_4_fu_4399_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_5_1_8_fu_4405_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_6_1_4_fu_4411_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_6_1_8_fu_4417_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_7_1_4_fu_4423_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_7_1_8_fu_4429_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_8_1_4_fu_4435_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_8_1_8_fu_4441_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_9_1_4_fu_4447_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_9_1_8_fu_4453_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_10_1_4_fu_4459_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_10_1_8_fu_4465_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_11_1_4_fu_4471_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_11_1_8_fu_4477_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_12_1_4_fu_4483_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_12_1_8_fu_4489_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_13_1_4_fu_4495_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_13_1_8_fu_4501_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_14_1_4_fu_4507_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_14_1_8_fu_4513_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_4_fu_4519_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_24_fu_4525_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond4_fu_4531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state22_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state23_pp2_stage0_iter1 : BOOLEAN;
    signal ap_sig_ioackin_BUS_DST_WREADY : STD_LOGIC;
    signal ap_block_state23_io : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal indvar_next1_fu_4537_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal tmp_5_fu_4567_p34 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_reg_5501 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state10 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state22 : STD_LOGIC;
    signal inp2_buf_15_1_3_reg_2821 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_reg_324 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal inp2_buf_15_0_3_reg_2833 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_0_reg_336 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_14_1_3_reg_2845 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_14_1_reg_348 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_14_0_3_reg_2857 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_14_0_reg_360 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_13_1_3_reg_2869 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_13_1_reg_372 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_13_0_3_reg_2881 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_13_0_reg_384 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_12_1_3_reg_2893 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_12_1_reg_396 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_12_0_3_reg_2905 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_12_0_reg_408 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_11_1_3_reg_2917 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_11_1_reg_420 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_11_0_3_reg_2929 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_11_0_reg_432 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_10_1_3_reg_2941 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_10_1_reg_444 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_10_0_3_reg_2953 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_10_0_reg_456 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_9_1_3_reg_2965 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_9_1_reg_468 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_9_0_3_reg_2977 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_9_0_reg_480 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_8_1_3_reg_2989 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_8_1_reg_492 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_8_0_3_reg_3001 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_8_0_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_7_1_3_reg_3013 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_7_1_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_7_0_3_reg_3025 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_7_0_reg_528 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_6_1_3_reg_3037 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_6_1_reg_540 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_6_0_3_reg_3049 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_6_0_reg_552 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_5_1_3_reg_3061 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_5_1_reg_564 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_5_0_3_reg_3073 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_5_0_reg_576 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_4_1_3_reg_3085 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_4_1_reg_588 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_4_0_3_reg_3097 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_4_0_reg_600 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_3_1_3_reg_3109 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_3_1_reg_612 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_3_0_3_reg_3121 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_3_0_reg_624 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_2_1_3_reg_3133 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_2_1_reg_636 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_2_0_3_reg_3145 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_2_0_reg_648 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_1_1_3_reg_3157 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_1_1_reg_660 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_1_0_3_reg_3169 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_1_0_reg_672 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_0_1_3_reg_3181 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_0_1_reg_684 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_0_0_s_reg_3193 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_0_0_reg_696 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_reg_708 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_ioackin_BUS_DST_AWREADY : STD_LOGIC;
    signal ap_phi_mux_inp2_buf_15_1_2_phi_fu_1097_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_15_0_s_phi_fu_1151_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_14_1_2_phi_fu_1205_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_14_0_s_phi_fu_1259_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_13_1_2_phi_fu_1313_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_13_0_s_phi_fu_1367_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_12_1_2_phi_fu_1421_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_12_0_s_phi_fu_1475_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_11_1_2_phi_fu_1529_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_11_0_s_phi_fu_1583_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_10_1_2_phi_fu_1637_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_10_0_s_phi_fu_1691_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_9_1_2_phi_fu_1745_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_9_0_s_phi_fu_1799_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_8_1_2_phi_fu_1853_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_8_0_s_phi_fu_1907_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_7_1_2_phi_fu_1961_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_7_0_s_phi_fu_2015_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_6_1_2_phi_fu_2069_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_6_0_s_phi_fu_2123_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_5_1_2_phi_fu_2177_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_5_0_s_phi_fu_2231_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_4_1_2_phi_fu_2285_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_4_0_s_phi_fu_2339_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_3_1_2_phi_fu_2393_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_3_0_s_phi_fu_2447_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_2_1_2_phi_fu_2501_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_2_0_s_phi_fu_2555_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_1_1_2_phi_fu_2609_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_1_0_s_phi_fu_2663_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_0_1_2_phi_fu_2717_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_inp2_buf_0_0_2_phi_fu_2771_p32 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_5_fu_3985_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_15_1_2_reg_1093 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_7_fu_3992_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_15_0_s_reg_1147 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_14_1_2_reg_1201 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_14_1_5_fu_3775_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_14_0_s_reg_1255 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_22_fu_3782_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_13_1_2_reg_1309 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_13_1_5_fu_3789_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_13_0_s_reg_1363 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_21_fu_3796_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_12_1_2_reg_1417 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_12_1_5_fu_3803_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_12_0_s_reg_1471 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_20_fu_3810_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_11_1_2_reg_1525 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_11_1_5_fu_3817_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_11_0_s_reg_1579 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_19_fu_3824_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_10_1_2_reg_1633 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_10_1_5_fu_3831_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_10_0_s_reg_1687 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_18_fu_3838_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_9_1_2_reg_1741 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_9_1_5_fu_3845_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_9_0_s_reg_1795 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_17_fu_3852_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_8_1_2_reg_1849 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_8_1_5_fu_3859_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_8_0_s_reg_1903 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_16_fu_3866_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_7_1_2_reg_1957 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_7_1_5_fu_3873_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_7_0_s_reg_2011 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_15_fu_3880_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_6_1_2_reg_2065 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_6_1_5_fu_3887_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_6_0_s_reg_2119 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_14_fu_3894_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_5_1_2_reg_2173 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_5_1_5_fu_3901_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_5_0_s_reg_2227 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_13_fu_3908_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_4_1_2_reg_2281 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_4_1_5_fu_3915_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_4_0_s_reg_2335 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_12_fu_3922_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_3_1_2_reg_2389 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_3_1_5_fu_3929_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_3_0_s_reg_2443 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_11_fu_3936_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_2_1_2_reg_2497 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_2_1_5_fu_3943_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_2_0_s_reg_2551 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_10_fu_3950_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_1_1_2_reg_2605 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_1_1_5_fu_3957_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_1_0_s_reg_2659 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_9_fu_3964_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_0_1_2_reg_2713 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_0_1_5_fu_3971_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp1_iter2_inp2_buf_0_0_2_reg_2767 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp2_buf_15_1_8_fu_3978_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal k_reg_3205 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_3343_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_2_fu_3353_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ioackin_BUS_SRC_ARREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_BUS_DST_ARREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_BUS_DST_AWREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_BUS_DST_WREADY : STD_LOGIC := '0';
    signal ap_block_pp2_stage0_01001 : BOOLEAN;
    signal inp1_buf_0_1_2_fu_150 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_4_fu_3713_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_33_fu_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_3_fu_3707_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_34_fu_158 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_6_fu_3691_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_35_fu_162 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_5_fu_3685_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_36_fu_166 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_8_fu_3669_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_37_fu_170 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_7_fu_3663_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_38_fu_174 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_65_fu_3647_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_39_fu_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_9_fu_3641_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_40_fu_182 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_67_fu_3625_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_41_fu_186 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_66_fu_3619_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_42_fu_190 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_69_fu_3603_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_43_fu_194 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_68_fu_3597_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_44_fu_198 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_71_fu_3581_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_45_fu_202 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_70_fu_3575_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_46_fu_206 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_73_fu_3559_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_47_fu_210 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_72_fu_3553_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_48_fu_214 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_75_fu_3537_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_49_fu_218 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_74_fu_3531_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_50_fu_222 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_77_fu_3515_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_51_fu_226 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_76_fu_3509_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_52_fu_230 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_79_fu_3493_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_53_fu_234 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_78_fu_3487_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_54_fu_238 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_81_fu_3471_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_55_fu_242 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_80_fu_3465_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_56_fu_246 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_83_fu_3449_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_57_fu_250 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_82_fu_3443_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_58_fu_254 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_85_fu_3427_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_59_fu_258 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_84_fu_3421_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_60_fu_262 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_87_fu_3405_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_61_fu_266 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_86_fu_3399_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_62_fu_270 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_1_fu_3735_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_63_fu_274 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp1_buf_0_1_fu_3729_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal tmp_10_fu_4543_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_11_fu_4547_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_4555_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_5_fu_4567_p33 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_condition_2672 : BOOLEAN;

    component IQuantize_mul_32sbkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component IQuantize_mux_326cud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (31 downto 0);
        din25 : IN STD_LOGIC_VECTOR (31 downto 0);
        din26 : IN STD_LOGIC_VECTOR (31 downto 0);
        din27 : IN STD_LOGIC_VECTOR (31 downto 0);
        din28 : IN STD_LOGIC_VECTOR (31 downto 0);
        din29 : IN STD_LOGIC_VECTOR (31 downto 0);
        din30 : IN STD_LOGIC_VECTOR (31 downto 0);
        din31 : IN STD_LOGIC_VECTOR (31 downto 0);
        din32 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component IQuantize_BUS_CTRL_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        matrix : OUT STD_LOGIC_VECTOR (31 downto 0);
        qmatrix : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component IQuantize_BUS_DST_m_axi IS
    generic (
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component IQuantize_BUS_SRC_m_axi IS
    generic (
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    IQuantize_BUS_CTRL_s_axi_U : component IQuantize_BUS_CTRL_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_BUS_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_BUS_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_BUS_CTRL_AWVALID,
        AWREADY => s_axi_BUS_CTRL_AWREADY,
        AWADDR => s_axi_BUS_CTRL_AWADDR,
        WVALID => s_axi_BUS_CTRL_WVALID,
        WREADY => s_axi_BUS_CTRL_WREADY,
        WDATA => s_axi_BUS_CTRL_WDATA,
        WSTRB => s_axi_BUS_CTRL_WSTRB,
        ARVALID => s_axi_BUS_CTRL_ARVALID,
        ARREADY => s_axi_BUS_CTRL_ARREADY,
        ARADDR => s_axi_BUS_CTRL_ARADDR,
        RVALID => s_axi_BUS_CTRL_RVALID,
        RREADY => s_axi_BUS_CTRL_RREADY,
        RDATA => s_axi_BUS_CTRL_RDATA,
        RRESP => s_axi_BUS_CTRL_RRESP,
        BVALID => s_axi_BUS_CTRL_BVALID,
        BREADY => s_axi_BUS_CTRL_BREADY,
        BRESP => s_axi_BUS_CTRL_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        matrix => matrix,
        qmatrix => qmatrix);

    IQuantize_BUS_DST_m_axi_U : component IQuantize_BUS_DST_m_axi
    generic map (
        USER_DW => 32,
        USER_AW => 32,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_BUS_DST_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_BUS_DST_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_BUS_DST_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_BUS_DST_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_BUS_DST_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_BUS_DST_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_BUS_DST_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_BUS_DST_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_BUS_DST_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_BUS_DST_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_BUS_DST_CACHE_VALUE)
    port map (
        AWVALID => m_axi_BUS_DST_AWVALID,
        AWREADY => m_axi_BUS_DST_AWREADY,
        AWADDR => m_axi_BUS_DST_AWADDR,
        AWID => m_axi_BUS_DST_AWID,
        AWLEN => m_axi_BUS_DST_AWLEN,
        AWSIZE => m_axi_BUS_DST_AWSIZE,
        AWBURST => m_axi_BUS_DST_AWBURST,
        AWLOCK => m_axi_BUS_DST_AWLOCK,
        AWCACHE => m_axi_BUS_DST_AWCACHE,
        AWPROT => m_axi_BUS_DST_AWPROT,
        AWQOS => m_axi_BUS_DST_AWQOS,
        AWREGION => m_axi_BUS_DST_AWREGION,
        AWUSER => m_axi_BUS_DST_AWUSER,
        WVALID => m_axi_BUS_DST_WVALID,
        WREADY => m_axi_BUS_DST_WREADY,
        WDATA => m_axi_BUS_DST_WDATA,
        WSTRB => m_axi_BUS_DST_WSTRB,
        WLAST => m_axi_BUS_DST_WLAST,
        WID => m_axi_BUS_DST_WID,
        WUSER => m_axi_BUS_DST_WUSER,
        ARVALID => m_axi_BUS_DST_ARVALID,
        ARREADY => m_axi_BUS_DST_ARREADY,
        ARADDR => m_axi_BUS_DST_ARADDR,
        ARID => m_axi_BUS_DST_ARID,
        ARLEN => m_axi_BUS_DST_ARLEN,
        ARSIZE => m_axi_BUS_DST_ARSIZE,
        ARBURST => m_axi_BUS_DST_ARBURST,
        ARLOCK => m_axi_BUS_DST_ARLOCK,
        ARCACHE => m_axi_BUS_DST_ARCACHE,
        ARPROT => m_axi_BUS_DST_ARPROT,
        ARQOS => m_axi_BUS_DST_ARQOS,
        ARREGION => m_axi_BUS_DST_ARREGION,
        ARUSER => m_axi_BUS_DST_ARUSER,
        RVALID => m_axi_BUS_DST_RVALID,
        RREADY => m_axi_BUS_DST_RREADY,
        RDATA => m_axi_BUS_DST_RDATA,
        RLAST => m_axi_BUS_DST_RLAST,
        RID => m_axi_BUS_DST_RID,
        RUSER => m_axi_BUS_DST_RUSER,
        RRESP => m_axi_BUS_DST_RRESP,
        BVALID => m_axi_BUS_DST_BVALID,
        BREADY => m_axi_BUS_DST_BREADY,
        BRESP => m_axi_BUS_DST_BRESP,
        BID => m_axi_BUS_DST_BID,
        BUSER => m_axi_BUS_DST_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => BUS_DST_ARVALID,
        I_ARREADY => BUS_DST_ARREADY,
        I_ARADDR => BUS_DST_ARADDR,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_40,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => BUS_DST_RVALID,
        I_RREADY => BUS_DST_RREADY,
        I_RDATA => BUS_DST_RDATA,
        I_RID => BUS_DST_RID,
        I_RUSER => BUS_DST_RUSER,
        I_RRESP => BUS_DST_RRESP,
        I_RLAST => BUS_DST_RLAST,
        I_AWVALID => BUS_DST_AWVALID,
        I_AWREADY => BUS_DST_AWREADY,
        I_AWADDR => BUS_DST_addr_reg_4845,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_40,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => BUS_DST_WVALID,
        I_WREADY => BUS_DST_WREADY,
        I_WDATA => tmp_5_reg_5501,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_F,
        I_BVALID => BUS_DST_BVALID,
        I_BREADY => BUS_DST_BREADY,
        I_BRESP => BUS_DST_BRESP,
        I_BID => BUS_DST_BID,
        I_BUSER => BUS_DST_BUSER);

    IQuantize_BUS_SRC_m_axi_U : component IQuantize_BUS_SRC_m_axi
    generic map (
        USER_DW => 32,
        USER_AW => 32,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_BUS_SRC_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_BUS_SRC_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_BUS_SRC_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_BUS_SRC_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_BUS_SRC_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_BUS_SRC_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_BUS_SRC_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_BUS_SRC_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_BUS_SRC_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_BUS_SRC_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_BUS_SRC_CACHE_VALUE)
    port map (
        AWVALID => m_axi_BUS_SRC_AWVALID,
        AWREADY => m_axi_BUS_SRC_AWREADY,
        AWADDR => m_axi_BUS_SRC_AWADDR,
        AWID => m_axi_BUS_SRC_AWID,
        AWLEN => m_axi_BUS_SRC_AWLEN,
        AWSIZE => m_axi_BUS_SRC_AWSIZE,
        AWBURST => m_axi_BUS_SRC_AWBURST,
        AWLOCK => m_axi_BUS_SRC_AWLOCK,
        AWCACHE => m_axi_BUS_SRC_AWCACHE,
        AWPROT => m_axi_BUS_SRC_AWPROT,
        AWQOS => m_axi_BUS_SRC_AWQOS,
        AWREGION => m_axi_BUS_SRC_AWREGION,
        AWUSER => m_axi_BUS_SRC_AWUSER,
        WVALID => m_axi_BUS_SRC_WVALID,
        WREADY => m_axi_BUS_SRC_WREADY,
        WDATA => m_axi_BUS_SRC_WDATA,
        WSTRB => m_axi_BUS_SRC_WSTRB,
        WLAST => m_axi_BUS_SRC_WLAST,
        WID => m_axi_BUS_SRC_WID,
        WUSER => m_axi_BUS_SRC_WUSER,
        ARVALID => m_axi_BUS_SRC_ARVALID,
        ARREADY => m_axi_BUS_SRC_ARREADY,
        ARADDR => m_axi_BUS_SRC_ARADDR,
        ARID => m_axi_BUS_SRC_ARID,
        ARLEN => m_axi_BUS_SRC_ARLEN,
        ARSIZE => m_axi_BUS_SRC_ARSIZE,
        ARBURST => m_axi_BUS_SRC_ARBURST,
        ARLOCK => m_axi_BUS_SRC_ARLOCK,
        ARCACHE => m_axi_BUS_SRC_ARCACHE,
        ARPROT => m_axi_BUS_SRC_ARPROT,
        ARQOS => m_axi_BUS_SRC_ARQOS,
        ARREGION => m_axi_BUS_SRC_ARREGION,
        ARUSER => m_axi_BUS_SRC_ARUSER,
        RVALID => m_axi_BUS_SRC_RVALID,
        RREADY => m_axi_BUS_SRC_RREADY,
        RDATA => m_axi_BUS_SRC_RDATA,
        RLAST => m_axi_BUS_SRC_RLAST,
        RID => m_axi_BUS_SRC_RID,
        RUSER => m_axi_BUS_SRC_RUSER,
        RRESP => m_axi_BUS_SRC_RRESP,
        BVALID => m_axi_BUS_SRC_BVALID,
        BREADY => m_axi_BUS_SRC_BREADY,
        BRESP => m_axi_BUS_SRC_BRESP,
        BID => m_axi_BUS_SRC_BID,
        BUSER => m_axi_BUS_SRC_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => BUS_SRC_ARVALID,
        I_ARREADY => BUS_SRC_ARREADY,
        I_ARADDR => BUS_SRC_ARADDR,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_40,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => BUS_SRC_RVALID,
        I_RREADY => BUS_SRC_RREADY,
        I_RDATA => BUS_SRC_RDATA,
        I_RID => BUS_SRC_RID,
        I_RUSER => BUS_SRC_RUSER,
        I_RRESP => BUS_SRC_RRESP,
        I_RLAST => BUS_SRC_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => BUS_SRC_AWREADY,
        I_AWADDR => ap_const_lv32_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => BUS_SRC_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => BUS_SRC_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => BUS_SRC_BRESP,
        I_BID => BUS_SRC_BID,
        I_BUSER => BUS_SRC_BUSER);

    IQuantize_mul_32sbkb_U1 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_0_phi_reg_5071,
        din1 => inp2_buf_load_0_phi_reg_5076,
        ce => ap_const_logic_1,
        dout => grp_fu_4275_p2);

    IQuantize_mul_32sbkb_U2 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_1_phi_reg_5081,
        din1 => inp2_buf_load_12_phi_reg_5086,
        ce => ap_const_logic_1,
        dout => grp_fu_4279_p2);

    IQuantize_mul_32sbkb_U3 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_2_phi_reg_5091,
        din1 => inp2_buf_load_2_phi_reg_5096,
        ce => ap_const_logic_1,
        dout => grp_fu_4283_p2);

    IQuantize_mul_32sbkb_U4 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_3_phi_reg_5101,
        din1 => inp2_buf_load_3_phi_reg_5106,
        ce => ap_const_logic_1,
        dout => grp_fu_4287_p2);

    IQuantize_mul_32sbkb_U5 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_4_phi_reg_5111,
        din1 => inp2_buf_load_4_phi_reg_5116,
        ce => ap_const_logic_1,
        dout => grp_fu_4291_p2);

    IQuantize_mul_32sbkb_U6 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_5_phi_reg_5121,
        din1 => inp2_buf_load_5_phi_reg_5126,
        ce => ap_const_logic_1,
        dout => grp_fu_4295_p2);

    IQuantize_mul_32sbkb_U7 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_6_phi_reg_5131,
        din1 => inp2_buf_load_6_phi_reg_5136,
        ce => ap_const_logic_1,
        dout => grp_fu_4299_p2);

    IQuantize_mul_32sbkb_U8 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_7_phi_reg_5141,
        din1 => inp2_buf_load_7_phi_reg_5146,
        ce => ap_const_logic_1,
        dout => grp_fu_4303_p2);

    IQuantize_mul_32sbkb_U9 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_8_phi_reg_5151,
        din1 => inp2_buf_load_8_phi_reg_5156,
        ce => ap_const_logic_1,
        dout => grp_fu_4307_p2);

    IQuantize_mul_32sbkb_U10 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_9_phi_reg_5161,
        din1 => inp2_buf_load_9_phi_reg_5166,
        ce => ap_const_logic_1,
        dout => grp_fu_4311_p2);

    IQuantize_mul_32sbkb_U11 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_10_phi_reg_5171,
        din1 => inp2_buf_load_10_phi_reg_5176,
        ce => ap_const_logic_1,
        dout => grp_fu_4315_p2);

    IQuantize_mul_32sbkb_U12 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_11_phi_reg_5181,
        din1 => inp2_buf_load_11_phi_reg_5186,
        ce => ap_const_logic_1,
        dout => grp_fu_4319_p2);

    IQuantize_mul_32sbkb_U13 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_12_phi_reg_5191,
        din1 => inp2_buf_load_124_ph_reg_5196,
        ce => ap_const_logic_1,
        dout => grp_fu_4323_p2);

    IQuantize_mul_32sbkb_U14 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_13_phi_reg_5201,
        din1 => inp2_buf_load_13_phi_reg_5206,
        ce => ap_const_logic_1,
        dout => grp_fu_4327_p2);

    IQuantize_mul_32sbkb_U15 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_14_phi_reg_5211,
        din1 => inp2_buf_load_14_phi_reg_5216,
        ce => ap_const_logic_1,
        dout => grp_fu_4331_p2);

    IQuantize_mul_32sbkb_U16 : component IQuantize_mul_32sbkb
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => inp1_buf_load_15_phi_reg_5221,
        din1 => inp2_buf_load_15_phi_reg_5226,
        ce => ap_const_logic_1,
        dout => grp_fu_4335_p2);

    IQuantize_mux_326cud_U17 : component IQuantize_mux_326cud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 32,
        din19_WIDTH => 32,
        din20_WIDTH => 32,
        din21_WIDTH => 32,
        din22_WIDTH => 32,
        din23_WIDTH => 32,
        din24_WIDTH => 32,
        din25_WIDTH => 32,
        din26_WIDTH => 32,
        din27_WIDTH => 32,
        din28_WIDTH => 32,
        din29_WIDTH => 32,
        din30_WIDTH => 32,
        din31_WIDTH => 32,
        din32_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => inp2_buf_0_0_s_reg_3193,
        din1 => inp2_buf_0_1_3_reg_3181,
        din2 => inp2_buf_1_0_3_reg_3169,
        din3 => inp2_buf_1_1_3_reg_3157,
        din4 => inp2_buf_2_0_3_reg_3145,
        din5 => inp2_buf_2_1_3_reg_3133,
        din6 => inp2_buf_3_0_3_reg_3121,
        din7 => inp2_buf_3_1_3_reg_3109,
        din8 => inp2_buf_4_0_3_reg_3097,
        din9 => inp2_buf_4_1_3_reg_3085,
        din10 => inp2_buf_5_0_3_reg_3073,
        din11 => inp2_buf_5_1_3_reg_3061,
        din12 => inp2_buf_6_0_3_reg_3049,
        din13 => inp2_buf_6_1_3_reg_3037,
        din14 => inp2_buf_7_0_3_reg_3025,
        din15 => inp2_buf_7_1_3_reg_3013,
        din16 => inp2_buf_8_0_3_reg_3001,
        din17 => inp2_buf_8_1_3_reg_2989,
        din18 => inp2_buf_9_0_3_reg_2977,
        din19 => inp2_buf_9_1_3_reg_2965,
        din20 => inp2_buf_10_0_3_reg_2953,
        din21 => inp2_buf_10_1_3_reg_2941,
        din22 => inp2_buf_11_0_3_reg_2929,
        din23 => inp2_buf_11_1_3_reg_2917,
        din24 => inp2_buf_12_0_3_reg_2905,
        din25 => inp2_buf_12_1_3_reg_2893,
        din26 => inp2_buf_13_0_3_reg_2881,
        din27 => inp2_buf_13_1_3_reg_2869,
        din28 => inp2_buf_14_0_3_reg_2857,
        din29 => inp2_buf_14_1_3_reg_2845,
        din30 => inp2_buf_15_0_3_reg_2833,
        din31 => inp2_buf_15_1_3_reg_2821,
        din32 => tmp_5_fu_4567_p33,
        dout => tmp_5_fu_4567_p34);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (exitcond1_fu_3363_p2 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state10)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state10);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (exitcond1_fu_3363_p2 = ap_const_lv1_0))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (exitcond3_fu_3751_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state22) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif (((exitcond_fu_3999_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state22))) then 
                    ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state22);
                elsif ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                elsif (((exitcond_fu_3999_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_BUS_DST_ARREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_BUS_DST_ARREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    if ((ap_const_boolean_0 = ap_block_state2_io)) then 
                        ap_reg_ioackin_BUS_DST_ARREADY <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = BUS_DST_ARREADY)) then 
                        ap_reg_ioackin_BUS_DST_ARREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_BUS_DST_AWREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_BUS_DST_AWREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                    if ((ap_sig_ioackin_BUS_DST_AWREADY = ap_const_logic_1)) then 
                        ap_reg_ioackin_BUS_DST_AWREADY <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = BUS_DST_AWREADY)) then 
                        ap_reg_ioackin_BUS_DST_AWREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_BUS_DST_WREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_BUS_DST_WREADY <= ap_const_logic_0;
            else
                if ((ap_const_boolean_1 = ap_condition_2672)) then
                    if ((ap_const_boolean_0 = ap_block_pp2_stage0_11001)) then 
                        ap_reg_ioackin_BUS_DST_WREADY <= ap_const_logic_0;
                    elsif (((ap_const_logic_1 = BUS_DST_WREADY) and (ap_const_boolean_0 = ap_block_pp2_stage0_01001))) then 
                        ap_reg_ioackin_BUS_DST_WREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_BUS_SRC_ARREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_BUS_SRC_ARREADY <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    if ((ap_const_boolean_0 = ap_block_state2_io)) then 
                        ap_reg_ioackin_BUS_SRC_ARREADY <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = BUS_SRC_ARREADY)) then 
                        ap_reg_ioackin_BUS_SRC_ARREADY <= ap_const_logic_1;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    i_reg_708_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                i_reg_708 <= i_1_reg_4856;
            elsif (((ap_sig_ioackin_BUS_DST_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                i_reg_708 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    indvar1_reg_3216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_3999_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                indvar1_reg_3216 <= ap_const_lv6_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (exitcond4_fu_4531_p2 = ap_const_lv1_0))) then 
                indvar1_reg_3216 <= indvar_next1_fu_4537_p2;
            end if; 
        end if;
    end process;

    indvar8_reg_730_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                indvar8_reg_730 <= ap_const_lv6_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond3_fu_3751_p2 = ap_const_lv1_0))) then 
                indvar8_reg_730 <= indvar_next9_fu_3757_p2;
            end if; 
        end if;
    end process;

    indvar_reg_719_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond2_fu_3375_p2 = ap_const_lv1_0))) then 
                indvar_reg_719 <= indvar_next_fu_3381_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (exitcond1_fu_3363_p2 = ap_const_lv1_0))) then 
                indvar_reg_719 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    inp2_buf_0_0_1_reg_1082_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_0_0_1_reg_1082 <= inp2_buf_0_0_reg_696;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_0_0_1_reg_1082 <= ap_phi_mux_inp2_buf_0_0_2_phi_fu_2771_p32;
            end if; 
        end if;
    end process;

    inp2_buf_0_0_s_reg_3193_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_0_0_s_reg_3193 <= inp2_buf_0_0_1_reg_1082;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_0_0_s_reg_3193 <= inp2_buf_0_1_8_fu_4345_p3;
            end if; 
        end if;
    end process;

    inp2_buf_0_1_1_reg_1071_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_0_1_1_reg_1071 <= inp2_buf_0_1_reg_684;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_0_1_1_reg_1071 <= ap_phi_mux_inp2_buf_0_1_2_phi_fu_2717_p32;
            end if; 
        end if;
    end process;

    inp2_buf_0_1_3_reg_3181_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_0_1_3_reg_3181 <= inp2_buf_0_1_1_reg_1071;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_0_1_3_reg_3181 <= inp2_buf_0_1_4_fu_4339_p3;
            end if; 
        end if;
    end process;

    inp2_buf_10_0_1_reg_862_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_10_0_1_reg_862 <= inp2_buf_10_0_reg_456;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_10_0_1_reg_862 <= ap_phi_mux_inp2_buf_10_0_s_phi_fu_1691_p32;
            end if; 
        end if;
    end process;

    inp2_buf_10_0_3_reg_2953_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_10_0_3_reg_2953 <= inp2_buf_10_0_1_reg_862;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_10_0_3_reg_2953 <= inp2_buf_10_1_8_fu_4465_p3;
            end if; 
        end if;
    end process;

    inp2_buf_10_1_1_reg_851_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_10_1_1_reg_851 <= inp2_buf_10_1_reg_444;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_10_1_1_reg_851 <= ap_phi_mux_inp2_buf_10_1_2_phi_fu_1637_p32;
            end if; 
        end if;
    end process;

    inp2_buf_10_1_3_reg_2941_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_10_1_3_reg_2941 <= inp2_buf_10_1_1_reg_851;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_10_1_3_reg_2941 <= inp2_buf_10_1_4_fu_4459_p3;
            end if; 
        end if;
    end process;

    inp2_buf_11_0_1_reg_840_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_11_0_1_reg_840 <= inp2_buf_11_0_reg_432;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_11_0_1_reg_840 <= ap_phi_mux_inp2_buf_11_0_s_phi_fu_1583_p32;
            end if; 
        end if;
    end process;

    inp2_buf_11_0_3_reg_2929_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_11_0_3_reg_2929 <= inp2_buf_11_0_1_reg_840;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_11_0_3_reg_2929 <= inp2_buf_11_1_8_fu_4477_p3;
            end if; 
        end if;
    end process;

    inp2_buf_11_1_1_reg_829_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_11_1_1_reg_829 <= inp2_buf_11_1_reg_420;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_11_1_1_reg_829 <= ap_phi_mux_inp2_buf_11_1_2_phi_fu_1529_p32;
            end if; 
        end if;
    end process;

    inp2_buf_11_1_3_reg_2917_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_11_1_3_reg_2917 <= inp2_buf_11_1_1_reg_829;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_11_1_3_reg_2917 <= inp2_buf_11_1_4_fu_4471_p3;
            end if; 
        end if;
    end process;

    inp2_buf_12_0_1_reg_818_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_12_0_1_reg_818 <= inp2_buf_12_0_reg_408;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_12_0_1_reg_818 <= ap_phi_mux_inp2_buf_12_0_s_phi_fu_1475_p32;
            end if; 
        end if;
    end process;

    inp2_buf_12_0_3_reg_2905_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_12_0_3_reg_2905 <= inp2_buf_12_0_1_reg_818;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_12_0_3_reg_2905 <= inp2_buf_12_1_8_fu_4489_p3;
            end if; 
        end if;
    end process;

    inp2_buf_12_1_1_reg_807_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_12_1_1_reg_807 <= inp2_buf_12_1_reg_396;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_12_1_1_reg_807 <= ap_phi_mux_inp2_buf_12_1_2_phi_fu_1421_p32;
            end if; 
        end if;
    end process;

    inp2_buf_12_1_3_reg_2893_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_12_1_3_reg_2893 <= inp2_buf_12_1_1_reg_807;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_12_1_3_reg_2893 <= inp2_buf_12_1_4_fu_4483_p3;
            end if; 
        end if;
    end process;

    inp2_buf_13_0_1_reg_796_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_13_0_1_reg_796 <= inp2_buf_13_0_reg_384;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_13_0_1_reg_796 <= ap_phi_mux_inp2_buf_13_0_s_phi_fu_1367_p32;
            end if; 
        end if;
    end process;

    inp2_buf_13_0_3_reg_2881_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_13_0_3_reg_2881 <= inp2_buf_13_0_1_reg_796;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_13_0_3_reg_2881 <= inp2_buf_13_1_8_fu_4501_p3;
            end if; 
        end if;
    end process;

    inp2_buf_13_1_1_reg_785_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_13_1_1_reg_785 <= inp2_buf_13_1_reg_372;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_13_1_1_reg_785 <= ap_phi_mux_inp2_buf_13_1_2_phi_fu_1313_p32;
            end if; 
        end if;
    end process;

    inp2_buf_13_1_3_reg_2869_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_13_1_3_reg_2869 <= inp2_buf_13_1_1_reg_785;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_13_1_3_reg_2869 <= inp2_buf_13_1_4_fu_4495_p3;
            end if; 
        end if;
    end process;

    inp2_buf_14_0_1_reg_774_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_14_0_1_reg_774 <= inp2_buf_14_0_reg_360;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_14_0_1_reg_774 <= ap_phi_mux_inp2_buf_14_0_s_phi_fu_1259_p32;
            end if; 
        end if;
    end process;

    inp2_buf_14_0_3_reg_2857_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_14_0_3_reg_2857 <= inp2_buf_14_0_1_reg_774;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_14_0_3_reg_2857 <= inp2_buf_14_1_8_fu_4513_p3;
            end if; 
        end if;
    end process;

    inp2_buf_14_1_1_reg_763_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_14_1_1_reg_763 <= inp2_buf_14_1_reg_348;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_14_1_1_reg_763 <= ap_phi_mux_inp2_buf_14_1_2_phi_fu_1205_p32;
            end if; 
        end if;
    end process;

    inp2_buf_14_1_3_reg_2845_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_14_1_3_reg_2845 <= inp2_buf_14_1_1_reg_763;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_14_1_3_reg_2845 <= inp2_buf_14_1_4_fu_4507_p3;
            end if; 
        end if;
    end process;

    inp2_buf_15_0_1_reg_752_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_15_0_1_reg_752 <= inp2_buf_15_0_reg_336;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_15_0_1_reg_752 <= ap_phi_mux_inp2_buf_15_0_s_phi_fu_1151_p32;
            end if; 
        end if;
    end process;

    inp2_buf_15_0_3_reg_2833_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_15_0_3_reg_2833 <= inp2_buf_15_0_1_reg_752;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_15_0_3_reg_2833 <= inp2_buf_15_1_24_fu_4525_p3;
            end if; 
        end if;
    end process;

    inp2_buf_15_1_1_reg_741_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_15_1_1_reg_741 <= inp2_buf_15_1_reg_324;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_15_1_1_reg_741 <= ap_phi_mux_inp2_buf_15_1_2_phi_fu_1097_p32;
            end if; 
        end if;
    end process;

    inp2_buf_15_1_3_reg_2821_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_15_1_3_reg_2821 <= inp2_buf_15_1_1_reg_741;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_15_1_3_reg_2821 <= inp2_buf_15_1_4_fu_4519_p3;
            end if; 
        end if;
    end process;

    inp2_buf_1_0_1_reg_1060_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_1_0_1_reg_1060 <= inp2_buf_1_0_reg_672;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_1_0_1_reg_1060 <= ap_phi_mux_inp2_buf_1_0_s_phi_fu_2663_p32;
            end if; 
        end if;
    end process;

    inp2_buf_1_0_3_reg_3169_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_1_0_3_reg_3169 <= inp2_buf_1_0_1_reg_1060;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_1_0_3_reg_3169 <= inp2_buf_1_1_8_fu_4357_p3;
            end if; 
        end if;
    end process;

    inp2_buf_1_1_1_reg_1049_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_1_1_1_reg_1049 <= inp2_buf_1_1_reg_660;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_1_1_1_reg_1049 <= ap_phi_mux_inp2_buf_1_1_2_phi_fu_2609_p32;
            end if; 
        end if;
    end process;

    inp2_buf_1_1_3_reg_3157_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_1_1_3_reg_3157 <= inp2_buf_1_1_1_reg_1049;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_1_1_3_reg_3157 <= inp2_buf_1_1_4_fu_4351_p3;
            end if; 
        end if;
    end process;

    inp2_buf_2_0_1_reg_1038_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_2_0_1_reg_1038 <= inp2_buf_2_0_reg_648;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_2_0_1_reg_1038 <= ap_phi_mux_inp2_buf_2_0_s_phi_fu_2555_p32;
            end if; 
        end if;
    end process;

    inp2_buf_2_0_3_reg_3145_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_2_0_3_reg_3145 <= inp2_buf_2_0_1_reg_1038;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_2_0_3_reg_3145 <= inp2_buf_2_1_8_fu_4369_p3;
            end if; 
        end if;
    end process;

    inp2_buf_2_1_1_reg_1027_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_2_1_1_reg_1027 <= inp2_buf_2_1_reg_636;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_2_1_1_reg_1027 <= ap_phi_mux_inp2_buf_2_1_2_phi_fu_2501_p32;
            end if; 
        end if;
    end process;

    inp2_buf_2_1_3_reg_3133_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_2_1_3_reg_3133 <= inp2_buf_2_1_1_reg_1027;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_2_1_3_reg_3133 <= inp2_buf_2_1_4_fu_4363_p3;
            end if; 
        end if;
    end process;

    inp2_buf_3_0_1_reg_1016_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_3_0_1_reg_1016 <= inp2_buf_3_0_reg_624;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_3_0_1_reg_1016 <= ap_phi_mux_inp2_buf_3_0_s_phi_fu_2447_p32;
            end if; 
        end if;
    end process;

    inp2_buf_3_0_3_reg_3121_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_3_0_3_reg_3121 <= inp2_buf_3_0_1_reg_1016;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_3_0_3_reg_3121 <= inp2_buf_3_1_8_fu_4381_p3;
            end if; 
        end if;
    end process;

    inp2_buf_3_1_1_reg_1005_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_3_1_1_reg_1005 <= inp2_buf_3_1_reg_612;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_3_1_1_reg_1005 <= ap_phi_mux_inp2_buf_3_1_2_phi_fu_2393_p32;
            end if; 
        end if;
    end process;

    inp2_buf_3_1_3_reg_3109_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_3_1_3_reg_3109 <= inp2_buf_3_1_1_reg_1005;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_3_1_3_reg_3109 <= inp2_buf_3_1_4_fu_4375_p3;
            end if; 
        end if;
    end process;

    inp2_buf_4_0_1_reg_994_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_4_0_1_reg_994 <= inp2_buf_4_0_reg_600;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_4_0_1_reg_994 <= ap_phi_mux_inp2_buf_4_0_s_phi_fu_2339_p32;
            end if; 
        end if;
    end process;

    inp2_buf_4_0_3_reg_3097_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_4_0_3_reg_3097 <= inp2_buf_4_0_1_reg_994;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_4_0_3_reg_3097 <= inp2_buf_4_1_8_fu_4393_p3;
            end if; 
        end if;
    end process;

    inp2_buf_4_1_1_reg_983_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_4_1_1_reg_983 <= inp2_buf_4_1_reg_588;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_4_1_1_reg_983 <= ap_phi_mux_inp2_buf_4_1_2_phi_fu_2285_p32;
            end if; 
        end if;
    end process;

    inp2_buf_4_1_3_reg_3085_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_4_1_3_reg_3085 <= inp2_buf_4_1_1_reg_983;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_4_1_3_reg_3085 <= inp2_buf_4_1_4_fu_4387_p3;
            end if; 
        end if;
    end process;

    inp2_buf_5_0_1_reg_972_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_5_0_1_reg_972 <= inp2_buf_5_0_reg_576;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_5_0_1_reg_972 <= ap_phi_mux_inp2_buf_5_0_s_phi_fu_2231_p32;
            end if; 
        end if;
    end process;

    inp2_buf_5_0_3_reg_3073_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_5_0_3_reg_3073 <= inp2_buf_5_0_1_reg_972;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_5_0_3_reg_3073 <= inp2_buf_5_1_8_fu_4405_p3;
            end if; 
        end if;
    end process;

    inp2_buf_5_1_1_reg_961_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_5_1_1_reg_961 <= inp2_buf_5_1_reg_564;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_5_1_1_reg_961 <= ap_phi_mux_inp2_buf_5_1_2_phi_fu_2177_p32;
            end if; 
        end if;
    end process;

    inp2_buf_5_1_3_reg_3061_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_5_1_3_reg_3061 <= inp2_buf_5_1_1_reg_961;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_5_1_3_reg_3061 <= inp2_buf_5_1_4_fu_4399_p3;
            end if; 
        end if;
    end process;

    inp2_buf_6_0_1_reg_950_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_6_0_1_reg_950 <= inp2_buf_6_0_reg_552;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_6_0_1_reg_950 <= ap_phi_mux_inp2_buf_6_0_s_phi_fu_2123_p32;
            end if; 
        end if;
    end process;

    inp2_buf_6_0_3_reg_3049_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_6_0_3_reg_3049 <= inp2_buf_6_0_1_reg_950;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_6_0_3_reg_3049 <= inp2_buf_6_1_8_fu_4417_p3;
            end if; 
        end if;
    end process;

    inp2_buf_6_1_1_reg_939_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_6_1_1_reg_939 <= inp2_buf_6_1_reg_540;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_6_1_1_reg_939 <= ap_phi_mux_inp2_buf_6_1_2_phi_fu_2069_p32;
            end if; 
        end if;
    end process;

    inp2_buf_6_1_3_reg_3037_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_6_1_3_reg_3037 <= inp2_buf_6_1_1_reg_939;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_6_1_3_reg_3037 <= inp2_buf_6_1_4_fu_4411_p3;
            end if; 
        end if;
    end process;

    inp2_buf_7_0_1_reg_928_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_7_0_1_reg_928 <= inp2_buf_7_0_reg_528;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_7_0_1_reg_928 <= ap_phi_mux_inp2_buf_7_0_s_phi_fu_2015_p32;
            end if; 
        end if;
    end process;

    inp2_buf_7_0_3_reg_3025_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_7_0_3_reg_3025 <= inp2_buf_7_0_1_reg_928;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_7_0_3_reg_3025 <= inp2_buf_7_1_8_fu_4429_p3;
            end if; 
        end if;
    end process;

    inp2_buf_7_1_1_reg_917_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_7_1_1_reg_917 <= inp2_buf_7_1_reg_516;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_7_1_1_reg_917 <= ap_phi_mux_inp2_buf_7_1_2_phi_fu_1961_p32;
            end if; 
        end if;
    end process;

    inp2_buf_7_1_3_reg_3013_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_7_1_3_reg_3013 <= inp2_buf_7_1_1_reg_917;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_7_1_3_reg_3013 <= inp2_buf_7_1_4_fu_4423_p3;
            end if; 
        end if;
    end process;

    inp2_buf_8_0_1_reg_906_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_8_0_1_reg_906 <= inp2_buf_8_0_reg_504;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_8_0_1_reg_906 <= ap_phi_mux_inp2_buf_8_0_s_phi_fu_1907_p32;
            end if; 
        end if;
    end process;

    inp2_buf_8_0_3_reg_3001_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_8_0_3_reg_3001 <= inp2_buf_8_0_1_reg_906;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_8_0_3_reg_3001 <= inp2_buf_8_1_8_fu_4441_p3;
            end if; 
        end if;
    end process;

    inp2_buf_8_1_1_reg_895_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_8_1_1_reg_895 <= inp2_buf_8_1_reg_492;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_8_1_1_reg_895 <= ap_phi_mux_inp2_buf_8_1_2_phi_fu_1853_p32;
            end if; 
        end if;
    end process;

    inp2_buf_8_1_3_reg_2989_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_8_1_3_reg_2989 <= inp2_buf_8_1_1_reg_895;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_8_1_3_reg_2989 <= inp2_buf_8_1_4_fu_4435_p3;
            end if; 
        end if;
    end process;

    inp2_buf_9_0_1_reg_884_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_9_0_1_reg_884 <= inp2_buf_9_0_reg_480;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_9_0_1_reg_884 <= ap_phi_mux_inp2_buf_9_0_s_phi_fu_1799_p32;
            end if; 
        end if;
    end process;

    inp2_buf_9_0_3_reg_2977_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_9_0_3_reg_2977 <= inp2_buf_9_0_1_reg_884;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_9_0_3_reg_2977 <= inp2_buf_9_1_8_fu_4453_p3;
            end if; 
        end if;
    end process;

    inp2_buf_9_1_1_reg_873_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                inp2_buf_9_1_1_reg_873 <= inp2_buf_9_1_reg_468;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0))) then 
                inp2_buf_9_1_1_reg_873 <= ap_phi_mux_inp2_buf_9_1_2_phi_fu_1745_p32;
            end if; 
        end if;
    end process;

    inp2_buf_9_1_3_reg_2965_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                inp2_buf_9_1_3_reg_2965 <= inp2_buf_9_1_1_reg_873;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                inp2_buf_9_1_3_reg_2965 <= inp2_buf_9_1_4_fu_4447_p3;
            end if; 
        end if;
    end process;

    k_reg_3205_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                k_reg_3205 <= ap_const_lv6_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                k_reg_3205 <= k_1_s_reg_5231;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    BUS_DST_addr_reg_4845(29 downto 0) <= tmp_2_fu_3353_p1(32 - 1 downto 0)(29 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_reg_pp0_iter1_tmp_1_reg_4870 <= tmp_1_reg_4870;
                ap_reg_pp0_iter1_tmp_3_reg_4874 <= tmp_3_reg_4874;
                inp1_buf_0_0_reg_4910 <= BUS_SRC_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                ap_reg_pp1_iter1_exitcond3_reg_4946 <= exitcond3_reg_4946;
                ap_reg_pp1_iter1_tmp_4_reg_4955 <= tmp_4_reg_4955;
                ap_reg_pp1_iter1_tmp_6_reg_4959 <= tmp_6_reg_4959;
                exitcond3_reg_4946 <= exitcond3_fu_3751_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                exitcond4_reg_5492 <= exitcond4_fu_4531_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                i_1_reg_4856 <= i_1_fu_3369_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4870 = ap_const_lv4_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_2_fu_150 <= inp1_buf_0_1_4_fu_3713_p3;
                inp1_buf_0_1_33_fu_154 <= inp1_buf_0_1_3_fu_3707_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4870 = ap_const_lv4_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_34_fu_158 <= inp1_buf_0_1_6_fu_3691_p3;
                inp1_buf_0_1_35_fu_162 <= inp1_buf_0_1_5_fu_3685_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4870 = ap_const_lv4_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_36_fu_166 <= inp1_buf_0_1_8_fu_3669_p3;
                inp1_buf_0_1_37_fu_170 <= inp1_buf_0_1_7_fu_3663_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4870 = ap_const_lv4_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_38_fu_174 <= inp1_buf_0_1_65_fu_3647_p3;
                inp1_buf_0_1_39_fu_178 <= inp1_buf_0_1_9_fu_3641_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4870 = ap_const_lv4_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_40_fu_182 <= inp1_buf_0_1_67_fu_3625_p3;
                inp1_buf_0_1_41_fu_186 <= inp1_buf_0_1_66_fu_3619_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4870 = ap_const_lv4_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_42_fu_190 <= inp1_buf_0_1_69_fu_3603_p3;
                inp1_buf_0_1_43_fu_194 <= inp1_buf_0_1_68_fu_3597_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4870 = ap_const_lv4_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_44_fu_198 <= inp1_buf_0_1_71_fu_3581_p3;
                inp1_buf_0_1_45_fu_202 <= inp1_buf_0_1_70_fu_3575_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4870 = ap_const_lv4_7) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_46_fu_206 <= inp1_buf_0_1_73_fu_3559_p3;
                inp1_buf_0_1_47_fu_210 <= inp1_buf_0_1_72_fu_3553_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4870 = ap_const_lv4_8) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_48_fu_214 <= inp1_buf_0_1_75_fu_3537_p3;
                inp1_buf_0_1_49_fu_218 <= inp1_buf_0_1_74_fu_3531_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4870 = ap_const_lv4_9) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_50_fu_222 <= inp1_buf_0_1_77_fu_3515_p3;
                inp1_buf_0_1_51_fu_226 <= inp1_buf_0_1_76_fu_3509_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4870 = ap_const_lv4_A) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_52_fu_230 <= inp1_buf_0_1_79_fu_3493_p3;
                inp1_buf_0_1_53_fu_234 <= inp1_buf_0_1_78_fu_3487_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4870 = ap_const_lv4_B) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_54_fu_238 <= inp1_buf_0_1_81_fu_3471_p3;
                inp1_buf_0_1_55_fu_242 <= inp1_buf_0_1_80_fu_3465_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4870 = ap_const_lv4_C) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_56_fu_246 <= inp1_buf_0_1_83_fu_3449_p3;
                inp1_buf_0_1_57_fu_250 <= inp1_buf_0_1_82_fu_3443_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4870 = ap_const_lv4_D) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_58_fu_254 <= inp1_buf_0_1_85_fu_3427_p3;
                inp1_buf_0_1_59_fu_258 <= inp1_buf_0_1_84_fu_3421_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4870 = ap_const_lv4_E) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_60_fu_262 <= inp1_buf_0_1_87_fu_3405_p3;
                inp1_buf_0_1_61_fu_266 <= inp1_buf_0_1_86_fu_3399_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_reg_pp0_iter1_tmp_1_reg_4870 = ap_const_lv4_F) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                inp1_buf_0_1_62_fu_270 <= inp1_buf_0_1_1_fu_3735_p3;
                inp1_buf_0_1_63_fu_274 <= inp1_buf_0_1_fu_3729_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state18) and (exitcond_fu_3999_p2 = ap_const_lv1_0))) then
                inp1_buf_load_0_phi_reg_5071 <= inp1_buf_load_0_phi_fu_4013_p3;
                inp1_buf_load_10_phi_reg_5171 <= inp1_buf_load_10_phi_fu_4173_p3;
                inp1_buf_load_11_phi_reg_5181 <= inp1_buf_load_11_phi_fu_4189_p3;
                inp1_buf_load_12_phi_reg_5191 <= inp1_buf_load_12_phi_fu_4205_p3;
                inp1_buf_load_13_phi_reg_5201 <= inp1_buf_load_13_phi_fu_4221_p3;
                inp1_buf_load_14_phi_reg_5211 <= inp1_buf_load_14_phi_fu_4237_p3;
                inp1_buf_load_15_phi_reg_5221 <= inp1_buf_load_15_phi_fu_4253_p3;
                inp1_buf_load_1_phi_reg_5081 <= inp1_buf_load_1_phi_fu_4029_p3;
                inp1_buf_load_2_phi_reg_5091 <= inp1_buf_load_2_phi_fu_4045_p3;
                inp1_buf_load_3_phi_reg_5101 <= inp1_buf_load_3_phi_fu_4061_p3;
                inp1_buf_load_4_phi_reg_5111 <= inp1_buf_load_4_phi_fu_4077_p3;
                inp1_buf_load_5_phi_reg_5121 <= inp1_buf_load_5_phi_fu_4093_p3;
                inp1_buf_load_6_phi_reg_5131 <= inp1_buf_load_6_phi_fu_4109_p3;
                inp1_buf_load_7_phi_reg_5141 <= inp1_buf_load_7_phi_fu_4125_p3;
                inp1_buf_load_8_phi_reg_5151 <= inp1_buf_load_8_phi_fu_4141_p3;
                inp1_buf_load_9_phi_reg_5161 <= inp1_buf_load_9_phi_fu_4157_p3;
                inp2_buf_load_0_phi_reg_5076 <= inp2_buf_load_0_phi_fu_4021_p3;
                inp2_buf_load_10_phi_reg_5176 <= inp2_buf_load_10_phi_fu_4181_p3;
                inp2_buf_load_11_phi_reg_5186 <= inp2_buf_load_11_phi_fu_4197_p3;
                inp2_buf_load_124_ph_reg_5196 <= inp2_buf_load_124_ph_fu_4213_p3;
                inp2_buf_load_12_phi_reg_5086 <= inp2_buf_load_12_phi_fu_4037_p3;
                inp2_buf_load_13_phi_reg_5206 <= inp2_buf_load_13_phi_fu_4229_p3;
                inp2_buf_load_14_phi_reg_5216 <= inp2_buf_load_14_phi_fu_4245_p3;
                inp2_buf_load_15_phi_reg_5226 <= inp2_buf_load_15_phi_fu_4261_p3;
                inp2_buf_load_2_phi_reg_5096 <= inp2_buf_load_2_phi_fu_4053_p3;
                inp2_buf_load_3_phi_reg_5106 <= inp2_buf_load_3_phi_fu_4069_p3;
                inp2_buf_load_4_phi_reg_5116 <= inp2_buf_load_4_phi_fu_4085_p3;
                inp2_buf_load_5_phi_reg_5126 <= inp2_buf_load_5_phi_fu_4101_p3;
                inp2_buf_load_6_phi_reg_5136 <= inp2_buf_load_6_phi_fu_4117_p3;
                inp2_buf_load_7_phi_reg_5146 <= inp2_buf_load_7_phi_fu_4133_p3;
                inp2_buf_load_8_phi_reg_5156 <= inp2_buf_load_8_phi_fu_4149_p3;
                inp2_buf_load_9_phi_reg_5166 <= inp2_buf_load_9_phi_fu_4165_p3;
                k_1_s_reg_5231 <= k_1_s_fu_4269_p2;
                tmp_7_reg_5035 <= k_reg_3205(4 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                inp2_buf_0_0_reg_696 <= inp2_buf_0_0_s_reg_3193;
                inp2_buf_0_1_reg_684 <= inp2_buf_0_1_3_reg_3181;
                inp2_buf_10_0_reg_456 <= inp2_buf_10_0_3_reg_2953;
                inp2_buf_10_1_reg_444 <= inp2_buf_10_1_3_reg_2941;
                inp2_buf_11_0_reg_432 <= inp2_buf_11_0_3_reg_2929;
                inp2_buf_11_1_reg_420 <= inp2_buf_11_1_3_reg_2917;
                inp2_buf_12_0_reg_408 <= inp2_buf_12_0_3_reg_2905;
                inp2_buf_12_1_reg_396 <= inp2_buf_12_1_3_reg_2893;
                inp2_buf_13_0_reg_384 <= inp2_buf_13_0_3_reg_2881;
                inp2_buf_13_1_reg_372 <= inp2_buf_13_1_3_reg_2869;
                inp2_buf_14_0_reg_360 <= inp2_buf_14_0_3_reg_2857;
                inp2_buf_14_1_reg_348 <= inp2_buf_14_1_3_reg_2845;
                inp2_buf_15_0_reg_336 <= inp2_buf_15_0_3_reg_2833;
                inp2_buf_15_1_reg_324 <= inp2_buf_15_1_3_reg_2821;
                inp2_buf_1_0_reg_672 <= inp2_buf_1_0_3_reg_3169;
                inp2_buf_1_1_reg_660 <= inp2_buf_1_1_3_reg_3157;
                inp2_buf_2_0_reg_648 <= inp2_buf_2_0_3_reg_3145;
                inp2_buf_2_1_reg_636 <= inp2_buf_2_1_3_reg_3133;
                inp2_buf_3_0_reg_624 <= inp2_buf_3_0_3_reg_3121;
                inp2_buf_3_1_reg_612 <= inp2_buf_3_1_3_reg_3109;
                inp2_buf_4_0_reg_600 <= inp2_buf_4_0_3_reg_3097;
                inp2_buf_4_1_reg_588 <= inp2_buf_4_1_3_reg_3085;
                inp2_buf_5_0_reg_576 <= inp2_buf_5_0_3_reg_3073;
                inp2_buf_5_1_reg_564 <= inp2_buf_5_1_3_reg_3061;
                inp2_buf_6_0_reg_552 <= inp2_buf_6_0_3_reg_3049;
                inp2_buf_6_1_reg_540 <= inp2_buf_6_1_3_reg_3037;
                inp2_buf_7_0_reg_528 <= inp2_buf_7_0_3_reg_3025;
                inp2_buf_7_1_reg_516 <= inp2_buf_7_1_3_reg_3013;
                inp2_buf_8_0_reg_504 <= inp2_buf_8_0_3_reg_3001;
                inp2_buf_8_1_reg_492 <= inp2_buf_8_1_3_reg_2989;
                inp2_buf_9_0_reg_480 <= inp2_buf_9_0_3_reg_2977;
                inp2_buf_9_1_reg_468 <= inp2_buf_9_1_3_reg_2965;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond3_reg_4946 = ap_const_lv1_0))) then
                inp2_buf_0_1_10_reg_4995 <= BUS_DST_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                inp2_buf_0_1_9_reg_5236 <= grp_fu_4275_p2;
                inp2_buf_10_1_9_reg_5296 <= grp_fu_4315_p2;
                inp2_buf_11_1_9_reg_5302 <= grp_fu_4319_p2;
                inp2_buf_12_1_9_reg_5308 <= grp_fu_4323_p2;
                inp2_buf_13_1_9_reg_5314 <= grp_fu_4327_p2;
                inp2_buf_14_1_9_reg_5320 <= grp_fu_4331_p2;
                inp2_buf_15_1_25_reg_5326 <= grp_fu_4335_p2;
                inp2_buf_1_1_9_reg_5242 <= grp_fu_4279_p2;
                inp2_buf_2_1_9_reg_5248 <= grp_fu_4283_p2;
                inp2_buf_3_1_9_reg_5254 <= grp_fu_4287_p2;
                inp2_buf_4_1_9_reg_5260 <= grp_fu_4291_p2;
                inp2_buf_5_1_9_reg_5266 <= grp_fu_4295_p2;
                inp2_buf_6_1_9_reg_5272 <= grp_fu_4299_p2;
                inp2_buf_7_1_9_reg_5278 <= grp_fu_4303_p2;
                inp2_buf_8_1_9_reg_5284 <= grp_fu_4307_p2;
                inp2_buf_9_1_9_reg_5290 <= grp_fu_4311_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                matrix1_reg_4834 <= matrix(31 downto 2);
                qmatrix3_reg_4829 <= qmatrix(31 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (exitcond2_fu_3375_p2 = ap_const_lv1_0))) then
                tmp_1_reg_4870 <= tmp_1_fu_3387_p1;
                tmp_3_reg_4874 <= indvar_reg_719(4 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond3_fu_3751_p2 = ap_const_lv1_0))) then
                tmp_4_reg_4955 <= tmp_4_fu_3763_p1;
                tmp_6_reg_4959 <= indvar8_reg_730(4 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (exitcond4_fu_4531_p2 = ap_const_lv1_0))) then
                tmp_5_reg_5501 <= tmp_5_fu_4567_p34;
            end if;
        end if;
    end process;
    BUS_DST_addr_reg_4845(31 downto 30) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state8, ap_enable_reg_pp1_iter1, ap_CS_fsm_state28, ap_enable_reg_pp0_iter1, BUS_DST_BVALID, ap_block_state2_io, exitcond1_fu_3363_p2, ap_CS_fsm_state9, exitcond2_fu_3375_p2, ap_enable_reg_pp0_iter0, exitcond_fu_3999_p2, ap_CS_fsm_state18, exitcond4_fu_4531_p2, ap_enable_reg_pp2_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter2, ap_block_pp2_stage0_subdone, ap_sig_ioackin_BUS_DST_AWREADY)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_io) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_sig_ioackin_BUS_DST_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (exitcond1_fu_3363_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond2_fu_3375_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (exitcond2_fu_3375_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((exitcond_fu_3999_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_pp2_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (exitcond4_fu_4531_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (exitcond4_fu_4531_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                if (((ap_const_logic_1 = BUS_DST_BVALID) and (ap_const_logic_1 = ap_CS_fsm_state28))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state28;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    BUS_DST_ARADDR <= tmp_2_fu_3353_p1(32 - 1 downto 0);

    BUS_DST_ARVALID_assign_proc : process(ap_CS_fsm_state2, ap_reg_ioackin_BUS_DST_ARREADY)
    begin
        if (((ap_reg_ioackin_BUS_DST_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            BUS_DST_ARVALID <= ap_const_logic_1;
        else 
            BUS_DST_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    BUS_DST_AWVALID_assign_proc : process(ap_CS_fsm_state8, ap_reg_ioackin_BUS_DST_AWREADY)
    begin
        if (((ap_reg_ioackin_BUS_DST_AWREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            BUS_DST_AWVALID <= ap_const_logic_1;
        else 
            BUS_DST_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    BUS_DST_BREADY_assign_proc : process(ap_CS_fsm_state28, BUS_DST_BVALID)
    begin
        if (((ap_const_logic_1 = BUS_DST_BVALID) and (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            BUS_DST_BREADY <= ap_const_logic_1;
        else 
            BUS_DST_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    BUS_DST_RREADY_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond3_reg_4946, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond3_reg_4946 = ap_const_lv1_0))) then 
            BUS_DST_RREADY <= ap_const_logic_1;
        else 
            BUS_DST_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    BUS_DST_WVALID_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, exitcond4_reg_5492, ap_reg_ioackin_BUS_DST_WREADY, ap_block_pp2_stage0_01001)
    begin
        if (((ap_reg_ioackin_BUS_DST_WREADY = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (exitcond4_reg_5492 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_01001))) then 
            BUS_DST_WVALID <= ap_const_logic_1;
        else 
            BUS_DST_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    BUS_DST_blk_n_AR_assign_proc : process(m_axi_BUS_DST_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            BUS_DST_blk_n_AR <= m_axi_BUS_DST_ARREADY;
        else 
            BUS_DST_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    BUS_DST_blk_n_AW_assign_proc : process(m_axi_BUS_DST_AWREADY, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            BUS_DST_blk_n_AW <= m_axi_BUS_DST_AWREADY;
        else 
            BUS_DST_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    BUS_DST_blk_n_B_assign_proc : process(m_axi_BUS_DST_BVALID, ap_CS_fsm_state28)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            BUS_DST_blk_n_B <= m_axi_BUS_DST_BVALID;
        else 
            BUS_DST_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    BUS_DST_blk_n_R_assign_proc : process(m_axi_BUS_DST_RVALID, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, exitcond3_reg_4946)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            BUS_DST_blk_n_R <= m_axi_BUS_DST_RVALID;
        else 
            BUS_DST_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    BUS_DST_blk_n_W_assign_proc : process(m_axi_BUS_DST_WREADY, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, exitcond4_reg_5492)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (exitcond4_reg_5492 = ap_const_lv1_0))) then 
            BUS_DST_blk_n_W <= m_axi_BUS_DST_WREADY;
        else 
            BUS_DST_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    BUS_SRC_ARADDR <= tmp_fu_3343_p1(32 - 1 downto 0);

    BUS_SRC_ARVALID_assign_proc : process(ap_CS_fsm_state2, ap_reg_ioackin_BUS_SRC_ARREADY)
    begin
        if (((ap_reg_ioackin_BUS_SRC_ARREADY = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            BUS_SRC_ARVALID <= ap_const_logic_1;
        else 
            BUS_SRC_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    BUS_SRC_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            BUS_SRC_RREADY <= ap_const_logic_1;
        else 
            BUS_SRC_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    BUS_SRC_blk_n_AR_assign_proc : process(m_axi_BUS_SRC_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            BUS_SRC_blk_n_AR <= m_axi_BUS_SRC_ARREADY;
        else 
            BUS_SRC_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    BUS_SRC_blk_n_R_assign_proc : process(m_axi_BUS_SRC_RVALID, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            BUS_SRC_blk_n_R <= m_axi_BUS_SRC_RVALID;
        else 
            BUS_SRC_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(9);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(11);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(17);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state13 <= ap_CS_fsm(10);
    ap_CS_fsm_state17 <= ap_CS_fsm(12);
    ap_CS_fsm_state18 <= ap_CS_fsm(13);
    ap_CS_fsm_state19 <= ap_CS_fsm(14);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(15);
    ap_CS_fsm_state21 <= ap_CS_fsm(16);
    ap_CS_fsm_state24 <= ap_CS_fsm(18);
    ap_CS_fsm_state28 <= ap_CS_fsm(22);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, BUS_SRC_RVALID)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_const_logic_0 = BUS_SRC_RVALID) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, BUS_SRC_RVALID)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_const_logic_0 = BUS_SRC_RVALID) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_11001_assign_proc : process(ap_enable_reg_pp1_iter1, exitcond3_reg_4946, BUS_DST_RVALID)
    begin
                ap_block_pp1_stage0_11001 <= ((ap_const_logic_0 = BUS_DST_RVALID) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (exitcond3_reg_4946 = ap_const_lv1_0));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(ap_enable_reg_pp1_iter1, exitcond3_reg_4946, BUS_DST_RVALID)
    begin
                ap_block_pp1_stage0_subdone <= ((ap_const_logic_0 = BUS_DST_RVALID) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (exitcond3_reg_4946 = ap_const_lv1_0));
    end process;

        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage0_11001_assign_proc : process(ap_enable_reg_pp2_iter1, ap_block_state23_io)
    begin
                ap_block_pp2_stage0_11001 <= ((ap_const_boolean_1 = ap_block_state23_io) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage0_subdone_assign_proc : process(ap_enable_reg_pp2_iter1, ap_block_state23_io)
    begin
                ap_block_pp2_stage0_subdone <= ((ap_const_boolean_1 = ap_block_state23_io) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp0_stage0_iter1_assign_proc : process(BUS_SRC_RVALID)
    begin
                ap_block_state11_pp0_stage0_iter1 <= (ap_const_logic_0 = BUS_SRC_RVALID);
    end process;

        ap_block_state12_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state15_pp1_stage0_iter1_assign_proc : process(exitcond3_reg_4946, BUS_DST_RVALID)
    begin
                ap_block_state15_pp1_stage0_iter1 <= ((ap_const_logic_0 = BUS_DST_RVALID) and (exitcond3_reg_4946 = ap_const_lv1_0));
    end process;

        ap_block_state16_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state23_io_assign_proc : process(exitcond4_reg_5492, ap_sig_ioackin_BUS_DST_WREADY)
    begin
                ap_block_state23_io <= ((ap_sig_ioackin_BUS_DST_WREADY = ap_const_logic_0) and (exitcond4_reg_5492 = ap_const_lv1_0));
    end process;

        ap_block_state23_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_io_assign_proc : process(ap_sig_ioackin_BUS_SRC_ARREADY, ap_sig_ioackin_BUS_DST_ARREADY)
    begin
                ap_block_state2_io <= ((ap_sig_ioackin_BUS_DST_ARREADY = ap_const_logic_0) or (ap_sig_ioackin_BUS_SRC_ARREADY = ap_const_logic_0));
    end process;


    ap_condition_2672_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, exitcond4_reg_5492)
    begin
                ap_condition_2672 <= ((ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (exitcond4_reg_5492 = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter0_state10_assign_proc : process(exitcond2_fu_3375_p2)
    begin
        if ((exitcond2_fu_3375_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state10 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state22_assign_proc : process(exitcond4_fu_4531_p2)
    begin
        if ((exitcond4_fu_4531_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state22 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state22 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state28, BUS_DST_BVALID)
    begin
        if (((ap_const_logic_1 = BUS_DST_BVALID) and (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_0_0_2_phi_fu_2771_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_0_0_1_reg_1082, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_0_0_2_reg_2767, inp2_buf_15_1_8_fu_3978_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_0_0_2_phi_fu_2771_p32 <= inp2_buf_15_1_8_fu_3978_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_0_0_2_phi_fu_2771_p32 <= inp2_buf_0_0_1_reg_1082;
        else 
            ap_phi_mux_inp2_buf_0_0_2_phi_fu_2771_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_0_0_2_reg_2767;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_0_1_2_phi_fu_2717_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_0_1_1_reg_1071, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_0_1_2_reg_2713, inp2_buf_0_1_5_fu_3971_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_0_1_2_phi_fu_2717_p32 <= inp2_buf_0_1_5_fu_3971_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_0_1_2_phi_fu_2717_p32 <= inp2_buf_0_1_1_reg_1071;
        else 
            ap_phi_mux_inp2_buf_0_1_2_phi_fu_2717_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_0_1_2_reg_2713;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_10_0_s_phi_fu_1691_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_10_0_1_reg_862, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_10_0_s_reg_1687, inp2_buf_15_1_18_fu_3838_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_10_0_s_phi_fu_1691_p32 <= inp2_buf_15_1_18_fu_3838_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_10_0_s_phi_fu_1691_p32 <= inp2_buf_10_0_1_reg_862;
        else 
            ap_phi_mux_inp2_buf_10_0_s_phi_fu_1691_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_10_0_s_reg_1687;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_10_1_2_phi_fu_1637_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_10_1_1_reg_851, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_10_1_2_reg_1633, inp2_buf_10_1_5_fu_3831_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_10_1_2_phi_fu_1637_p32 <= inp2_buf_10_1_5_fu_3831_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_10_1_2_phi_fu_1637_p32 <= inp2_buf_10_1_1_reg_851;
        else 
            ap_phi_mux_inp2_buf_10_1_2_phi_fu_1637_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_10_1_2_reg_1633;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_11_0_s_phi_fu_1583_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_11_0_1_reg_840, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_11_0_s_reg_1579, inp2_buf_15_1_19_fu_3824_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_11_0_s_phi_fu_1583_p32 <= inp2_buf_15_1_19_fu_3824_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_11_0_s_phi_fu_1583_p32 <= inp2_buf_11_0_1_reg_840;
        else 
            ap_phi_mux_inp2_buf_11_0_s_phi_fu_1583_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_11_0_s_reg_1579;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_11_1_2_phi_fu_1529_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_11_1_1_reg_829, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_11_1_2_reg_1525, inp2_buf_11_1_5_fu_3817_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_11_1_2_phi_fu_1529_p32 <= inp2_buf_11_1_5_fu_3817_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_11_1_2_phi_fu_1529_p32 <= inp2_buf_11_1_1_reg_829;
        else 
            ap_phi_mux_inp2_buf_11_1_2_phi_fu_1529_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_11_1_2_reg_1525;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_12_0_s_phi_fu_1475_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_12_0_1_reg_818, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_12_0_s_reg_1471, inp2_buf_15_1_20_fu_3810_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_12_0_s_phi_fu_1475_p32 <= inp2_buf_15_1_20_fu_3810_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_12_0_s_phi_fu_1475_p32 <= inp2_buf_12_0_1_reg_818;
        else 
            ap_phi_mux_inp2_buf_12_0_s_phi_fu_1475_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_12_0_s_reg_1471;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_12_1_2_phi_fu_1421_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_12_1_1_reg_807, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_12_1_2_reg_1417, inp2_buf_12_1_5_fu_3803_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_12_1_2_phi_fu_1421_p32 <= inp2_buf_12_1_5_fu_3803_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_12_1_2_phi_fu_1421_p32 <= inp2_buf_12_1_1_reg_807;
        else 
            ap_phi_mux_inp2_buf_12_1_2_phi_fu_1421_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_12_1_2_reg_1417;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_13_0_s_phi_fu_1367_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_13_0_1_reg_796, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_13_0_s_reg_1363, inp2_buf_15_1_21_fu_3796_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_13_0_s_phi_fu_1367_p32 <= inp2_buf_15_1_21_fu_3796_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_13_0_s_phi_fu_1367_p32 <= inp2_buf_13_0_1_reg_796;
        else 
            ap_phi_mux_inp2_buf_13_0_s_phi_fu_1367_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_13_0_s_reg_1363;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_13_1_2_phi_fu_1313_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_13_1_1_reg_785, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_13_1_2_reg_1309, inp2_buf_13_1_5_fu_3789_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_13_1_2_phi_fu_1313_p32 <= inp2_buf_13_1_5_fu_3789_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_13_1_2_phi_fu_1313_p32 <= inp2_buf_13_1_1_reg_785;
        else 
            ap_phi_mux_inp2_buf_13_1_2_phi_fu_1313_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_13_1_2_reg_1309;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_14_0_s_phi_fu_1259_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_14_0_1_reg_774, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_14_0_s_reg_1255, inp2_buf_15_1_22_fu_3782_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_14_0_s_phi_fu_1259_p32 <= inp2_buf_15_1_22_fu_3782_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_14_0_s_phi_fu_1259_p32 <= inp2_buf_14_0_1_reg_774;
        else 
            ap_phi_mux_inp2_buf_14_0_s_phi_fu_1259_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_14_0_s_reg_1255;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_14_1_2_phi_fu_1205_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_14_1_1_reg_763, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_14_1_2_reg_1201, inp2_buf_14_1_5_fu_3775_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_14_1_2_phi_fu_1205_p32 <= inp2_buf_14_1_5_fu_3775_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_14_1_2_phi_fu_1205_p32 <= inp2_buf_14_1_1_reg_763;
        else 
            ap_phi_mux_inp2_buf_14_1_2_phi_fu_1205_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_14_1_2_reg_1201;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_15_0_s_phi_fu_1151_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_15_0_1_reg_752, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, inp2_buf_15_1_7_fu_3992_p3, ap_phi_reg_pp1_iter2_inp2_buf_15_0_s_reg_1147)
    begin
        if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_15_0_s_phi_fu_1151_p32 <= inp2_buf_15_0_1_reg_752;
        elsif (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_15_0_s_phi_fu_1151_p32 <= inp2_buf_15_1_7_fu_3992_p3;
        else 
            ap_phi_mux_inp2_buf_15_0_s_phi_fu_1151_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_15_0_s_reg_1147;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_15_1_2_phi_fu_1097_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_15_1_1_reg_741, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, inp2_buf_15_1_5_fu_3985_p3, ap_phi_reg_pp1_iter2_inp2_buf_15_1_2_reg_1093)
    begin
        if ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_15_1_2_phi_fu_1097_p32 <= inp2_buf_15_1_1_reg_741;
        elsif (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_15_1_2_phi_fu_1097_p32 <= inp2_buf_15_1_5_fu_3985_p3;
        else 
            ap_phi_mux_inp2_buf_15_1_2_phi_fu_1097_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_15_1_2_reg_1093;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_1_0_s_phi_fu_2663_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_1_0_1_reg_1060, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_1_0_s_reg_2659, inp2_buf_15_1_9_fu_3964_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_1_0_s_phi_fu_2663_p32 <= inp2_buf_15_1_9_fu_3964_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_1_0_s_phi_fu_2663_p32 <= inp2_buf_1_0_1_reg_1060;
        else 
            ap_phi_mux_inp2_buf_1_0_s_phi_fu_2663_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_1_0_s_reg_2659;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_1_1_2_phi_fu_2609_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_1_1_1_reg_1049, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_1_1_2_reg_2605, inp2_buf_1_1_5_fu_3957_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_1_1_2_phi_fu_2609_p32 <= inp2_buf_1_1_5_fu_3957_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_1_1_2_phi_fu_2609_p32 <= inp2_buf_1_1_1_reg_1049;
        else 
            ap_phi_mux_inp2_buf_1_1_2_phi_fu_2609_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_1_1_2_reg_2605;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_2_0_s_phi_fu_2555_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_2_0_1_reg_1038, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_2_0_s_reg_2551, inp2_buf_15_1_10_fu_3950_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_2_0_s_phi_fu_2555_p32 <= inp2_buf_15_1_10_fu_3950_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_2_0_s_phi_fu_2555_p32 <= inp2_buf_2_0_1_reg_1038;
        else 
            ap_phi_mux_inp2_buf_2_0_s_phi_fu_2555_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_2_0_s_reg_2551;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_2_1_2_phi_fu_2501_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_2_1_1_reg_1027, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_2_1_2_reg_2497, inp2_buf_2_1_5_fu_3943_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_2_1_2_phi_fu_2501_p32 <= inp2_buf_2_1_5_fu_3943_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_2_1_2_phi_fu_2501_p32 <= inp2_buf_2_1_1_reg_1027;
        else 
            ap_phi_mux_inp2_buf_2_1_2_phi_fu_2501_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_2_1_2_reg_2497;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_3_0_s_phi_fu_2447_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_3_0_1_reg_1016, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_3_0_s_reg_2443, inp2_buf_15_1_11_fu_3936_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_3_0_s_phi_fu_2447_p32 <= inp2_buf_15_1_11_fu_3936_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_3_0_s_phi_fu_2447_p32 <= inp2_buf_3_0_1_reg_1016;
        else 
            ap_phi_mux_inp2_buf_3_0_s_phi_fu_2447_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_3_0_s_reg_2443;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_3_1_2_phi_fu_2393_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_3_1_1_reg_1005, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_3_1_2_reg_2389, inp2_buf_3_1_5_fu_3929_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_3_1_2_phi_fu_2393_p32 <= inp2_buf_3_1_5_fu_3929_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_3_1_2_phi_fu_2393_p32 <= inp2_buf_3_1_1_reg_1005;
        else 
            ap_phi_mux_inp2_buf_3_1_2_phi_fu_2393_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_3_1_2_reg_2389;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_4_0_s_phi_fu_2339_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_4_0_1_reg_994, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_4_0_s_reg_2335, inp2_buf_15_1_12_fu_3922_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_4_0_s_phi_fu_2339_p32 <= inp2_buf_15_1_12_fu_3922_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_4_0_s_phi_fu_2339_p32 <= inp2_buf_4_0_1_reg_994;
        else 
            ap_phi_mux_inp2_buf_4_0_s_phi_fu_2339_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_4_0_s_reg_2335;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_4_1_2_phi_fu_2285_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_4_1_1_reg_983, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_4_1_2_reg_2281, inp2_buf_4_1_5_fu_3915_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_4_1_2_phi_fu_2285_p32 <= inp2_buf_4_1_5_fu_3915_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_4_1_2_phi_fu_2285_p32 <= inp2_buf_4_1_1_reg_983;
        else 
            ap_phi_mux_inp2_buf_4_1_2_phi_fu_2285_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_4_1_2_reg_2281;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_5_0_s_phi_fu_2231_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_5_0_1_reg_972, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_5_0_s_reg_2227, inp2_buf_15_1_13_fu_3908_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_5_0_s_phi_fu_2231_p32 <= inp2_buf_15_1_13_fu_3908_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_5_0_s_phi_fu_2231_p32 <= inp2_buf_5_0_1_reg_972;
        else 
            ap_phi_mux_inp2_buf_5_0_s_phi_fu_2231_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_5_0_s_reg_2227;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_5_1_2_phi_fu_2177_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_5_1_1_reg_961, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_5_1_2_reg_2173, inp2_buf_5_1_5_fu_3901_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_5_1_2_phi_fu_2177_p32 <= inp2_buf_5_1_5_fu_3901_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_5_1_2_phi_fu_2177_p32 <= inp2_buf_5_1_1_reg_961;
        else 
            ap_phi_mux_inp2_buf_5_1_2_phi_fu_2177_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_5_1_2_reg_2173;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_6_0_s_phi_fu_2123_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_6_0_1_reg_950, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_6_0_s_reg_2119, inp2_buf_15_1_14_fu_3894_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_6_0_s_phi_fu_2123_p32 <= inp2_buf_15_1_14_fu_3894_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_6_0_s_phi_fu_2123_p32 <= inp2_buf_6_0_1_reg_950;
        else 
            ap_phi_mux_inp2_buf_6_0_s_phi_fu_2123_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_6_0_s_reg_2119;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_6_1_2_phi_fu_2069_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_6_1_1_reg_939, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_6_1_2_reg_2065, inp2_buf_6_1_5_fu_3887_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_6_1_2_phi_fu_2069_p32 <= inp2_buf_6_1_5_fu_3887_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_6_1_2_phi_fu_2069_p32 <= inp2_buf_6_1_1_reg_939;
        else 
            ap_phi_mux_inp2_buf_6_1_2_phi_fu_2069_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_6_1_2_reg_2065;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_7_0_s_phi_fu_2015_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_7_0_1_reg_928, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_7_0_s_reg_2011, inp2_buf_15_1_15_fu_3880_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_7_0_s_phi_fu_2015_p32 <= inp2_buf_15_1_15_fu_3880_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_7_0_s_phi_fu_2015_p32 <= inp2_buf_7_0_1_reg_928;
        else 
            ap_phi_mux_inp2_buf_7_0_s_phi_fu_2015_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_7_0_s_reg_2011;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_7_1_2_phi_fu_1961_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_7_1_1_reg_917, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_7_1_2_reg_1957, inp2_buf_7_1_5_fu_3873_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_7_1_2_phi_fu_1961_p32 <= inp2_buf_7_1_5_fu_3873_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_7_1_2_phi_fu_1961_p32 <= inp2_buf_7_1_1_reg_917;
        else 
            ap_phi_mux_inp2_buf_7_1_2_phi_fu_1961_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_7_1_2_reg_1957;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_8_0_s_phi_fu_1907_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_8_0_1_reg_906, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_8_0_s_reg_1903, inp2_buf_15_1_16_fu_3866_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_8_0_s_phi_fu_1907_p32 <= inp2_buf_15_1_16_fu_3866_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_8_0_s_phi_fu_1907_p32 <= inp2_buf_8_0_1_reg_906;
        else 
            ap_phi_mux_inp2_buf_8_0_s_phi_fu_1907_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_8_0_s_reg_1903;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_8_1_2_phi_fu_1853_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_8_1_1_reg_895, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_8_1_2_reg_1849, inp2_buf_8_1_5_fu_3859_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_8_1_2_phi_fu_1853_p32 <= inp2_buf_8_1_5_fu_3859_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_8_1_2_phi_fu_1853_p32 <= inp2_buf_8_1_1_reg_895;
        else 
            ap_phi_mux_inp2_buf_8_1_2_phi_fu_1853_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_8_1_2_reg_1849;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_9_0_s_phi_fu_1799_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_9_0_1_reg_884, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_9_0_s_reg_1795, inp2_buf_15_1_17_fu_3852_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_9_0_s_phi_fu_1799_p32 <= inp2_buf_15_1_17_fu_3852_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_9_0_s_phi_fu_1799_p32 <= inp2_buf_9_0_1_reg_884;
        else 
            ap_phi_mux_inp2_buf_9_0_s_phi_fu_1799_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_9_0_s_reg_1795;
        end if; 
    end process;


    ap_phi_mux_inp2_buf_9_1_2_phi_fu_1745_p32_assign_proc : process(ap_block_pp1_stage0, inp2_buf_9_1_1_reg_873, ap_reg_pp1_iter1_exitcond3_reg_4946, ap_reg_pp1_iter1_tmp_4_reg_4955, ap_enable_reg_pp1_iter2, ap_phi_reg_pp1_iter2_inp2_buf_9_1_2_reg_1741, inp2_buf_9_1_5_fu_3845_p3)
    begin
        if (((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_9) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            ap_phi_mux_inp2_buf_9_1_2_phi_fu_1745_p32 <= inp2_buf_9_1_5_fu_3845_p3;
        elsif ((((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_2) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_3) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_4) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_5) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_6) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_7) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_8) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_A) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_B) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_C) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_D) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_E) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)) or ((ap_reg_pp1_iter1_tmp_4_reg_4955 = ap_const_lv4_F) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_reg_pp1_iter1_exitcond3_reg_4946 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0)))) then 
            ap_phi_mux_inp2_buf_9_1_2_phi_fu_1745_p32 <= inp2_buf_9_1_1_reg_873;
        else 
            ap_phi_mux_inp2_buf_9_1_2_phi_fu_1745_p32 <= ap_phi_reg_pp1_iter2_inp2_buf_9_1_2_reg_1741;
        end if; 
    end process;

    ap_phi_reg_pp1_iter2_inp2_buf_0_0_2_reg_2767 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_0_1_2_reg_2713 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_10_0_s_reg_1687 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_10_1_2_reg_1633 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_11_0_s_reg_1579 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_11_1_2_reg_1525 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_12_0_s_reg_1471 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_12_1_2_reg_1417 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_13_0_s_reg_1363 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_13_1_2_reg_1309 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_14_0_s_reg_1255 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_14_1_2_reg_1201 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_15_0_s_reg_1147 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_15_1_2_reg_1093 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_1_0_s_reg_2659 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_1_1_2_reg_2605 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_2_0_s_reg_2551 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_2_1_2_reg_2497 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_3_0_s_reg_2443 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_3_1_2_reg_2389 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_4_0_s_reg_2335 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_4_1_2_reg_2281 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_5_0_s_reg_2227 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_5_1_2_reg_2173 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_6_0_s_reg_2119 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_6_1_2_reg_2065 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_7_0_s_reg_2011 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_7_1_2_reg_1957 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_8_0_s_reg_1903 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_8_1_2_reg_1849 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_9_0_s_reg_1795 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp1_iter2_inp2_buf_9_1_2_reg_1741 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_assign_proc : process(ap_CS_fsm_state28, BUS_DST_BVALID)
    begin
        if (((ap_const_logic_1 = BUS_DST_BVALID) and (ap_const_logic_1 = ap_CS_fsm_state28))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_ioackin_BUS_DST_ARREADY_assign_proc : process(BUS_DST_ARREADY, ap_reg_ioackin_BUS_DST_ARREADY)
    begin
        if ((ap_reg_ioackin_BUS_DST_ARREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_BUS_DST_ARREADY <= BUS_DST_ARREADY;
        else 
            ap_sig_ioackin_BUS_DST_ARREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_BUS_DST_AWREADY_assign_proc : process(BUS_DST_AWREADY, ap_reg_ioackin_BUS_DST_AWREADY)
    begin
        if ((ap_reg_ioackin_BUS_DST_AWREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_BUS_DST_AWREADY <= BUS_DST_AWREADY;
        else 
            ap_sig_ioackin_BUS_DST_AWREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_BUS_DST_WREADY_assign_proc : process(BUS_DST_WREADY, ap_reg_ioackin_BUS_DST_WREADY)
    begin
        if ((ap_reg_ioackin_BUS_DST_WREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_BUS_DST_WREADY <= BUS_DST_WREADY;
        else 
            ap_sig_ioackin_BUS_DST_WREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_BUS_SRC_ARREADY_assign_proc : process(BUS_SRC_ARREADY, ap_reg_ioackin_BUS_SRC_ARREADY)
    begin
        if ((ap_reg_ioackin_BUS_SRC_ARREADY = ap_const_logic_0)) then 
            ap_sig_ioackin_BUS_SRC_ARREADY <= BUS_SRC_ARREADY;
        else 
            ap_sig_ioackin_BUS_SRC_ARREADY <= ap_const_logic_1;
        end if; 
    end process;

    exitcond1_fu_3363_p2 <= "1" when (i_reg_708 = ap_const_lv2_2) else "0";
    exitcond2_fu_3375_p2 <= "1" when (indvar_reg_719 = ap_const_lv6_20) else "0";
    exitcond3_fu_3751_p2 <= "1" when (indvar8_reg_730 = ap_const_lv6_20) else "0";
    exitcond4_fu_4531_p2 <= "1" when (indvar1_reg_3216 = ap_const_lv6_20) else "0";
    exitcond_fu_3999_p2 <= "1" when (k_reg_3205 = ap_const_lv6_20) else "0";
    i_1_fu_3369_p2 <= std_logic_vector(unsigned(i_reg_708) + unsigned(ap_const_lv2_1));
    indvar_next1_fu_4537_p2 <= std_logic_vector(unsigned(indvar1_reg_3216) + unsigned(ap_const_lv6_1));
    indvar_next9_fu_3757_p2 <= std_logic_vector(unsigned(indvar8_reg_730) + unsigned(ap_const_lv6_1));
    indvar_next_fu_3381_p2 <= std_logic_vector(unsigned(indvar_reg_719) + unsigned(ap_const_lv6_1));
    inp1_buf_0_1_1_fu_3735_p3 <= 
        inp1_buf_0_1_62_fu_270 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_0_reg_4910;
    inp1_buf_0_1_3_fu_3707_p3 <= 
        inp1_buf_0_0_reg_4910 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_1_33_fu_154;
    inp1_buf_0_1_4_fu_3713_p3 <= 
        inp1_buf_0_1_2_fu_150 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_0_reg_4910;
    inp1_buf_0_1_5_fu_3685_p3 <= 
        inp1_buf_0_0_reg_4910 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_1_35_fu_162;
    inp1_buf_0_1_65_fu_3647_p3 <= 
        inp1_buf_0_1_38_fu_174 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_0_reg_4910;
    inp1_buf_0_1_66_fu_3619_p3 <= 
        inp1_buf_0_0_reg_4910 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_1_41_fu_186;
    inp1_buf_0_1_67_fu_3625_p3 <= 
        inp1_buf_0_1_40_fu_182 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_0_reg_4910;
    inp1_buf_0_1_68_fu_3597_p3 <= 
        inp1_buf_0_0_reg_4910 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_1_43_fu_194;
    inp1_buf_0_1_69_fu_3603_p3 <= 
        inp1_buf_0_1_42_fu_190 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_0_reg_4910;
    inp1_buf_0_1_6_fu_3691_p3 <= 
        inp1_buf_0_1_34_fu_158 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_0_reg_4910;
    inp1_buf_0_1_70_fu_3575_p3 <= 
        inp1_buf_0_0_reg_4910 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_1_45_fu_202;
    inp1_buf_0_1_71_fu_3581_p3 <= 
        inp1_buf_0_1_44_fu_198 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_0_reg_4910;
    inp1_buf_0_1_72_fu_3553_p3 <= 
        inp1_buf_0_0_reg_4910 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_1_47_fu_210;
    inp1_buf_0_1_73_fu_3559_p3 <= 
        inp1_buf_0_1_46_fu_206 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_0_reg_4910;
    inp1_buf_0_1_74_fu_3531_p3 <= 
        inp1_buf_0_0_reg_4910 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_1_49_fu_218;
    inp1_buf_0_1_75_fu_3537_p3 <= 
        inp1_buf_0_1_48_fu_214 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_0_reg_4910;
    inp1_buf_0_1_76_fu_3509_p3 <= 
        inp1_buf_0_0_reg_4910 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_1_51_fu_226;
    inp1_buf_0_1_77_fu_3515_p3 <= 
        inp1_buf_0_1_50_fu_222 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_0_reg_4910;
    inp1_buf_0_1_78_fu_3487_p3 <= 
        inp1_buf_0_0_reg_4910 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_1_53_fu_234;
    inp1_buf_0_1_79_fu_3493_p3 <= 
        inp1_buf_0_1_52_fu_230 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_0_reg_4910;
    inp1_buf_0_1_7_fu_3663_p3 <= 
        inp1_buf_0_0_reg_4910 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_1_37_fu_170;
    inp1_buf_0_1_80_fu_3465_p3 <= 
        inp1_buf_0_0_reg_4910 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_1_55_fu_242;
    inp1_buf_0_1_81_fu_3471_p3 <= 
        inp1_buf_0_1_54_fu_238 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_0_reg_4910;
    inp1_buf_0_1_82_fu_3443_p3 <= 
        inp1_buf_0_0_reg_4910 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_1_57_fu_250;
    inp1_buf_0_1_83_fu_3449_p3 <= 
        inp1_buf_0_1_56_fu_246 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_0_reg_4910;
    inp1_buf_0_1_84_fu_3421_p3 <= 
        inp1_buf_0_0_reg_4910 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_1_59_fu_258;
    inp1_buf_0_1_85_fu_3427_p3 <= 
        inp1_buf_0_1_58_fu_254 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_0_reg_4910;
    inp1_buf_0_1_86_fu_3399_p3 <= 
        inp1_buf_0_0_reg_4910 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_1_61_fu_266;
    inp1_buf_0_1_87_fu_3405_p3 <= 
        inp1_buf_0_1_60_fu_262 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_0_reg_4910;
    inp1_buf_0_1_8_fu_3669_p3 <= 
        inp1_buf_0_1_36_fu_166 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_0_reg_4910;
    inp1_buf_0_1_9_fu_3641_p3 <= 
        inp1_buf_0_0_reg_4910 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_1_39_fu_178;
    inp1_buf_0_1_fu_3729_p3 <= 
        inp1_buf_0_0_reg_4910 when (ap_reg_pp0_iter1_tmp_3_reg_4874(0) = '1') else 
        inp1_buf_0_1_63_fu_274;
    inp1_buf_load_0_phi_fu_4013_p3 <= 
        inp1_buf_0_1_33_fu_154 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp1_buf_0_1_2_fu_150;
    inp1_buf_load_10_phi_fu_4173_p3 <= 
        inp1_buf_0_1_53_fu_234 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp1_buf_0_1_52_fu_230;
    inp1_buf_load_11_phi_fu_4189_p3 <= 
        inp1_buf_0_1_55_fu_242 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp1_buf_0_1_54_fu_238;
    inp1_buf_load_12_phi_fu_4205_p3 <= 
        inp1_buf_0_1_57_fu_250 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp1_buf_0_1_56_fu_246;
    inp1_buf_load_13_phi_fu_4221_p3 <= 
        inp1_buf_0_1_59_fu_258 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp1_buf_0_1_58_fu_254;
    inp1_buf_load_14_phi_fu_4237_p3 <= 
        inp1_buf_0_1_61_fu_266 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp1_buf_0_1_60_fu_262;
    inp1_buf_load_15_phi_fu_4253_p3 <= 
        inp1_buf_0_1_63_fu_274 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp1_buf_0_1_62_fu_270;
    inp1_buf_load_1_phi_fu_4029_p3 <= 
        inp1_buf_0_1_35_fu_162 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp1_buf_0_1_34_fu_158;
    inp1_buf_load_2_phi_fu_4045_p3 <= 
        inp1_buf_0_1_37_fu_170 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp1_buf_0_1_36_fu_166;
    inp1_buf_load_3_phi_fu_4061_p3 <= 
        inp1_buf_0_1_39_fu_178 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp1_buf_0_1_38_fu_174;
    inp1_buf_load_4_phi_fu_4077_p3 <= 
        inp1_buf_0_1_41_fu_186 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp1_buf_0_1_40_fu_182;
    inp1_buf_load_5_phi_fu_4093_p3 <= 
        inp1_buf_0_1_43_fu_194 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp1_buf_0_1_42_fu_190;
    inp1_buf_load_6_phi_fu_4109_p3 <= 
        inp1_buf_0_1_45_fu_202 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp1_buf_0_1_44_fu_198;
    inp1_buf_load_7_phi_fu_4125_p3 <= 
        inp1_buf_0_1_47_fu_210 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp1_buf_0_1_46_fu_206;
    inp1_buf_load_8_phi_fu_4141_p3 <= 
        inp1_buf_0_1_49_fu_218 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp1_buf_0_1_48_fu_214;
    inp1_buf_load_9_phi_fu_4157_p3 <= 
        inp1_buf_0_1_51_fu_226 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp1_buf_0_1_50_fu_222;
    inp2_buf_0_1_4_fu_4339_p3 <= 
        inp2_buf_0_1_9_reg_5236 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_0_1_3_reg_3181;
    inp2_buf_0_1_5_fu_3971_p3 <= 
        inp2_buf_0_1_10_reg_4995 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_0_1_1_reg_1071;
    inp2_buf_0_1_8_fu_4345_p3 <= 
        inp2_buf_0_0_s_reg_3193 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_0_1_9_reg_5236;
    inp2_buf_10_1_4_fu_4459_p3 <= 
        inp2_buf_10_1_9_reg_5296 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_10_1_3_reg_2941;
    inp2_buf_10_1_5_fu_3831_p3 <= 
        inp2_buf_0_1_10_reg_4995 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_10_1_1_reg_851;
    inp2_buf_10_1_8_fu_4465_p3 <= 
        inp2_buf_10_0_3_reg_2953 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_10_1_9_reg_5296;
    inp2_buf_11_1_4_fu_4471_p3 <= 
        inp2_buf_11_1_9_reg_5302 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_11_1_3_reg_2917;
    inp2_buf_11_1_5_fu_3817_p3 <= 
        inp2_buf_0_1_10_reg_4995 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_11_1_1_reg_829;
    inp2_buf_11_1_8_fu_4477_p3 <= 
        inp2_buf_11_0_3_reg_2929 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_11_1_9_reg_5302;
    inp2_buf_12_1_4_fu_4483_p3 <= 
        inp2_buf_12_1_9_reg_5308 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_12_1_3_reg_2893;
    inp2_buf_12_1_5_fu_3803_p3 <= 
        inp2_buf_0_1_10_reg_4995 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_12_1_1_reg_807;
    inp2_buf_12_1_8_fu_4489_p3 <= 
        inp2_buf_12_0_3_reg_2905 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_12_1_9_reg_5308;
    inp2_buf_13_1_4_fu_4495_p3 <= 
        inp2_buf_13_1_9_reg_5314 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_13_1_3_reg_2869;
    inp2_buf_13_1_5_fu_3789_p3 <= 
        inp2_buf_0_1_10_reg_4995 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_13_1_1_reg_785;
    inp2_buf_13_1_8_fu_4501_p3 <= 
        inp2_buf_13_0_3_reg_2881 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_13_1_9_reg_5314;
    inp2_buf_14_1_4_fu_4507_p3 <= 
        inp2_buf_14_1_9_reg_5320 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_14_1_3_reg_2845;
    inp2_buf_14_1_5_fu_3775_p3 <= 
        inp2_buf_0_1_10_reg_4995 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_14_1_1_reg_763;
    inp2_buf_14_1_8_fu_4513_p3 <= 
        inp2_buf_14_0_3_reg_2857 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_14_1_9_reg_5320;
    inp2_buf_15_1_10_fu_3950_p3 <= 
        inp2_buf_2_0_1_reg_1038 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_0_1_10_reg_4995;
    inp2_buf_15_1_11_fu_3936_p3 <= 
        inp2_buf_3_0_1_reg_1016 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_0_1_10_reg_4995;
    inp2_buf_15_1_12_fu_3922_p3 <= 
        inp2_buf_4_0_1_reg_994 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_0_1_10_reg_4995;
    inp2_buf_15_1_13_fu_3908_p3 <= 
        inp2_buf_5_0_1_reg_972 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_0_1_10_reg_4995;
    inp2_buf_15_1_14_fu_3894_p3 <= 
        inp2_buf_6_0_1_reg_950 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_0_1_10_reg_4995;
    inp2_buf_15_1_15_fu_3880_p3 <= 
        inp2_buf_7_0_1_reg_928 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_0_1_10_reg_4995;
    inp2_buf_15_1_16_fu_3866_p3 <= 
        inp2_buf_8_0_1_reg_906 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_0_1_10_reg_4995;
    inp2_buf_15_1_17_fu_3852_p3 <= 
        inp2_buf_9_0_1_reg_884 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_0_1_10_reg_4995;
    inp2_buf_15_1_18_fu_3838_p3 <= 
        inp2_buf_10_0_1_reg_862 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_0_1_10_reg_4995;
    inp2_buf_15_1_19_fu_3824_p3 <= 
        inp2_buf_11_0_1_reg_840 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_0_1_10_reg_4995;
    inp2_buf_15_1_20_fu_3810_p3 <= 
        inp2_buf_12_0_1_reg_818 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_0_1_10_reg_4995;
    inp2_buf_15_1_21_fu_3796_p3 <= 
        inp2_buf_13_0_1_reg_796 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_0_1_10_reg_4995;
    inp2_buf_15_1_22_fu_3782_p3 <= 
        inp2_buf_14_0_1_reg_774 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_0_1_10_reg_4995;
    inp2_buf_15_1_24_fu_4525_p3 <= 
        inp2_buf_15_0_3_reg_2833 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_15_1_25_reg_5326;
    inp2_buf_15_1_4_fu_4519_p3 <= 
        inp2_buf_15_1_25_reg_5326 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_15_1_3_reg_2821;
    inp2_buf_15_1_5_fu_3985_p3 <= 
        inp2_buf_0_1_10_reg_4995 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_15_1_1_reg_741;
    inp2_buf_15_1_7_fu_3992_p3 <= 
        inp2_buf_15_0_1_reg_752 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_0_1_10_reg_4995;
    inp2_buf_15_1_8_fu_3978_p3 <= 
        inp2_buf_0_0_1_reg_1082 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_0_1_10_reg_4995;
    inp2_buf_15_1_9_fu_3964_p3 <= 
        inp2_buf_1_0_1_reg_1060 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_0_1_10_reg_4995;
    inp2_buf_1_1_4_fu_4351_p3 <= 
        inp2_buf_1_1_9_reg_5242 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_1_1_3_reg_3157;
    inp2_buf_1_1_5_fu_3957_p3 <= 
        inp2_buf_0_1_10_reg_4995 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_1_1_1_reg_1049;
    inp2_buf_1_1_8_fu_4357_p3 <= 
        inp2_buf_1_0_3_reg_3169 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_1_1_9_reg_5242;
    inp2_buf_2_1_4_fu_4363_p3 <= 
        inp2_buf_2_1_9_reg_5248 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_2_1_3_reg_3133;
    inp2_buf_2_1_5_fu_3943_p3 <= 
        inp2_buf_0_1_10_reg_4995 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_2_1_1_reg_1027;
    inp2_buf_2_1_8_fu_4369_p3 <= 
        inp2_buf_2_0_3_reg_3145 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_2_1_9_reg_5248;
    inp2_buf_3_1_4_fu_4375_p3 <= 
        inp2_buf_3_1_9_reg_5254 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_3_1_3_reg_3109;
    inp2_buf_3_1_5_fu_3929_p3 <= 
        inp2_buf_0_1_10_reg_4995 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_3_1_1_reg_1005;
    inp2_buf_3_1_8_fu_4381_p3 <= 
        inp2_buf_3_0_3_reg_3121 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_3_1_9_reg_5254;
    inp2_buf_4_1_4_fu_4387_p3 <= 
        inp2_buf_4_1_9_reg_5260 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_4_1_3_reg_3085;
    inp2_buf_4_1_5_fu_3915_p3 <= 
        inp2_buf_0_1_10_reg_4995 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_4_1_1_reg_983;
    inp2_buf_4_1_8_fu_4393_p3 <= 
        inp2_buf_4_0_3_reg_3097 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_4_1_9_reg_5260;
    inp2_buf_5_1_4_fu_4399_p3 <= 
        inp2_buf_5_1_9_reg_5266 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_5_1_3_reg_3061;
    inp2_buf_5_1_5_fu_3901_p3 <= 
        inp2_buf_0_1_10_reg_4995 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_5_1_1_reg_961;
    inp2_buf_5_1_8_fu_4405_p3 <= 
        inp2_buf_5_0_3_reg_3073 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_5_1_9_reg_5266;
    inp2_buf_6_1_4_fu_4411_p3 <= 
        inp2_buf_6_1_9_reg_5272 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_6_1_3_reg_3037;
    inp2_buf_6_1_5_fu_3887_p3 <= 
        inp2_buf_0_1_10_reg_4995 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_6_1_1_reg_939;
    inp2_buf_6_1_8_fu_4417_p3 <= 
        inp2_buf_6_0_3_reg_3049 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_6_1_9_reg_5272;
    inp2_buf_7_1_4_fu_4423_p3 <= 
        inp2_buf_7_1_9_reg_5278 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_7_1_3_reg_3013;
    inp2_buf_7_1_5_fu_3873_p3 <= 
        inp2_buf_0_1_10_reg_4995 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_7_1_1_reg_917;
    inp2_buf_7_1_8_fu_4429_p3 <= 
        inp2_buf_7_0_3_reg_3025 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_7_1_9_reg_5278;
    inp2_buf_8_1_4_fu_4435_p3 <= 
        inp2_buf_8_1_9_reg_5284 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_8_1_3_reg_2989;
    inp2_buf_8_1_5_fu_3859_p3 <= 
        inp2_buf_0_1_10_reg_4995 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_8_1_1_reg_895;
    inp2_buf_8_1_8_fu_4441_p3 <= 
        inp2_buf_8_0_3_reg_3001 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_8_1_9_reg_5284;
    inp2_buf_9_1_4_fu_4447_p3 <= 
        inp2_buf_9_1_9_reg_5290 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_9_1_3_reg_2965;
    inp2_buf_9_1_5_fu_3845_p3 <= 
        inp2_buf_0_1_10_reg_4995 when (ap_reg_pp1_iter1_tmp_6_reg_4959(0) = '1') else 
        inp2_buf_9_1_1_reg_873;
    inp2_buf_9_1_8_fu_4453_p3 <= 
        inp2_buf_9_0_3_reg_2977 when (tmp_7_reg_5035(0) = '1') else 
        inp2_buf_9_1_9_reg_5290;
    inp2_buf_load_0_phi_fu_4021_p3 <= 
        inp2_buf_0_1_3_reg_3181 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp2_buf_0_0_s_reg_3193;
    inp2_buf_load_10_phi_fu_4181_p3 <= 
        inp2_buf_10_1_3_reg_2941 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp2_buf_10_0_3_reg_2953;
    inp2_buf_load_11_phi_fu_4197_p3 <= 
        inp2_buf_11_1_3_reg_2917 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp2_buf_11_0_3_reg_2929;
    inp2_buf_load_124_ph_fu_4213_p3 <= 
        inp2_buf_12_1_3_reg_2893 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp2_buf_12_0_3_reg_2905;
    inp2_buf_load_12_phi_fu_4037_p3 <= 
        inp2_buf_1_1_3_reg_3157 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp2_buf_1_0_3_reg_3169;
    inp2_buf_load_13_phi_fu_4229_p3 <= 
        inp2_buf_13_1_3_reg_2869 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp2_buf_13_0_3_reg_2881;
    inp2_buf_load_14_phi_fu_4245_p3 <= 
        inp2_buf_14_1_3_reg_2845 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp2_buf_14_0_3_reg_2857;
    inp2_buf_load_15_phi_fu_4261_p3 <= 
        inp2_buf_15_1_3_reg_2821 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp2_buf_15_0_3_reg_2833;
    inp2_buf_load_2_phi_fu_4053_p3 <= 
        inp2_buf_2_1_3_reg_3133 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp2_buf_2_0_3_reg_3145;
    inp2_buf_load_3_phi_fu_4069_p3 <= 
        inp2_buf_3_1_3_reg_3109 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp2_buf_3_0_3_reg_3121;
    inp2_buf_load_4_phi_fu_4085_p3 <= 
        inp2_buf_4_1_3_reg_3085 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp2_buf_4_0_3_reg_3097;
    inp2_buf_load_5_phi_fu_4101_p3 <= 
        inp2_buf_5_1_3_reg_3061 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp2_buf_5_0_3_reg_3073;
    inp2_buf_load_6_phi_fu_4117_p3 <= 
        inp2_buf_6_1_3_reg_3037 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp2_buf_6_0_3_reg_3049;
    inp2_buf_load_7_phi_fu_4133_p3 <= 
        inp2_buf_7_1_3_reg_3013 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp2_buf_7_0_3_reg_3025;
    inp2_buf_load_8_phi_fu_4149_p3 <= 
        inp2_buf_8_1_3_reg_2989 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp2_buf_8_0_3_reg_3001;
    inp2_buf_load_9_phi_fu_4165_p3 <= 
        inp2_buf_9_1_3_reg_2965 when (tmp_7_fu_4005_p3(0) = '1') else 
        inp2_buf_9_0_3_reg_2977;
    k_1_s_fu_4269_p2 <= std_logic_vector(unsigned(k_reg_3205) + unsigned(ap_const_lv6_10));
    tmp_10_fu_4543_p1 <= indvar1_reg_3216(4 - 1 downto 0);
    tmp_11_fu_4547_p3 <= indvar1_reg_3216(4 downto 4);
    tmp_1_fu_3387_p1 <= indvar_reg_719(4 - 1 downto 0);
    tmp_2_fu_3353_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(matrix1_reg_4834),64));
    tmp_4_fu_3763_p1 <= indvar8_reg_730(4 - 1 downto 0);
    tmp_5_fu_4567_p33 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_4555_p3),6));
    tmp_7_fu_4005_p3 <= k_reg_3205(4 downto 4);
    tmp_8_fu_4555_p3 <= (tmp_10_fu_4543_p1 & tmp_11_fu_4547_p3);
    tmp_fu_3343_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(qmatrix3_reg_4829),64));
end behav;
