\doxysection{SCB\+\_\+\+Type Struct Reference}
\label{struct_s_c_b___type}\index{SCB\_Type@{SCB\_Type}}


Structure type to access the System Control Block (SCB).  




{\ttfamily \#include $<$core\+\_\+cm0.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ CPUID}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ ICSR}
\item 
uint32\+\_\+t \textbf{ RESERVED0}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ AIRCR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ SCR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ CCR}
\item 
uint32\+\_\+t \textbf{ RESERVED1}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ SHP} [2U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ SHCSR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ VTOR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint8\+\_\+t \textbf{ SHP} [12U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ CFSR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ HFSR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ DFSR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ MMFAR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ BFAR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ AFSR}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ PFR} [2U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ DFR}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ ADR}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ MMFR} [4U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ ISAR} [5U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ CPACR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint8\+\_\+t \textbf{ SHPR} [12U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ ID\+\_\+\+PFR} [2U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ ID\+\_\+\+DFR}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ ID\+\_\+\+AFR}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ ID\+\_\+\+MFR} [4U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ ID\+\_\+\+ISAR} [5U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ CLIDR}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ CTR}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ CCSIDR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ CSSELR}
\item 
uint32\+\_\+t \textbf{ RESERVED3} [93U]
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ STIR}
\item 
uint32\+\_\+t \textbf{ RESERVED4} [15U]
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ MVFR0}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ MVFR1}
\item 
\textbf{ \+\_\+\+\_\+\+IM} uint32\+\_\+t \textbf{ MVFR2}
\item 
uint32\+\_\+t \textbf{ RESERVED5} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ ICIALLU}
\item 
uint32\+\_\+t \textbf{ RESERVED6} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ ICIMVAU}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ DCIMVAC}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ DCISW}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ DCCMVAU}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ DCCMVAC}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ DCCSW}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ DCCIMVAC}
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ DCCISW}
\item 
uint32\+\_\+t \textbf{ RESERVED7} [6U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ ITCMCR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ DTCMCR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ AHBPCR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ CACR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ AHBSCR}
\item 
uint32\+\_\+t \textbf{ RESERVED8} [1U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ ABFSR}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ SFCR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the System Control Block (SCB). 

Definition at line 397 of file core\+\_\+cm0.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/\textbf{ core\+\_\+cm0.\+h}\item 
system/include/cmsis/\textbf{ core\+\_\+cm0plus.\+h}\item 
system/include/cmsis/\textbf{ core\+\_\+cm3.\+h}\item 
system/include/cmsis/\textbf{ core\+\_\+cm4.\+h}\item 
system/include/cmsis/\textbf{ core\+\_\+cm7.\+h}\item 
system/include/cmsis/\textbf{ core\+\_\+sc000.\+h}\item 
system/include/cmsis/\textbf{ core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
