<module name="GIC0_ECC_AGGR" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="GIC_ECC_AGGR_REV" acronym="GIC_ECC_AGGR_REV" offset="0x0" width="32" description="IP revision register.">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x66A0EA00" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="GIC_ECC_AGGR_VECTOR" acronym="GIC_ECC_AGGR_VECTOR" offset="0x8" width="32" description="ECC vector register.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RD_SVBUS_DONE" width="1" begin="24" end="24" resetval="0x0" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." range="" rwaccess="RW1C"/>
    <bitfield id="RD_SVBUS_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read address" range="" rwaccess="RW"/>
    <bitfield id="RD_SVBUS" width="1" begin="15" end="15" resetval="0x0" description="Write 1 to trigger a read on the serial VBUS" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_VECTOR" width="11" begin="10" end="0" resetval="0x0" description="Value written to select the corresponding ECC RAM for control or status" range="" rwaccess="RW"/>
  </register>
  <register id="GIC_ECC_AGGR_STAT" acronym="GIC_ECC_AGGR_STAT" offset="0xC" width="32" description="Misc status register.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0x6" description="Indicates the number of RAMs serviced by the ECC aggregator" range="" rwaccess="R"/>
  </register>
  <register id="GIC_ECC_AGGR_SEC_EOI_REG" acronym="GIC_ECC_AGGR_SEC_EOI_REG" offset="0x3C" width="32" description="EOI register. The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI value" range="" rwaccess="RW1S"/>
  </register>
  <register id="GIC_ECC_AGGR_SEC_STATUS_REG0" acronym="GIC_ECC_AGGR_SEC_STATUS_REG0" offset="0x40" width="32" description="SEC interrupt status register 0.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WRITE_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt pending status for write_pend" range="" rwaccess="RW1S"/>
    <bitfield id="READ_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt pending status for read_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EDC_CTRL_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt pending status for edc_ctrl_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LPI_RAMECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt pending status for lpi_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="ITE_RAMECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt pending status for ite_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="ICB_RAMECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt pending status for icb_ramecc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="GIC_ECC_AGGR_SEC_ENABLE_SET_REG0" acronym="GIC_ECC_AGGR_SEC_ENABLE_SET_REG0" offset="0x80" width="32" description="SEC interrupt enable set register 0.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WRITE_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt enable set for write_pend" range="" rwaccess="RW1S"/>
    <bitfield id="READ_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt enable set for read_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EDC_CTRL_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt enable set for edc_ctrl_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LPI_RAMECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt enable set for lpi_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="ITE_RAMECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable set for ite_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="ICB_RAMECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable set for icb_ramecc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="GIC_ECC_AGGR_SEC_ENABLE_CLR_REG0" acronym="GIC_ECC_AGGR_SEC_ENABLE_CLR_REG0" offset="0xC0" width="32" description="SEC interrupt enable clear register 0.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WRITE_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt enable clear for write_pend" range="" rwaccess="RW1C"/>
    <bitfield id="READ_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt enable clear for read_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EDC_CTRL_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt enable clear for edc_ctrl_pend" range="" rwaccess="RW1C"/>
    <bitfield id="LPI_RAMECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt enable clear for lpi_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="ITE_RAMECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable clear for ite_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="ICB_RAMECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable clear for icb_ramecc_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="GIC_ECC_AGGR_DED_EOI_REG" acronym="GIC_ECC_AGGR_DED_EOI_REG" offset="0x13C" width="32" description="DED EOI register. The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI value" range="" rwaccess="RW1S"/>
  </register>
  <register id="GIC_ECC_AGGR_DED_STATUS_REG0" acronym="GIC_ECC_AGGR_DED_STATUS_REG0" offset="0x140" width="32" description="DED interrupt status register 0.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WRITE_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt pending status for write_pend" range="" rwaccess="RW1S"/>
    <bitfield id="READ_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt pending status for read_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EDC_CTRL_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt pending status for edc_ctrl_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LPI_RAMECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt pending status for lpi_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="ITE_RAMECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt pending status for ite_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="ICB_RAMECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt pending status for icb_ramecc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="GIC_ECC_AGGR_DED_ENABLE_SET_REG0" acronym="GIC_ECC_AGGR_DED_ENABLE_SET_REG0" offset="0x180" width="32" description="DED interrupt enable set register 0.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WRITE_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt enable set for write_pend" range="" rwaccess="RW1S"/>
    <bitfield id="READ_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt enable set for read_pend" range="" rwaccess="RW1S"/>
    <bitfield id="EDC_CTRL_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt enable set for edc_ctrl_pend" range="" rwaccess="RW1S"/>
    <bitfield id="LPI_RAMECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt enable set for lpi_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="ITE_RAMECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable set for ite_ramecc_pend" range="" rwaccess="RW1S"/>
    <bitfield id="ICB_RAMECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable set for icb_ramecc_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="GIC_ECC_AGGR_DED_ENABLE_CLR_REG0" acronym="GIC_ECC_AGGR_DED_ENABLE_CLR_REG0" offset="0x1C0" width="32" description="DED interrupt enable clear register 0.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WRITE_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt enable clear for write_pend" range="" rwaccess="RW1C"/>
    <bitfield id="READ_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt enable clear for read_pend" range="" rwaccess="RW1C"/>
    <bitfield id="EDC_CTRL_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt enable clear for edc_ctrl_pend" range="" rwaccess="RW1C"/>
    <bitfield id="LPI_RAMECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt enable clear for lpi_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="ITE_RAMECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable clear for ite_ramecc_pend" range="" rwaccess="RW1C"/>
    <bitfield id="ICB_RAMECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable clear for icb_ramecc_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="GIC_ECC_AGGR_AGGR_ENABLE_SET" acronym="GIC_ECC_AGGR_AGGR_ENABLE_SET" offset="0x200" width="32" description="AGGR interrupt enable set register.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable set for svbus timeout errors" range="" rwaccess="RW1S"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable set for parity errors" range="" rwaccess="RW1S"/>
  </register>
  <register id="GIC_ECC_AGGR_AGGR_ENABLE_CLR" acronym="GIC_ECC_AGGR_AGGR_ENABLE_CLR" offset="0x204" width="32" description="AGGR interrupt enable clear register.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="Interrupt enable clear for svbus timeout errors" range="" rwaccess="RW1C"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="Interrupt enable clear for parity errors" range="" rwaccess="RW1C"/>
  </register>
  <register id="GIC_ECC_AGGR_AGGR_STATUS_SET" acronym="GIC_ECC_AGGR_AGGR_STATUS_SET" offset="0x208" width="32" description="AGGR interrupt status set register.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="Interrupt status set for svbus timeout errors" range="" rwaccess="RWincr"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="Interrupt status set for parity errors" range="" rwaccess="RWincr"/>
  </register>
  <register id="GIC_ECC_AGGR_AGGR_STATUS_CLR" acronym="GIC_ECC_AGGR_AGGR_STATUS_CLR" offset="0x20C" width="32" description="AGGR interrupt status clear register.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="Interrupt status clear for svbus timeout errors" range="" rwaccess="RWdecr"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="Interrupt status clear for parity errors" range="" rwaccess="RWdecr"/>
  </register>
</module>
