 
****************************************
Report : area
Design : iir_top
Version: M-2016.12-SP2
Date   : Wed Jul  4 11:45:48 2018
****************************************

Library(s) Used:

    sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c (File: /home/projects/vlsi/libraries/65lpe/ref_lib/arm/std_cells/hvt/timing_lib/nldm/db/sc9_cmos10lpe_base_hvt_ss_nominal_max_1p08v_125c.db)

Number of ports:                          188
Number of nets:                         18172
Number of cells:                        15997
Number of combinational cells:          13157
Number of sequential cells:              2840
Number of macros/black boxes:               0
Number of buf/inv:                       1771
Number of references:                      92

Combinational area:              39017.880461
Buf/Inv area:                     1998.360079
Noncombinational area:           22201.560102
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 61219.440562
Total area:                 undefined
1
