Analysis & Synthesis report for inst_fetch
Sat Dec  3 15:44:21 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sat Dec  3 15:44:20 2022           ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; inst_fetch                                  ;
; Top-level Entity Name              ; processor                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DCF484C7G     ;                    ;
; Top-level entity name                                            ; processor          ; inst_fetch         ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sat Dec  3 15:43:51 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off inst_fetch -c inst_fetch
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rs.sv
    Info (12023): Found entity 1: rs File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inst_fetch.sv
    Info (12023): Found entity 1: inst_fetch File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/inst_fetch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/testbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regFile File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/regFile.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/alu.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controller.sv
    Info (12023): Found entity 1: controller File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_controller.sv
    Info (12023): Found entity 1: alu_controller File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/alu_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file inst_decode.sv
    Info (12023): Found entity 1: inst_decode File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/inst_decode.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file immgen.sv
    Info (12023): Found entity 1: immGen File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/immGen.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rename.sv
    Info (12023): Found entity 1: rename File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rename.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor.sv
    Info (12023): Found entity 1: processor File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at processor.sv(139): created implicit net for "regFWData2" File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 139
Warning (10236): Verilog HDL Implicit Net warning at processor.sv(139): created implicit net for "regFWData3" File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 139
Warning (10236): Verilog HDL Implicit Net warning at processor.sv(148): created implicit net for "wr_d1" File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 148
Warning (10236): Verilog HDL Implicit Net warning at processor.sv(148): created implicit net for "wr_d2" File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 148
Warning (10236): Verilog HDL Implicit Net warning at processor.sv(148): created implicit net for "wr_d3" File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 148
Warning (10236): Verilog HDL Implicit Net warning at processor.sv(164): created implicit net for "alu1_d1" File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 164
Warning (10236): Verilog HDL Implicit Net warning at processor.sv(166): created implicit net for "alu1_d2" File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 166
Warning (10236): Verilog HDL Implicit Net warning at processor.sv(168): created implicit net for "alu2_d1" File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 168
Warning (10236): Verilog HDL Implicit Net warning at processor.sv(170): created implicit net for "alu2_d2" File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 170
Warning (10236): Verilog HDL Implicit Net warning at processor.sv(172): created implicit net for "mem_d1" File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 172
Warning (10236): Verilog HDL Implicit Net warning at processor.sv(174): created implicit net for "mem_d2" File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 174
Info (12127): Elaborating entity "processor" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at processor.sv(164): truncated value with size 32 to match size of target (1) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 164
Warning (10230): Verilog HDL assignment warning at processor.sv(166): truncated value with size 32 to match size of target (1) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 166
Warning (10230): Verilog HDL assignment warning at processor.sv(168): truncated value with size 32 to match size of target (1) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 168
Warning (10230): Verilog HDL assignment warning at processor.sv(170): truncated value with size 32 to match size of target (1) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 170
Warning (10230): Verilog HDL assignment warning at processor.sv(172): truncated value with size 32 to match size of target (1) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 172
Warning (10230): Verilog HDL assignment warning at processor.sv(174): truncated value with size 32 to match size of target (1) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 174
Warning (10030): Net "regFw1" at processor.sv(109) has no driver or initial value, using a default initial value '0' File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 109
Warning (10030): Net "regFw2" at processor.sv(109) has no driver or initial value, using a default initial value '0' File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 109
Warning (10030): Net "regFw3" at processor.sv(109) has no driver or initial value, using a default initial value '0' File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 109
Warning (10030): Net "regFWData1" at processor.sv(110) has no driver or initial value, using a default initial value '0' File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 110
Warning (10030): Net "regFWData2" at processor.sv(139) has no driver or initial value, using a default initial value '0' File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 139
Warning (10030): Net "regFWData3" at processor.sv(139) has no driver or initial value, using a default initial value '0' File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 139
Info (12128): Elaborating entity "inst_fetch" for hierarchy "inst_fetch:fetch" File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 13
Info (12128): Elaborating entity "inst_decode" for hierarchy "inst_decode:decode" File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 30
Info (12128): Elaborating entity "controller" for hierarchy "inst_decode:decode|controller:inst1_ctrl" File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/inst_decode.sv Line: 12
Info (12128): Elaborating entity "immGen" for hierarchy "inst_decode:decode|immGen:inst1_immGen" File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/inst_decode.sv Line: 15
Info (12128): Elaborating entity "alu_controller" for hierarchy "inst_decode:decode|alu_controller:inst1_aluctrl" File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/inst_decode.sv Line: 18
Info (12128): Elaborating entity "rename" for hierarchy "rename:rn" File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 47
Warning (10230): Verilog HDL assignment warning at rename.sv(23): truncated value with size 32 to match size of target (6) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rename.sv Line: 23
Warning (10230): Verilog HDL assignment warning at rename.sv(45): truncated value with size 32 to match size of target (6) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rename.sv Line: 45
Warning (10230): Verilog HDL assignment warning at rename.sv(47): truncated value with size 32 to match size of target (6) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rename.sv Line: 47
Warning (10230): Verilog HDL assignment warning at rename.sv(58): truncated value with size 32 to match size of target (6) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rename.sv Line: 58
Warning (10230): Verilog HDL assignment warning at rename.sv(60): truncated value with size 32 to match size of target (6) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rename.sv Line: 60
Info (12128): Elaborating entity "rs" for hierarchy "rs:reservationStation" File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 139
Warning (10175): Verilog HDL warning at rs.sv(104): ignoring unsupported system task File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 104
Warning (10230): Verilog HDL assignment warning at rs.sv(111): truncated value with size 32 to match size of target (4) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 111
Warning (10230): Verilog HDL assignment warning at rs.sv(119): truncated value with size 32 to match size of target (4) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 119
Warning (10230): Verilog HDL assignment warning at rs.sv(129): truncated value with size 32 to match size of target (4) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 129
Warning (10230): Verilog HDL assignment warning at rs.sv(130): truncated value with size 32 to match size of target (2) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 130
Warning (10230): Verilog HDL assignment warning at rs.sv(144): truncated value with size 32 to match size of target (4) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 144
Warning (10027): Verilog HDL or VHDL warning at the rs.sv(145): index expression is not wide enough to address all of the elements in the array File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 145
Warning (10230): Verilog HDL assignment warning at rs.sv(145): truncated value with size 32 to match size of target (2) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 145
Warning (10175): Verilog HDL warning at rs.sv(157): ignoring unsupported system task File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 157
Error (10028): Can't resolve multiple constant drivers for net "resStation[31][0]" at rs.sv(103) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 103
Error (10029): Constant driver at rs.sv(47) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 47
Error (10028): Can't resolve multiple constant drivers for net "resStation[30][0]" at rs.sv(103) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 103
Error (10028): Can't resolve multiple constant drivers for net "resStation[29][0]" at rs.sv(103) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 103
Error (10028): Can't resolve multiple constant drivers for net "resStation[28][0]" at rs.sv(103) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 103
Error (10028): Can't resolve multiple constant drivers for net "resStation[27][0]" at rs.sv(103) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 103
Error (10028): Can't resolve multiple constant drivers for net "resStation[26][0]" at rs.sv(103) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 103
Error (10028): Can't resolve multiple constant drivers for net "resStation[25][0]" at rs.sv(103) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 103
Error (10028): Can't resolve multiple constant drivers for net "resStation[24][0]" at rs.sv(103) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 103
Error (10028): Can't resolve multiple constant drivers for net "resStation[23][0]" at rs.sv(103) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 103
Error (10028): Can't resolve multiple constant drivers for net "resStation[22][0]" at rs.sv(103) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 103
Error (10028): Can't resolve multiple constant drivers for net "resStation[21][0]" at rs.sv(103) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 103
Error (10028): Can't resolve multiple constant drivers for net "resStation[20][0]" at rs.sv(103) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 103
Error (10028): Can't resolve multiple constant drivers for net "resStation[19][0]" at rs.sv(103) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 103
Error (10028): Can't resolve multiple constant drivers for net "resStation[18][0]" at rs.sv(103) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 103
Error (10028): Can't resolve multiple constant drivers for net "resStation[17][0]" at rs.sv(103) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 103
Error (10028): Can't resolve multiple constant drivers for net "resStation[16][0]" at rs.sv(103) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 103
Error (10028): Can't resolve multiple constant drivers for net "resStation[15][133]" at rs.sv(103) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 103
Error (10028): Can't resolve multiple constant drivers for net "resStation[15][132]" at rs.sv(103) File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/rs.sv Line: 103
Error (12152): Can't elaborate user hierarchy "rs:reservationStation" File: C:/Users/tim/Documents/Quartus/M116C/inst_fetch/processor.sv Line: 139
Info (144001): Generated suppressed messages file C:/Users/tim/Documents/Quartus/M116C/inst_fetch/output_files/inst_fetch.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 38 warnings
    Error: Peak virtual memory: 4973 megabytes
    Error: Processing ended: Sat Dec  3 15:44:21 2022
    Error: Elapsed time: 00:00:30
    Error: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/tim/Documents/Quartus/M116C/inst_fetch/output_files/inst_fetch.map.smsg.


