project open /home/kura/fpga/ram_test/RAM_TEST.mpf
# Loading project RAM_TEST
vsim work.TESTBENCH -L altera_mf_ver
# vsim work.TESTBENCH -L altera_mf_ver 
# Start time: 22:59:57 on Apr 04,2018
# Loading work.TESTBENCH
# Loading work.DE10_LITE_Golden_Top
# Loading work.rom
# Loading altera_mf_ver.altsyncram
# Loading work.pll
# Loading altera_mf_ver.altpll
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.pll_iobuf
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading altera_mf_ver.MF_cycloneiii_pll
# Loading altera_mf_ver.cda_m_cntr
# Loading altera_mf_ver.cda_n_cntr
# Loading altera_mf_ver.cda_scale_cntr
# Compile of DE10_LITE_Golden_Top.v was successful.
# Compile of testbench.v was successful.
# Compile of rom.v was successful.
# Compile of pll.v was successful.
# 4 compiles, 0 failed with no errors.
run 1us
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
#  Note : MAX 10 PLL locked to incoming clock
# Time: 55000  Instance: TESTBENCH.test.pll_inst.altpll_component.cycloneiii_pll.pll3
# ** Note: $finish    : /home/kura/fpga/ram_test/testbench.v(19)
#    Time: 130 ns  Iteration: 0  Instance: /TESTBENCH
# 1
# Break in Module TESTBENCH at /home/kura/fpga/ram_test/testbench.v line 19
# Compile of DE10_LITE_Golden_Top.v was successful.
# Compile of testbench.v was successful.
# Compile of rom.v was successful.
# Compile of pll.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.TESTBENCH
# Loading work.DE10_LITE_Golden_Top
# Loading work.rom
# Loading work.pll
run 1us
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
#  Note : MAX 10 PLL locked to incoming clock
# Time: 55000  Instance: TESTBENCH.test.pll_inst.altpll_component.cycloneiii_pll.pll3
add wave -position insertpoint  \
sim:/TESTBENCH/test/MAX10_CLK1_50 \
sim:/TESTBENCH/test/KEY \
sim:/TESTBENCH/test/addr \
sim:/TESTBENCH/test/data \
sim:/TESTBENCH/test/clk \
sim:/TESTBENCH/test/reset \
sim:/TESTBENCH/test/clk_10 \
sim:/TESTBENCH/test/clk_25
run 1us
restart
run 1us
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
#  Note : MAX 10 PLL locked to incoming clock
# Time: 55000  Instance: TESTBENCH.test.pll_inst.altpll_component.cycloneiii_pll.pll3
# Compile of DE10_LITE_Golden_Top.v was successful.
# Compile of testbench.v was successful.
# Compile of rom.v was successful.
# Compile of pll.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.TESTBENCH
# Loading work.DE10_LITE_Golden_Top
# Loading work.rom
# Loading work.pll
run 1us
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
#  Note : MAX 10 PLL locked to incoming clock
# Time: 55000  Instance: TESTBENCH.test.pll_inst.altpll_component.cycloneiii_pll.pll3
# Compile of DE10_LITE_Golden_Top.v was successful.
# Compile of testbench.v was successful.
# Compile of rom.v was successful.
# Compile of pll.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.TESTBENCH
# Loading work.DE10_LITE_Golden_Top
# Loading work.rom
# Loading work.pll
run 20us
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
#  Note : MAX 10 PLL locked to incoming clock
# Time: 55000  Instance: TESTBENCH.test.pll_inst.altpll_component.cycloneiii_pll.pll3
# Compile of DE10_LITE_Golden_Top.v was successful.
# Compile of testbench.v was successful.
# Compile of rom.v was successful.
# Compile of pll.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.TESTBENCH
# Loading work.DE10_LITE_Golden_Top
# Loading work.rom
# Loading work.pll
run 10us
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
#  Note : MAX 10 PLL locked to incoming clock
# Time: 55000  Instance: TESTBENCH.test.pll_inst.altpll_component.cycloneiii_pll.pll3
# Compile of DE10_LITE_Golden_Top.v was successful.
# Compile of testbench.v was successful.
# Compile of rom.v was successful.
# Compile of pll.v was successful.
# 4 compiles, 0 failed with no errors.
restart
# Loading work.TESTBENCH
# Loading work.DE10_LITE_Golden_Top
# Loading work.rom
# Loading work.pll
run 1ms
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
#  Note : MAX 10 PLL locked to incoming clock
# Time: 55000  Instance: TESTBENCH.test.pll_inst.altpll_component.cycloneiii_pll.pll3
