 Timing Path to values[106][11] 
  
 Path Start Point : values_reg[106][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[106][11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             90.5306  217.464  307.994           120     63.5826  c    K        | 
|    clk_gate_values_reg[106]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[106]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.63111  15.1944  19.8256           16      94.3415  FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[106][11]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[106][11]/Q            DFF_X1        Rise  0.1120 0.1120 0.0350             9.00556  5        14.0056           1       76.9754  F             | 
|    values[106][11]                                Rise  0.1390 0.0270 0.0350    0.0260            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1390        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0610        | 
--------------------------------------------------------------


 Timing Path to values[104][13] 
  
 Path Start Point : values_reg[104][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[104][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             90.5306  217.464  307.994           120     63.5826  c    K        | 
|    clk_gate_values_reg[104]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[104]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.5209   15.1944  19.7153           16      80.6138  FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[104][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[104][13]/Q            DFF_X1        Rise  0.1110 0.1110 0.0330             8.35321  5        13.3532           1       80.6138  F             | 
|    values[104][13]                                Rise  0.1320 0.0210 0.0330    0.0200            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to values[104][1] 
  
 Path Start Point : values_reg[104][1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[104][1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             90.5306  217.464  307.994           120     63.5826  c    K        | 
|    clk_gate_values_reg[104]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[104]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.5209   15.1944  19.7153           16      80.6138  FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[104][1]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[104][1]/Q             DFF_X1        Rise  0.1110 0.1110 0.0330             8.23629  5        13.2363           1       80.6138  F             | 
|    values[104][1]                                 Rise  0.1320 0.0210 0.0330    0.0200            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to values[104][0] 
  
 Path Start Point : values_reg[104][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[104][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             90.5306  217.464  307.994           120     63.5826  c    K        | 
|    clk_gate_values_reg[104]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[104]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.5209   15.1944  19.7153           16      80.6138  FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[104][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[104][0]/Q             DFF_X1        Rise  0.1120 0.1120 0.0350             8.94634  5        13.9463           1       75       F             | 
|    values[104][0]                                 Rise  0.1320 0.0200 0.0350    0.0190            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to values[101][13] 
  
 Path Start Point : values_reg[101][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[101][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             90.5306  217.464  307.994           120     63.5826  c    K        | 
|    clk_gate_values_reg[101]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[101]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.47815  15.1944  19.6726           16      68.0246  FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[101][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[101][13]/Q            DFF_X1        Rise  0.1110 0.1110 0.0330             8.29979  5        13.2998           1       80.6138  F             | 
|    values[101][13]                                Rise  0.1310 0.0200 0.0330    0.0190            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0690        | 
--------------------------------------------------------------


 Timing Path to values[104][15] 
  
 Path Start Point : values_reg[104][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[104][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             90.5306  217.464  307.994           120     63.5826  c    K        | 
|    clk_gate_values_reg[104]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[104]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.5209   15.1944  19.7153           16      80.6138  FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[104][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[104][15]/Q            DFF_X1        Rise  0.1110 0.1110 0.0340             8.62028  5        13.6203           1       80.6138  F             | 
|    values[104][15]                                Rise  0.1310 0.0200 0.0340    0.0190            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0690        | 
--------------------------------------------------------------


 Timing Path to values[104][12] 
  
 Path Start Point : values_reg[104][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[104][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             90.5306  217.464  307.994           120     63.5826  c    K        | 
|    clk_gate_values_reg[104]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[104]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.5209   15.1944  19.7153           16      80.6138  FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[104][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[104][12]/Q            DFF_X1        Rise  0.1100 0.1100 0.0320             7.95525  5        12.9552           1       94.3415  F             | 
|    values[104][12]                                Rise  0.1310 0.0210 0.0320    0.0200            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0690        | 
--------------------------------------------------------------


 Timing Path to values[105][12] 
  
 Path Start Point : values_reg[105][12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[105][12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             90.5306  217.464  307.994           120     63.5826  c    K        | 
|    clk_gate_values_reg[105]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[105]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0460             3.84863  15.1944  19.0431           16      75       FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[105][12]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[105][12]/Q            DFF_X1        Rise  0.1100 0.1100 0.0320             7.80384  5        12.8038           1       59.2299  F             | 
|    values[105][12]                                Rise  0.1310 0.0210 0.0320    0.0200            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0690        | 
--------------------------------------------------------------


 Timing Path to values[31][11] 
  
 Path Start Point : values_reg[31][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[31][11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                           Rise  0.0000 0.0000 0.1000             90.5306  217.464  307.994           120     63.5826  c    K        | 
|    clk_gate_values_reg[31]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[31]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.53919  15.1944  19.7336           16      88.1362  FA   K        | 
| Data Path:                                                                                                                                                 | 
|    values_reg[31][11]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[31][11]/Q            DFF_X1        Rise  0.1090 0.1090 0.0310             7.51076  5        12.5108           1       88.1362  F             | 
|    values[31][11]                                Rise  0.1310 0.0220 0.0310    0.0210            5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0690        | 
--------------------------------------------------------------


 Timing Path to values[102][0] 
  
 Path Start Point : values_reg[102][0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[102][0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             90.5306  217.464  307.994           120     63.5826  c    K        | 
|    clk_gate_values_reg[102]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[102]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.95635  15.1944  20.1508           16      88.1362  FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[102][0]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[102][0]/Q             DFF_X1        Rise  0.1100 0.1100 0.0320             7.94822  5        12.9482           1       88.1362  F             | 
|    values[102][0]                                 Rise  0.1300 0.0200 0.0320    0.0190            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0700        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 327M, CVMEM - 1692M, PVMEM - 1839M)
 Timing Path to values[104][8] 
  
 Path Start Point : values_reg[104][8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[104][8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             86.6168  217.464  304.081           120     63.5826  c    K        | 
|    clk_gate_values_reg[104]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[104]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.70027  15.1944  19.8947           16      80.6138  FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[104][8]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[104][8]/Q             DFF_X1        Rise  0.1110 0.1110 0.0330             8.43636  5        13.4364           1       59.2299  F             | 
|    values[104][8]                                 Rise  0.1320 0.0210 0.0330    0.0200            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to values[101][2] 
  
 Path Start Point : values_reg[101][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[101][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             86.6168  217.464  304.081           120     63.5826  c    K        | 
|    clk_gate_values_reg[101]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[101]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             3.97085  15.1944  19.1653           16      68.0246  FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[101][2]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[101][2]/Q             DFF_X1        Rise  0.1130 0.1130 0.0360             9.36653  5        14.3665           1       80.6138  F             | 
|    values[101][2]                                 Rise  0.1280 0.0150 0.0360    0.0140            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0720        | 
--------------------------------------------------------------


 Timing Path to values[106][15] 
  
 Path Start Point : values_reg[106][15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[106][15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             86.6168  217.464  304.081           120     63.5826  c    K        | 
|    clk_gate_values_reg[106]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[106]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.35766  15.1944  19.5521           16      93.2813  FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[106][15]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[106][15]/Q            DFF_X1        Rise  0.1090 0.1090 0.0310             7.44061  5        12.4406           1       93.2813  F             | 
|    values[106][15]                                Rise  0.1280 0.0190 0.0310    0.0180            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1280        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0720        | 
--------------------------------------------------------------


 Timing Path to values[101][13] 
  
 Path Start Point : values_reg[101][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[101][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             86.6168  217.464  304.081           120     63.5826  c    K        | 
|    clk_gate_values_reg[101]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[101]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             3.97085  15.1944  19.1653           16      68.0246  FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[101][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[101][13]/Q            DFF_X1        Rise  0.1100 0.1100 0.0320             7.97693  5        12.9769           1       80.6138  F             | 
|    values[101][13]                                Rise  0.1270 0.0170 0.0320    0.0160            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1270        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0730        | 
--------------------------------------------------------------


 Timing Path to values[103][2] 
  
 Path Start Point : values_reg[103][2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[103][2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             86.6168  217.464  304.081           120     63.5826  c    K        | 
|    clk_gate_values_reg[103]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[103]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.77629  15.1944  19.9707           16      74.2969  FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[103][2]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[103][2]/Q             DFF_X1        Rise  0.1100 0.1100 0.0320             7.83726  5        12.8373           1       74.2969  F             | 
|    values[103][2]                                 Rise  0.1270 0.0170 0.0320    0.0160            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1270        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0730        | 
--------------------------------------------------------------


 Timing Path to values[104][13] 
  
 Path Start Point : values_reg[104][13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[104][13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             86.6168  217.464  304.081           120     63.5826  c    K        | 
|    clk_gate_values_reg[104]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[104]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.70027  15.1944  19.8947           16      80.6138  FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[104][13]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[104][13]/Q            DFF_X1        Rise  0.1110 0.1110 0.0330             8.24013  5        13.2401           1       80.6138  F             | 
|    values[104][13]                                Rise  0.1260 0.0150 0.0330    0.0140            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1260        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to values[107][3] 
  
 Path Start Point : values_reg[107][3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[107][3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             86.6168  217.464  304.081           120     63.5826  c    K        | 
|    clk_gate_values_reg[107]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[107]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0490             4.89463  15.1944  20.0891           16      93.2813  FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[107][3]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[107][3]/Q             DFF_X1        Rise  0.1100 0.1100 0.0330             8.02632  5        13.0263           1       59.2299  F             | 
|    values[107][3]                                 Rise  0.1260 0.0160 0.0330    0.0150            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1260        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to values[108][6] 
  
 Path Start Point : values_reg[108][6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[108][6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             86.6168  217.464  304.081           120     63.5826  c    K        | 
|    clk_gate_values_reg[108]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[108]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0470             3.99465  15.1944  19.1891           16      75       FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[108][6]/CK            DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[108][6]/Q             DFF_X1        Rise  0.1090 0.1090 0.0310             7.49667  5        12.4967           1       75       F             | 
|    values[108][6]                                 Rise  0.1260 0.0170 0.0310    0.0160            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1260        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to values[106][11] 
  
 Path Start Point : values_reg[106][11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[106][11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             86.6168  217.464  304.081           120     63.5826  c    K        | 
|    clk_gate_values_reg[106]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[106]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.35766  15.1944  19.5521           16      93.2813  FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[106][11]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[106][11]/Q            DFF_X1        Rise  0.1090 0.1090 0.0310             7.56745  5        12.5675           1       76.9754  F             | 
|    values[106][11]                                Rise  0.1240 0.0150 0.0310    0.0140            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


 Timing Path to values[106][10] 
  
 Path Start Point : values_reg[106][10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : values[106][10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                 Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                            Rise  0.0000 0.0000 0.1000             86.6168  217.464  304.081           120     63.5826  c    K        | 
|    clk_gate_values_reg[106]_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.0000                      1.8122                                      FA            | 
|    clk_gate_values_reg[106]_reg/GCK CLKGATETST_X1 Rise  0.0000 0.0000 0.0480             4.35766  15.1944  19.5521           16      93.2813  FA   K        | 
| Data Path:                                                                                                                                                  | 
|    values_reg[106][10]/CK           DFF_X1        Rise  0.0000 0.0000 0.0000                      0.949653                                    F             | 
|    values_reg[106][10]/Q            DFF_X1        Rise  0.1100 0.1100 0.0320             7.85836  5        12.8584           1       76.9754  F             | 
|    values[106][10]                                Rise  0.1240 0.0140 0.0320    0.0130            5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  2.0000 2.0000 | 
| output delay                              | -0.3000 1.7000 | 
| source clock cycle shift                  | -1.5000 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data required time                        |  0.2000        | 
| data arrival time                         | -0.1240        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0760        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 338M, CVMEM - 1692M, PVMEM - 1839M)
