{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-56-ge9e7dce2)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.cst",
        "packer.partno": "GW2AR-LV18QN88C8/I7",
        "packer.chipdb": "GW2A-18C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:1.1-62.10"
      },
      "ports": {
        "uartTx": {
          "direction": "output",
          "bits": [ 9203 ]
        },
        "uartRx": {
          "direction": "input",
          "bits": [ 9202 ]
        },
        "led": {
          "direction": "output",
          "bits": [ 9492, 9489, 9486, 9483, 9480, 9477 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 9200 ]
        },
        "btn2": {
          "direction": "input",
          "bits": [ 9199 ]
        },
        "btn1": {
          "direction": "input",
          "bits": [ 9198 ]
        }
      },
      "cells": {
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT2_F_1_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10175 ],
            "COUT": [ 10186 ]
          }
        },
        "data_DFFR_Q_6_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10175 ],
            "COUT": [ 10185 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_1_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y34/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10175 ],
            "COUT": [ 10184 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN_COUT_ALU_CIN_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y38/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y38/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10175 ],
            "COUT": [ 10182 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y39/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10175 ],
            "COUT": [ 10181 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_4_I0_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 10175 ],
            "COUT": [ 10180 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X50Y27/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 10175 ]
          }
        },
        "uartTx_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X49Y0/IOBA",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:6.17-6.23",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9203 ],
            "I": [ 9981 ]
          }
        },
        "uart.rst_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X55Y29/IOBB",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:2.16-2.20",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9230 ],
            "I": [ 9199 ]
          }
        },
        "uart.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y6/IOBA",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:3.16-3.19",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9237 ],
            "I": [ 9200 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 10176 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 10175 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000000110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9265 ],
            "I2": [ 9259 ],
            "I1": [ 9424 ],
            "I0": [ 9420 ],
            "F": [ 10069 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010100000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9265 ],
            "I2": [ 9259 ],
            "I1": [ 9432 ],
            "I0": [ 9428 ],
            "F": [ 10073 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000000110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9265 ],
            "I2": [ 9259 ],
            "I1": [ 9246 ],
            "I0": [ 9240 ],
            "F": [ 10076 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010100000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9265 ],
            "I2": [ 9259 ],
            "I1": [ 9254 ],
            "I0": [ 9250 ],
            "F": [ 10075 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9408 ],
            "I2": [ 9382 ],
            "I1": [ 9374 ],
            "I0": [ 9360 ],
            "F": [ 10031 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 10089 ],
            "I3": [ 10175 ],
            "I1": [ 9378 ],
            "I0": [ 10176 ],
            "COUT": [ 10113 ],
            "CIN": [ 10094 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9416 ],
            "F": [ 10131 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9393 ],
            "I3": [ 10175 ],
            "I1": [ 9386 ],
            "I0": [ 10176 ],
            "COUT": [ 10145 ],
            "CIN": [ 10115 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9391 ],
            "I3": [ 10175 ],
            "I1": [ 9385 ],
            "I0": [ 10176 ],
            "COUT": [ 10143 ],
            "CIN": [ 10145 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9389 ],
            "I3": [ 10175 ],
            "I1": [ 9384 ],
            "I0": [ 10176 ],
            "COUT": [ 10141 ],
            "CIN": [ 10143 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9371 ],
            "I3": [ 10175 ],
            "I1": [ 9364 ],
            "I0": [ 10176 ],
            "COUT": [ 10139 ],
            "CIN": [ 10141 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9369 ],
            "I3": [ 10175 ],
            "I1": [ 9363 ],
            "I0": [ 10176 ],
            "COUT": [ 10136 ],
            "CIN": [ 10139 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9367 ],
            "I3": [ 10175 ],
            "I1": [ 9362 ],
            "I0": [ 10176 ],
            "COUT": [ 10137 ],
            "CIN": [ 10136 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_3_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 10100 ],
            "I3": [ 10175 ],
            "I1": [ 9413 ],
            "I0": [ 10176 ],
            "COUT": [ 10117 ],
            "CIN": [ 10133 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 10128 ],
            "I3": [ 10175 ],
            "I1": [ 9414 ],
            "I0": [ 10176 ],
            "COUT": [ 10133 ],
            "CIN": [ 10106 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_2_I1_LUT2_I0_F_DFFCE_Q_3": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9416 ],
            "D": [ 10131 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9366 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_2_I1_LUT2_I0_F_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9415 ],
            "D": [ 10102 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9366 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_2_I1_LUT2_I0_F_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9414 ],
            "D": [ 10128 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9366 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_2_I1_LUT2_I0_F_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9413 ],
            "D": [ 10099 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9366 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_2_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10119 ],
            "I0": [ 10122 ],
            "F": [ 9410 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_2_I1_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10119 ],
            "D": [ 10120 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9366 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_2_I1_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10122 ],
            "D": [ 10096 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9366 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_2_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 10097 ],
            "I3": [ 10175 ],
            "I1": [ 10122 ],
            "I0": [ 10176 ],
            "COUT": [ 10093 ],
            "CIN": [ 10118 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 10120 ],
            "I3": [ 10175 ],
            "I1": [ 10119 ],
            "I0": [ 10176 ],
            "COUT": [ 10118 ],
            "CIN": [ 10117 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9395 ],
            "I3": [ 10175 ],
            "I1": [ 9387 ],
            "I0": [ 10176 ],
            "COUT": [ 10115 ],
            "CIN": [ 10111 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9399 ],
            "I3": [ 10175 ],
            "I1": [ 9377 ],
            "I0": [ 10176 ],
            "COUT": [ 10110 ],
            "CIN": [ 10113 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9397 ],
            "I3": [ 10175 ],
            "I1": [ 9376 ],
            "I0": [ 10176 ],
            "COUT": [ 10111 ],
            "CIN": [ 10110 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_4_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 10108 ],
            "I3": [ 10175 ],
            "I1": [ 9416 ],
            "I0": [ 10175 ],
            "COUT": [ 10105 ],
            "CIN": [ 10180 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_4_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y21/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 10103 ],
            "I3": [ 10175 ],
            "I1": [ 9415 ],
            "I0": [ 10176 ],
            "COUT": [ 10106 ],
            "CIN": [ 10105 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_4": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10031 ],
            "I0": [ 10103 ],
            "F": [ 10102 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y22/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10031 ],
            "I0": [ 10100 ],
            "F": [ 10099 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10031 ],
            "I0": [ 10097 ],
            "F": [ 10096 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_1_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 10091 ],
            "I3": [ 10175 ],
            "I1": [ 9379 ],
            "I0": [ 10176 ],
            "COUT": [ 10094 ],
            "CIN": [ 10093 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10031 ],
            "I0": [ 10091 ],
            "F": [ 9403 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10031 ],
            "I0": [ 10089 ],
            "F": [ 9401 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10031 ],
            "I2": [ 9350 ],
            "I1": [ 9324 ],
            "I0": [ 10004 ],
            "F": [ 10013 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10031 ],
            "I2": [ 9350 ],
            "I1": [ 9324 ],
            "I0": [ 9352 ],
            "F": [ 9346 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9350 ],
            "D": [ 9322 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9256 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9350 ],
            "I0": [ 9324 ],
            "F": [ 9281 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9334 ],
            "D": [ 9329 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9256 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10076 ],
            "I2": [ 10075 ],
            "I1": [ 9281 ],
            "I0": [ 9334 ],
            "F": [ 10080 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10076 ],
            "I2": [ 10075 ],
            "I1": [ 9281 ],
            "I0": [ 9334 ],
            "F": [ 10079 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10073 ],
            "O": [ 10068 ],
            "I1": [ 10080 ],
            "I0": [ 10079 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10076 ],
            "I2": [ 10075 ],
            "I1": [ 9281 ],
            "I0": [ 9334 ],
            "F": [ 10072 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10076 ],
            "I2": [ 10075 ],
            "I1": [ 9281 ],
            "I0": [ 9334 ],
            "F": [ 10071 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10073 ],
            "O": [ 10067 ],
            "I1": [ 10072 ],
            "I0": [ 10071 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10069 ],
            "O": [ 10065 ],
            "I1": [ 10068 ],
            "I0": [ 10067 ]
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10065 ],
            "I0": [ 9357 ],
            "F": [ 9980 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9374 ],
            "I2": [ 9360 ],
            "I1": [ 9357 ],
            "I0": [ 9287 ],
            "F": [ 10061 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9357 ],
            "I0": [ 9287 ],
            "F": [ 10060 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9382 ],
            "O": [ 10053 ],
            "I1": [ 10061 ],
            "I0": [ 10060 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9357 ],
            "I0": [ 9287 ],
            "F": [ 10056 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9357 ],
            "I0": [ 9287 ],
            "F": [ 10055 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9382 ],
            "O": [ 10052 ],
            "I1": [ 10056 ],
            "I0": [ 10055 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y22/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9408 ],
            "O": [ 9271 ],
            "I1": [ 10053 ],
            "I0": [ 10052 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10049 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9468 ],
            "O": [ 9294 ],
            "I1": [ 9464 ],
            "I0": [ 10049 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9474 ],
            "I1": [ 9472 ],
            "I0": [ 9470 ],
            "F": [ 9276 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9294 ],
            "I2": [ 9287 ],
            "I1": [ 10004 ],
            "I0": [ 9283 ],
            "F": [ 10045 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_LUT3_I1_F_MUX2_LUT5_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9276 ],
            "O": [ 10029 ],
            "I1": [ 10045 ],
            "I0": [ 10043 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9287 ],
            "I1": [ 10004 ],
            "I0": [ 9283 ],
            "F": [ 10043 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9357 ],
            "I0": [ 10004 ],
            "F": [ 9366 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9294 ],
            "I1": [ 9287 ],
            "I0": [ 9283 ],
            "F": [ 10038 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9287 ],
            "I0": [ 9283 ],
            "F": [ 10037 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9276 ],
            "O": [ 10028 ],
            "I1": [ 10038 ],
            "I0": [ 10037 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10031 ],
            "O": [ 10015 ],
            "I1": [ 10029 ],
            "I0": [ 10028 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9382 ],
            "I2": [ 9374 ],
            "I1": [ 9360 ],
            "I0": [ 9352 ],
            "F": [ 10024 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9352 ],
            "F": [ 10023 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9408 ],
            "O": [ 10019 ],
            "I1": [ 10024 ],
            "I0": [ 10023 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10018 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9276 ],
            "I2": [ 9294 ],
            "I1": [ 9287 ],
            "I0": [ 9283 ],
            "F": [ 10017 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10019 ],
            "O": [ 9354 ],
            "I1": [ 10018 ],
            "I0": [ 10017 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q_D_DFFP_D": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/DFF4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "PRESET": "input",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9287 ],
            "PRESET": [ 9230 ],
            "D": [ 10015 ],
            "CLK": [ 9237 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/DFF2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 10004 ],
            "D": [ 10013 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10004 ],
            "F": [ 9989 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001101110111011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9374 ],
            "I2": [ 9360 ],
            "I1": [ 9287 ],
            "I0": [ 10004 ],
            "F": [ 10008 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9287 ],
            "I0": [ 10004 ],
            "F": [ 10007 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9382 ],
            "O": [ 9998 ],
            "I1": [ 10008 ],
            "I0": [ 10007 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9287 ],
            "I0": [ 10004 ],
            "F": [ 10001 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9287 ],
            "I0": [ 10004 ],
            "F": [ 10000 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9382 ],
            "O": [ 9997 ],
            "I1": [ 10001 ],
            "I0": [ 10000 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y20/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9408 ],
            "O": [ 9993 ],
            "I1": [ 9998 ],
            "I0": [ 9997 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9992 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_CE_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9276 ],
            "I2": [ 9294 ],
            "I1": [ 9287 ],
            "I0": [ 9283 ],
            "F": [ 9991 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9993 ],
            "O": [ 9988 ],
            "I1": [ 9992 ],
            "I0": [ 9991 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y20/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9283 ],
            "D": [ 9989 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9988 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9984 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011101110111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9276 ],
            "I2": [ 9294 ],
            "I1": [ 9287 ],
            "I0": [ 9283 ],
            "F": [ 9983 ]
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y20/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9271 ],
            "O": [ 9979 ],
            "I1": [ 9984 ],
            "I0": [ 9983 ]
          }
        },
        "uart.TX_DFFPE_Q": {
          "hide_name": 0,
          "type": "DFFPE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:103.8-103.69",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "PRESET": "input",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9981 ],
            "PRESET": [ 9230 ],
            "D": [ 9980 ],
            "CLK": [ 9237 ],
            "CE": [ 9979 ]
          }
        },
        "uart.RX_LUT4_I0_F_MUX2_LUT5_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y35/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9560 ],
            "O": [ 9647 ],
            "I1": [ 9974 ],
            "I0": [ 9976 ]
          }
        },
        "uart.RX_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111101011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y35/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9539 ],
            "I2": [ 9658 ],
            "I1": [ 9606 ],
            "I0": [ 9531 ],
            "F": [ 9976 ]
          }
        },
        "uart.RX_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y35/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9658 ],
            "I0": [ 9531 ],
            "F": [ 9974 ]
          }
        },
        "uart.RX_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X43Y0/IOBB",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:5.16-5.22",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9531 ],
            "I": [ 9202 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y41/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9883 ],
            "I2": [ 9882 ],
            "I1": [ 9881 ],
            "I0": [ 9862 ],
            "F": [ 9954 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9862 ],
            "I2": [ 9560 ],
            "I1": [ 9875 ],
            "I0": [ 9531 ],
            "F": [ 9963 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0_F_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9560 ],
            "I0": [ 9875 ],
            "F": [ 9962 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0_F_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9862 ],
            "I2": [ 9560 ],
            "I1": [ 9893 ],
            "I0": [ 9531 ],
            "F": [ 9966 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0_F_MUX2_LUT5_O_1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9560 ],
            "I0": [ 9893 ],
            "F": [ 9965 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0_F_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9958 ],
            "O": [ 9956 ],
            "I1": [ 9966 ],
            "I0": [ 9965 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9880 ],
            "O": [ 9878 ],
            "I1": [ 9963 ],
            "I0": [ 9962 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y40/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9905 ],
            "I2": [ 9560 ],
            "I1": [ 9901 ],
            "I0": [ 9531 ],
            "F": [ 9945 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9899 ],
            "I2": [ 9531 ],
            "I1": [ 9560 ],
            "I0": [ 9895 ],
            "F": [ 9897 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0_F_DFFCE_D_Q_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9883 ],
            "I1": [ 9882 ],
            "I0": [ 9881 ],
            "F": [ 9958 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0_F_DFFCE_D": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y42/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9893 ],
            "D": [ 9956 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9877 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y41/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9954 ],
            "I2": [ 9531 ],
            "I1": [ 9560 ],
            "I0": [ 9873 ],
            "F": [ 9947 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y38/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9626 ],
            "I1": [ 9658 ],
            "I0": [ 9606 ],
            "F": [ 9950 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y38/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9626 ],
            "I2": [ 9539 ],
            "I1": [ 9658 ],
            "I0": [ 9606 ],
            "F": [ 9949 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_DFFCE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y38/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9522 ],
            "O": [ 9877 ],
            "I1": [ 9950 ],
            "I0": [ 9949 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y41/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9873 ],
            "D": [ 9947 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9877 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y40/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9901 ],
            "D": [ 9945 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9877 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y39/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9943 ],
            "I3": [ 10176 ],
            "I1": [ 9862 ],
            "I0": [ 10176 ],
            "COUT": [ 9940 ],
            "CIN": [ 10181 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y39/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9941 ],
            "I3": [ 10176 ],
            "I1": [ 9860 ],
            "I0": [ 10176 ],
            "COUT": [ 9909 ],
            "CIN": [ 9940 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9862 ],
            "I0": [ 9539 ],
            "F": [ 9930 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y39/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9881 ],
            "I0": [ 9539 ],
            "F": [ 9928 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN_SUM_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y38/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9920 ],
            "I0": [ 9539 ],
            "F": [ 9925 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111010000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y37/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9522 ],
            "I2": [ 9539 ],
            "I1": [ 9606 ],
            "I0": [ 9531 ],
            "F": [ 9933 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D_CE_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y37/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9522 ],
            "I1": [ 9539 ],
            "I0": [ 9606 ],
            "F": [ 9932 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y37/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9595 ],
            "O": [ 9924 ],
            "I1": [ 9933 ],
            "I0": [ 9932 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D_3": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9862 ],
            "D": [ 9930 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9924 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y39/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9860 ],
            "D": [ 9928 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9924 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y37/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9859 ],
            "D": [ 9922 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9924 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y38/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9858 ],
            "D": [ 9925 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9924 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN_SUM_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y37/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9917 ],
            "I0": [ 9539 ],
            "F": [ 9922 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y38/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:198.35-198.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9920 ],
            "I3": [ 10175 ],
            "I1": [ 9858 ],
            "I0": [ 10176 ],
            "COUT": [ 9919 ],
            "CIN": [ 9916 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y38/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:198.35-198.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9917 ],
            "I3": [ 10175 ],
            "I1": [ 9859 ],
            "I0": [ 10176 ],
            "COUT": [ 9916 ],
            "CIN": [ 9912 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y38/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:198.35-198.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9914 ],
            "I3": [ 10175 ],
            "I1": [ 9862 ],
            "I0": [ 10175 ],
            "COUT": [ 9911 ],
            "CIN": [ 10182 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y38/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:198.35-198.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9881 ],
            "I3": [ 10175 ],
            "I1": [ 9860 ],
            "I0": [ 10176 ],
            "COUT": [ 9912 ],
            "CIN": [ 9911 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y39/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9882 ],
            "I3": [ 10176 ],
            "I1": [ 9859 ],
            "I0": [ 10176 ],
            "COUT": [ 9907 ],
            "CIN": [ 9909 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y39/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9883 ],
            "I3": [ 10176 ],
            "I1": [ 9858 ],
            "I0": [ 10176 ],
            "COUT": [ 9903 ],
            "CIN": [ 9907 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y39/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9905 ],
            "I3": [ 10176 ],
            "I1": [ 10176 ],
            "I0": [ 10176 ],
            "COUT": [ 9904 ],
            "CIN": [ 9903 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y40/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9560 ],
            "I0": [ 9901 ],
            "F": [ 9515 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_4_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y41/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9883 ],
            "I2": [ 9882 ],
            "I1": [ 9881 ],
            "I0": [ 9862 ],
            "F": [ 9899 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_4_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9895 ],
            "D": [ 9897 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9877 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_4": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9560 ],
            "I0": [ 9895 ],
            "F": [ 9511 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y42/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9560 ],
            "I0": [ 9893 ],
            "F": [ 9507 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_2_I0_LUT4_I0_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9883 ],
            "I2": [ 9882 ],
            "I1": [ 9881 ],
            "I0": [ 9862 ],
            "F": [ 9890 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_2_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y42/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9890 ],
            "I2": [ 9531 ],
            "I1": [ 9560 ],
            "I0": [ 9886 ],
            "F": [ 9888 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_2_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y42/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9886 ],
            "D": [ 9888 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9877 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y42/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9560 ],
            "I0": [ 9886 ],
            "F": [ 9503 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y41/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9883 ],
            "I1": [ 9882 ],
            "I0": [ 9881 ],
            "F": [ 9880 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_1_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y42/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9875 ],
            "D": [ 9878 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9877 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y42/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9560 ],
            "I0": [ 9875 ],
            "F": [ 9499 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9560 ],
            "I0": [ 9873 ],
            "F": [ 9517 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_I2_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y33/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9606 ],
            "I0": [ 9531 ],
            "F": [ 9866 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_I2_1_F_MUX2_LUT5_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y39/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9595 ],
            "O": [ 9602 ],
            "I1": [ 9590 ],
            "I0": [ 9868 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_I2_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y39/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9522 ],
            "I2": [ 9586 ],
            "I1": [ 9626 ],
            "I0": [ 9539 ],
            "F": [ 9868 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111011101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y37/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9522 ],
            "I2": [ 9586 ],
            "I1": [ 9866 ],
            "I0": [ 9539 ],
            "F": [ 9592 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y39/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9862 ],
            "I2": [ 9860 ],
            "I1": [ 9859 ],
            "I0": [ 9858 ],
            "F": [ 9586 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y34/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9560 ],
            "I2": [ 9658 ],
            "I1": [ 9606 ],
            "I0": [ 9531 ],
            "F": [ 9854 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11011000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y34/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9560 ],
            "I1": [ 9658 ],
            "I0": [ 9531 ],
            "F": [ 9853 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y34/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9595 ],
            "O": [ 9656 ],
            "I1": [ 9854 ],
            "I0": [ 9853 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000011011100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y34/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9595 ],
            "I2": [ 9658 ],
            "I1": [ 9606 ],
            "I0": [ 9531 ],
            "F": [ 9604 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y35/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9848 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y35/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9847 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y35/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9754 ],
            "O": [ 9840 ],
            "I1": [ 9848 ],
            "I0": [ 9847 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y35/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9843 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y35/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9732 ],
            "I2": [ 9726 ],
            "I1": [ 9707 ],
            "I0": [ 9703 ],
            "F": [ 9842 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y35/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9754 ],
            "O": [ 9839 ],
            "I1": [ 9843 ],
            "I0": [ 9842 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y35/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9756 ],
            "O": [ 9824 ],
            "I1": [ 9840 ],
            "I0": [ 9839 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y35/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9835 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y35/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9834 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y35/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9754 ],
            "O": [ 9827 ],
            "I1": [ 9835 ],
            "I0": [ 9834 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y35/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9830 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y35/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9829 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y35/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9754 ],
            "O": [ 9826 ],
            "I1": [ 9830 ],
            "I0": [ 9829 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y35/MUX5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9756 ],
            "O": [ 9823 ],
            "I1": [ 9827 ],
            "I0": [ 9826 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y35/MUX3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9748 ],
            "O": [ 9631 ],
            "I1": [ 9824 ],
            "I0": [ 9823 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y32/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9645 ],
            "I2": [ 9644 ],
            "I1": [ 9643 ],
            "I0": [ 9642 ],
            "F": [ 9664 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y33/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9672 ],
            "D": [ 9775 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9647 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y32/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9671 ],
            "D": [ 9784 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9647 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y33/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9670 ],
            "D": [ 9710 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9647 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_COUT_ALU_CIN_SUM_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y33/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9814 ],
            "I2": [ 9560 ],
            "I1": [ 9539 ],
            "I0": [ 9606 ],
            "F": [ 9760 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_COUT_ALU_CIN_SUM_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y33/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9814 ],
            "I1": [ 9560 ],
            "I0": [ 9606 ],
            "F": [ 9761 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y34/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9716 ],
            "I3": [ 10175 ],
            "I1": [ 9756 ],
            "I0": [ 10176 ],
            "COUT": [ 9758 ],
            "CIN": [ 9813 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y34/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9814 ],
            "I3": [ 10175 ],
            "I1": [ 9642 ],
            "I0": [ 10176 ],
            "COUT": [ 9813 ],
            "CIN": [ 9675 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y34/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9766 ],
            "I3": [ 10175 ],
            "I1": [ 9644 ],
            "I0": [ 10176 ],
            "COUT": [ 9810 ],
            "CIN": [ 9687 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y34/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9792 ],
            "I3": [ 10175 ],
            "I1": [ 9643 ],
            "I0": [ 10176 ],
            "COUT": [ 9674 ],
            "CIN": [ 9810 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y35/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9676 ],
            "I0": [ 9560 ],
            "F": [ 9806 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y35/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9676 ],
            "I1": [ 9560 ],
            "I0": [ 9539 ],
            "F": [ 9805 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y35/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9522 ],
            "O": [ 9783 ],
            "I1": [ 9806 ],
            "I0": [ 9805 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y35/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9676 ],
            "I1": [ 9560 ],
            "I0": [ 9606 ],
            "F": [ 9801 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y35/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9676 ],
            "I2": [ 9560 ],
            "I1": [ 9539 ],
            "I0": [ 9606 ],
            "F": [ 9800 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y35/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9522 ],
            "O": [ 9782 ],
            "I1": [ 9801 ],
            "I0": [ 9800 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y33/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9792 ],
            "I0": [ 9560 ],
            "F": [ 9796 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y33/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9792 ],
            "I1": [ 9560 ],
            "I0": [ 9539 ],
            "F": [ 9795 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y33/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9522 ],
            "O": [ 9787 ],
            "I1": [ 9796 ],
            "I0": [ 9795 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y33/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9792 ],
            "I1": [ 9560 ],
            "I0": [ 9606 ],
            "F": [ 9790 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y33/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9792 ],
            "I2": [ 9560 ],
            "I1": [ 9539 ],
            "I0": [ 9606 ],
            "F": [ 9789 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y33/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9522 ],
            "O": [ 9786 ],
            "I1": [ 9790 ],
            "I0": [ 9789 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y33/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9595 ],
            "O": [ 9650 ],
            "I1": [ 9787 ],
            "I0": [ 9786 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y35/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9595 ],
            "O": [ 9784 ],
            "I1": [ 9783 ],
            "I0": [ 9782 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT5_O_5_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y35/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9637 ],
            "I1": [ 9560 ],
            "I0": [ 9539 ],
            "F": [ 9778 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT5_O_5_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y35/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9637 ],
            "I2": [ 9560 ],
            "I1": [ 9539 ],
            "I0": [ 9606 ],
            "F": [ 9777 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT5_O_5": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y35/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9595 ],
            "O": [ 9668 ],
            "I1": [ 9778 ],
            "I0": [ 9777 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT5_O_4": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y34/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9522 ],
            "O": [ 9775 ],
            "I1": [ 9694 ],
            "I0": [ 9696 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT5_O_3": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y35/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9595 ],
            "O": [ 9666 ],
            "I1": [ 9690 ],
            "I0": [ 9692 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT5_O_2_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y33/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9688 ],
            "I1": [ 9560 ],
            "I0": [ 9606 ],
            "F": [ 9770 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT5_O_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y33/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9688 ],
            "I2": [ 9560 ],
            "I1": [ 9539 ],
            "I0": [ 9606 ],
            "F": [ 9769 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT5_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y33/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9522 ],
            "O": [ 9654 ],
            "I1": [ 9770 ],
            "I0": [ 9769 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT5_O_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y33/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9766 ],
            "I1": [ 9560 ],
            "I0": [ 9539 ],
            "F": [ 9764 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y33/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9766 ],
            "I2": [ 9560 ],
            "I1": [ 9539 ],
            "I0": [ 9606 ],
            "F": [ 9763 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y33/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9595 ],
            "O": [ 9652 ],
            "I1": [ 9764 ],
            "I0": [ 9763 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y33/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9522 ],
            "O": [ 9648 ],
            "I1": [ 9761 ],
            "I0": [ 9760 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y34/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9713 ],
            "I3": [ 10175 ],
            "I1": [ 9754 ],
            "I0": [ 10176 ],
            "COUT": [ 9743 ],
            "CIN": [ 9758 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_7_I3_ALU_SUM_I1_LUT2_I0_F_DFFCE_Q_5": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y35/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9756 ],
            "D": [ 9715 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9647 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_7_I3_ALU_SUM_I1_LUT2_I0_F_DFFCE_Q_4": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y35/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9754 ],
            "D": [ 9712 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9647 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_7_I3_ALU_SUM_I1_LUT2_I0_F_DFFCE_Q_3": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y35/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9732 ],
            "D": [ 9728 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9647 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_7_I3_ALU_SUM_I1_LUT2_I0_F_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y34/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9726 ],
            "D": [ 9722 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9647 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_7_I3_ALU_SUM_I1_LUT2_I0_F_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y33/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9707 ],
            "D": [ 9720 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9647 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_7_I3_ALU_SUM_I1_LUT2_I0_F_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y34/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9703 ],
            "D": [ 9718 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9647 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_7_I3_ALU_SUM_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y35/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9744 ],
            "I0": [ 9738 ],
            "F": [ 9748 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_7_I3_ALU_SUM_I1_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y35/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9744 ],
            "D": [ 9740 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9647 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_7_I3_ALU_SUM_I1_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y35/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9738 ],
            "D": [ 9734 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9647 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_7_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y34/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9741 ],
            "I3": [ 10175 ],
            "I1": [ 9744 ],
            "I0": [ 10176 ],
            "COUT": [ 9737 ],
            "CIN": [ 9743 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y35/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9741 ],
            "I2": [ 9560 ],
            "I1": [ 9539 ],
            "I0": [ 9606 ],
            "F": [ 9740 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_6_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y34/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9735 ],
            "I3": [ 10175 ],
            "I1": [ 9738 ],
            "I0": [ 10176 ],
            "COUT": [ 9731 ],
            "CIN": [ 9737 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y34/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9735 ],
            "I2": [ 9560 ],
            "I1": [ 9539 ],
            "I0": [ 9606 ],
            "F": [ 9734 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_5_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y34/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9729 ],
            "I3": [ 10175 ],
            "I1": [ 9732 ],
            "I0": [ 10176 ],
            "COUT": [ 9725 ],
            "CIN": [ 9731 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y35/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9729 ],
            "I2": [ 9560 ],
            "I1": [ 9539 ],
            "I0": [ 9606 ],
            "F": [ 9728 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_4_I3_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y34/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9723 ],
            "I3": [ 10175 ],
            "I1": [ 9726 ],
            "I0": [ 10176 ],
            "COUT": [ 9706 ],
            "CIN": [ 9725 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y34/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9723 ],
            "I2": [ 9560 ],
            "I1": [ 9539 ],
            "I0": [ 9606 ],
            "F": [ 9722 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y33/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9708 ],
            "I2": [ 9560 ],
            "I1": [ 9539 ],
            "I0": [ 9606 ],
            "F": [ 9720 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y34/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9704 ],
            "I2": [ 9560 ],
            "I1": [ 9539 ],
            "I0": [ 9606 ],
            "F": [ 9718 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y35/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9716 ],
            "I2": [ 9560 ],
            "I1": [ 9539 ],
            "I0": [ 9606 ],
            "F": [ 9715 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y35/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9713 ],
            "I2": [ 9560 ],
            "I1": [ 9539 ],
            "I0": [ 9606 ],
            "F": [ 9712 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y33/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9700 ],
            "I2": [ 9560 ],
            "I1": [ 9539 ],
            "I0": [ 9606 ],
            "F": [ 9710 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y34/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9708 ],
            "I3": [ 10175 ],
            "I1": [ 9707 ],
            "I0": [ 10176 ],
            "COUT": [ 9702 ],
            "CIN": [ 9706 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y34/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9704 ],
            "I3": [ 10175 ],
            "I1": [ 9703 ],
            "I0": [ 10176 ],
            "COUT": [ 9698 ],
            "CIN": [ 9702 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y34/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9700 ],
            "I3": [ 10175 ],
            "I1": [ 9670 ],
            "I0": [ 10176 ],
            "COUT": [ 9699 ],
            "CIN": [ 9698 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_1_SUM_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y34/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9680 ],
            "I2": [ 9560 ],
            "I1": [ 9539 ],
            "I0": [ 9606 ],
            "F": [ 9696 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_1_SUM_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y34/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9680 ],
            "I1": [ 9560 ],
            "I0": [ 9606 ],
            "F": [ 9694 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_1_COUT_ALU_CIN_SUM_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y35/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9685 ],
            "I2": [ 9560 ],
            "I1": [ 9539 ],
            "I0": [ 9606 ],
            "F": [ 9692 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_1_COUT_ALU_CIN_SUM_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y35/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9685 ],
            "I1": [ 9560 ],
            "I0": [ 9539 ],
            "F": [ 9690 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_1_COUT_ALU_CIN_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y34/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9688 ],
            "I3": [ 10175 ],
            "I1": [ 9645 ],
            "I0": [ 10176 ],
            "COUT": [ 9687 ],
            "CIN": [ 9684 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_1_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y34/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9685 ],
            "I3": [ 10175 ],
            "I1": [ 9635 ],
            "I0": [ 10176 ],
            "COUT": [ 9684 ],
            "CIN": [ 9679 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_1_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y34/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9682 ],
            "I3": [ 10175 ],
            "I1": [ 9637 ],
            "I0": [ 10175 ],
            "COUT": [ 9678 ],
            "CIN": [ 10184 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y34/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9680 ],
            "I3": [ 10175 ],
            "I1": [ 9672 ],
            "I0": [ 10176 ],
            "COUT": [ 9679 ],
            "CIN": [ 9678 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y34/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9676 ],
            "I3": [ 10175 ],
            "I1": [ 9671 ],
            "I0": [ 10176 ],
            "COUT": [ 9675 ],
            "CIN": [ 9674 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y33/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9672 ],
            "I1": [ 9671 ],
            "I0": [ 9670 ],
            "F": [ 9639 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y35/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9637 ],
            "D": [ 9668 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9647 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y33/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9635 ],
            "D": [ 9666 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9647 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y34/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9664 ],
            "I2": [ 9639 ],
            "I1": [ 9637 ],
            "I0": [ 9635 ],
            "F": [ 9661 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y34/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9660 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y34/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9631 ],
            "O": [ 9595 ],
            "I1": [ 9661 ],
            "I0": [ 9660 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D": {
          "hide_name": 0,
          "type": "DFFP",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y34/DFF4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:79.7-79.60",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "PRESET": "input",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9658 ],
            "PRESET": [ 9230 ],
            "D": [ 9656 ],
            "CLK": [ 9237 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D_2_Q_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_3": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y32/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9645 ],
            "D": [ 9654 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9647 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D_2_Q_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y32/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9644 ],
            "D": [ 9652 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9647 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D_2_Q_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y32/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9643 ],
            "D": [ 9650 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9647 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D_2_Q_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y33/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9642 ],
            "D": [ 9648 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9647 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D_2_Q_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y33/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9645 ],
            "I2": [ 9644 ],
            "I1": [ 9643 ],
            "I0": [ 9642 ],
            "F": [ 9640 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D_2_Q_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y33/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9640 ],
            "I2": [ 9639 ],
            "I1": [ 9637 ],
            "I0": [ 9635 ],
            "F": [ 9629 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D_2_Q_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y33/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9628 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D_2_Q_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y33/MUX4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9631 ],
            "O": [ 9522 ],
            "I1": [ 9629 ],
            "I0": [ 9628 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D_2_Q_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y38/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9560 ],
            "I0": [ 9531 ],
            "F": [ 9626 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D_2": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/DFF4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 9539 ],
            "D": [ 9593 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D_1": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y34/DFF5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 9606 ],
            "D": [ 9604 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y39/DFF3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 9560 ],
            "D": [ 9602 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y37/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9595 ],
            "O": [ 9593 ],
            "I1": [ 9592 ],
            "I0": [ 9588 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y39/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9522 ],
            "I1": [ 9586 ],
            "I0": [ 9539 ],
            "F": [ 9590 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y37/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9522 ],
            "I1": [ 9586 ],
            "I0": [ 9539 ],
            "F": [ 9588 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9586 ],
            "I2": [ 9560 ],
            "I1": [ 9539 ],
            "I0": [ 9531 ],
            "F": [ 9520 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9560 ],
            "I1": [ 9539 ],
            "I0": [ 9531 ],
            "F": [ 9519 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y37/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9522 ],
            "O": [ 9498 ],
            "I1": [ 9520 ],
            "I0": [ 9519 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y43/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9494 ],
            "D": [ 9517 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9498 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_5_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9513 ],
            "D": [ 9515 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9498 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_5": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9513 ],
            "F": [ 9491 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_4_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9509 ],
            "D": [ 9511 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9498 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_4": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y44/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9509 ],
            "F": [ 9488 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_3_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y42/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9505 ],
            "D": [ 9507 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9498 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_3": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y48/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9505 ],
            "F": [ 9485 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_2_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9501 ],
            "D": [ 9503 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9498 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_2": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y46/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9501 ],
            "F": [ 9482 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_1_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y42/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:161.1-227.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9496 ],
            "D": [ 9499 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9498 ]
          }
        },
        "led_OBUF_O_I_LUT1_F_1": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y43/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9496 ],
            "F": [ 9479 ]
          }
        },
        "led_OBUF_O_I_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y46/LUT4",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9494 ],
            "F": [ 9476 ]
          }
        },
        "led_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y50/IOBB",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:7.23-7.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9492 ],
            "I": [ 9491 ]
          }
        },
        "led_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y50/IOBA",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:7.23-7.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9489 ],
            "I": [ 9488 ]
          }
        },
        "led_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y48/IOBB",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:7.23-7.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9486 ],
            "I": [ 9485 ]
          }
        },
        "led_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y48/IOBA",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:7.23-7.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9483 ],
            "I": [ 9482 ]
          }
        },
        "led_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y46/IOBB",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:7.23-7.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9480 ],
            "I": [ 9479 ]
          }
        },
        "led_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y46/IOBA",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:7.23-7.26",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9477 ],
            "I": [ 9476 ]
          }
        },
        "data_LUT4_I0_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111100100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9420 ],
            "I2": [ 9250 ],
            "I1": [ 9419 ],
            "I0": [ 9249 ],
            "F": [ 9474 ]
          }
        },
        "data_LUT4_I0_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010011110101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9254 ],
            "I2": [ 9250 ],
            "I1": [ 9253 ],
            "I0": [ 9249 ],
            "F": [ 9472 ]
          }
        },
        "data_LUT4_I0_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000010000100001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9424 ],
            "I2": [ 9240 ],
            "I1": [ 9423 ],
            "I0": [ 9239 ],
            "F": [ 9470 ]
          }
        },
        "data_LUT4_I0_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110010101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9428 ],
            "I2": [ 9420 ],
            "I1": [ 9427 ],
            "I0": [ 9419 ],
            "F": [ 9468 ]
          }
        },
        "data_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010100110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9428 ],
            "I2": [ 9254 ],
            "I1": [ 9427 ],
            "I0": [ 9253 ],
            "F": [ 9465 ]
          }
        },
        "data_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9465 ],
            "I2": [ 9462 ],
            "I1": [ 9246 ],
            "I0": [ 9243 ],
            "F": [ 9464 ]
          }
        },
        "data_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y22/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9432 ],
            "I0": [ 9431 ],
            "F": [ 9462 ]
          }
        },
        "data_DFFR_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9437 ],
            "F": [ 9435 ]
          }
        },
        "data_DFFR_Q_7_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y22/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9227 ],
            "F": [ 9225 ]
          }
        },
        "data_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y22/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:15.1-29.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9230 ],
            "Q": [ 9431 ],
            "D": [ 9225 ],
            "CLK": [ 9206 ]
          }
        },
        "data_DFFR_Q_6_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:21.21-21.39|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9457 ],
            "I3": [ 10175 ],
            "I1": [ 10175 ],
            "I0": [ 9227 ],
            "COUT": [ 9455 ],
            "CIN": [ 10185 ]
          }
        },
        "data_DFFR_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:21.21-21.39|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9221 ],
            "I3": [ 10175 ],
            "I1": [ 10176 ],
            "I0": [ 9223 ],
            "COUT": [ 9452 ],
            "CIN": [ 9455 ]
          }
        },
        "data_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y22/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:15.1-29.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9230 ],
            "Q": [ 9427 ],
            "D": [ 9221 ],
            "CLK": [ 9206 ]
          }
        },
        "data_DFFR_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:21.21-21.39|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9218 ],
            "I3": [ 10175 ],
            "I1": [ 10176 ],
            "I0": [ 9219 ],
            "COUT": [ 9449 ],
            "CIN": [ 9452 ]
          }
        },
        "data_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:15.1-29.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9230 ],
            "Q": [ 9423 ],
            "D": [ 9218 ],
            "CLK": [ 9206 ]
          }
        },
        "data_DFFR_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:21.21-21.39|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9215 ],
            "I3": [ 10175 ],
            "I1": [ 10176 ],
            "I0": [ 9216 ],
            "COUT": [ 9446 ],
            "CIN": [ 9449 ]
          }
        },
        "data_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y22/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:15.1-29.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9230 ],
            "Q": [ 9419 ],
            "D": [ 9215 ],
            "CLK": [ 9206 ]
          }
        },
        "data_DFFR_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/ALU5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:21.21-21.39|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9212 ],
            "I3": [ 10175 ],
            "I1": [ 10176 ],
            "I0": [ 9213 ],
            "COUT": [ 9443 ],
            "CIN": [ 9446 ]
          }
        },
        "data_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y22/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:15.1-29.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9230 ],
            "Q": [ 9253 ],
            "D": [ 9212 ],
            "CLK": [ 9206 ]
          }
        },
        "data_DFFR_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/ALU0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:21.21-21.39|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9207 ],
            "I3": [ 10175 ],
            "I1": [ 10176 ],
            "I0": [ 9208 ],
            "COUT": [ 9439 ],
            "CIN": [ 9443 ]
          }
        },
        "data_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y21/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:15.1-29.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9230 ],
            "Q": [ 9249 ],
            "D": [ 9207 ],
            "CLK": [ 9206 ]
          }
        },
        "data_DFFR_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:21.21-21.39|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9437 ],
            "I3": [ 10175 ],
            "I1": [ 10175 ],
            "I0": [ 10176 ],
            "COUT": [ 9440 ],
            "CIN": [ 9439 ]
          }
        },
        "data_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y20/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:15.1-29.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9230 ],
            "Q": [ 9243 ],
            "D": [ 9437 ],
            "CLK": [ 9206 ]
          }
        },
        "data_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:15.1-29.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9230 ],
            "Q": [ 9239 ],
            "D": [ 9435 ],
            "CLK": [ 9206 ]
          }
        },
        "data_DFFCE_D_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010001000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9276 ],
            "I2": [ 9294 ],
            "I1": [ 9287 ],
            "I0": [ 9283 ],
            "F": [ 9236 ]
          }
        },
        "data_DFFCE_D_7": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9432 ],
            "D": [ 9431 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9236 ]
          }
        },
        "data_DFFCE_D_6": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9428 ],
            "D": [ 9427 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9236 ]
          }
        },
        "data_DFFCE_D_5": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9424 ],
            "D": [ 9423 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9236 ]
          }
        },
        "data_DFFCE_D_4": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9420 ],
            "D": [ 9419 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9236 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9416 ],
            "I2": [ 9415 ],
            "I1": [ 9414 ],
            "I0": [ 9413 ],
            "F": [ 9406 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9405 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/MUX6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9410 ],
            "O": [ 9408 ],
            "I1": [ 9406 ],
            "I0": [ 9405 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT4_F_I0_DFFCE_Q_3": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9379 ],
            "D": [ 9403 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9366 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT4_F_I0_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9378 ],
            "D": [ 9401 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9366 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT4_F_I0_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9377 ],
            "D": [ 9399 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9366 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT4_F_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9376 ],
            "D": [ 9397 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9366 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT4_F_1_I0_DFFCE_Q_3": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y21/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9387 ],
            "D": [ 9395 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9366 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT4_F_1_I0_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9386 ],
            "D": [ 9393 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9366 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT4_F_1_I0_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9385 ],
            "D": [ 9391 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9366 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT4_F_1_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/DFF2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9384 ],
            "D": [ 9389 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9366 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9387 ],
            "I2": [ 9386 ],
            "I1": [ 9385 ],
            "I0": [ 9384 ],
            "F": [ 9382 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y22/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9379 ],
            "I2": [ 9378 ],
            "I1": [ 9377 ],
            "I0": [ 9376 ],
            "F": [ 9374 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT3_F_I0_DFFCE_Q_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9364 ],
            "D": [ 9371 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9366 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT3_F_I0_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9363 ],
            "D": [ 9369 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9366 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT3_F_I0_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9362 ],
            "D": [ 9367 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9366 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y22/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9364 ],
            "I1": [ 9363 ],
            "I0": [ 9362 ],
            "F": [ 9360 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/LUT7",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9324 ],
            "I0": [ 9352 ],
            "F": [ 9357 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/DFF3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 9352 ],
            "D": [ 9354 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9265 ],
            "I1": [ 9324 ],
            "I0": [ 9352 ],
            "F": [ 9263 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/ALU4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:128.43-128.61|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9327 ],
            "I3": [ 10175 ],
            "I1": [ 9350 ],
            "I0": [ 10176 ],
            "COUT": [ 9349 ],
            "CIN": [ 9333 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9342 ],
            "I0": [ 9324 ],
            "F": [ 9257 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT2_F_1_I1_ALU_SUM_CIN_ALU_COUT_SUM_DFFC_Q": {
          "hide_name": 0,
          "type": "DFFC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/DFF5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:91.7-91.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input"
          },
          "connections": {
            "Q": [ 9324 ],
            "D": [ 9346 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT2_F_1_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/ALU1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:128.43-128.61|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9344 ],
            "I3": [ 10175 ],
            "I1": [ 9265 ],
            "I0": [ 10175 ],
            "COUT": [ 9341 ],
            "CIN": [ 10186 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT2_F_1_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/ALU2",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:128.43-128.61|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9342 ],
            "I3": [ 10175 ],
            "I1": [ 9259 ],
            "I0": [ 10176 ],
            "COUT": [ 9332 ],
            "CIN": [ 9341 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT2_F_1_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y19/ALU3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:128.43-128.61|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 10175 ],
            "SUM": [ 9330 ],
            "I3": [ 10175 ],
            "I1": [ 9334 ],
            "I0": [ 10176 ],
            "COUT": [ 9333 ],
            "CIN": [ 9332 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/LUT5",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9330 ],
            "I0": [ 9324 ],
            "F": [ 9329 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9327 ],
            "I0": [ 9324 ],
            "F": [ 9322 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/LUT1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9299 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/LUT0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9298 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/MUX0",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9276 ],
            "O": [ 9270 ],
            "I1": [ 9299 ],
            "I0": [ 9298 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010100010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/LUT3",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:153.41-153.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9294 ],
            "I2": [ 9287 ],
            "I1": [ 9283 ],
            "I0": [ 9281 ],
            "F": [ 9274 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/LUT2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:152.41-152.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9287 ],
            "I1": [ 9283 ],
            "I0": [ 9281 ],
            "F": [ 9273 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/MUX2",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9276 ],
            "O": [ 9269 ],
            "I1": [ 9274 ],
            "I0": [ 9273 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_CE_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y20/MUX1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9271 ],
            "O": [ 9256 ],
            "I1": [ 9270 ],
            "I0": [ 9269 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y19/DFF1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9265 ],
            "D": [ 9263 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9256 ]
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y19/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9259 ],
            "D": [ 9257 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9256 ]
          }
        },
        "data_DFFCE_D_3": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y22/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9254 ],
            "D": [ 9253 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9236 ]
          }
        },
        "data_DFFCE_D_2": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y21/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9250 ],
            "D": [ 9249 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9236 ]
          }
        },
        "data_DFFCE_D_1": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9246 ],
            "D": [ 9243 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9236 ]
          }
        },
        "data_DFFCE_D": {
          "hide_name": 0,
          "type": "DFFCE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y21/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:85.1-151.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:115.8-115.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CLEAR": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9240 ],
            "D": [ 9239 ],
            "CLK": [ 9237 ],
            "CLEAR": [ 9230 ],
            "CE": [ 9236 ]
          }
        },
        "btn1_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X55Y29/IOBA",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:4.16-4.20",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 9206 ],
            "I": [ 9198 ]
          }
        },
        "ascii_counter_DFFR_Q_RESET_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9219 ],
            "I2": [ 9216 ],
            "I1": [ 9213 ],
            "I0": [ 9208 ],
            "F": [ 9231 ]
          }
        },
        "ascii_counter_DFFR_Q_RESET_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y22/LUT6",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9231 ],
            "I2": [ 9227 ],
            "I1": [ 9223 ],
            "I0": [ 9230 ],
            "F": [ 9209 ]
          }
        },
        "ascii_counter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y22/DFF0",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:15.1-29.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9209 ],
            "Q": [ 9227 ],
            "D": [ 9225 ],
            "CLK": [ 9206 ]
          }
        },
        "ascii_counter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:15.1-29.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9209 ],
            "Q": [ 9223 ],
            "D": [ 9221 ],
            "CLK": [ 9206 ]
          }
        },
        "ascii_counter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/DFF3",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:15.1-29.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9209 ],
            "Q": [ 9219 ],
            "D": [ 9218 ],
            "CLK": [ 9206 ]
          }
        },
        "ascii_counter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/DFF4",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:15.1-29.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9209 ],
            "Q": [ 9216 ],
            "D": [ 9215 ],
            "CLK": [ 9206 ]
          }
        },
        "ascii_counter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y21/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:15.1-29.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9209 ],
            "Q": [ 9213 ],
            "D": [ 9212 ],
            "CLK": [ 9206 ]
          }
        },
        "ascii_counter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y21/DFF5",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:15.1-29.4|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9209 ],
            "Q": [ 9208 ],
            "D": [ 9207 ],
            "CLK": [ 9206 ]
          }
        }
      },
      "netnames": {
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT2_F_1_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10186 ] ,
          "attributes": {
            "ROUTING": "X6Y19/COUT0;;1"
          }
        },
        "data_DFFR_Q_6_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10185 ] ,
          "attributes": {
            "ROUTING": "X9Y21/COUT0;;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_1_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10184 ] ,
          "attributes": {
            "ROUTING": "X1Y34/COUT0;;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10182 ] ,
          "attributes": {
            "ROUTING": "X1Y38/COUT0;;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10181 ] ,
          "attributes": {
            "ROUTING": "X1Y39/COUT0;;1"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_4_I0_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 10180 ] ,
          "attributes": {
            "ROUTING": "X4Y21/COUT0;;1"
          }
        },
        "uartTx": {
          "hide_name": 0,
          "bits": [ 9203 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:6.17-6.23"
          }
        },
        "btn2": {
          "hide_name": 0,
          "bits": [ 9199 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:2.16-2.20"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 9200 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:3.16-3.19"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_9_COUT": {
          "hide_name": 0,
          "bits": [ 10145 ] ,
          "attributes": {
            "ROUTING": "X6Y21/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_8_COUT": {
          "hide_name": 0,
          "bits": [ 10143 ] ,
          "attributes": {
            "ROUTING": "X6Y21/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_7_COUT": {
          "hide_name": 0,
          "bits": [ 10141 ] ,
          "attributes": {
            "ROUTING": "X6Y21/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_6_COUT": {
          "hide_name": 0,
          "bits": [ 10139 ] ,
          "attributes": {
            "ROUTING": "X6Y21/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_4_COUT": {
          "hide_name": 0,
          "bits": [ 10137 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_5_COUT": {
          "hide_name": 0,
          "bits": [ 10136 ] ,
          "attributes": {
            "ROUTING": "X6Y21/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_3_COUT": {
          "hide_name": 0,
          "bits": [ 10133 ] ,
          "attributes": {
            "ROUTING": "X4Y21/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 10131 ] ,
          "attributes": {
            "ROUTING": "X4Y22/F2;;1;X4Y22/XD2;X4Y22/XD2/F2;1"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 10128 ] ,
          "attributes": {
            "ROUTING": "X4Y21/F3;;1;X4Y21/XD3;X4Y21/XD3/F3;1"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_2_I1[0]": {
          "hide_name": 0,
          "bits": [ 10122 ] ,
          "attributes": {
            "ROUTING": "X5Y20/SN10;X5Y20/SN10/Q5;1;X5Y21/B0;X5Y21/B0/S111;1;X5Y20/Q5;;1;X5Y20/W130;X5Y20/W130/Q5;1;X4Y20/S230;X4Y20/S230/W131;1;X4Y21/A6;X4Y21/A6/S231;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 10120 ] ,
          "attributes": {
            "ROUTING": "X4Y21/F5;;1;X4Y21/XD5;X4Y21/XD5/F5;1"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_2_I1[1]": {
          "hide_name": 0,
          "bits": [ 10119 ] ,
          "attributes": {
            "ROUTING": "X4Y21/B5;X4Y21/B5/X08;1;X4Y21/Q5;;1;X4Y21/X08;X4Y21/X08/Q5;1;X4Y21/B6;X4Y21/B6/X08;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 10118 ] ,
          "attributes": {
            "ROUTING": "X5Y21/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_2_CIN": {
          "hide_name": 0,
          "bits": [ 10117 ] ,
          "attributes": {
            "ROUTING": "X4Y21/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_10_COUT": {
          "hide_name": 0,
          "bits": [ 10115 ] ,
          "attributes": {
            "ROUTING": "X6Y21/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_1_CIN": {
          "hide_name": 0,
          "bits": [ 10113 ] ,
          "attributes": {
            "ROUTING": "X5Y21/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10111 ] ,
          "attributes": {
            "ROUTING": "X5Y21/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10110 ] ,
          "attributes": {
            "ROUTING": "X5Y21/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_4_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10108 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_3_CIN": {
          "hide_name": 0,
          "bits": [ 10106 ] ,
          "attributes": {
            "ROUTING": "X4Y21/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_4_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 10105 ] ,
          "attributes": {
            "ROUTING": "X4Y21/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_4_I0[0]": {
          "hide_name": 0,
          "bits": [ 10103 ] ,
          "attributes": {
            "ROUTING": "X4Y21/F2;;1;X4Y21/N100;X4Y21/N100/F2;1;X4Y20/N200;X4Y20/N200/N101;1;X4Y20/A0;X4Y20/A0/N200;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 10102 ] ,
          "attributes": {
            "ROUTING": "X4Y20/F0;;1;X4Y20/D2;X4Y20/D2/F0;1;X4Y20/XD2;X4Y20/XD2/D2;1"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_3_I0[0]": {
          "hide_name": 0,
          "bits": [ 10100 ] ,
          "attributes": {
            "ROUTING": "X4Y21/F4;;1;X4Y21/S100;X4Y21/S100/F4;1;X4Y22/A5;X4Y22/A5/S101;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 10099 ] ,
          "attributes": {
            "ROUTING": "X4Y22/F5;;1;X4Y22/XD5;X4Y22/XD5/F5;1"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 10097 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F0;;1;X5Y21/N200;X5Y21/N200/F0;1;X5Y20/E200;X5Y20/E200/N201;1;X5Y20/A3;X5Y20/A3/E200;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F[5]": {
          "hide_name": 0,
          "bits": [ 10096 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F3;;1;X5Y20/B5;X5Y20/B5/F3;1;X5Y20/XD5;X5Y20/XD5/B5;1"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_1_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10094 ] ,
          "attributes": {
            "ROUTING": "X5Y21/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_2_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10093 ] ,
          "attributes": {
            "ROUTING": "X5Y21/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:118.40-118.59|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 10091 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F1;;1;X5Y21/S210;X5Y21/S210/F1;1;X5Y22/A4;X5Y22/A4/S211;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_I0[0]": {
          "hide_name": 0,
          "bits": [ 10089 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F2;;1;X5Y21/S100;X5Y21/S100/F2;1;X5Y22/E200;X5Y22/E200/S101;1;X5Y22/A3;X5Y22/A3/E200;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10080 ] ,
          "attributes": {
            "ROUTING": "X8Y20/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10079 ] ,
          "attributes": {
            "ROUTING": "X8Y20/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 10076 ] ,
          "attributes": {
            "ROUTING": "X8Y20/D1;X8Y20/D1/N201;1;X8Y20/D3;X8Y20/D3/N201;1;X8Y20/D0;X8Y20/D0/N201;1;X7Y21/F7;;1;X7Y21/E100;X7Y21/E100/F7;1;X8Y21/N200;X8Y21/N200/E101;1;X8Y20/D2;X8Y20/D2/N201;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 10075 ] ,
          "attributes": {
            "ROUTING": "X8Y20/C0;X8Y20/C0/X04;1;X8Y20/X04;X8Y20/X04/F7;1;X8Y20/C1;X8Y20/C1/X04;1;X8Y20/C2;X8Y20/C2/E130;1;X8Y20/F7;;1;X8Y20/E130;X8Y20/E130/F7;1;X8Y20/C3;X8Y20/C3/E130;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 10073 ] ,
          "attributes": {
            "ROUTING": "X8Y20/SEL2;X8Y20/SEL2/X06;1;X8Y21/F5;;1;X8Y21/N250;X8Y21/N250/F5;1;X8Y20/X06;X8Y20/X06/N251;1;X8Y20/SEL0;X8Y20/SEL0/X06;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10072 ] ,
          "attributes": {
            "ROUTING": "X8Y20/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10071 ] ,
          "attributes": {
            "ROUTING": "X8Y20/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 10069 ] ,
          "attributes": {
            "ROUTING": "X8Y20/F6;;1;X8Y20/X03;X8Y20/X03/F6;1;X8Y20/SEL1;X8Y20/SEL1/X03;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10068 ] ,
          "attributes": {
            "ROUTING": "X8Y20/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10067 ] ,
          "attributes": {
            "ROUTING": "X8Y20/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10065 ] ,
          "attributes": {
            "ROUTING": "X8Y20/OF1;;1;X8Y20/N210;X8Y20/N210/OF1;1;X8Y19/B0;X8Y19/B0/N211;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10061 ] ,
          "attributes": {
            "ROUTING": "X7Y22/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10060 ] ,
          "attributes": {
            "ROUTING": "X7Y22/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10056 ] ,
          "attributes": {
            "ROUTING": "X7Y22/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10055 ] ,
          "attributes": {
            "ROUTING": "X7Y22/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10053 ] ,
          "attributes": {
            "ROUTING": "X7Y22/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10052 ] ,
          "attributes": {
            "ROUTING": "X7Y22/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10049 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 10045 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 10043 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10038 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10037 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3[5]": {
          "hide_name": 0,
          "bits": [ 10031 ] ,
          "attributes": {
            "ROUTING": "X5Y20/N220;X5Y20/N220/W221;1;X5Y19/D2;X5Y19/D2/N221;1;X5Y20/X01;X5Y20/X01/W221;1;X5Y20/B3;X5Y20/B3/X01;1;X6Y20/W220;X6Y20/W220/N222;1;X4Y20/N220;X4Y20/N220/W222;1;X4Y19/E220;X4Y19/E220/N221;1;X5Y19/D6;X5Y19/D6/E221;1;X6Y22/N220;X6Y22/N220/F2;1;X6Y20/X03;X6Y20/X03/N222;1;X6Y20/SEL1;X6Y20/SEL1/X03;1;X5Y22/B3;X5Y22/B3/X01;1;X5Y22/X01;X5Y22/X01/W221;1;X5Y22/B4;X5Y22/B4/X01;1;X4Y22/N220;X4Y22/N220/W222;1;X4Y20/X07;X4Y20/X07/N222;1;X4Y20/B0;X4Y20/B0/X07;1;X6Y22/F2;;1;X6Y22/W220;X6Y22/W220/F2;1;X4Y22/X01;X4Y22/X01/W222;1;X4Y22/B5;X4Y22/B5/X01;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10029 ] ,
          "attributes": {
            "ROUTING": "X6Y20/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10028 ] ,
          "attributes": {
            "ROUTING": "X6Y20/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10024 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q_D_MUX2_LUT5_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10023 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q_D_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 10019 ] ,
          "attributes": {
            "ROUTING": "X6Y21/OF6;;1;X6Y21/E130;X6Y21/E130/OF6;1;X7Y21/N270;X7Y21/N270/E131;1;X7Y20/X06;X7Y20/X06/N271;1;X7Y20/SEL4;X7Y20/SEL4/X06;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10018 ] ,
          "attributes": {
            "ROUTING": "X7Y20/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10017 ] ,
          "attributes": {
            "ROUTING": "X7Y20/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 10015 ] ,
          "attributes": {
            "ROUTING": "X6Y20/OF1;;1;X6Y20/SN10;X6Y20/SN10/OF1;1;X6Y21/S210;X6Y21/S210/S111;1;X6Y22/A4;X6Y22/A4/S211;1;X6Y22/XD4;X6Y22/XD4/A4;1"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 10013 ] ,
          "attributes": {
            "ROUTING": "X5Y19/F2;;1;X5Y19/XD2;X5Y19/XD2/F2;1"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10008 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10007 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 10004 ] ,
          "attributes": {
            "ROUTING": "X5Y20/A4;X5Y20/A4/S101;1;X5Y19/S100;X5Y19/S100/Q2;1;X5Y20/A7;X5Y20/A7/S101;1;X5Y19/X05;X5Y19/X05/Q2;1;X5Y19/A2;X5Y19/A2/X05;1;X6Y20/B0;X6Y20/B0/S211;1;X6Y20/A4;X6Y20/A4/S211;1;X6Y20/B1;X6Y20/B1/S211;1;X6Y20/A5;X6Y20/A5/S211;1;X6Y20/A7;X6Y20/A7/S211;1;X5Y19/Q2;;1;X5Y19/EW10;X5Y19/EW10/Q2;1;X6Y19/S210;X6Y19/S210/E111;1;X6Y20/A6;X6Y20/A6/S211;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10001 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10000 ] ,
          "attributes": {
            "ROUTING": "X6Y20/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9998 ] ,
          "attributes": {
            "ROUTING": "X6Y20/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_CE_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9997 ] ,
          "attributes": {
            "ROUTING": "X6Y20/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_CE_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 9993 ] ,
          "attributes": {
            "ROUTING": "X6Y20/OF5;;1;X6Y20/N130;X6Y20/N130/OF5;1;X6Y20/W240;X6Y20/W240/N130;1;X5Y20/X07;X5Y20/X07/W241;1;X5Y20/SEL0;X5Y20/SEL0/X07;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9992 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9991 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D": {
          "hide_name": 0,
          "bits": [ 9989 ] ,
          "attributes": {
            "ROUTING": "X5Y20/F4;;1;X5Y20/C2;X5Y20/C2/F4;1;X5Y20/XD2;X5Y20/XD2/C2;1"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9988 ] ,
          "attributes": {
            "ROUTING": "X5Y20/OF0;;1;X5Y20/W200;X5Y20/W200/OF0;1;X3Y20/W800;X3Y20/W800/W202;1;X4Y20/W130;X4Y20/W130/E808;1;X4Y20/E270;X4Y20/E270/W130;1;X5Y20/CE1;X5Y20/CE1/E271;1"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9984 ] ,
          "attributes": {
            "ROUTING": "X8Y20/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9983 ] ,
          "attributes": {
            "ROUTING": "X8Y20/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart.TX": {
          "hide_name": 0,
          "bits": [ 9981 ] ,
          "attributes": {
            "ROUTING": "X8Y19/Q0;;1;X8Y19/N100;X8Y19/N100/Q0;1;X8Y18/N800;X8Y18/N800/N101;1;X8Y10/N200;X8Y10/N200/N808;1;X8Y8/N800;X8Y8/N800/N202;1;X8Y0/E800;X8Y0/E800/N808;1;X16Y0/E800;X16Y0/E800/E808;1;X24Y0/E100;X24Y0/E100/E808;1;X25Y0/E200;X25Y0/E200/E101;1;X27Y0/E800;X27Y0/E800/E202;1;X35Y0/E810;X35Y0/E810/E808;1;X43Y0/E820;X43Y0/E820/E818;1;X51Y0/W240;X51Y0/W240/E828;1;X49Y0/X03;X49Y0/X03/W242;1;X49Y0/A0;X49Y0/A0/X03;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:73.16-73.18",
            "hdlname": "uart TX"
          }
        },
        "uart.TX_DFFPE_Q_D": {
          "hide_name": 0,
          "bits": [ 9980 ] ,
          "attributes": {
            "ROUTING": "X8Y19/F0;;1;X8Y19/XD0;X8Y19/XD0/F0;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:94.9-149.16|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9979 ] ,
          "attributes": {
            "ROUTING": "X8Y20/OF4;;1;X8Y20/S130;X8Y20/S130/OF4;1;X8Y20/N250;X8Y20/N250/S130;1;X8Y19/X06;X8Y19/X06/N251;1;X8Y19/CE0;X8Y19/CE0/X06;1"
          }
        },
        "uart.RX_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 9976 ] ,
          "attributes": {
            "ROUTING": "X3Y35/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart.RX_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 9974 ] ,
          "attributes": {
            "ROUTING": "X3Y35/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uartRx": {
          "hide_name": 0,
          "bits": [ 9202 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:5.16-5.22"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0_F_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 9966 ] ,
          "attributes": {
            "ROUTING": "X1Y41/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0_F_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 9965 ] ,
          "attributes": {
            "ROUTING": "X1Y41/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9963 ] ,
          "attributes": {
            "ROUTING": "X1Y41/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9962 ] ,
          "attributes": {
            "ROUTING": "X1Y41/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0_F_DFFCE_D_Q[4]": {
          "hide_name": 0,
          "bits": [ 9958 ] ,
          "attributes": {
            "ROUTING": "X1Y41/F6;;1;X1Y41/X07;X1Y41/X07/F6;1;X1Y41/SEL0;X1Y41/SEL0/X07;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 9956 ] ,
          "attributes": {
            "ROUTING": "X1Y41/OF0;;1;X1Y41/S200;X1Y41/S200/OF0;1;X1Y42/D2;X1Y42/D2/S201;1;X1Y42/XD2;X1Y42/XD2/D2;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0_I3[3]": {
          "hide_name": 0,
          "bits": [ 9954 ] ,
          "attributes": {
            "ROUTING": "X2Y41/F6;;1;X2Y41/S130;X2Y41/S130/F6;1;X2Y41/D7;X2Y41/D7/S130;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9950 ] ,
          "attributes": {
            "ROUTING": "X1Y38/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9949 ] ,
          "attributes": {
            "ROUTING": "X1Y38/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0_F[5]": {
          "hide_name": 0,
          "bits": [ 9947 ] ,
          "attributes": {
            "ROUTING": "X2Y41/F7;;1;X2Y41/A0;X2Y41/A0/F7;1;X2Y41/XD0;X2Y41/XD0/A0;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 9945 ] ,
          "attributes": {
            "ROUTING": "X1Y40/F0;;1;X1Y40/XD0;X1Y40/XD0/F0;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9943 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9941 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9940 ] ,
          "attributes": {
            "ROUTING": "X1Y39/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9933 ] ,
          "attributes": {
            "ROUTING": "X1Y37/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9932 ] ,
          "attributes": {
            "ROUTING": "X1Y37/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN_SUM_LUT2_I1_F[0]": {
          "hide_name": 0,
          "bits": [ 9930 ] ,
          "attributes": {
            "ROUTING": "X2Y37/F6;;1;X2Y37/C2;X2Y37/C2/F6;1;X2Y37/XD2;X2Y37/XD2/C2;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN_SUM_LUT2_I1_F[1]": {
          "hide_name": 0,
          "bits": [ 9928 ] ,
          "attributes": {
            "ROUTING": "X2Y39/F7;;1;X2Y39/A4;X2Y39/A4/F7;1;X2Y39/XD4;X2Y39/XD4/A4;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN_SUM_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 9925 ] ,
          "attributes": {
            "ROUTING": "X2Y38/F3;;1;X2Y38/XD3;X2Y38/XD3/F3;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN_SUM_LUT2_I1_F_DFFCE_D_CE": {
          "hide_name": 0,
          "bits": [ 9924 ] ,
          "attributes": {
            "ROUTING": "X2Y38/S210;X2Y38/S210/E211;1;X2Y39/CE2;X2Y39/CE2/S211;1;X1Y37/W200;X1Y37/W200/OF0;1;X0Y37/E210;X0Y37/E210/E202;1;X1Y37/CE2;X1Y37/CE2/E211;1;X2Y38/N210;X2Y38/N210/E211;1;X2Y37/CE1;X2Y37/CE1/N211;1;X1Y37/OF0;;1;X1Y37/SN10;X1Y37/SN10/OF0;1;X1Y38/E210;X1Y38/E210/S111;1;X2Y38/CE1;X2Y38/CE1/E211;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN_SUM_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 9922 ] ,
          "attributes": {
            "ROUTING": "X1Y37/F5;;1;X1Y37/A4;X1Y37/A4/F5;1;X1Y37/XD4;X1Y37/XD4/A4;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9920 ] ,
          "attributes": {
            "ROUTING": "X1Y38/F4;;1;X1Y38/E130;X1Y38/E130/F4;1;X2Y38/B3;X2Y38/B3/E131;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9919 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:198.35-198.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9917 ] ,
          "attributes": {
            "ROUTING": "X1Y38/F3;;1;X1Y38/N100;X1Y38/N100/F3;1;X1Y37/B5;X1Y37/B5/N101;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9916 ] ,
          "attributes": {
            "ROUTING": "X1Y38/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:198.35-198.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9914 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 9912 ] ,
          "attributes": {
            "ROUTING": "X1Y38/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:198.35-198.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_1_CIN": {
          "hide_name": 0,
          "bits": [ 9911 ] ,
          "attributes": {
            "ROUTING": "X1Y38/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:198.35-198.53|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9909 ] ,
          "attributes": {
            "ROUTING": "X1Y39/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9907 ] ,
          "attributes": {
            "ROUTING": "X1Y39/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0[3]": {
          "hide_name": 0,
          "bits": [ 9905 ] ,
          "attributes": {
            "ROUTING": "X1Y39/F5;;1;X1Y39/S130;X1Y39/S130/F5;1;X1Y40/E270;X1Y40/E270/S131;1;X1Y40/D0;X1Y40/D0/E270;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9904 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9903 ] ,
          "attributes": {
            "ROUTING": "X1Y39/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0[1]": {
          "hide_name": 0,
          "bits": [ 9901 ] ,
          "attributes": {
            "ROUTING": "X1Y40/W200;X1Y40/W200/Q0;1;X1Y40/A7;X1Y40/A7/W200;1;X1Y40/Q0;;1;X1Y40/S100;X1Y40/S100/Q0;1;X1Y40/B0;X1Y40/B0/S100;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_4_I0[3]": {
          "hide_name": 0,
          "bits": [ 9899 ] ,
          "attributes": {
            "ROUTING": "X2Y41/F3;;1;X2Y41/EW20;X2Y41/EW20/F3;1;X1Y41/D4;X1Y41/D4/W121;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 9897 ] ,
          "attributes": {
            "ROUTING": "X1Y41/F4;;1;X1Y41/XD4;X1Y41/XD4/F4;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_4_I0[0]": {
          "hide_name": 0,
          "bits": [ 9895 ] ,
          "attributes": {
            "ROUTING": "X1Y41/E100;X1Y41/E100/Q4;1;X1Y41/A4;X1Y41/A4/E100;1;X1Y41/Q4;;1;X1Y41/SN10;X1Y41/SN10/Q4;1;X1Y42/S250;X1Y42/S250/S111;1;X1Y43/A2;X1Y43/A2/S251;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0_F_DFFCE_D_Q[1]": {
          "hide_name": 0,
          "bits": [ 9893 ] ,
          "attributes": {
            "ROUTING": "X1Y42/N100;X1Y42/N100/Q2;1;X1Y41/N200;X1Y41/N200/N101;1;X1Y41/A0;X1Y41/A0/N200;1;X1Y42/N130;X1Y42/N130/Q2;1;X1Y41/B1;X1Y41/B1/N131;1;X1Y42/Q2;;1;X1Y42/EW10;X1Y42/EW10/Q2;1;X2Y42/A5;X2Y42/A5/E111;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_2_I0_LUT4_I0_I3[3]": {
          "hide_name": 0,
          "bits": [ 9890 ] ,
          "attributes": {
            "ROUTING": "X1Y41/F5;;1;X1Y41/SN20;X1Y41/SN20/F5;1;X1Y42/D1;X1Y42/D1/S121;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 9888 ] ,
          "attributes": {
            "ROUTING": "X1Y42/F1;;1;X1Y42/XD1;X1Y42/XD1/F1;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_2_I0[0]": {
          "hide_name": 0,
          "bits": [ 9886 ] ,
          "attributes": {
            "ROUTING": "X1Y42/E100;X1Y42/E100/Q1;1;X1Y42/A4;X1Y42/A4/E100;1;X1Y42/Q1;;1;X1Y42/E210;X1Y42/E210/Q1;1;X1Y42/A1;X1Y42/A1/E210;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9883 ] ,
          "attributes": {
            "ROUTING": "X1Y41/C6;X1Y41/C6/S201;1;X1Y40/S200;X1Y40/S200/S101;1;X1Y41/C7;X1Y41/C7/S201;1;X1Y39/S100;X1Y39/S100/F4;1;X1Y40/S240;X1Y40/S240/S101;1;X1Y41/D5;X1Y41/D5/S241;1;X2Y41/X03;X2Y41/X03/S242;1;X2Y41/D3;X2Y41/D3/X03;1;X1Y39/F4;;1;X1Y39/E240;X1Y39/E240/F4;1;X2Y39/S240;X2Y39/S240/E241;1;X2Y41/D6;X2Y41/D6/S242;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9882 ] ,
          "attributes": {
            "ROUTING": "X1Y39/N100;X1Y39/N100/F3;1;X1Y39/S200;X1Y39/S200/N100;1;X1Y41/C5;X1Y41/C5/S202;1;X1Y39/E230;X1Y39/E230/F3;1;X2Y39/S230;X2Y39/S230/E231;1;X2Y41/X06;X2Y41/X06/S232;1;X2Y41/C6;X2Y41/C6/X06;1;X1Y41/B7;X1Y41/B7/S251;1;X1Y41/E250;X1Y41/E250/S251;1;X2Y41/X04;X2Y41/X04/E251;1;X2Y41/C3;X2Y41/C3/X04;1;X1Y39/F3;;1;X1Y39/SN10;X1Y39/SN10/F3;1;X1Y40/S250;X1Y40/S250/S111;1;X1Y41/B6;X1Y41/B6/S251;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9881 ] ,
          "attributes": {
            "ROUTING": "X2Y41/B3;X2Y41/B3/S212;1;X1Y39/S250;X1Y39/S250/S111;1;X1Y41/B5;X1Y41/B5/S252;1;X1Y41/A6;X1Y41/A6/S212;1;X2Y39/S210;X2Y39/S210/E211;1;X2Y41/X08;X2Y41/X08/S212;1;X2Y41/B6;X2Y41/B6/X08;1;X1Y39/E210;X1Y39/E210/S111;1;X2Y39/B7;X2Y39/B7/E211;1;X1Y38/F2;;1;X1Y38/SN10;X1Y38/SN10/F2;1;X1Y39/S210;X1Y39/S210/S111;1;X1Y41/A7;X1Y41/A7/S212;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_1_I0[4]": {
          "hide_name": 0,
          "bits": [ 9880 ] ,
          "attributes": {
            "ROUTING": "X1Y41/F7;;1;X1Y41/X08;X1Y41/X08/F7;1;X1Y41/SEL2;X1Y41/SEL2/X08;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_LUT4_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 9878 ] ,
          "attributes": {
            "ROUTING": "X1Y41/OF2;;1;X1Y41/S220;X1Y41/S220/OF2;1;X1Y42/D3;X1Y42/D3/S221;1;X1Y42/XD3;X1Y42/XD3/D3;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9877 ] ,
          "attributes": {
            "ROUTING": "X1Y38/SN20;X1Y38/SN20/OF6;1;X1Y39/S260;X1Y39/S260/S121;1;X1Y41/X05;X1Y41/X05/S262;1;X1Y41/CE2;X1Y41/CE2/X05;1;X2Y41/CE0;X2Y41/CE0/E271;1;X1Y42/X06;X1Y42/X06/S272;1;X1Y42/CE0;X1Y42/CE0/X06;1;X1Y40/X05;X1Y40/X05/S262;1;X1Y40/CE0;X1Y40/CE0/X05;1;X1Y38/OF6;;1;X1Y38/S260;X1Y38/S260/OF6;1;X1Y40/S270;X1Y40/S270/S262;1;X1Y42/CE1;X1Y42/CE1/X06;1;X1Y41/E270;X1Y41/E270/S271;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 9875 ] ,
          "attributes": {
            "ROUTING": "X1Y42/S130;X1Y42/S130/Q3;1;X1Y42/N250;X1Y42/N250/S130;1;X1Y41/A2;X1Y41/A2/N251;1;X1Y42/E130;X1Y42/E130/Q3;1;X1Y42/A6;X1Y42/A6/E130;1;X1Y42/Q3;;1;X1Y42/N230;X1Y42/N230/Q3;1;X1Y41/B3;X1Y41/B3/N231;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9873 ] ,
          "attributes": {
            "ROUTING": "X2Y41/S200;X2Y41/S200/Q0;1;X2Y43/X07;X2Y43/X07/S202;1;X2Y43/A3;X2Y43/A3/X07;1;X2Y41/Q0;;1;X2Y41/E130;X2Y41/E130/Q0;1;X2Y41/A7;X2Y41/A7/E130;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_I2_1_F": {
          "hide_name": 0,
          "bits": [ 9868 ] ,
          "attributes": {
            "ROUTING": "X2Y39/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_I2_I1[1]": {
          "hide_name": 0,
          "bits": [ 9866 ] ,
          "attributes": {
            "ROUTING": "X1Y33/F6;;1;X1Y33/S100;X1Y33/S100/F6;1;X1Y34/S200;X1Y34/S200/S101;1;X1Y36/S210;X1Y36/S210/S202;1;X1Y37/B3;X1Y37/B3/S211;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 9862 ] ,
          "attributes": {
            "ROUTING": "X1Y39/D6;X1Y39/D6/X07;1;X2Y37/S130;X2Y37/S130/Q2;1;X2Y37/N250;X2Y37/N250/S130;1;X2Y37/B6;X2Y37/B6/N250;1;X2Y41/X02;X2Y41/X02/S231;1;X2Y41/A3;X2Y41/A3/X02;1;X1Y41/D3;X1Y41/D3/W221;1;X2Y40/S220;X2Y40/S220/S222;1;X2Y41/W220;X2Y41/W220/S221;1;X1Y41/D1;X1Y41/D1/W221;1;X1Y38/X07;X1Y38/X07/W261;1;X1Y38/B1;X1Y38/B1/X07;1;X1Y41/A5;X1Y41/A5/S231;1;X2Y40/S230;X2Y40/S230/S222;1;X2Y41/A6;X2Y41/A6/S231;1;X1Y40/S230;X1Y40/S230/S222;1;X2Y38/S220;X2Y38/S220/S121;1;X2Y38/W260;X2Y38/W260/S121;1;X2Y37/Q2;;1;X2Y37/SN20;X2Y37/SN20/Q2;1;X2Y38/W220;X2Y38/W220/S121;1;X1Y38/S220;X1Y38/S220/W221;1;X1Y39/X07;X1Y39/X07/S221;1;X1Y39/B1;X1Y39/B1/X07;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_I1[2]": {
          "hide_name": 0,
          "bits": [ 9860 ] ,
          "attributes": {
            "ROUTING": "X2Y39/W100;X2Y39/W100/Q4;1;X1Y39/C6;X1Y39/C6/W101;1;X2Y39/EW10;X2Y39/EW10/Q4;1;X1Y39/B2;X1Y39/B2/W111;1;X2Y39/Q4;;1;X2Y39/N130;X2Y39/N130/Q4;1;X2Y38/W830;X2Y38/W830/N131;1;X1Y38/S250;X1Y38/S250/E834;1;X1Y38/B2;X1Y38/B2/S250;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_I1[1]": {
          "hide_name": 0,
          "bits": [ 9859 ] ,
          "attributes": {
            "ROUTING": "X1Y39/X05;X1Y39/X05/S242;1;X1Y39/B6;X1Y39/B6/X05;1;X1Y39/W240;X1Y39/W240/S242;1;X1Y39/B3;X1Y39/B3/W240;1;X1Y37/Q4;;1;X1Y37/S240;X1Y37/S240/Q4;1;X1Y38/X03;X1Y38/X03/S241;1;X1Y38/B3;X1Y38/B3/X03;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D_LUT2_F_5_I0_ALU_SUM_CIN_ALU_COUT_I1[0]": {
          "hide_name": 0,
          "bits": [ 9858 ] ,
          "attributes": {
            "ROUTING": "X1Y39/X08;X1Y39/X08/S231;1;X1Y39/B4;X1Y39/B4/X08;1;X1Y38/S230;X1Y38/S230/W231;1;X1Y39/A6;X1Y39/A6/S231;1;X2Y38/Q3;;1;X2Y38/W230;X2Y38/W230/Q3;1;X1Y38/B4;X1Y38/B4/W231;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9854 ] ,
          "attributes": {
            "ROUTING": "X3Y34/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9853 ] ,
          "attributes": {
            "ROUTING": "X3Y34/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9848 ] ,
          "attributes": {
            "ROUTING": "X2Y35/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9847 ] ,
          "attributes": {
            "ROUTING": "X2Y35/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9843 ] ,
          "attributes": {
            "ROUTING": "X2Y35/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9842 ] ,
          "attributes": {
            "ROUTING": "X2Y35/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9840 ] ,
          "attributes": {
            "ROUTING": "X2Y35/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9839 ] ,
          "attributes": {
            "ROUTING": "X2Y35/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:165.42-165.67|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9835 ] ,
          "attributes": {
            "ROUTING": "X2Y35/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9834 ] ,
          "attributes": {
            "ROUTING": "X2Y35/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9830 ] ,
          "attributes": {
            "ROUTING": "X2Y35/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9829 ] ,
          "attributes": {
            "ROUTING": "X2Y35/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9827 ] ,
          "attributes": {
            "ROUTING": "X2Y35/OF4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9826 ] ,
          "attributes": {
            "ROUTING": "X2Y35/OF6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:164.41-164.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 9824 ] ,
          "attributes": {
            "ROUTING": "X2Y35/OF1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 9823 ] ,
          "attributes": {
            "ROUTING": "X2Y35/OF5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9814 ] ,
          "attributes": {
            "ROUTING": "X3Y34/N220;X3Y34/N220/E121;1;X3Y33/D0;X3Y33/D0/N221;1;X2Y34/F2;;1;X2Y34/EW20;X2Y34/EW20/F2;1;X3Y34/N260;X3Y34/N260/E121;1;X3Y33/C1;X3Y33/C1/N261;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9813 ] ,
          "attributes": {
            "ROUTING": "X2Y34/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9810 ] ,
          "attributes": {
            "ROUTING": "X2Y34/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9806 ] ,
          "attributes": {
            "ROUTING": "X1Y35/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9805 ] ,
          "attributes": {
            "ROUTING": "X1Y35/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9801 ] ,
          "attributes": {
            "ROUTING": "X1Y35/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9800 ] ,
          "attributes": {
            "ROUTING": "X1Y35/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9796 ] ,
          "attributes": {
            "ROUTING": "X2Y33/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9795 ] ,
          "attributes": {
            "ROUTING": "X2Y33/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9792 ] ,
          "attributes": {
            "ROUTING": "X2Y34/N100;X2Y34/N100/F0;1;X2Y33/D2;X2Y33/D2/N101;1;X2Y33/W230;X2Y33/W230/N131;1;X2Y33/C0;X2Y33/C0/W230;1;X2Y33/B1;X2Y33/B1/N131;1;X2Y34/F0;;1;X2Y34/N130;X2Y34/N130/F0;1;X2Y33/N230;X2Y33/N230/N131;1;X2Y33/C3;X2Y33/C3/N230;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9790 ] ,
          "attributes": {
            "ROUTING": "X2Y33/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9789 ] ,
          "attributes": {
            "ROUTING": "X2Y33/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 9787 ] ,
          "attributes": {
            "ROUTING": "X2Y33/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 9786 ] ,
          "attributes": {
            "ROUTING": "X2Y33/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F[6]": {
          "hide_name": 0,
          "bits": [ 9784 ] ,
          "attributes": {
            "ROUTING": "X1Y35/OF1;;1;X1Y35/N210;X1Y35/N210/OF1;1;X1Y33/N240;X1Y33/N240/N212;1;X1Y32/D5;X1Y32/D5/N241;1;X1Y32/XD5;X1Y32/XD5/D5;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:172.5-224.12|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9783 ] ,
          "attributes": {
            "ROUTING": "X1Y35/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9782 ] ,
          "attributes": {
            "ROUTING": "X1Y35/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT5_O_5_I1": {
          "hide_name": 0,
          "bits": [ 9778 ] ,
          "attributes": {
            "ROUTING": "X1Y35/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT5_O_5_I0": {
          "hide_name": 0,
          "bits": [ 9777 ] ,
          "attributes": {
            "ROUTING": "X1Y35/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F[1]": {
          "hide_name": 0,
          "bits": [ 9775 ] ,
          "attributes": {
            "ROUTING": "X1Y34/OF6;;1;X1Y34/W130;X1Y34/W130/OF6;1;X1Y34/N270;X1Y34/N270/W130;1;X1Y33/B5;X1Y33/B5/N271;1;X1Y33/XD5;X1Y33/XD5/B5;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:172.5-224.12|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT5_O_2_I1": {
          "hide_name": 0,
          "bits": [ 9770 ] ,
          "attributes": {
            "ROUTING": "X1Y33/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT5_O_2_I0": {
          "hide_name": 0,
          "bits": [ 9769 ] ,
          "attributes": {
            "ROUTING": "X1Y33/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_CIN_ALU_COUT_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9766 ] ,
          "attributes": {
            "ROUTING": "X1Y34/SN20;X1Y34/SN20/F5;1;X1Y33/C3;X1Y33/C3/N121;1;X1Y34/F5;;1;X1Y34/N100;X1Y34/N100/F5;1;X1Y33/D2;X1Y33/D2/N101;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 9764 ] ,
          "attributes": {
            "ROUTING": "X1Y33/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 9763 ] ,
          "attributes": {
            "ROUTING": "X1Y33/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9761 ] ,
          "attributes": {
            "ROUTING": "X3Y33/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9760 ] ,
          "attributes": {
            "ROUTING": "X3Y33/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9758 ] ,
          "attributes": {
            "ROUTING": "X2Y34/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_7_I3_ALU_SUM_I1_LUT2_I0_F[5]": {
          "hide_name": 0,
          "bits": [ 9756 ] ,
          "attributes": {
            "ROUTING": "X2Y35/SEL5;X2Y35/SEL5/X03;1;X3Y35/W240;X3Y35/W240/Q4;1;X2Y35/X03;X2Y35/X03/W241;1;X2Y35/SEL1;X2Y35/SEL1/X03;1;X3Y35/Q4;;1;X3Y35/SN10;X3Y35/SN10/Q4;1;X3Y34/W210;X3Y34/W210/N111;1;X2Y34/B3;X2Y34/B3/W211;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_7_I3_ALU_SUM_I1_LUT2_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 9754 ] ,
          "attributes": {
            "ROUTING": "X2Y35/SEL2;X2Y35/SEL2/X05;1;X2Y35/SEL0;X2Y35/SEL0/X05;1;X2Y35/N220;X2Y35/N220/W221;1;X2Y34/X01;X2Y34/X01/N221;1;X2Y34/B4;X2Y34/B4/X01;1;X2Y35/SEL6;X2Y35/SEL6/X05;1;X3Y35/Q2;;1;X3Y35/W220;X3Y35/W220/Q2;1;X2Y35/X05;X2Y35/X05/W221;1;X2Y35/SEL4;X2Y35/SEL4/X05;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_7_I3_ALU_SUM_I1_LUT2_I0_F[6]": {
          "hide_name": 0,
          "bits": [ 9748 ] ,
          "attributes": {
            "ROUTING": "X3Y35/F6;;1;X3Y35/SN20;X3Y35/SN20/F6;1;X3Y36/W220;X3Y36/W220/S121;1;X2Y36/N220;X2Y36/N220/W221;1;X2Y35/X01;X2Y35/X01/N221;1;X2Y35/SEL3;X2Y35/SEL3/X01;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_7_I3_ALU_SUM_I1[1]": {
          "hide_name": 0,
          "bits": [ 9744 ] ,
          "attributes": {
            "ROUTING": "X4Y35/EW10;X4Y35/EW10/Q2;1;X3Y35/B6;X3Y35/B6/W111;1;X4Y35/Q2;;1;X4Y35/SN20;X4Y35/SN20/Q2;1;X4Y34/W260;X4Y34/W260/N121;1;X2Y34/X03;X2Y34/X03/W262;1;X2Y34/B5;X2Y34/B5/X03;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9743 ] ,
          "attributes": {
            "ROUTING": "X2Y34/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_7_I3[3]": {
          "hide_name": 0,
          "bits": [ 9741 ] ,
          "attributes": {
            "ROUTING": "X2Y34/F5;;1;X2Y34/E250;X2Y34/E250/F5;1;X4Y34/S250;X4Y34/S250/E252;1;X4Y35/X04;X4Y35/X04/S251;1;X4Y35/D5;X4Y35/D5/X04;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F[10]": {
          "hide_name": 0,
          "bits": [ 9740 ] ,
          "attributes": {
            "ROUTING": "X4Y35/F5;;1;X4Y35/A2;X4Y35/A2/F5;1;X4Y35/XD2;X4Y35/XD2/A2;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:172.5-224.12|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_7_I3_ALU_SUM_I1[0]": {
          "hide_name": 0,
          "bits": [ 9738 ] ,
          "attributes": {
            "ROUTING": "X3Y35/N230;X3Y35/N230/W131;1;X3Y34/B0;X3Y34/B0/N231;1;X4Y35/Q3;;1;X4Y35/W130;X4Y35/W130/Q3;1;X3Y35/A6;X3Y35/A6/W131;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_7_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9737 ] ,
          "attributes": {
            "ROUTING": "X3Y34/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_6_I3[3]": {
          "hide_name": 0,
          "bits": [ 9735 ] ,
          "attributes": {
            "ROUTING": "X3Y34/F0;;1;X3Y34/E200;X3Y34/E200/F0;1;X4Y34/D1;X4Y34/D1/E201;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F[11]": {
          "hide_name": 0,
          "bits": [ 9734 ] ,
          "attributes": {
            "ROUTING": "X4Y34/F1;;1;X4Y34/SN10;X4Y34/SN10/F1;1;X4Y35/B3;X4Y35/B3/S111;1;X4Y35/XD3;X4Y35/XD3/B3;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:172.5-224.12|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_7_I3_ALU_SUM_I1_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 9732 ] ,
          "attributes": {
            "ROUTING": "X3Y35/W250;X3Y35/W250/Q5;1;X2Y35/X08;X2Y35/X08/W251;1;X2Y35/D2;X2Y35/D2/X08;1;X3Y35/Q5;;1;X3Y35/N250;X3Y35/N250/Q5;1;X3Y34/W250;X3Y34/W250/N251;1;X3Y34/B1;X3Y34/B1/W250;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_6_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9731 ] ,
          "attributes": {
            "ROUTING": "X3Y34/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_5_I3[3]": {
          "hide_name": 0,
          "bits": [ 9729 ] ,
          "attributes": {
            "ROUTING": "X3Y34/F1;;1;X3Y34/SN10;X3Y34/SN10/F1;1;X3Y35/D5;X3Y35/D5/S111;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F[12]": {
          "hide_name": 0,
          "bits": [ 9728 ] ,
          "attributes": {
            "ROUTING": "X3Y35/F5;;1;X3Y35/XD5;X3Y35/XD5/F5;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:172.5-224.12|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_7_I3_ALU_SUM_I1_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 9726 ] ,
          "attributes": {
            "ROUTING": "X2Y34/S240;X2Y34/S240/W241;1;X2Y35/C2;X2Y35/C2/S241;1;X4Y34/Q0;;1;X4Y34/W100;X4Y34/W100/Q0;1;X3Y34/W240;X3Y34/W240/W101;1;X3Y34/B2;X3Y34/B2/W240;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_5_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9725 ] ,
          "attributes": {
            "ROUTING": "X3Y34/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_4_I3[3]": {
          "hide_name": 0,
          "bits": [ 9723 ] ,
          "attributes": {
            "ROUTING": "X3Y34/F2;;1;X3Y34/E220;X3Y34/E220/F2;1;X4Y34/D0;X4Y34/D0/E221;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F[13]": {
          "hide_name": 0,
          "bits": [ 9722 ] ,
          "attributes": {
            "ROUTING": "X4Y34/F0;;1;X4Y34/XD0;X4Y34/XD0/F0;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:172.5-224.12|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F[14]": {
          "hide_name": 0,
          "bits": [ 9720 ] ,
          "attributes": {
            "ROUTING": "X3Y33/F3;;1;X3Y33/XD3;X3Y33/XD3/F3;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:172.5-224.12|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F[15]": {
          "hide_name": 0,
          "bits": [ 9718 ] ,
          "attributes": {
            "ROUTING": "X4Y34/F2;;1;X4Y34/D3;X4Y34/D3/F2;1;X4Y34/XD3;X4Y34/XD3/D3;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:172.5-224.12|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 9716 ] ,
          "attributes": {
            "ROUTING": "X2Y34/F3;;1;X2Y34/SN20;X2Y34/SN20/F3;1;X2Y35/E220;X2Y35/E220/S121;1;X3Y35/D4;X3Y35/D4/E221;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F[8]": {
          "hide_name": 0,
          "bits": [ 9715 ] ,
          "attributes": {
            "ROUTING": "X3Y35/F4;;1;X3Y35/XD4;X3Y35/XD4/F4;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:172.5-224.12|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9713 ] ,
          "attributes": {
            "ROUTING": "X2Y34/F4;;1;X2Y34/E130;X2Y34/E130/F4;1;X3Y34/S230;X3Y34/S230/E131;1;X3Y35/X02;X3Y35/X02/S231;1;X3Y35/D7;X3Y35/D7/X02;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F[9]": {
          "hide_name": 0,
          "bits": [ 9712 ] ,
          "attributes": {
            "ROUTING": "X3Y35/F7;;1;X3Y35/A2;X3Y35/A2/F7;1;X3Y35/XD2;X3Y35/XD2/A2;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:172.5-224.12|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F[16]": {
          "hide_name": 0,
          "bits": [ 9710 ] ,
          "attributes": {
            "ROUTING": "X3Y33/F6;;1;X3Y33/C2;X3Y33/C2/F6;1;X3Y33/XD2;X3Y33/XD2/C2;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:172.5-224.12|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_3_I3[3]": {
          "hide_name": 0,
          "bits": [ 9708 ] ,
          "attributes": {
            "ROUTING": "X3Y34/F3;;1;X3Y34/N100;X3Y34/N100/F3;1;X3Y33/D3;X3Y33/D3/N101;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_7_I3_ALU_SUM_I1_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 9707 ] ,
          "attributes": {
            "ROUTING": "X3Y33/SN10;X3Y33/SN10/Q3;1;X3Y34/B3;X3Y34/B3/S111;1;X3Y33/Q3;;1;X3Y33/EW10;X3Y33/EW10/Q3;1;X2Y33/S250;X2Y33/S250/W111;1;X2Y35/X04;X2Y35/X04/S252;1;X2Y35/B2;X2Y35/B2/X04;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_4_I3_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9706 ] ,
          "attributes": {
            "ROUTING": "X3Y34/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9704 ] ,
          "attributes": {
            "ROUTING": "X3Y34/F4;;1;X3Y34/E100;X3Y34/E100/F4;1;X4Y34/D2;X4Y34/D2/E101;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_LUT4_F_7_I3_ALU_SUM_I1_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 9703 ] ,
          "attributes": {
            "ROUTING": "X4Y34/W230;X4Y34/W230/Q3;1;X3Y34/B4;X3Y34/B4/W231;1;X4Y34/Q3;;1;X4Y34/S230;X4Y34/S230/Q3;1;X4Y35/W230;X4Y35/W230/S231;1;X2Y35/X02;X2Y35/X02/W232;1;X2Y35/A2;X2Y35/A2/X02;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9702 ] ,
          "attributes": {
            "ROUTING": "X3Y34/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9700 ] ,
          "attributes": {
            "ROUTING": "X3Y34/F5;;1;X3Y34/N130;X3Y34/N130/F5;1;X3Y33/D6;X3Y33/D6/N131;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_COUT": {
          "hide_name": 0,
          "bits": [ 9699 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_CIN": {
          "hide_name": 0,
          "bits": [ 9698 ] ,
          "attributes": {
            "ROUTING": "X3Y34/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_1_SUM_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 9696 ] ,
          "attributes": {
            "ROUTING": "X1Y34/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_1_SUM_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 9694 ] ,
          "attributes": {
            "ROUTING": "X1Y34/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT5_O_3_I0": {
          "hide_name": 0,
          "bits": [ 9692 ] ,
          "attributes": {
            "ROUTING": "X1Y35/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F_MUX2_LUT5_O_3_I1": {
          "hide_name": 0,
          "bits": [ 9690 ] ,
          "attributes": {
            "ROUTING": "X1Y35/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_1_COUT_ALU_CIN_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9688 ] ,
          "attributes": {
            "ROUTING": "X1Y34/N240;X1Y34/N240/F4;1;X1Y33/X03;X1Y33/X03/N241;1;X1Y33/D0;X1Y33/D0/X03;1;X1Y33/W230;X1Y33/W230/N231;1;X1Y33/C1;X1Y33/C1/W230;1;X1Y34/F4;;1;X1Y34/W100;X1Y34/W100/F4;1;X1Y34/N230;X1Y34/N230/W100;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_1_COUT_ALU_CIN_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9687 ] ,
          "attributes": {
            "ROUTING": "X1Y34/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_1_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9685 ] ,
          "attributes": {
            "ROUTING": "X1Y34/S130;X1Y34/S130/F3;1;X1Y35/C7;X1Y35/C7/S131;1;X1Y34/F3;;1;X1Y34/S230;X1Y34/S230/F3;1;X1Y35/X02;X1Y35/X02/S231;1;X1Y35/D6;X1Y35/D6/X02;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_1_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 9684 ] ,
          "attributes": {
            "ROUTING": "X1Y34/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_1_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9682 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_1_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9680 ] ,
          "attributes": {
            "ROUTING": "X1Y34/N130;X1Y34/N130/F2;1;X1Y34/C7;X1Y34/C7/N130;1;X1Y34/D6;X1Y34/D6/F2;1;X1Y34/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_1_COUT": {
          "hide_name": 0,
          "bits": [ 9679 ] ,
          "attributes": {
            "ROUTING": "X1Y34/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_1_CIN": {
          "hide_name": 0,
          "bits": [ 9678 ] ,
          "attributes": {
            "ROUTING": "X1Y34/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_SUM[3]": {
          "hide_name": 0,
          "bits": [ 9676 ] ,
          "attributes": {
            "ROUTING": "X1Y35/B1;X1Y35/B1/X04;1;X1Y35/X04;X1Y35/X04/W251;1;X1Y35/C3;X1Y35/C3/X04;1;X2Y35/W250;X2Y35/W250/S111;1;X1Y35/X08;X1Y35/X08/W251;1;X1Y35/D2;X1Y35/D2/X08;1;X2Y34/F1;;1;X2Y34/SN10;X2Y34/SN10/F1;1;X2Y35/W810;X2Y35/W810/S111;1;X1Y35/N220;X1Y35/N220/E814;1;X1Y35/C0;X1Y35/C0/N220;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 9675 ] ,
          "attributes": {
            "ROUTING": "X2Y34/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_CIN": {
          "hide_name": 0,
          "bits": [ 9674 ] ,
          "attributes": {
            "ROUTING": "X2Y34/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:181.32-181.51|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9672 ] ,
          "attributes": {
            "ROUTING": "X1Y33/W100;X1Y33/W100/Q5;1;X1Y33/S230;X1Y33/S230/W100;1;X1Y34/B2;X1Y34/B2/S231;1;X1Y33/Q5;;1;X1Y33/EW20;X1Y33/EW20/Q5;1;X2Y33/C6;X2Y33/C6/E121;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9671 ] ,
          "attributes": {
            "ROUTING": "X2Y32/S250;X2Y32/S250/E834;1;X2Y33/B6;X2Y33/B6/S251;1;X1Y32/Q5;;1;X1Y32/W830;X1Y32/W830/Q5;1;X2Y32/S260;X2Y32/S260/E834;1;X2Y34/X07;X2Y34/X07/S262;1;X2Y34/B1;X2Y34/B1/X07;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9670 ] ,
          "attributes": {
            "ROUTING": "X3Y33/SN20;X3Y33/SN20/Q2;1;X3Y34/B5;X3Y34/B5/S121;1;X3Y33/Q2;;1;X3Y33/W130;X3Y33/W130/Q2;1;X2Y33/A6;X2Y33/A6/W131;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F[0]": {
          "hide_name": 0,
          "bits": [ 9668 ] ,
          "attributes": {
            "ROUTING": "X1Y35/OF4;;1;X1Y35/EW20;X1Y35/EW20/OF4;1;X2Y35/E260;X2Y35/E260/E121;1;X3Y35/C3;X3Y35/C3/E261;1;X3Y35/XD3;X3Y35/XD3/C3;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:172.5-224.12|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F[2]": {
          "hide_name": 0,
          "bits": [ 9666 ] ,
          "attributes": {
            "ROUTING": "X1Y35/OF6;;1;X1Y35/N260;X1Y35/N260/OF6;1;X1Y33/D4;X1Y33/D4/N262;1;X1Y33/XD4;X1Y33/XD4/D4;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:172.5-224.12|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 9664 ] ,
          "attributes": {
            "ROUTING": "X2Y32/F6;;1;X2Y32/SN20;X2Y32/SN20/F6;1;X2Y33/S260;X2Y33/S260/S121;1;X2Y34/D7;X2Y34/D7/S261;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9661 ] ,
          "attributes": {
            "ROUTING": "X2Y34/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9660 ] ,
          "attributes": {
            "ROUTING": "X2Y34/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D_2_Q[1]": {
          "hide_name": 0,
          "bits": [ 9658 ] ,
          "attributes": {
            "ROUTING": "X3Y34/S210;X3Y34/S210/W111;1;X3Y35/B1;X3Y35/B1/S211;1;X1Y38/B6;X1Y38/B6/X05;1;X3Y34/S240;X3Y34/S240/W241;1;X3Y35/C0;X3Y35/C0/S241;1;X4Y34/E100;X4Y34/E100/Q4;1;X4Y34/S220;X4Y34/S220/E100;1;X4Y34/C5;X4Y34/C5/S220;1;X4Y34/W240;X4Y34/W240/Q4;1;X3Y34/C7;X3Y34/C7/W241;1;X3Y34/S250;X3Y34/S250/W111;1;X3Y36/S200;X3Y36/S200/S252;1;X3Y38/W200;X3Y38/W200/S202;1;X1Y38/X05;X1Y38/X05/W202;1;X1Y38/B7;X1Y38/B7/X05;1;X4Y34/Q4;;1;X4Y34/EW10;X4Y34/EW10/Q4;1;X3Y34/B6;X3Y34/B6/W111;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O[0]": {
          "hide_name": 0,
          "bits": [ 9656 ] ,
          "attributes": {
            "ROUTING": "X3Y34/OF6;;1;X3Y34/E130;X3Y34/E130/OF6;1;X4Y34/B4;X4Y34/B4/E131;1;X4Y34/XD4;X4Y34/XD4/B4;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 9654 ] ,
          "attributes": {
            "ROUTING": "X1Y33/OF0;;1;X1Y33/N200;X1Y33/N200/OF0;1;X1Y32/D2;X1Y32/D2/N201;1;X1Y32/XD2;X1Y32/XD2/D2;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:172.5-224.12|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F[4]": {
          "hide_name": 0,
          "bits": [ 9652 ] ,
          "attributes": {
            "ROUTING": "X1Y33/OF2;;1;X1Y33/N100;X1Y33/N100/OF2;1;X1Y32/D1;X1Y32/D1/N101;1;X1Y32/XD1;X1Y32/XD1/D1;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:172.5-224.12|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F[5]": {
          "hide_name": 0,
          "bits": [ 9650 ] ,
          "attributes": {
            "ROUTING": "X2Y33/OF1;;1;X2Y33/SN10;X2Y33/SN10/OF1;1;X2Y32/A2;X2Y32/A2/N111;1;X2Y32/XD2;X2Y32/XD2/A2;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:172.5-224.12|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q_MUX2_LUT5_O_S0_LUT3_F_I0_ALU_I1_2_SUM_LUT4_I3_F[7]": {
          "hide_name": 0,
          "bits": [ 9648 ] ,
          "attributes": {
            "ROUTING": "X3Y33/OF0;;1;X3Y33/W100;X3Y33/W100/OF0;1;X3Y33/B4;X3Y33/B4/W100;1;X3Y33/XD4;X3Y33/XD4/B4;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:172.5-224.12|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.RX_LUT4_I0_F_MUX2_LUT5_I0_O": {
          "hide_name": 0,
          "bits": [ 9647 ] ,
          "attributes": {
            "ROUTING": "X3Y35/E220;X3Y35/E220/E100;1;X4Y35/X05;X4Y35/X05/E221;1;X4Y35/CE1;X4Y35/CE1/X05;1;X4Y34/CE1;X4Y34/CE1/X08;1;X4Y35/N230;X4Y35/N230/E808;1;X4Y34/X08;X4Y34/X08/N231;1;X4Y34/CE0;X4Y34/CE0/X08;1;X3Y35/CE2;X3Y35/CE2/X05;1;X3Y33/CE1;X3Y33/CE1/X05;1;X1Y32/CE1;X1Y32/CE1/W212;1;X3Y33/N210;X3Y33/N210/N202;1;X3Y32/W210;X3Y32/W210/N211;1;X1Y32/CE0;X1Y32/CE0/W212;1;X1Y33/N210;X1Y33/N210/N202;1;X1Y32/CE2;X1Y32/CE2/N211;1;X3Y35/N200;X3Y35/N200/OF0;1;X3Y33/X05;X3Y33/X05/N202;1;X3Y33/CE2;X3Y33/CE2/X05;1;X2Y35/N200;X2Y35/N200/W201;1;X2Y33/N210;X2Y33/N210/N202;1;X2Y32/CE1;X2Y32/CE1/N211;1;X3Y35/E100;X3Y35/E100/OF0;1;X3Y35/W800;X3Y35/W800/E100;1;X4Y35/W200;X4Y35/W200/E808;1;X3Y35/X05;X3Y35/X05/W201;1;X3Y35/CE1;X3Y35/CE1/X05;1;X3Y35/OF0;;1;X3Y35/W200;X3Y35/W200/OF0;1;X1Y35/N200;X1Y35/N200/W202;1;X1Y33/X07;X1Y33/X07/N202;1;X1Y33/CE2;X1Y33/CE2/X07;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D_2_Q_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 9645 ] ,
          "attributes": {
            "ROUTING": "X1Y33/E210;X1Y33/E210/S111;1;X2Y33/X02;X2Y33/X02/E211;1;X2Y33/D7;X2Y33/D7/X02;1;X1Y32/SN10;X1Y32/SN10/Q2;1;X1Y33/S250;X1Y33/S250/S111;1;X1Y34/B4;X1Y34/B4/S251;1;X1Y32/Q2;;1;X1Y32/E220;X1Y32/E220/Q2;1;X2Y32/D6;X2Y32/D6/E221;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D_2_Q_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9644 ] ,
          "attributes": {
            "ROUTING": "X1Y32/SN20;X1Y32/SN20/Q1;1;X1Y33/S260;X1Y33/S260/S121;1;X1Y34/X03;X1Y34/X03/S261;1;X1Y34/B5;X1Y34/B5/X03;1;X2Y32/S220;X2Y32/S220/E121;1;X2Y33/C7;X2Y33/C7/S221;1;X1Y32/Q1;;1;X1Y32/EW20;X1Y32/EW20/Q1;1;X2Y32/C6;X2Y32/C6/E121;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D_2_Q_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9643 ] ,
          "attributes": {
            "ROUTING": "X2Y32/S130;X2Y32/S130/Q2;1;X2Y33/S230;X2Y33/S230/S131;1;X2Y34/B0;X2Y34/B0/S231;1;X2Y32/W130;X2Y32/W130/Q2;1;X2Y32/S270;X2Y32/S270/W130;1;X2Y33/B7;X2Y33/B7/S271;1;X2Y32/Q2;;1;X2Y32/X05;X2Y32/X05/Q2;1;X2Y32/B6;X2Y32/B6/X05;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D_2_Q_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9642 ] ,
          "attributes": {
            "ROUTING": "X3Y33/N130;X3Y33/N130/Q4;1;X3Y32/W270;X3Y32/W270/N131;1;X2Y32/A6;X2Y32/A6/W271;1;X2Y34/N230;X2Y34/N230/W231;1;X2Y33/A7;X2Y33/A7/N231;1;X3Y33/Q4;;1;X3Y33/S130;X3Y33/S130/Q4;1;X3Y34/W230;X3Y34/W230/S131;1;X2Y34/B2;X2Y34/B2/W231;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D_2_Q_MUX2_LUT5_O_I1_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9640 ] ,
          "attributes": {
            "ROUTING": "X2Y33/F7;;1;X2Y33/S100;X2Y33/S100/F7;1;X2Y33/D5;X2Y33/D5/S100;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D_2_Q_MUX2_LUT5_O_I1_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 9639 ] ,
          "attributes": {
            "ROUTING": "X2Y33/C5;X2Y33/C5/F6;1;X2Y33/F6;;1;X2Y33/S130;X2Y33/S130/F6;1;X2Y34/C7;X2Y34/C7/S131;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D_2_Q_MUX2_LUT5_O_I1_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 9637 ] ,
          "attributes": {
            "ROUTING": "X3Y35/EW20;X3Y35/EW20/Q3;1;X2Y35/W220;X2Y35/W220/W121;1;X1Y35/S220;X1Y35/S220/W221;1;X1Y35/C5;X1Y35/C5/S220;1;X1Y34/X04;X1Y34/X04/W272;1;X1Y34/B1;X1Y34/B1/X04;1;X2Y35/N240;X2Y35/N240/W101;1;X2Y34/X05;X2Y34/X05/N241;1;X2Y34/B7;X2Y34/B7/X05;1;X3Y35/W100;X3Y35/W100/Q3;1;X2Y35/W200;X2Y35/W200/W101;1;X1Y35/D4;X1Y35/D4/W201;1;X3Y35/Q3;;1;X3Y35/N130;X3Y35/N130/Q3;1;X3Y34/W270;X3Y34/W270/N131;1;X2Y34/N270;X2Y34/N270/W271;1;X2Y33/B5;X2Y33/B5/N271;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D_2_Q_MUX2_LUT5_O_I1_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 9635 ] ,
          "attributes": {
            "ROUTING": "X1Y33/SN10;X1Y33/SN10/Q4;1;X1Y34/B3;X1Y34/B3/S111;1;X2Y33/A5;X2Y33/A5/E111;1;X1Y33/Q4;;1;X1Y33/EW10;X1Y33/EW10/Q4;1;X2Y33/S210;X2Y33/S210/E111;1;X2Y34/A7;X2Y34/A7/S211;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D_2_Q_MUX2_LUT5_O_I1_LUT4_F_I3[4]": {
          "hide_name": 0,
          "bits": [ 9631 ] ,
          "attributes": {
            "ROUTING": "X2Y34/X08;X2Y34/X08/N231;1;X2Y34/SEL6;X2Y34/SEL6/X08;1;X1Y35/OF30;;1;X2Y35/N230;X2Y35/N230/OF3;1;X2Y33/X06;X2Y33/X06/N232;1;X2Y33/SEL4;X2Y33/SEL4/X06;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D_2_Q_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9629 ] ,
          "attributes": {
            "ROUTING": "X2Y33/F5;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D_2_Q_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9628 ] ,
          "attributes": {
            "ROUTING": "X2Y33/F4;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3[1]": {
          "hide_name": 0,
          "bits": [ 9626 ] ,
          "attributes": {
            "ROUTING": "X2Y38/EW20;X2Y38/EW20/F6;1;X1Y38/D6;X1Y38/D6/W121;1;X2Y38/S260;X2Y38/S260/F6;1;X2Y39/X05;X2Y39/X05/S261;1;X2Y39/B0;X2Y39/B0/X05;1;X2Y38/F6;;1;X2Y38/W100;X2Y38/W100/F6;1;X1Y38/C7;X1Y38/C7/W101;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFC_D_2_Q[0]": {
          "hide_name": 0,
          "bits": [ 9606 ] ,
          "attributes": {
            "ROUTING": "X1Y33/A2;X1Y33/A2/W252;1;X4Y34/E250;X4Y34/E250/Q5;1;X4Y34/B5;X4Y34/B5/E250;1;X2Y33/A2;X2Y33/A2/W272;1;X0Y35/S800;X0Y35/S800/W804;1;X0Y39/E230;X0Y39/E230/S804;1;X1Y39/N230;X1Y39/N230/E231;1;X1Y38/A6;X1Y38/A6/N231;1;X1Y35/A3;X1Y35/A3/W271;1;X3Y33/A3;X3Y33/A3/N251;1;X4Y33/W200;X4Y33/W200/N101;1;X3Y33/N200;X3Y33/N200/W201;1;X3Y33/A0;X3Y33/A0/N200;1;X1Y34/A7;X1Y34/A7/X01;1;X2Y38/W200;X2Y38/W200/S202;1;X1Y38/X01;X1Y38/X01/W201;1;X1Y38/A7;X1Y38/A7/X01;1;X2Y34/W200;X2Y34/W200/W252;1;X1Y34/X01;X1Y34/X01/W201;1;X1Y34/A6;X1Y34/A6/X01;1;X3Y33/W250;X3Y33/W250/N251;1;X1Y33/N250;X1Y33/N250/W252;1;X1Y33/B6;X1Y33/B6/N250;1;X2Y34/S250;X2Y34/S250/W252;1;X2Y36/S200;X2Y36/S200/S252;1;X2Y37/W200;X2Y37/W200/S201;1;X1Y37/X05;X1Y37/X05/W201;1;X1Y37/B1;X1Y37/B1/X05;1;X4Y34/A2;X4Y34/A2/N130;1;X1Y35/A4;X1Y35/A4/W271;1;X4Y34/A0;X4Y34/A0/N100;1;X4Y34/W250;X4Y34/W250/Q5;1;X3Y34/N250;X3Y34/N250/W251;1;X3Y34/B7;X3Y34/B7/N250;1;X3Y33/A1;X3Y33/A1/W271;1;X3Y33/A6;X3Y33/A6/W271;1;X1Y33/A1;X1Y33/A1/W271;1;X4Y35/W800;X4Y35/W800/S101;1;X3Y35/S200;X3Y35/S200/E808;1;X3Y35/A5;X3Y35/A5/S200;1;X1Y35/A6;X1Y35/A6/W271;1;X2Y33/A3;X2Y33/A3/W272;1;X3Y35/X04;X3Y35/X04/W271;1;X3Y35/B0;X3Y35/B0/X04;1;X2Y35/W270;X2Y35/W270/W272;1;X1Y35/A2;X1Y35/A2/W271;1;X2Y35/S270;X2Y35/S270/W272;1;X2Y37/W270;X2Y37/W270/S272;1;X1Y37/A0;X1Y37/A0/W271;1;X3Y35/A4;X3Y35/A4/W271;1;X4Y34/N100;X4Y34/N100/Q5;1;X4Y34/A1;X4Y34/A1/N100;1;X4Y34/S130;X4Y34/S130/Q5;1;X4Y35/W270;X4Y35/W270/S131;1;X3Y35/A7;X3Y35/A7/W271;1;X4Y34/S100;X4Y34/S100/Q5;1;X4Y35/A5;X4Y35/A5/S101;1;X4Y34/Q5;;1;X4Y34/N130;X4Y34/N130/Q5;1;X4Y33/W270;X4Y33/W270/N131;1;X2Y33/W270;X2Y33/W270/W272;1;X1Y33/A0;X1Y33/A0/W271;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O[2]": {
          "hide_name": 0,
          "bits": [ 9604 ] ,
          "attributes": {
            "ROUTING": "X4Y34/F5;;1;X4Y34/XD5;X4Y34/XD5/F5;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O[3]": {
          "hide_name": 0,
          "bits": [ 9602 ] ,
          "attributes": {
            "ROUTING": "X2Y39/OF0;;1;X2Y39/E200;X2Y39/E200/OF0;1;X2Y39/A3;X2Y39/A3/E200;1;X2Y39/XD3;X2Y39/XD3/A3;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3[4]": {
          "hide_name": 0,
          "bits": [ 9595 ] ,
          "attributes": {
            "ROUTING": "X1Y36/S270;X1Y36/S270/S262;1;X1Y37/X06;X1Y37/X06/S271;1;X1Y37/SEL0;X1Y37/SEL0/X06;1;X3Y34/SEL6;X3Y34/SEL6/E261;1;X2Y38/E260;X2Y38/E260/S262;1;X3Y38/S260;X3Y38/S260/E261;1;X3Y39/W260;X3Y39/W260/S261;1;X2Y39/SEL0;X2Y39/SEL0/W261;1;X1Y35/SEL1;X1Y35/SEL1/S261;1;X2Y33/W260;X2Y33/W260/N261;1;X1Y33/SEL2;X1Y33/SEL2/W261;1;X2Y37/W260;X2Y37/W260/S261;1;X1Y37/SEL2;X1Y37/SEL2/W261;1;X2Y36/S260;X2Y36/S260/S262;1;X2Y34/W260;X2Y34/W260/OF6;1;X1Y35/SEL4;X1Y35/SEL4/W261;1;X1Y34/S260;X1Y34/S260/W261;1;X2Y34/N260;X2Y34/N260/OF6;1;X2Y33/SEL1;X2Y33/SEL1/N261;1;X2Y34/E260;X2Y34/E260/OF6;1;X4Y34/X07;X4Y34/X07/E262;1;X4Y34/D5;X4Y34/D5/X07;1;X2Y34/OF6;;1;X2Y34/S260;X2Y34/S260/OF6;1;X2Y35/W260;X2Y35/W260/S261;1;X1Y35/SEL6;X1Y35/SEL6/W261;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O[1]": {
          "hide_name": 0,
          "bits": [ 9593 ] ,
          "attributes": {
            "ROUTING": "X1Y37/OF2;;1;X1Y37/E220;X1Y37/E220/OF2;1;X2Y37/D4;X2Y37/D4/E221;1;X2Y37/XD4;X2Y37/XD4/D4;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 9592 ] ,
          "attributes": {
            "ROUTING": "X1Y37/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_1_F": {
          "hide_name": 0,
          "bits": [ 9590 ] ,
          "attributes": {
            "ROUTING": "X2Y39/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 9588 ] ,
          "attributes": {
            "ROUTING": "X1Y37/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 9586 ] ,
          "attributes": {
            "ROUTING": "X1Y38/E220;X1Y38/E220/N121;1;X2Y38/N220;X2Y38/N220/E221;1;X2Y37/D1;X2Y37/D1/N221;1;X1Y37/B2;X1Y37/B2/X01;1;X2Y39/X07;X2Y39/X07/E261;1;X2Y39/B1;X2Y39/B1/X07;1;X1Y39/E260;X1Y39/E260/F6;1;X2Y39/C0;X2Y39/C0/E261;1;X1Y39/F6;;1;X1Y39/SN20;X1Y39/SN20/F6;1;X1Y38/N220;X1Y38/N220/N121;1;X1Y37/X01;X1Y37/X01/N221;1;X1Y37/C3;X1Y37/C3/X01;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q[3]": {
          "hide_name": 0,
          "bits": [ 9560 ] ,
          "attributes": {
            "ROUTING": "X4Y34/C0;X4Y34/C0/X04;1;X3Y33/W270;X3Y33/W270/N271;1;X2Y33/A1;X2Y33/A1/W271;1;X2Y33/B3;X2Y33/B3/X01;1;X2Y40/W260;X2Y40/W260/S121;1;X1Y40/X07;X1Y40/X07/W261;1;X1Y40/B7;X1Y40/B7/X07;1;X1Y41/B2;X1Y41/B2/X01;1;X1Y34/B7;X1Y34/B7/X07;1;X1Y36/N260;X1Y36/N260/W261;1;X1Y34/N260;X1Y34/N260/N262;1;X1Y33/C2;X1Y33/C2/N261;1;X3Y33/C0;X3Y33/C0/N241;1;X0Y41/W270;X0Y41/W270/W262;1;X1Y41/X04;X1Y41/X04/E272;1;X1Y41/B0;X1Y41/B0/X04;1;X3Y33/B1;X3Y33/B1/X04;1;X1Y42/X03;X1Y42/X03/W261;1;X1Y42/B4;X1Y42/B4/X03;1;X1Y41/B4;X1Y41/B4/X01;1;X3Y33/X06;X3Y33/X06/N271;1;X3Y33/C6;X3Y33/C6/X06;1;X3Y35/C5;X3Y35/C5/E242;1;X1Y35/B5;X1Y35/B5/S271;1;X2Y35/E270;X2Y35/E270/N271;1;X3Y35/X08;X3Y35/X08/E271;1;X3Y35/SEL0;X3Y35/SEL0/X08;1;X3Y34/N270;X3Y34/N270/E271;1;X3Y34/D7;X3Y34/D7/N270;1;X3Y34/N240;X3Y34/N240/E241;1;X3Y33/C3;X3Y33/C3/N241;1;X1Y33/W240;X1Y33/W240/N242;1;X1Y33/B3;X1Y33/B3/W240;1;X1Y40/N220;X1Y40/N220/W221;1;X1Y40/C0;X1Y40/C0/N220;1;X2Y34/N240;X2Y34/N240/N242;1;X2Y33/C2;X2Y33/C2/N241;1;X1Y35/B7;X1Y35/B7/S271;1;X0Y35/E260;X0Y35/E260/N261;1;X1Y35/C6;X1Y35/C6/E261;1;X2Y36/N240;X2Y36/N240/N242;1;X2Y35/W240;X2Y35/W240/N241;1;X1Y35/X07;X1Y35/X07/W241;1;X1Y35/B0;X1Y35/B0/X07;1;X1Y35/E240;X1Y35/E240/S241;1;X3Y35/C4;X3Y35/C4/E242;1;X2Y38/N240;X2Y38/N240/N101;1;X2Y37/C0;X2Y37/C0/N241;1;X2Y36/N270;X2Y36/N270/N262;1;X2Y34/E270;X2Y34/E270/N272;1;X4Y34/X04;X4Y34/X04/E272;1;X4Y34/C2;X4Y34/C2/X04;1;X1Y35/C2;X1Y35/C2/S241;1;X1Y41/C3;X1Y41/C3/W261;1;X1Y34/S270;X1Y34/S270/E824;1;X1Y35/X06;X1Y35/X06/S271;1;X1Y35/C4;X1Y35/C4/X06;1;X2Y38/N260;X2Y38/N260/N121;1;X2Y37/C1;X2Y37/C1/N261;1;X2Y41/X05;X2Y41/X05/S261;1;X2Y41/B7;X2Y41/B7/X05;1;X1Y38/N230;X1Y38/N230/E804;1;X1Y36/N230;X1Y36/N230/N232;1;X1Y35/B3;X1Y35/B3/N231;1;X1Y42/B6;X1Y42/B6/X07;1;X2Y38/W800;X2Y38/W800/N101;1;X1Y38/N800;X1Y38/N800/E804;1;X1Y30/S230;X1Y30/S230/N808;1;X1Y32/S260;X1Y32/S260/S232;1;X1Y33/C0;X1Y33/C0/S261;1;X3Y34/C6;X3Y34/C6/E241;1;X2Y34/E240;X2Y34/E240/N242;1;X1Y35/N240;X1Y35/N240/W241;1;X1Y34/C6;X1Y34/C6/W241;1;X4Y34/C1;X4Y34/C1/E242;1;X1Y34/X07;X1Y34/X07/W241;1;X2Y41/W260;X2Y41/W260/S261;1;X1Y35/A1;X1Y35/A1/S271;1;X3Y33/X04;X3Y33/X04/N271;1;X1Y33/B1;X1Y33/B1/X05;1;X2Y33/X01;X2Y33/X01/N201;1;X2Y39/N100;X2Y39/N100/Q3;1;X2Y38/B6;X2Y38/B6/N101;1;X2Y42/S260;X2Y42/S260/S262;1;X2Y43/X03;X2Y43/X03/S261;1;X2Y43/B3;X2Y43/B3/X03;1;X2Y34/W820;X2Y34/W820/N824;1;X5Y34/S240;X5Y34/S240/E828;1;X5Y35/W240;X5Y35/W240/S241;1;X4Y35/C5;X4Y35/C5/W241;1;X1Y34/S240;X1Y34/S240/W241;1;X2Y36/W260;X2Y36/W260/N262;1;X0Y36/N260;X0Y36/N260/W262;1;X1Y33/X05;X1Y33/X05/N261;1;X2Y36/N250;X2Y36/N250/N242;1;X2Y34/N200;X2Y34/N200/N252;1;X2Y42/W260;X2Y42/W260/S262;1;X1Y42/S260;X1Y42/S260/W261;1;X1Y43/X03;X1Y43/X03/S261;1;X1Y43/B2;X1Y43/B2/X03;1;X2Y40/S260;X2Y40/S260/S121;1;X2Y42/X03;X2Y42/X03/S262;1;X2Y42/B5;X2Y42/B5/X03;1;X2Y38/N820;X2Y38/N820/N121;1;X2Y34/W240;X2Y34/W240/N824;1;X3Y35/C7;X3Y35/C7/E242;1;X2Y33/X07;X2Y33/X07/N201;1;X2Y33/B0;X2Y33/B0/X07;1;X1Y41/X01;X1Y41/X01/S221;1;X1Y41/C1;X1Y41/C1/X01;1;X2Y39/Q3;;1;X2Y39/SN20;X2Y39/SN20/Q3;1;X2Y40/W220;X2Y40/W220/S121;1;X1Y40/S220;X1Y40/S220/W221;1;X1Y42/X07;X1Y42/X07/S222;1;X1Y42/B1;X1Y42/B1/X07;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 9539 ] ,
          "attributes": {
            "ROUTING": "X1Y37/N250;X1Y37/N250/W111;1;X1Y35/A0;X1Y35/A0/N252;1;X3Y33/B0;X3Y33/B0/N212;1;X1Y35/A5;X1Y35/A5/N232;1;X1Y37/W230;X1Y37/W230/W131;1;X1Y37/C1;X1Y37/C1/W230;1;X1Y37/W210;X1Y37/W210/W111;1;X1Y37/A5;X1Y37/A5/W210;1;X2Y39/A1;X2Y39/A1/X01;1;X2Y33/X04;X2Y33/X04/N252;1;X2Y33/B2;X2Y33/B2/X04;1;X3Y37/N250;X3Y37/N250/E111;1;X3Y35/B4;X3Y35/B4/N252;1;X4Y34/S240;X4Y34/S240/E241;1;X4Y34/B0;X4Y34/B0/S240;1;X1Y35/X03;X1Y35/X03/N241;1;X1Y35/B4;X1Y35/B4/X03;1;X1Y35/N230;X1Y35/N230/N232;1;X1Y33/B0;X1Y33/B0/N232;1;X2Y36/W240;X2Y36/W240/N241;1;X1Y36/N240;X1Y36/N240/W241;1;X1Y35/W240;X1Y35/W240/N241;1;X1Y35/B2;X1Y35/B2/W240;1;X3Y35/E200;X3Y35/E200/N202;1;X3Y35/B5;X3Y35/B5/N240;1;X4Y35/X01;X4Y35/X01/E201;1;X4Y35/B5;X4Y35/B5/X01;1;X2Y33/E250;X2Y33/E250/N252;1;X3Y33/S250;X3Y33/S250/E251;1;X3Y33/B3;X3Y33/B3/S250;1;X2Y37/B1;X2Y37/B1/S240;1;X2Y37/EW10;X2Y37/EW10/Q4;1;X1Y37/B0;X1Y37/B0/W111;1;X4Y35/W820;X4Y35/W820/E242;1;X3Y35/E240;X3Y35/E240/E828;1;X3Y35/B7;X3Y35/B7/E240;1;X1Y37/N270;X1Y37/N270/W131;1;X1Y35/B6;X1Y35/B6/N272;1;X1Y37/N230;X1Y37/N230/W131;1;X1Y35/A7;X1Y35/A7/N232;1;X2Y35/E240;X2Y35/E240/N242;1;X3Y35/X03;X3Y35/X03/E241;1;X3Y35/D0;X3Y35/D0/X03;1;X4Y34/B1;X4Y34/B1/S240;1;X2Y33/W250;X2Y33/W250/N252;1;X1Y33/A3;X1Y33/A3/W251;1;X2Y34/W250;X2Y34/W250/N251;1;X1Y34/N250;X1Y34/N250/W251;1;X1Y34/B6;X1Y34/B6/N250;1;X3Y33/X08;X3Y33/X08/N212;1;X3Y33/B6;X3Y33/B6/X08;1;X2Y39/A0;X2Y39/A0/X01;1;X2Y38/X05;X2Y38/X05/S241;1;X2Y38/A3;X2Y38/A3/X05;1;X2Y37/N240;X2Y37/N240/Q4;1;X2Y35/N250;X2Y35/N250/N242;1;X2Y33/A0;X2Y33/A0/N252;1;X2Y37/B0;X2Y37/B0/S240;1;X2Y38/W240;X2Y38/W240/S241;1;X1Y38/C6;X1Y38/C6/W241;1;X1Y37/A3;X1Y37/A3/W131;1;X1Y37/N830;X1Y37/N830/W131;1;X1Y33/W250;X1Y33/W250/N834;1;X0Y33/E250;X0Y33/E250/E252;1;X1Y33/X04;X1Y33/X04/E251;1;X1Y33/B2;X1Y33/B2/X04;1;X3Y35/N210;X3Y35/N210/N202;1;X3Y34/E210;X3Y34/E210/N211;1;X4Y34/B2;X4Y34/B2/E211;1;X2Y37/W130;X2Y37/W130/Q4;1;X1Y37/A2;X1Y37/A2/W131;1;X2Y37/X03;X2Y37/X03/Q4;1;X2Y37/A6;X2Y37/A6/X03;1;X2Y37/E100;X2Y37/E100/Q4;1;X3Y37/N200;X3Y37/N200/E101;1;X3Y34/E240;X3Y34/E240/N241;1;X3Y35/N240;X3Y35/N240/E241;1;X2Y37/Q4;;1;X2Y37/S240;X2Y37/S240/Q4;1;X2Y39/X01;X2Y39/X01/S242;1;X2Y39/A7;X2Y39/A7/X01;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3_LUT3_I1_F_MUX2_LUT5_I0_O_DFFP_D_Q[0]": {
          "hide_name": 0,
          "bits": [ 9531 ] ,
          "attributes": {
            "ROUTING": "X1Y41/A1;X1Y41/A1/X02;1;X1Y42/N240;X1Y42/N240/S828;1;X1Y41/E240;X1Y41/E240/N241;1;X2Y41/C7;X2Y41/C7/E241;1;X1Y42/N270;X1Y42/N270/S828;1;X1Y41/X06;X1Y41/X06/N271;1;X1Y41/C4;X1Y41/C4/X06;1;X1Y38/W240;X1Y38/W240/S824;1;X0Y38/E250;X0Y38/E250/E242;1;X1Y38/N250;X1Y38/N250/E251;1;X1Y37/A1;X1Y37/A1/N251;1;X3Y34/A7;X3Y34/A7/X03;1;X5Y34/S270;X5Y34/S270/W824;1;X5Y35/W270;X5Y35/W270/S271;1;X3Y35/A0;X3Y35/A0/W272;1;X3Y36/S210;X3Y36/S210/W814;1;X3Y37/W210;X3Y37/W210/S211;1;X2Y37/X02;X2Y37/X02/W211;1;X2Y37/A1;X2Y37/A1/X02;1;X19Y36/W220;X19Y36/W220/S814;1;X17Y36/W810;X17Y36/W810/W222;1;X9Y36/W220;X9Y36/W220/W818;1;X7Y36/W810;X7Y36/W810/W222;1;X3Y36/N210;X3Y36/N210/W814;1;X3Y35/E210;X3Y35/E210/N211;1;X3Y35/A1;X3Y35/A1/E210;1;X19Y33/W220;X19Y33/W220/S221;1;X17Y33/W220;X17Y33/W220/W222;1;X15Y33/W230;X15Y33/W230/W222;1;X13Y33/W800;X13Y33/W800/W232;1;X5Y33/W200;X5Y33/W200/W808;1;X3Y33/W200;X3Y33/W200/W202;1;X1Y33/W200;X1Y33/W200/W202;1;X1Y33/A6;X1Y33/A6/W200;1;X2Y38/N270;X2Y38/N270/E271;1;X2Y37/A0;X2Y37/A0/N271;1;X1Y38/E270;X1Y38/E270/S824;1;X2Y38/A6;X2Y38/A6/E271;1;X3Y34/E250;X3Y34/E250/E242;1;X4Y34/A5;X4Y34/A5/E251;1;X1Y40/E210;X1Y40/E210/W818;1;X1Y40/A0;X1Y40/A0/E210;1;X1Y34/S820;X1Y34/S820/W828;1;X1Y42/W240;X1Y42/W240/S828;1;X0Y42/E240;X0Y42/E240/E242;1;X1Y42/C1;X1Y42/C1/E241;1;X19Y32/S220;X19Y32/S220/S222;1;X19Y34/W220;X19Y34/W220/S222;1;X17Y34/W810;X17Y34/W810/W222;1;X9Y34/W820;X9Y34/W820/W818;1;X1Y34/E240;X1Y34/E240/W828;1;X3Y34/X03;X3Y34/X03/E242;1;X3Y34/A6;X3Y34/A6/X03;1;X43Y0/Q6;;1;X43Y0/W830;X43Y0/W830/Q6;1;X35Y0/S830;X35Y0/S830/W838;1;X35Y8/S250;X35Y8/S250/S838;1;X35Y10/W250;X35Y10/W250/S252;1;X33Y10/W250;X33Y10/W250/W252;1;X31Y10/S250;X31Y10/S250/W252;1;X31Y12/S830;X31Y12/S830/S252;1;X31Y20/S250;X31Y20/S250/S838;1;X31Y22/S200;X31Y22/S200/S252;1;X31Y24/S210;X31Y24/S210/S202;1;X31Y26/W210;X31Y26/W210/S212;1;X29Y26/W810;X29Y26/W810/W212;1;X21Y26/S220;X21Y26/S220/W818;1;X21Y28/S220;X21Y28/S220/S222;1;X21Y30/W220;X21Y30/W220/S222;1;X19Y30/S220;X19Y30/S220/W222;1;X19Y32/S810;X19Y32/S810/S222;1;X19Y40/W810;X19Y40/W810/S818;1;X11Y40/W220;X11Y40/W220/W818;1;X9Y40/W810;X9Y40/W810/W222;1;X1Y40/S210;X1Y40/S210/W818;1;X1Y41/X02;X1Y41/X02/S211;1;X1Y41/A3;X1Y41/A3/X02;1",
            "hdlname": "uart RX",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:70.16-70.18",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9522 ] ,
          "attributes": {
            "ROUTING": "X2Y37/X06;X2Y37/X06/S252;1;X2Y37/SEL0;X2Y37/SEL0/X06;1;X1Y37/D3;X1Y37/D3/X08;1;X1Y34/X05;X1Y34/X05/S241;1;X1Y34/SEL6;X1Y34/SEL6/X05;1;X2Y39/X06;X2Y39/X06/S252;1;X2Y39/D0;X2Y39/D0/X06;1;X1Y37/X08;X1Y37/X08/W251;1;X1Y37/D1;X1Y37/D1/X08;1;X2Y33/SEL0;X2Y33/SEL0/X05;1;X1Y35/SEL2;X1Y35/SEL2/X05;1;X1Y37/X04;X1Y37/X04/W251;1;X1Y37/C2;X1Y37/C2/X04;1;X1Y33/E200;X1Y33/E200/E252;1;X2Y33/X05;X2Y33/X05/E201;1;X2Y33/SEL2;X2Y33/SEL2/X05;1;X2Y33/E240;X2Y33/E240/OF4;1;X3Y33/X07;X3Y33/X07/E241;1;X3Y33/SEL0;X3Y33/SEL0/X07;1;X1Y35/S240;X1Y35/S240/S242;1;X1Y37/C0;X1Y37/C0/S242;1;X2Y37/W250;X2Y37/W250/S252;1;X1Y37/S250;X1Y37/S250/W251;1;X1Y38/X06;X1Y38/X06/S251;1;X1Y38/SEL6;X1Y38/SEL6/X06;1;X1Y33/S240;X1Y33/S240/W241;1;X1Y35/X05;X1Y35/X05/S242;1;X1Y35/SEL0;X1Y35/SEL0/X05;1;X2Y33/W240;X2Y33/W240/OF4;1;X0Y33/W250;X0Y33/W250/W242;1;X1Y33/X08;X1Y33/X08/E252;1;X1Y33/SEL0;X1Y33/SEL0/X08;1;X2Y33/OF4;;1;X2Y33/S240;X2Y33/S240/OF4;1;X2Y35/S250;X2Y35/S250/S242;1;X2Y37/S250;X2Y37/S250/S252;1;X2Y39/X02;X2Y39/X02/S252;1;X2Y39/C1;X2Y39/C1/X02;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9520 ] ,
          "attributes": {
            "ROUTING": "X2Y37/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9519 ] ,
          "attributes": {
            "ROUTING": "X2Y37/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D[5]": {
          "hide_name": 0,
          "bits": [ 9517 ] ,
          "attributes": {
            "ROUTING": "X2Y43/F3;;1;X2Y43/XD3;X2Y43/XD3/F3;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 9515 ] ,
          "attributes": {
            "ROUTING": "X1Y40/F7;;1;X1Y40/SN10;X1Y40/SN10/F7;1;X1Y41/S250;X1Y41/S250/S111;1;X1Y43/A1;X1Y43/A1/S252;1;X1Y43/XD1;X1Y43/XD1/A1;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_5_I0": {
          "hide_name": 0,
          "bits": [ 9513 ] ,
          "attributes": {
            "ROUTING": "X1Y43/Q1;;1;X1Y43/S210;X1Y43/S210/Q1;1;X1Y45/S210;X1Y45/S210/S212;1;X1Y46/X02;X1Y46/X02/S211;1;X1Y46/A2;X1Y46/A2/X02;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 9511 ] ,
          "attributes": {
            "ROUTING": "X1Y43/F2;;1;X1Y43/D5;X1Y43/D5/F2;1;X1Y43/XD5;X1Y43/XD5/D5;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_4_I0": {
          "hide_name": 0,
          "bits": [ 9509 ] ,
          "attributes": {
            "ROUTING": "X1Y43/Q5;;1;X1Y43/S130;X1Y43/S130/Q5;1;X1Y44/A0;X1Y44/A0/S131;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 9507 ] ,
          "attributes": {
            "ROUTING": "X2Y42/F5;;1;X2Y42/A3;X2Y42/A3/F5;1;X2Y42/XD3;X2Y42/XD3/A3;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_3_I0": {
          "hide_name": 0,
          "bits": [ 9505 ] ,
          "attributes": {
            "ROUTING": "X2Y42/Q3;;1;X2Y42/SN10;X2Y42/SN10/Q3;1;X2Y43/W810;X2Y43/W810/S111;1;X1Y43/S810;X1Y43/S810/E814;1;X1Y51/N210;X1Y51/N210/S818;1;X1Y49/N210;X1Y49/N210/N212;1;X1Y48/X02;X1Y48/X02/N211;1;X1Y48/A3;X1Y48/A3/X02;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 9503 ] ,
          "attributes": {
            "ROUTING": "X1Y42/F4;;1;X1Y42/SN10;X1Y42/SN10/F4;1;X1Y43/B0;X1Y43/B0/S111;1;X1Y43/XD0;X1Y43/XD0/B0;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_2_I0": {
          "hide_name": 0,
          "bits": [ 9501 ] ,
          "attributes": {
            "ROUTING": "X1Y43/Q0;;1;X1Y43/SN10;X1Y43/SN10/Q0;1;X1Y44/S250;X1Y44/S250/S111;1;X1Y46/S200;X1Y46/S200/S252;1;X1Y46/A4;X1Y46/A4/S200;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_D[4]": {
          "hide_name": 0,
          "bits": [ 9499 ] ,
          "attributes": {
            "ROUTING": "X1Y42/F6;;1;X1Y42/C5;X1Y42/C5/F6;1;X1Y42/XD5;X1Y42/XD5/C5;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9498 ] ,
          "attributes": {
            "ROUTING": "X1Y42/E230;X1Y42/E230/N231;1;X2Y42/X06;X2Y42/X06/E231;1;X2Y42/CE1;X2Y42/CE1/X06;1;X1Y43/CE2;X1Y43/CE2/X06;1;X2Y43/W230;X2Y43/W230/S804;1;X1Y43/X06;X1Y43/X06/W231;1;X1Y43/CE0;X1Y43/CE0/X06;1;X2Y43/E200;X2Y43/E200/S804;1;X4Y43/W800;X4Y43/W800/E202;1;X3Y43/W200;X3Y43/W200/E808;1;X2Y43/X05;X2Y43/X05/W201;1;X2Y43/CE1;X2Y43/CE1/X05;1;X2Y37/OF0;;1;X2Y37/S200;X2Y37/S200/OF0;1;X2Y39/S800;X2Y39/S800/S202;1;X2Y43/W800;X2Y43/W800/S804;1;X1Y43/N230;X1Y43/N230/E804;1;X1Y42/X08;X1Y42/X08/N231;1;X1Y42/CE2;X1Y42/CE2/X08;1"
          }
        },
        "led_OBUF_O_I_LUT1_F_1_I0": {
          "hide_name": 0,
          "bits": [ 9496 ] ,
          "attributes": {
            "ROUTING": "X1Y42/Q5;;1;X1Y42/S100;X1Y42/S100/Q5;1;X1Y43/A7;X1Y43/A7/S101;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led_OBUF_O_I_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 9494 ] ,
          "attributes": {
            "ROUTING": "X2Y43/Q3;;1;X2Y43/S130;X2Y43/S130/Q3;1;X2Y44/S270;X2Y44/S270/S131;1;X2Y46/X06;X2Y46/X06/S272;1;X2Y46/A4;X2Y46/A4/X06;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "led[0]": {
          "hide_name": 0,
          "bits": [ 9492 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:7.23-7.26"
          }
        },
        "led_OBUF_O_I[0]": {
          "hide_name": 0,
          "bits": [ 9491 ] ,
          "attributes": {
            "ROUTING": "X1Y46/F2;;1;X1Y46/S810;X1Y46/S810/F2;1;X1Y50/W220;X1Y50/W220/S814;1;X0Y50/D1;X0Y50/D1/W221;1"
          }
        },
        "led[1]": {
          "hide_name": 0,
          "bits": [ 9489 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:7.23-7.26"
          }
        },
        "led_OBUF_O_I[1]": {
          "hide_name": 0,
          "bits": [ 9488 ] ,
          "attributes": {
            "ROUTING": "X1Y44/F0;;1;X1Y44/W100;X1Y44/W100/F0;1;X0Y44/S200;X0Y44/S200/W101;1;X0Y46/S210;X0Y46/S210/S202;1;X0Y48/S210;X0Y48/S210/S212;1;X0Y50/X02;X0Y50/X02/S212;1;X0Y50/A0;X0Y50/A0/X02;1"
          }
        },
        "led[2]": {
          "hide_name": 0,
          "bits": [ 9486 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:7.23-7.26"
          }
        },
        "led_OBUF_O_I[2]": {
          "hide_name": 0,
          "bits": [ 9485 ] ,
          "attributes": {
            "ROUTING": "X1Y48/F3;;1;X1Y48/EW20;X1Y48/EW20/F3;1;X0Y48/D1;X0Y48/D1/W121;1"
          }
        },
        "led[3]": {
          "hide_name": 0,
          "bits": [ 9483 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:7.23-7.26"
          }
        },
        "led_OBUF_O_I[3]": {
          "hide_name": 0,
          "bits": [ 9482 ] ,
          "attributes": {
            "ROUTING": "X1Y46/F4;;1;X1Y46/W240;X1Y46/W240/F4;1;X0Y46/S240;X0Y46/S240/W241;1;X0Y48/X03;X0Y48/X03/S242;1;X0Y48/A0;X0Y48/A0/X03;1"
          }
        },
        "led[4]": {
          "hide_name": 0,
          "bits": [ 9480 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:7.23-7.26"
          }
        },
        "led_OBUF_O_I[4]": {
          "hide_name": 0,
          "bits": [ 9479 ] ,
          "attributes": {
            "ROUTING": "X1Y43/F7;;1;X1Y43/S820;X1Y43/S820/F7;1;X1Y47/W270;X1Y47/W270/S824;1;X0Y47/N270;X0Y47/N270/W271;1;X0Y46/X06;X0Y46/X06/N271;1;X0Y46/D1;X0Y46/D1/X06;1"
          }
        },
        "led[5]": {
          "hide_name": 0,
          "bits": [ 9477 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:7.23-7.26"
          }
        },
        "led_OBUF_O_I[5]": {
          "hide_name": 0,
          "bits": [ 9476 ] ,
          "attributes": {
            "ROUTING": "X2Y46/F4;;1;X2Y46/W240;X2Y46/W240/F4;1;X0Y46/X03;X0Y46/X03/W242;1;X0Y46/A0;X0Y46/A0/X03;1"
          }
        },
        "data_LUT4_I0_5_F[2]": {
          "hide_name": 0,
          "bits": [ 9474 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F2;;1;X8Y21/N130;X8Y21/N130/F2;1;X8Y21/C6;X8Y21/C6/N130;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_LUT4_I0_5_F[1]": {
          "hide_name": 0,
          "bits": [ 9472 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F7;;1;X8Y21/W130;X8Y21/W130/F7;1;X8Y21/B6;X8Y21/B6/W130;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_LUT4_I0_5_F[0]": {
          "hide_name": 0,
          "bits": [ 9470 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F3;;1;X8Y21/X06;X8Y21/X06/F3;1;X8Y21/A6;X8Y21/A6/X06;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_LUT2_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 9468 ] ,
          "attributes": {
            "ROUTING": "X8Y22/F7;;1;X8Y22/W100;X8Y22/W100/F7;1;X8Y22/N230;X8Y22/N230/W100;1;X8Y21/X08;X8Y21/X08/N231;1;X8Y21/SEL0;X8Y21/SEL0/X08;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 9465 ] ,
          "attributes": {
            "ROUTING": "X8Y22/F0;;1;X8Y22/N100;X8Y22/N100/F0;1;X8Y21/D1;X8Y21/D1/N101;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 9464 ] ,
          "attributes": {
            "ROUTING": "X8Y21/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "data_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 9462 ] ,
          "attributes": {
            "ROUTING": "X9Y22/F7;;1;X9Y22/N100;X9Y22/N100/F7;1;X9Y21/W240;X9Y21/W240/N101;1;X8Y21/C1;X8Y21/C1/W241;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFR_Q_6_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9457 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "data_DFFR_Q_6_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9455 ] ,
          "attributes": {
            "ROUTING": "X9Y21/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:21.21-21.39|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "data_DFFR_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9452 ] ,
          "attributes": {
            "ROUTING": "X9Y21/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:21.21-21.39|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "data_DFFR_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9449 ] ,
          "attributes": {
            "ROUTING": "X9Y21/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:21.21-21.39|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "data_DFFR_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9446 ] ,
          "attributes": {
            "ROUTING": "X9Y21/COUT4;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:21.21-21.39|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "data_DFFR_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9443 ] ,
          "attributes": {
            "ROUTING": "X10Y21/CIN0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:21.21-21.39|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "data_DFFR_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9440 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:21.21-21.39|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "data_DFFR_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9439 ] ,
          "attributes": {
            "ROUTING": "X10Y21/COUT0;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:21.21-21.39|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "data_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9437 ] ,
          "attributes": {
            "ROUTING": "X10Y21/X02;X10Y21/X02/F1;1;X10Y21/A3;X10Y21/A3/X02;1;X10Y21/F1;;1;X10Y21/W130;X10Y21/W130/F1;1;X9Y21/N270;X9Y21/N270/W131;1;X9Y20/A1;X9Y20/A1/N271;1;X9Y20/XD1;X9Y20/XD1/A1;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 9435 ] ,
          "attributes": {
            "ROUTING": "X10Y21/F3;;1;X10Y21/B2;X10Y21/B2/F3;1;X10Y21/XD2;X10Y21/XD2/B2;1"
          }
        },
        "data_DFFCE_D_7_Q[1]": {
          "hide_name": 0,
          "bits": [ 9432 ] ,
          "attributes": {
            "ROUTING": "X8Y22/SN10;X8Y22/SN10/Q1;1;X8Y21/E250;X8Y21/E250/N111;1;X8Y21/B5;X8Y21/B5/E250;1;X8Y22/Q1;;1;X8Y22/E130;X8Y22/E130/Q1;1;X9Y22/B7;X9Y22/B7/E131;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data[0]": {
          "hide_name": 0,
          "bits": [ 9431 ] ,
          "attributes": {
            "ROUTING": "X9Y22/X01;X9Y22/X01/Q2;1;X9Y22/A7;X9Y22/A7/X01;1;X9Y22/Q2;;1;X9Y22/W100;X9Y22/W100/Q2;1;X8Y22/C1;X8Y22/C1/W101;1;X8Y22/XD1;X8Y22/XD1/C1;1",
            "hdlname": "uart tx_buffer",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:68.22-68.31"
          }
        },
        "data_DFFCE_D_7_Q[0]": {
          "hide_name": 0,
          "bits": [ 9428 ] ,
          "attributes": {
            "ROUTING": "X8Y22/S130;X8Y22/S130/Q4;1;X8Y22/D7;X8Y22/D7/S130;1;X8Y22/SN20;X8Y22/SN20/Q4;1;X8Y21/A5;X8Y21/A5/N121;1;X8Y22/X03;X8Y22/X03/Q4;1;X8Y22/Q4;;1;X8Y22/D0;X8Y22/D0/X03;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data[1]": {
          "hide_name": 0,
          "bits": [ 9427 ] ,
          "attributes": {
            "ROUTING": "X8Y22/B0;X8Y22/B0/X07;1;X8Y22/C4;X8Y22/C4/W261;1;X8Y22/XD4;X8Y22/XD4/C4;1;X10Y22/Q0;;1;X10Y22/EW20;X10Y22/EW20/Q0;1;X9Y22/W260;X9Y22/W260/W121;1;X8Y22/X07;X8Y22/X07/W261;1;X8Y22/B7;X8Y22/B7/X07;1",
            "hdlname": "uart tx_buffer",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:68.22-68.31"
          }
        },
        "data_DFFCE_D_5_Q[1]": {
          "hide_name": 0,
          "bits": [ 9424 ] ,
          "attributes": {
            "ROUTING": "X8Y22/E230;X8Y22/E230/Q3;1;X9Y22/N230;X9Y22/N230/E231;1;X9Y20/W230;X9Y20/W230/N232;1;X8Y20/B6;X8Y20/B6/W231;1;X8Y21/D3;X8Y21/D3/E221;1;X8Y22/Q3;;1;X8Y22/EW20;X8Y22/EW20/Q3;1;X7Y22/N220;X7Y22/N220/W121;1;X7Y21/E220;X7Y21/E220/N221;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data[2]": {
          "hide_name": 0,
          "bits": [ 9423 ] ,
          "attributes": {
            "ROUTING": "X8Y21/B3;X8Y21/B3/S231;1;X9Y20/Q4;;1;X9Y20/W130;X9Y20/W130/Q4;1;X8Y20/S230;X8Y20/S230/W131;1;X8Y22/B3;X8Y22/B3/S232;1;X8Y22/XD3;X8Y22/XD3/B3;1",
            "hdlname": "uart tx_buffer",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:68.22-68.31"
          }
        },
        "data_DFFCE_D_5_Q[0]": {
          "hide_name": 0,
          "bits": [ 9420 ] ,
          "attributes": {
            "ROUTING": "X8Y22/E220;X8Y22/E220/Q2;1;X8Y22/C7;X8Y22/C7/E220;1;X8Y22/N220;X8Y22/N220/Q2;1;X8Y21/D2;X8Y21/D2/N221;1;X8Y22/Q2;;1;X8Y20/X01;X8Y20/X01/N222;1;X8Y20/A6;X8Y20/A6/X01;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data[3]": {
          "hide_name": 0,
          "bits": [ 9419 ] ,
          "attributes": {
            "ROUTING": "X9Y22/EW10;X9Y22/EW10/Q5;1;X8Y22/N210;X8Y22/N210/W111;1;X8Y21/B2;X8Y21/B2/N211;1;X8Y22/A2;X8Y22/A2/W251;1;X8Y22/XD2;X8Y22/XD2/A2;1;X9Y22/Q5;;1;X9Y22/W250;X9Y22/W250/Q5;1;X8Y22/A7;X8Y22/A7/W251;1",
            "hdlname": "uart tx_buffer",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:68.22-68.31"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_2_I1_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 9416 ] ,
          "attributes": {
            "ROUTING": "X4Y21/B1;X4Y21/B1/N131;1;X4Y22/N130;X4Y22/N130/Q2;1;X4Y22/A2;X4Y22/A2/N130;1;X4Y22/Q2;;1;X4Y22/N100;X4Y22/N100/Q2;1;X4Y21/E200;X4Y21/E200/N101;1;X5Y21/D7;X5Y21/D7/E201;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_2_I1_LUT2_I0_F[2]": {
          "hide_name": 0,
          "bits": [ 9415 ] ,
          "attributes": {
            "ROUTING": "X4Y20/SN10;X4Y20/SN10/Q2;1;X4Y21/B2;X4Y21/B2/S111;1;X4Y20/Q2;;1;X4Y20/E100;X4Y20/E100/Q2;1;X5Y20/S200;X5Y20/S200/E101;1;X5Y21/C7;X5Y21/C7/S201;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_2_I1_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 9414 ] ,
          "attributes": {
            "ROUTING": "X4Y21/E230;X4Y21/E230/Q3;1;X5Y21/B7;X5Y21/B7/E231;1;X4Y21/Q3;;1;X4Y21/B3;X4Y21/B3/Q3;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_2_I1_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 9413 ] ,
          "attributes": {
            "ROUTING": "X4Y22/N250;X4Y22/N250/Q5;1;X4Y21/B4;X4Y21/B4/N251;1;X4Y22/Q5;;1;X4Y22/EW10;X4Y22/EW10/Q5;1;X5Y22/N210;X5Y22/N210/E111;1;X5Y21/A7;X5Y21/A7/N211;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F_ALU_SUM_2_I1_LUT2_I0_F[4]": {
          "hide_name": 0,
          "bits": [ 9410 ] ,
          "attributes": {
            "ROUTING": "X4Y21/F6;;1;X4Y21/E260;X4Y21/E260/F6;1;X5Y21/SEL6;X5Y21/SEL6/E261;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0[4]": {
          "hide_name": 0,
          "bits": [ 9408 ] ,
          "attributes": {
            "ROUTING": "X7Y22/X01;X7Y22/X01/E222;1;X7Y22/SEL1;X7Y22/SEL1/X01;1;X5Y21/E260;X5Y21/E260/OF6;1;X6Y21/SEL6;X6Y21/SEL6/E261;1;X5Y22/E220;X5Y22/E220/S121;1;X6Y22/D2;X6Y22/D2/E221;1;X5Y21/OF6;;1;X5Y21/SN20;X5Y21/SN20/OF6;1;X5Y20/E220;X5Y20/E220/N121;1;X6Y20/X01;X6Y20/X01/E221;1;X6Y20/SEL5;X6Y20/SEL5/X01;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9406 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F7;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9405 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F6;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F[6]": {
          "hide_name": 0,
          "bits": [ 9403 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F4;;1;X5Y22/C1;X5Y22/C1/F4;1;X5Y22/XD1;X5Y22/XD1/C1;1"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F[7]": {
          "hide_name": 0,
          "bits": [ 9401 ] ,
          "attributes": {
            "ROUTING": "X5Y22/F3;;1;X5Y22/E130;X5Y22/E130/F3;1;X6Y22/B1;X6Y22/B1/E131;1;X6Y22/XD1;X6Y22/XD1/B1;1"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F[8]": {
          "hide_name": 0,
          "bits": [ 9399 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F3;;1;X5Y21/XD3;X5Y21/XD3/F3;1"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F[9]": {
          "hide_name": 0,
          "bits": [ 9397 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F4;;1;X5Y21/XD4;X5Y21/XD4/F4;1"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F[10]": {
          "hide_name": 0,
          "bits": [ 9395 ] ,
          "attributes": {
            "ROUTING": "X5Y21/F5;;1;X5Y21/XD5;X5Y21/XD5/F5;1"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F[11]": {
          "hide_name": 0,
          "bits": [ 9393 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F0;;1;X6Y21/XD0;X6Y21/XD0/F0;1"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F[12]": {
          "hide_name": 0,
          "bits": [ 9391 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F1;;1;X6Y21/XD1;X6Y21/XD1/F1;1"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F[13]": {
          "hide_name": 0,
          "bits": [ 9389 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F2;;1;X6Y21/XD2;X6Y21/XD2/F2;1"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT4_F_1_I0[3]": {
          "hide_name": 0,
          "bits": [ 9387 ] ,
          "attributes": {
            "ROUTING": "X5Y21/E250;X5Y21/E250/Q5;1;X5Y21/B5;X5Y21/B5/E250;1;X5Y21/Q5;;1;X5Y21/EW20;X5Y21/EW20/Q5;1;X6Y21/S260;X6Y21/S260/E121;1;X6Y22/D7;X6Y22/D7/S261;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT4_F_1_I0[2]": {
          "hide_name": 0,
          "bits": [ 9386 ] ,
          "attributes": {
            "ROUTING": "X6Y21/W250;X6Y21/W250/S130;1;X6Y21/B0;X6Y21/B0/W250;1;X6Y21/Q0;;1;X6Y21/S130;X6Y21/S130/Q0;1;X6Y22/C7;X6Y22/C7/S131;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT4_F_1_I0[1]": {
          "hide_name": 0,
          "bits": [ 9385 ] ,
          "attributes": {
            "ROUTING": "X6Y21/B1;X6Y21/B1/Q1;1;X6Y21/Q1;;1;X6Y21/SN20;X6Y21/SN20/Q1;1;X6Y22/B7;X6Y22/B7/S121;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT4_F_1_I0[0]": {
          "hide_name": 0,
          "bits": [ 9384 ] ,
          "attributes": {
            "ROUTING": "X6Y21/S100;X6Y21/S100/Q2;1;X6Y22/A7;X6Y22/A7/S101;1;X6Y21/Q2;;1;X6Y21/X01;X6Y21/X01/Q2;1;X6Y21/B2;X6Y21/B2/X01;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 9382 ] ,
          "attributes": {
            "ROUTING": "X6Y20/SEL6;X6Y20/SEL6/X08;1;X7Y22/SEL0;X7Y22/SEL0/X08;1;X6Y22/E270;X6Y22/E270/F7;1;X7Y22/X08;X7Y22/X08/E271;1;X7Y22/SEL2;X7Y22/SEL2/X08;1;X6Y22/X04;X6Y22/X04/F7;1;X6Y22/C2;X6Y22/C2/X04;1;X6Y21/X04;X6Y21/X04/N271;1;X6Y21/D7;X6Y21/D7/X04;1;X6Y22/F7;;1;X6Y22/N270;X6Y22/N270/F7;1;X6Y20/X08;X6Y20/X08/N272;1;X6Y20/SEL4;X6Y20/SEL4/X08;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT4_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 9379 ] ,
          "attributes": {
            "ROUTING": "X5Y22/S100;X5Y22/S100/Q1;1;X5Y22/D5;X5Y22/D5/S100;1;X5Y22/Q1;;1;X5Y22/N130;X5Y22/N130/Q1;1;X5Y21/B1;X5Y21/B1/N131;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT4_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9378 ] ,
          "attributes": {
            "ROUTING": "X5Y22/N240;X5Y22/N240/W101;1;X5Y21/W240;X5Y21/W240/N241;1;X5Y21/B2;X5Y21/B2/W240;1;X6Y22/Q1;;1;X6Y22/W100;X6Y22/W100/Q1;1;X5Y22/C5;X5Y22/C5/W101;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT4_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9377 ] ,
          "attributes": {
            "ROUTING": "X5Y21/S130;X5Y21/S130/Q3;1;X5Y21/S250;X5Y21/S250/S130;1;X5Y22/B5;X5Y22/B5/S251;1;X5Y21/Q3;;1;X5Y21/B3;X5Y21/B3/Q3;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT4_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9376 ] ,
          "attributes": {
            "ROUTING": "X5Y21/SN10;X5Y21/SN10/Q4;1;X5Y22/W210;X5Y22/W210/S111;1;X5Y22/A5;X5Y22/A5/W210;1;X5Y21/Q4;;1;X5Y21/N240;X5Y21/N240/Q4;1;X5Y21/B4;X5Y21/B4/N240;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9374 ] ,
          "attributes": {
            "ROUTING": "X5Y22/EW10;X5Y22/EW10/F5;1;X6Y22/S250;X6Y22/S250/E111;1;X6Y22/B2;X6Y22/B2/S250;1;X6Y22/N200;X6Y22/N200/E101;1;X6Y21/C7;X6Y21/C7/N201;1;X6Y22/E200;X6Y22/E200/E101;1;X7Y22/D1;X7Y22/D1/E201;1;X5Y22/F5;;1;X5Y22/E100;X5Y22/E100/F5;1;X6Y22/N240;X6Y22/N240/E101;1;X6Y20/D5;X6Y20/D5/N242;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F[14]": {
          "hide_name": 0,
          "bits": [ 9371 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F3;;1;X6Y21/XD3;X6Y21/XD3/F3;1"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F[15]": {
          "hide_name": 0,
          "bits": [ 9369 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F4;;1;X6Y21/XD4;X6Y21/XD4/F4;1"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1_LUT4_I2_I3_LUT2_I1_F[16]": {
          "hide_name": 0,
          "bits": [ 9367 ] ,
          "attributes": {
            "ROUTING": "X6Y21/F5;;1;X6Y21/SN10;X6Y21/SN10/F5;1;X6Y22/B0;X6Y22/B0/S111;1;X6Y22/XD0;X6Y22/XD0/B0;1"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 9366 ] ,
          "attributes": {
            "ROUTING": "X5Y20/X08;X5Y20/X08/F7;1;X5Y20/CE2;X5Y20/CE2/X08;1;X5Y21/CE2;X5Y21/CE2/S211;1;X6Y21/CE2;X6Y21/CE2/E271;1;X5Y21/S240;X5Y21/S240/S101;1;X5Y22/W240;X5Y22/W240/S241;1;X4Y22/X07;X4Y22/X07/W241;1;X4Y22/CE2;X4Y22/CE2/X07;1;X4Y21/S230;X4Y21/S230/W231;1;X4Y22/X08;X4Y22/X08/S231;1;X4Y22/CE1;X4Y22/CE1/X08;1;X4Y21/CE1;X4Y21/CE1/X06;1;X6Y21/CE0;X6Y21/CE0/E271;1;X5Y21/E200;X5Y21/E200/S101;1;X6Y21/S200;X6Y21/S200/E201;1;X6Y22/X07;X6Y22/X07/S201;1;X6Y22/CE0;X6Y22/CE0/X07;1;X5Y21/W230;X5Y21/W230/S131;1;X4Y21/X06;X4Y21/X06/W231;1;X4Y21/CE2;X4Y21/CE2/X06;1;X5Y20/W270;X5Y20/W270/F7;1;X4Y20/X08;X4Y20/X08/W271;1;X4Y20/CE1;X4Y20/CE1/X08;1;X5Y21/S230;X5Y21/S230/S131;1;X5Y22/X08;X5Y22/X08/S231;1;X5Y22/CE0;X5Y22/CE0/X08;1;X5Y20/S100;X5Y20/S100/F7;1;X5Y20/S210;X5Y20/S210/S100;1;X5Y21/CE1;X5Y21/CE1/S211;1;X5Y20/F7;;1;X5Y20/S130;X5Y20/S130/F7;1;X5Y21/E270;X5Y21/E270/S131;1;X6Y21/CE1;X6Y21/CE1/E271;1"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9364 ] ,
          "attributes": {
            "ROUTING": "X6Y21/B3;X6Y21/B3/Q3;1;X6Y21/Q3;;1;X6Y21/S230;X6Y21/S230/Q3;1;X6Y22/E230;X6Y22/E230/S231;1;X6Y22/C5;X6Y22/C5/E230;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9363 ] ,
          "attributes": {
            "ROUTING": "X6Y21/S240;X6Y21/S240/Q4;1;X6Y22/X03;X6Y22/X03/S241;1;X6Y22/B5;X6Y22/B5/X03;1;X6Y21/Q4;;1;X6Y21/N240;X6Y21/N240/Q4;1;X6Y21/B4;X6Y21/B4/N240;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9362 ] ,
          "attributes": {
            "ROUTING": "X6Y22/N100;X6Y22/N100/Q0;1;X6Y21/B5;X6Y21/B5/N101;1;X6Y22/Q0;;1;X6Y22/X05;X6Y22/X05/Q0;1;X6Y22/A5;X6Y22/A5/X05;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9360 ] ,
          "attributes": {
            "ROUTING": "X6Y21/B7;X6Y21/B7/N251;1;X6Y22/EW20;X6Y22/EW20/F5;1;X7Y22/C1;X7Y22/C1/E121;1;X6Y22/A2;X6Y22/A2/F5;1;X6Y22/F5;;1;X6Y22/N250;X6Y22/N250/F5;1;X6Y20/X06;X6Y20/X06/N252;1;X6Y20/C5;X6Y20/C5/X06;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 9357 ] ,
          "attributes": {
            "ROUTING": "X7Y22/B1;X7Y22/B1/X04;1;X5Y19/E270;X5Y19/E270/F7;1;X7Y19/E270;X7Y19/E270/E272;1;X8Y19/A0;X8Y19/A0/E271;1;X7Y22/B0;X7Y22/B0/X04;1;X7Y22/B2;X7Y22/B2/X04;1;X5Y21/S270;X5Y21/S270/S272;1;X5Y22/E270;X5Y22/E270/S271;1;X7Y22/X04;X7Y22/X04/E272;1;X7Y22/B3;X7Y22/B3/X04;1;X5Y19/F7;;1;X5Y19/S270;X5Y19/S270/F7;1;X5Y20/B7;X5Y20/B7/S271;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 9354 ] ,
          "attributes": {
            "ROUTING": "X7Y20/OF4;;1;X7Y20/N240;X7Y20/N240/OF4;1;X7Y19/C3;X7Y19/C3/N241;1;X7Y19/XD3;X7Y19/XD3/C3;1"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9352 ] ,
          "attributes": {
            "ROUTING": "X6Y21/A6;X6Y21/A6/X06;1;X7Y19/N130;X7Y19/N130/Q3;1;X7Y19/A2;X7Y19/A2/N130;1;X6Y19/S270;X6Y19/S270/W131;1;X6Y21/X06;X6Y21/X06/S272;1;X6Y21/A7;X6Y21/A7/X06;1;X5Y19/A6;X5Y19/A6/W271;1;X7Y19/Q3;;1;X7Y19/W130;X7Y19/W130/Q3;1;X6Y19/W270;X6Y19/W270/W131;1;X5Y19/A7;X5Y19/A7/W271;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9350 ] ,
          "attributes": {
            "ROUTING": "X5Y19/C2;X5Y19/C2/W241;1;X7Y19/S130;X7Y19/S130/Q4;1;X7Y19/N250;X7Y19/N250/S130;1;X7Y19/B7;X7Y19/B7/N250;1;X6Y19/N240;X6Y19/N240/W101;1;X6Y19/B4;X6Y19/B4/N240;1;X7Y19/Q4;;1;X7Y19/W100;X7Y19/W100/Q4;1;X6Y19/W240;X6Y19/W240/W101;1;X5Y19/C6;X5Y19/C6/W241;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9349 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:128.43-128.61|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0_DFFCE_Q_D_LUT1_F_I0_DFFC_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 9346 ] ,
          "attributes": {
            "ROUTING": "X5Y19/F6;;1;X5Y19/C5;X5Y19/C5/F6;1;X5Y19/XD5;X5Y19/XD5/C5;1"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT2_F_1_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9344 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT2_F_1_I1_ALU_SUM_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 9342 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F2;;1;X6Y19/E220;X6Y19/E220/F2;1;X8Y19/X05;X8Y19/X05/E222;1;X8Y19/B1;X8Y19/B1/X05;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT2_F_1_I1_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9341 ] ,
          "attributes": {
            "ROUTING": "X6Y19/COUT1;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:128.43-128.61|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 10176 ] ,
          "attributes": {
            "ROUTING": "X6Y21/A3;X6Y21/A3/N210;1;X1Y34/A4;X1Y34/A4/W210;1;X4Y21/A5;X4Y21/A5/W210;1;X9Y21/B3;X9Y21/B3/S250;1;X1Y39/A2;X1Y39/A2/N210;1;X1Y39/N210;X1Y39/N210/VSS;1;X1Y39/A3;X1Y39/A3/N210;1;X3Y34/A3;X3Y34/A3/N210;1;X9Y21/B5;X9Y21/B5/E250;1;X1Y39/E250;X1Y39/E250/VSS;1;X1Y39/B5;X1Y39/B5/E250;1;X2Y34/A1;X2Y34/A1/E210;1;X5Y21/A3;X5Y21/A3/N210;1;X6Y21/A5;X6Y21/A5/W210;1;X1Y34/W210;X1Y34/W210/VSS;1;X1Y34/A5;X1Y34/A5/W210;1;X4Y21/A2;X4Y21/A2/N210;1;X9Y21/S250;X9Y21/S250/VSS;1;X9Y21/B2;X9Y21/B2/S250;1;X5Y21/A0;X5Y21/A0/E210;1;X1Y38/A3;X1Y38/A3/N210;1;X5Y21/A4;X5Y21/A4/W210;1;X2Y34/A2;X2Y34/A2/N210;1;X3Y34/A5;X3Y34/A5/X06;1;X6Y19/W210;X6Y19/W210/VSS;1;X6Y19/A4;X6Y19/A4/W210;1;X6Y19/A2;X6Y19/A2/N210;1;X1Y39/A5;X1Y39/A5/W210;1;X3Y34/A0;X3Y34/A0/X02;1;X1Y39/W210;X1Y39/W210/VSS;1;X1Y39/A4;X1Y39/A4/W210;1;X1Y40/N270;X1Y40/N270/VSS;1;X1Y39/A1;X1Y39/A1/N271;1;X6Y21/A1;X6Y21/A1/E210;1;X6Y19/N210;X6Y19/N210/VSS;1;X6Y19/A3;X6Y19/A3/N210;1;X5Y21/E210;X5Y21/E210/VSS;1;X5Y21/A1;X5Y21/A1/E210;1;X1Y39/D2;X1Y39/D2/S270;1;X1Y39/D5;X1Y39/D5/W270;1;X5Y21/W210;X5Y21/W210/VSS;1;X5Y21/A5;X5Y21/A5/W210;1;X1Y34/A3;X1Y34/A3/N210;1;X4Y21/W210;X4Y21/W210/VSS;1;X4Y21/A4;X4Y21/A4/W210;1;X5Y21/N210;X5Y21/N210/VSS;1;X5Y21/A2;X5Y21/A2/N210;1;X1Y38/W210;X1Y38/W210/VSS;1;X1Y38/A4;X1Y38/A4/W210;1;X9Y21/E250;X9Y21/E250/VSS;1;X9Y21/B4;X9Y21/B4/E250;1;X3Y34/X06;X3Y34/X06/E211;1;X3Y34/A4;X3Y34/A4/X06;1;X1Y38/N210;X1Y38/N210/VSS;1;X1Y38/A2;X1Y38/A2/N210;1;X2Y34/N210;X2Y34/N210/VSS;1;X2Y34/A3;X2Y34/A3/N210;1;X4Y21/N210;X4Y21/N210/VSS;1;X4Y21/A3;X4Y21/A3/N210;1;X1Y39/E270;X1Y39/E270/VSS;1;X1Y39/D1;X1Y39/D1/E270;1;X10Y21/W250;X10Y21/W250/VSS;1;X10Y21/B0;X10Y21/B0/W250;1;X6Y21/N210;X6Y21/N210/VSS;1;X6Y21/A2;X6Y21/A2/N210;1;X1Y34/N210;X1Y34/N210/VSS;1;X1Y34/A2;X1Y34/A2/N210;1;X10Y21/E210;X10Y21/E210/VSS;1;X10Y21/A1;X10Y21/A1/E210;1;X3Y34/X02;X3Y34/X02/E211;1;X3Y34/A1;X3Y34/A1/X02;1;X1Y39/W270;X1Y39/W270/VSS;1;X1Y39/D4;X1Y39/D4/W270;1;X2Y34/A5;X2Y34/A5/W210;1;X3Y34/N210;X3Y34/N210/VSS;1;X3Y34/A2;X3Y34/A2/N210;1;X6Y21/W210;X6Y21/W210/VSS;1;X6Y21/A4;X6Y21/A4/W210;1;X1Y39/S270;X1Y39/S270/VSS;1;X1Y39/D3;X1Y39/D3/S270;1;X6Y21/E210;X6Y21/E210/VSS;1;X6Y21/A0;X6Y21/A0/E210;1;X2Y34/E210;X2Y34/E210/VSS;1;X2Y34/A0;X2Y34/A0/E210;1;X0Y0/VSS;;1;X2Y34/W210;X2Y34/W210/VSS;1;X2Y34/A4;X2Y34/A4/W210;1"
          }
        },
        "uart.TX_DFFPE_Q_D_LUT2_F_I1_MUX2_LUT6_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 9334 ] ,
          "attributes": {
            "ROUTING": "X8Y20/A2;X8Y20/A2/X02;1;X8Y20/A0;X8Y20/A0/X02;1;X6Y19/B3;X6Y19/B3/W111;1;X8Y20/A3;X8Y20/A3/X02;1;X7Y19/Q0;;1;X7Y19/EW10;X7Y19/EW10/Q0;1;X8Y19/S210;X8Y19/S210/E111;1;X8Y20/X02;X8Y20/X02/S211;1;X8Y20/A1;X8Y20/A1/X02;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT2_F_1_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9333 ] ,
          "attributes": {
            "ROUTING": "X6Y19/COUT3;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:128.43-128.61|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT2_F_1_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9332 ] ,
          "attributes": {
            "ROUTING": "X6Y19/COUT2;;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:128.43-128.61|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/arith_map.v:57.7-63.5|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT2_F_1_I1[1]": {
          "hide_name": 0,
          "bits": [ 9330 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F3;;1;X6Y19/E230;X6Y19/E230/F3;1;X7Y19/B5;X7Y19/B5/E231;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 9329 ] ,
          "attributes": {
            "ROUTING": "X7Y19/F5;;1;X7Y19/A0;X7Y19/A0/F5;1;X7Y19/XD0;X7Y19/XD0/A0;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:94.9-149.16|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 9327 ] ,
          "attributes": {
            "ROUTING": "X6Y19/F4;;1;X6Y19/E130;X6Y19/E130/F4;1;X7Y19/B6;X7Y19/B6/E131;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT2_F_1_I1[0]": {
          "hide_name": 0,
          "bits": [ 9324 ] ,
          "attributes": {
            "ROUTING": "X7Y19/A6;X7Y19/A6/X01;1;X7Y19/B2;X7Y19/B2/X01;1;X7Y19/X05;X7Y19/X05/E201;1;X7Y19/A5;X7Y19/A5/X05;1;X7Y19/X01;X7Y19/X01/E201;1;X7Y19/A7;X7Y19/A7/X01;1;X5Y19/B7;X5Y19/B7/N250;1;X5Y19/S250;X5Y19/S250/Q5;1;X5Y19/B2;X5Y19/B2/S250;1;X5Y19/N250;X5Y19/N250/Q5;1;X5Y19/B6;X5Y19/B6/N250;1;X5Y19/Q5;;1;X5Y19/E100;X5Y19/E100/Q5;1;X6Y19/E200;X6Y19/E200/E101;1;X8Y19/X01;X8Y19/X01/E202;1;X8Y19/A1;X8Y19/A1/X01;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 9322 ] ,
          "attributes": {
            "ROUTING": "X7Y19/F6;;1;X7Y19/C4;X7Y19/C4/F6;1;X7Y19/XD4;X7Y19/XD4/C4;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:94.9-149.16|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 10175 ] ,
          "attributes": {
            "ROUTING": "X9Y21/E270;X9Y21/E270/VCC;1;X9Y21/D1;X9Y21/D1/E270;1;X6Y21/D5;X6Y21/D5/X07;1;X4Y21/D5;X4Y21/D5/X04;1;X2Y34/D2;X2Y34/D2/S270;1;X3Y34/D3;X3Y34/D3/S270;1;X1Y38/D1;X1Y38/D1/X08;1;X5Y21/D0;X5Y21/D0/X08;1;X3Y34/D1;X3Y34/D1/S260;1;X6Y21/C0;X6Y21/C0/N220;1;X2Y34/C4;X2Y34/C4/S220;1;X1Y34/D1;X1Y34/D1/X08;1;X6Y19/C0;X6Y19/C0/N220;1;X1Y34/D3;X1Y34/D3/X08;1;X9Y21/D2;X9Y21/D2/S270;1;X5Y21/C3;X5Y21/C3/X04;1;X1Y34/D4;X1Y34/D4/W270;1;X1Y34/D5;X1Y34/D5/W270;1;X3Y34/C2;X3Y34/C2/X04;1;X4Y21/D1;X4Y21/D1/X03;1;X3Y34/D4;X3Y34/D4/X04;1;X5Y21/D3;X5Y21/D3/X08;1;X2Y34/C1;X2Y34/C1/X04;1;X2Y34/D4;X2Y34/D4/X04;1;X9Y21/C2;X9Y21/C2/W220;1;X3Y34/C1;X3Y34/C1/X04;1;X3Y34/C0;X3Y34/C0/X04;1;X1Y34/C1;X1Y34/C1/N220;1;X4Y21/C5;X4Y21/C5/S220;1;X1Y38/D3;X1Y38/D3/X08;1;X6Y19/D1;X6Y19/D1/X08;1;X1Y34/D2;X1Y34/D2/X08;1;X6Y21/D2;X6Y21/D2/X08;1;X4Y21/A1;X4Y21/A1/X03;1;X5Y21/D4;X5Y21/D4/X04;1;X5Y21/C1;X5Y21/C1/X04;1;X6Y21/C4;X6Y21/C4/X08;1;X3Y34/C4;X3Y34/C4/S220;1;X2Y34/D1;X2Y34/D1/E221;1;X2Y34/S270;X2Y34/S270/VCC;1;X2Y34/D3;X2Y34/D3/S270;1;X1Y39/C0;X1Y39/C0/X04;1;X9Y21/B1;X9Y21/B1/X07;1;X2Y34/C3;X2Y34/C3/X04;1;X3Y34/S270;X3Y34/S270/VCC;1;X3Y34/D2;X3Y34/D2/S270;1;X5Y21/D5;X5Y21/D5/X04;1;X9Y21/W220;X9Y21/W220/VCC;1;X9Y21/C3;X9Y21/C3/W220;1;X10Y21/D1;X10Y21/D1/X08;1;X5Y21/C4;X5Y21/C4/S220;1;X6Y19/D2;X6Y19/D2/X03;1;X6Y19/C2;X6Y19/C2/W220;1;X2Y34/S220;X2Y34/S220/VCC;1;X2Y34/C5;X2Y34/C5/S220;1;X2Y34/D0;X2Y34/D0/E221;1;X10Y21/D0;X10Y21/D0/X08;1;X4Y21/C1;X4Y21/C1/X04;1;X6Y19/N260;X6Y19/N260/VCC;1;X6Y19/D4;X6Y19/D4/N260;1;X1Y34/E220;X1Y34/E220/VCC;1;X1Y39/C2;X1Y39/C2/X04;1;X4Y21/X04;X4Y21/X04/VCC;1;X4Y21/D4;X4Y21/D4/X04;1;X6Y21/C5;X6Y21/C5/X08;1;X10Y21/X08;X10Y21/X08/VCC;1;X5Y21/D1;X5Y21/D1/X08;1;X1Y38/C4;X1Y38/C4/X08;1;X6Y19/N220;X6Y19/N220/VCC;1;X6Y19/C1;X6Y19/C1/N220;1;X1Y34/C5;X1Y34/C5/X08;1;X1Y34/C3;X1Y34/C3/W220;1;X2Y34/C0;X2Y34/C0/X04;1;X5Y21/X08;X5Y21/X08/VCC;1;X5Y21/D2;X5Y21/D2/X08;1;X1Y39/C4;X1Y39/C4/S220;1;X3Y34/S220;X3Y34/S220/VCC;1;X3Y34/C5;X3Y34/C5/S220;1;X10Y21/C0;X10Y21/C0/X04;1;X6Y21/D1;X6Y21/D1/E270;1;X1Y34/W270;X1Y34/W270/VCC;1;X9Y21/D5;X9Y21/D5/X07;1;X1Y34/N200;X1Y34/N200/VCC;1;X1Y34/A1;X1Y34/A1/N200;1;X6Y21/X07;X6Y21/X07/VCC;1;X6Y21/D4;X6Y21/D4/X07;1;X9Y21/X07;X9Y21/X07/VCC;1;X9Y21/D4;X9Y21/D4/X07;1;X1Y39/C1;X1Y39/C1/X04;1;X1Y34/W220;X1Y34/W220/VCC;1;X1Y34/C2;X1Y34/C2/W220;1;X1Y38/C2;X1Y38/C2/X04;1;X4Y21/C3;X4Y21/C3/W220;1;X5Y21/X04;X5Y21/X04/VCC;1;X5Y21/C0;X5Y21/C0/X04;1;X9Y21/C0;X9Y21/C0/N220;1;X1Y39/S220;X1Y39/S220/VCC;1;X1Y39/C5;X1Y39/C5/S220;1;X10Y21/X04;X10Y21/X04/VCC;1;X10Y21/C1;X10Y21/C1/X04;1;X1Y34/N220;X1Y34/N220/VCC;1;X1Y34/C0;X1Y34/C0/N220;1;X1Y34/X08;X1Y34/X08/VCC;1;X1Y34/C4;X1Y34/C4/X08;1;X1Y38/C3;X1Y38/C3/X04;1;X6Y21/C3;X6Y21/C3/W220;1;X3Y34/S260;X3Y34/S260/VCC;1;X3Y34/D0;X3Y34/D0/S260;1;X6Y21/N220;X6Y21/N220/VCC;1;X6Y21/C1;X6Y21/C1/N220;1;X6Y21/X08;X6Y21/X08/VCC;1;X6Y21/D3;X6Y21/D3/X08;1;X1Y38/X08;X1Y38/X08/VCC;1;X1Y38/D2;X1Y38/D2/X08;1;X6Y19/D3;X6Y19/D3/X08;1;X6Y19/X03;X6Y19/X03/VCC;1;X6Y19/A1;X6Y19/A1/X03;1;X5Y21/W220;X5Y21/W220/VCC;1;X5Y21/C2;X5Y21/C2/W220;1;X10Y21/X07;X10Y21/X07/VCC;1;X10Y21/B1;X10Y21/B1/X07;1;X4Y21/N220;X4Y21/N220/VCC;1;X4Y21/C0;X4Y21/C0/N220;1;X4Y21/W220;X4Y21/W220/VCC;1;X4Y21/C2;X4Y21/C2/W220;1;X5Y21/S220;X5Y21/S220/VCC;1;X5Y21/C5;X5Y21/C5/S220;1;X3Y34/C3;X3Y34/C3/X04;1;X2Y34/C2;X2Y34/C2/X04;1;X1Y38/C1;X1Y38/C1/X04;1;X3Y34/X04;X3Y34/X04/VCC;1;X3Y34/D5;X3Y34/D5/X04;1;X6Y21/E270;X6Y21/E270/VCC;1;X6Y21/D0;X6Y21/D0/E270;1;X1Y39/X04;X1Y39/X04/VCC;1;X1Y39/C3;X1Y39/C3/X04;1;X1Y38/N200;X1Y38/N200/VCC;1;X1Y38/A1;X1Y38/A1/N200;1;X50Y27/S220;X50Y27/S220/VCC;1;X50Y27/C4;X50Y27/C4/S220;1;X6Y19/W220;X6Y19/W220/VCC;1;X6Y19/C3;X6Y19/C3/W220;1;X9Y21/C5;X9Y21/C5/S220;1;X9Y21/N220;X9Y21/N220/VCC;1;X9Y21/C1;X9Y21/C1/N220;1;X4Y21/D2;X4Y21/D2/X03;1;X1Y38/X04;X1Y38/X04/VCC;1;X1Y38/C0;X1Y38/C0/X04;1;X9Y21/S220;X9Y21/S220/VCC;1;X9Y21/C4;X9Y21/C4/S220;1;X4Y21/S220;X4Y21/S220/VCC;1;X4Y21/C4;X4Y21/C4/S220;1;X6Y19/X08;X6Y19/X08/VCC;1;X6Y19/C4;X6Y19/C4/X08;1;X2Y34/X04;X2Y34/X04/VCC;1;X2Y34/D5;X2Y34/D5/X04;1;X4Y21/X03;X4Y21/X03/VCC;1;X4Y21/D3;X4Y21/D3/X03;1;X9Y21/S270;X9Y21/S270/VCC;1;X9Y21/D3;X9Y21/D3/S270;1;X6Y21/W220;X6Y21/W220/VCC;1;X6Y21/C2;X6Y21/C2/W220;1;X0Y0/VCC;;1;X1Y38/W270;X1Y38/W270/VCC;1;X1Y38/D4;X1Y38/D4/W270;1"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9299 ] ,
          "attributes": {
            "ROUTING": "X7Y20/F1;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_CE_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9298 ] ,
          "attributes": {
            "ROUTING": "X7Y20/F0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:159.41-159.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 9294 ] ,
          "attributes": {
            "ROUTING": "X8Y20/W210;X8Y20/W210/N111;1;X6Y20/X02;X6Y20/X02/W212;1;X6Y20/C3;X6Y20/C3/X02;1;X7Y20/D3;X7Y20/D3/N201;1;X8Y21/SN10;X8Y21/SN10/OF0;1;X8Y20/C4;X8Y20/C4/N111;1;X7Y21/N240;X7Y21/N240/W101;1;X7Y20/W240;X7Y20/W240/N241;1;X5Y20/C0;X5Y20/C0/W242;1;X8Y21/W100;X8Y21/W100/OF0;1;X7Y21/C2;X7Y21/C2/W101;1;X6Y21/N200;X6Y21/N200/W202;1;X6Y20/D1;X6Y20/D1/N201;1;X8Y21/OF0;;1;X8Y21/W200;X8Y21/W200/OF0;1;X7Y21/N200;X7Y21/N200/W201;1;X7Y20/C4;X7Y20/C4/N201;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D_LUT3_F_I0_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 9287 ] ,
          "attributes": {
            "ROUTING": "X7Y20/X08;X7Y20/X08/N212;1;X7Y20/B4;X7Y20/B4/X08;1;X6Y20/B5;X6Y20/B5/N251;1;X6Y20/B2;X6Y20/B2/X04;1;X5Y22/N250;X5Y22/N250/W111;1;X5Y20/X04;X5Y20/X04/N252;1;X5Y20/B0;X5Y20/B0/X04;1;X7Y22/N210;X7Y22/N210/E111;1;X7Y21/B2;X7Y21/B2/N211;1;X7Y22/A0;X7Y22/A0/E111;1;X6Y20/B7;X6Y20/B7/N251;1;X7Y20/C2;X7Y20/C2/N230;1;X7Y22/A3;X7Y22/A3/E111;1;X7Y22/A1;X7Y22/A1/E111;1;X7Y20/N230;X7Y20/N230/N232;1;X7Y20/C3;X7Y20/C3/N230;1;X6Y20/B3;X6Y20/B3/X04;1;X6Y22/EW10;X6Y22/EW10/Q4;1;X7Y22/A2;X7Y22/A2/E111;1;X6Y20/C0;X6Y20/C0/X04;1;X6Y22/E130;X6Y22/E130/Q4;1;X7Y22/N230;X7Y22/N230/E131;1;X7Y20/E230;X7Y20/E230/N232;1;X8Y20/B4;X8Y20/B4/E231;1;X6Y20/B6;X6Y20/B6/N251;1;X6Y20/X04;X6Y20/X04/N251;1;X6Y20/C1;X6Y20/C1/X04;1;X6Y22/Q4;;1;X6Y22/SN10;X6Y22/SN10/Q4;1;X6Y21/N250;X6Y21/N250/N111;1;X6Y20/B4;X6Y20/B4/N251;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 9283 ] ,
          "attributes": {
            "ROUTING": "X6Y20/A3;X6Y20/A3/E111;1;X7Y20/B3;X7Y20/B3/S250;1;X7Y20/B2;X7Y20/B2/S250;1;X7Y20/S250;X7Y20/S250/E251;1;X7Y21/A2;X7Y21/A2/S251;1;X7Y20/A4;X7Y20/A4/E251;1;X6Y20/A1;X6Y20/A1/E111;1;X5Y20/N100;X5Y20/N100/Q2;1;X5Y20/A0;X5Y20/A0/N100;1;X6Y20/E250;X6Y20/E250/E111;1;X8Y20/A4;X8Y20/A4/E252;1;X6Y20/A0;X6Y20/A0/E111;1;X5Y20/Q2;;1;X5Y20/EW10;X5Y20/EW10/Q2;1;X6Y20/A2;X6Y20/A2/E111;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0[0]": {
          "hide_name": 0,
          "bits": [ 9281 ] ,
          "attributes": {
            "ROUTING": "X7Y20/A2;X7Y20/A2/S271;1;X7Y19/S270;X7Y19/S270/F7;1;X7Y20/A3;X7Y20/A3/S271;1;X8Y20/B2;X8Y20/B2/E211;1;X8Y20/B3;X8Y20/B3/E211;1;X8Y20/B0;X8Y20/B0/E211;1;X7Y19/F7;;1;X7Y19/SN10;X7Y19/SN10/F7;1;X7Y20/E210;X7Y20/E210/S111;1;X8Y20/B1;X8Y20/B1/E211;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 9276 ] ,
          "attributes": {
            "ROUTING": "X8Y21/EW20;X8Y21/EW20/F6;1;X7Y21/D2;X7Y21/D2/W121;1;X8Y20/W260;X8Y20/W260/N261;1;X7Y20/SEL2;X7Y20/SEL2/W261;1;X7Y20/X05;X7Y20/X05/N261;1;X7Y20/SEL0;X7Y20/SEL0/X05;1;X7Y21/N260;X7Y21/N260/W261;1;X7Y20/D4;X7Y20/D4/N261;1;X6Y20/SEL0;X6Y20/SEL0/X05;1;X8Y21/N260;X8Y21/N260/F6;1;X8Y20/D4;X8Y20/D4/N261;1;X6Y21/N260;X6Y21/N260/W262;1;X6Y20/X05;X6Y20/X05/N261;1;X6Y20/SEL2;X6Y20/SEL2/X05;1;X8Y21/F6;;1;X8Y21/W260;X8Y21/W260/F6;1;X6Y21/W270;X6Y21/W270/W262;1;X5Y21/N270;X5Y21/N270/W271;1;X5Y20/X06;X5Y20/X06/N271;1;X5Y20/D0;X5Y20/D0/X06;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9274 ] ,
          "attributes": {
            "ROUTING": "X7Y20/F3;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_CE_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9273 ] ,
          "attributes": {
            "ROUTING": "X7Y20/F2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:158.41-158.66|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart.TX_DFFPE_Q_CE_MUX2_LUT5_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 9271 ] ,
          "attributes": {
            "ROUTING": "X7Y20/X04;X7Y20/X04/N251;1;X7Y20/SEL1;X7Y20/SEL1/X04;1;X7Y22/OF1;;1;X7Y22/SN10;X7Y22/SN10/OF1;1;X7Y21/N250;X7Y21/N250/N111;1;X7Y20/E250;X7Y20/E250/N251;1;X8Y20/X08;X8Y20/X08/E251;1;X8Y20/SEL4;X8Y20/SEL4/X08;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_CE_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 9270 ] ,
          "attributes": {
            "ROUTING": "X7Y20/OF0;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_CE_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 9269 ] ,
          "attributes": {
            "ROUTING": "X7Y20/OF2;;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "data_DFFCE_D_3_Q[3]": {
          "hide_name": 0,
          "bits": [ 9265 ] ,
          "attributes": {
            "ROUTING": "X7Y20/E220;X7Y20/E220/S121;1;X8Y20/D6;X8Y20/D6/E221;1;X7Y19/SN20;X7Y19/SN20/Q1;1;X7Y20/S220;X7Y20/S220/S121;1;X7Y21/X07;X7Y21/X07/S221;1;X7Y21/D7;X7Y21/D7/X07;1;X7Y19/W210;X7Y19/W210/Q1;1;X6Y19/B1;X6Y19/B1/W211;1;X7Y19/X02;X7Y19/X02/Q1;1;X7Y19/C2;X7Y19/C2/X02;1;X8Y21/X07;X8Y21/X07/S222;1;X8Y21/D5;X8Y21/D5/X07;1;X7Y19/Q1;;1;X7Y19/EW20;X7Y19/EW20/Q1;1;X8Y19/S220;X8Y19/S220/E121;1;X8Y20/X07;X8Y20/X07/S221;1;X8Y20/D7;X8Y20/D7/X07;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D[0]": {
          "hide_name": 0,
          "bits": [ 9263 ] ,
          "attributes": {
            "ROUTING": "X7Y19/F2;;1;X7Y19/D1;X7Y19/D1/F2;1;X7Y19/XD1;X7Y19/XD1/D1;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:94.9-149.16|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q[2]": {
          "hide_name": 0,
          "bits": [ 9259 ] ,
          "attributes": {
            "ROUTING": "X8Y19/W130;X8Y19/W130/Q4;1;X7Y19/W230;X7Y19/W230/W131;1;X6Y19/B2;X6Y19/B2/W231;1;X8Y19/SN20;X8Y19/SN20/Q4;1;X8Y20/S220;X8Y20/S220/S121;1;X8Y21/C5;X8Y21/C5/S221;1;X8Y21/W240;X8Y21/W240/S242;1;X7Y21/C7;X7Y21/C7/W241;1;X8Y20/C6;X8Y20/C6/X05;1;X8Y19/Q4;;1;X8Y19/S240;X8Y19/S240/Q4;1;X8Y20/X05;X8Y20/X05/S241;1;X8Y20/C7;X8Y20/C7/X05;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 9257 ] ,
          "attributes": {
            "ROUTING": "X8Y19/F1;;1;X8Y19/B4;X8Y19/B4/F1;1;X8Y19/XD4;X8Y19/XD4/B4;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:0.0-0.0|d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:94.9-149.16|d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/techmap.v:575.21-575.22",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data_DFFCE_D_3_Q_DFFCE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9256 ] ,
          "attributes": {
            "ROUTING": "X7Y19/CE2;X7Y19/CE2/N211;1;X7Y19/CE0;X7Y19/CE0/N211;1;X7Y20/OF1;;1;X7Y20/N210;X7Y20/N210/OF1;1;X7Y19/E210;X7Y19/E210/N211;1;X8Y19/CE2;X8Y19/CE2/E211;1"
          }
        },
        "data_DFFCE_D_3_Q[1]": {
          "hide_name": 0,
          "bits": [ 9254 ] ,
          "attributes": {
            "ROUTING": "X8Y21/N270;X8Y21/N270/N131;1;X8Y20/B7;X8Y20/B7/N271;1;X8Y22/N130;X8Y22/N130/Q5;1;X8Y21/D7;X8Y21/D7/N131;1;X8Y22/Q5;;1;X8Y22/X04;X8Y22/X04/Q5;1;X8Y22/C0;X8Y22/C0/X04;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data[4]": {
          "hide_name": 0,
          "bits": [ 9253 ] ,
          "attributes": {
            "ROUTING": "X8Y22/N270;X8Y22/N270/W131;1;X8Y21/B7;X8Y21/B7/N271;1;X8Y22/A5;X8Y22/A5/W131;1;X8Y22/XD5;X8Y22/XD5/A5;1;X9Y22/Q4;;1;X9Y22/W130;X9Y22/W130/Q4;1;X8Y22/A0;X8Y22/A0/W131;1",
            "hdlname": "uart tx_buffer",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:68.22-68.31"
          }
        },
        "data_DFFCE_D_3_Q[0]": {
          "hide_name": 0,
          "bits": [ 9250 ] ,
          "attributes": {
            "ROUTING": "X8Y21/E130;X8Y21/E130/Q4;1;X8Y21/C2;X8Y21/C2/E130;1;X8Y21/E100;X8Y21/E100/Q4;1;X8Y21/E220;X8Y21/E220/E100;1;X8Y21/C7;X8Y21/C7/E220;1;X8Y21/Q4;;1;X8Y21/SN20;X8Y21/SN20/Q4;1;X8Y20/A7;X8Y20/A7/N121;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data[5]": {
          "hide_name": 0,
          "bits": [ 9249 ] ,
          "attributes": {
            "ROUTING": "X11Y21/W220;X11Y21/W220/Q2;1;X9Y21/W230;X9Y21/W230/W222;1;X8Y21/X02;X8Y21/X02/W231;1;X8Y21/A2;X8Y21/A2/X02;1;X8Y21/X03;X8Y21/X03/W262;1;X8Y21/A7;X8Y21/A7/X03;1;X11Y21/Q2;;1;X11Y21/EW20;X11Y21/EW20/Q2;1;X10Y21/W260;X10Y21/W260/W121;1;X8Y21/C4;X8Y21/C4/W262;1;X8Y21/XD4;X8Y21/XD4/C4;1",
            "hdlname": "uart tx_buffer",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:68.22-68.31"
          }
        },
        "data_DFFCE_D_Q[1]": {
          "hide_name": 0,
          "bits": [ 9246 ] ,
          "attributes": {
            "ROUTING": "X7Y21/E130;X7Y21/E130/Q3;1;X8Y21/B1;X8Y21/B1/E131;1;X7Y21/Q3;;1;X7Y21/W130;X7Y21/W130/Q3;1;X7Y21/B7;X7Y21/B7/W130;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data[6]": {
          "hide_name": 0,
          "bits": [ 9243 ] ,
          "attributes": {
            "ROUTING": "X7Y21/A3;X7Y21/A3/W252;1;X7Y21/XD3;X7Y21/XD3/A3;1;X9Y20/Q1;;1;X9Y20/SN10;X9Y20/SN10/Q1;1;X9Y21/W250;X9Y21/W250/S111;1;X8Y21/A1;X8Y21/A1/W251;1",
            "hdlname": "uart tx_buffer",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:68.22-68.31"
          }
        },
        "data_DFFCE_D_Q[0]": {
          "hide_name": 0,
          "bits": [ 9240 ] ,
          "attributes": {
            "ROUTING": "X7Y21/W200;X7Y21/W200/Q0;1;X7Y21/A7;X7Y21/A7/W200;1;X7Y21/Q0;;1;X7Y21/EW20;X7Y21/EW20/Q0;1;X8Y21/C3;X8Y21/C3/E121;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "data[7]": {
          "hide_name": 0,
          "bits": [ 9239 ] ,
          "attributes": {
            "ROUTING": "X8Y21/X05;X8Y21/X05/W222;1;X8Y21/A3;X8Y21/A3/X05;1;X10Y21/Q2;;1;X10Y21/W220;X10Y21/W220/Q2;1;X8Y21/W230;X8Y21/W230/W222;1;X7Y21/B0;X7Y21/B0/W231;1;X7Y21/XD0;X7Y21/XD0/B0;1",
            "hdlname": "uart tx_buffer",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:68.22-68.31"
          }
        },
        "uart.clk": {
          "hide_name": 0,
          "bits": [ 9237 ] ,
          "attributes": {
            "ROUTING": "X2Y40/S240;X2Y40/S240/E242;1;X2Y41/CLK0;X2Y41/CLK0/S241;1;X6Y21/CLK0;X6Y21/CLK0/X02;1;X2Y36/S210;X2Y36/S210/S212;1;X2Y38/S240;X2Y38/S240/S212;1;X2Y39/CLK1;X2Y39/CLK1/S241;1;X4Y22/N230;X4Y22/N230/E231;1;X4Y21/X02;X4Y21/X02/N231;1;X4Y21/CLK2;X4Y21/CLK2/X02;1;X3Y34/E260;X3Y34/E260/S262;1;X4Y34/X03;X4Y34/X03/E261;1;X4Y34/CLK2;X4Y34/CLK2/X03;1;X7Y19/CLK2;X7Y19/CLK2/E242;1;X1Y41/X03;X1Y41/X03/S261;1;X1Y41/CLK2;X1Y41/CLK2/X03;1;X3Y33/CLK1;X3Y33/CLK1/X03;1;X1Y42/CLK2;X1Y42/CLK2/X02;1;X3Y20/S210;X3Y20/S210/E212;1;X3Y22/S240;X3Y22/S240/S212;1;X3Y24/S240;X3Y24/S240/S242;1;X3Y26/S250;X3Y26/S250/S242;1;X3Y28/S250;X3Y28/S250/S252;1;X3Y30/S830;X3Y30/S830/S252;1;X3Y38/S100;X3Y38/S100/S838;1;X3Y38/N210;X3Y38/N210/S100;1;X3Y36/N240;X3Y36/N240/N212;1;X3Y35/CLK2;X3Y35/CLK2/N241;1;X1Y43/CLK2;X1Y43/CLK2/X04;1;X8Y19/CLK2;X8Y19/CLK2/E241;1;X1Y33/E220;X1Y33/E220/S221;1;X3Y33/X01;X3Y33/X01/E222;1;X3Y33/CLK2;X3Y33/CLK2/X01;1;X7Y19/CLK0;X7Y19/CLK0/E242;1;X2Y32/X03;X2Y32/X03/E261;1;X2Y32/CLK1;X2Y32/CLK1/X03;1;X2Y37/CLK2;X2Y37/CLK2/X04;1;X1Y35/E220;X1Y35/E220/S221;1;X3Y35/X01;X3Y35/X01/E222;1;X3Y35/CLK1;X3Y35/CLK1/X01;1;X2Y40/S250;X2Y40/S250/E251;1;X2Y42/S200;X2Y42/S200/S252;1;X2Y43/X01;X2Y43/X01/S201;1;X2Y43/CLK1;X2Y43/CLK1/X01;1;X6Y21/CLK2;X6Y21/CLK2/X02;1;X5Y22/E260;X5Y22/E260/E232;1;X7Y22/N260;X7Y22/N260/E262;1;X7Y21/X03;X7Y21/X03/N261;1;X7Y21/CLK0;X7Y21/CLK0/X03;1;X5Y20/CLK2;X5Y20/CLK2/E242;1;X5Y21/CLK1;X5Y21/CLK1/S241;1;X4Y22/CLK2;X4Y22/CLK2/X02;1;X1Y32/CLK1;X1Y32/CLK1/X01;1;X1Y42/S270;X1Y42/S270/S262;1;X1Y43/X04;X1Y43/X04/S271;1;X1Y43/CLK0;X1Y43/CLK0/X04;1;X5Y22/CLK0;X5Y22/CLK0/S242;1;X1Y22/E230;X1Y22/E230/S804;1;X3Y22/E230;X3Y22/E230/E232;1;X4Y22/X02;X4Y22/X02/E231;1;X4Y22/CLK1;X4Y22/CLK1/X02;1;X4Y21/CLK1;X4Y21/CLK1/S241;1;X5Y19/CLK2;X5Y19/CLK2/X02;1;X3Y32/S260;X3Y32/S260/E262;1;X3Y33/X03;X3Y33/X03/S261;1;X1Y36/W830;X1Y36/W830/S834;1;X2Y36/S250;X2Y36/S250/E834;1;X2Y37/X04;X2Y37/X04/S251;1;X2Y37/CLK1;X2Y37/CLK1/X04;1;X5Y20/CLK1;X5Y20/CLK1/E242;1;X8Y22/CLK0;X8Y22/CLK0/X01;1;X1Y36/S230;X1Y36/S230/S222;1;X1Y37/X02;X1Y37/X02/S231;1;X1Y37/CLK2;X1Y37/CLK2/X02;1;X4Y20/S240;X4Y20/S240/E241;1;X4Y22/S820;X4Y22/S820/S242;1;X4Y30/S270;X4Y30/S270/S828;1;X4Y32/S270;X4Y32/S270/S272;1;X4Y34/X02;X4Y34/X02/S272;1;X4Y34/CLK0;X4Y34/CLK0/X02;1;X8Y22/N200;X8Y22/N200/W201;1;X8Y21/X01;X8Y21/X01/N201;1;X8Y21/CLK2;X8Y21/CLK2/X01;1;X8Y22/X01;X8Y22/X01/W201;1;X8Y22/CLK2;X8Y22/CLK2/X01;1;X5Y22/N230;X5Y22/N230/E804;1;X5Y21/E230;X5Y21/E230/N231;1;X6Y21/X02;X6Y21/X02/E231;1;X6Y21/CLK1;X6Y21/CLK1/X02;1;X4Y34/S260;X4Y34/S260/S262;1;X4Y35/X03;X4Y35/X03/S261;1;X4Y35/CLK1;X4Y35/CLK1/X03;1;X1Y44/N210;X1Y44/N210/S818;1;X1Y42/X02;X1Y42/X02/N212;1;X1Y42/CLK0;X1Y42/CLK0/X02;1;X2Y38/X04;X2Y38/X04/N252;1;X2Y38/CLK1;X2Y38/CLK1/X04;1;X7Y19/E240;X7Y19/E240/E242;1;X8Y19/CLK0;X8Y19/CLK0/E241;1;X7Y22/W200;X7Y22/W200/W202;1;X6Y22/X01;X6Y22/X01/W201;1;X6Y22/CLK2;X6Y22/CLK2/X01;1;X5Y21/CLK2;X5Y21/CLK2/S241;1;X1Y34/S220;X1Y34/S220/S222;1;X1Y36/S810;X1Y36/S810/S222;1;X1Y40/W210;X1Y40/W210/S814;1;X0Y40/E240;X0Y40/E240/E212;1;X1Y40/CLK0;X1Y40/CLK0/E241;1;X5Y19/X02;X5Y19/X02/E212;1;X5Y19/CLK1;X5Y19/CLK1/X02;1;X7Y22/E240;X7Y22/E240/E242;1;X8Y22/CLK1;X8Y22/CLK1/E241;1;X5Y20/S240;X5Y20/S240/E242;1;X5Y22/E240;X5Y22/E240/S242;1;X6Y22/CLK0;X6Y22/CLK0/E241;1;X1Y40/E250;X1Y40/E250/S838;1;X2Y40/N250;X2Y40/N250/E251;1;X2Y39/X04;X2Y39/X04/N251;1;X2Y39/CLK2;X2Y39/CLK2/X04;1;X1Y19/E210;X1Y19/E210/S211;1;X3Y19/E210;X3Y19/E210/E212;1;X5Y19/E240;X5Y19/E240/E212;1;X7Y19/CLK1;X7Y19/CLK1/E242;1;X1Y32/CLK2;X1Y32/CLK2/X01;1;X1Y20/S240;X1Y20/S240/S212;1;X1Y22/S820;X1Y22/S820/S242;1;X1Y30/S270;X1Y30/S270/S828;1;X1Y32/S220;X1Y32/S220/S272;1;X1Y33/X01;X1Y33/X01/S221;1;X1Y33/CLK2;X1Y33/CLK2/X01;1;X1Y22/E800;X1Y22/E800/S804;1;X9Y22/W200;X9Y22/W200/E808;1;X7Y22/N200;X7Y22/N200/W202;1;X7Y21/X01;X7Y21/X01/N201;1;X7Y21/CLK1;X7Y21/CLK1/X01;1;X1Y32/X01;X1Y32/X01/S262;1;X1Y32/CLK0;X1Y32/CLK0/X01;1;X2Y20/S210;X2Y20/S210/E211;1;X2Y22/S810;X2Y22/S810/S212;1;X2Y30/S210;X2Y30/S210/S818;1;X2Y32/S210;X2Y32/S210/S212;1;X2Y34/S210;X2Y34/S210/S212;1;X2Y36/S810;X2Y36/S810/S212;1;X2Y44/N220;X2Y44/N220/S818;1;X2Y42/X01;X2Y42/X01/N222;1;X2Y42/CLK1;X2Y42/CLK1/X01;1;X1Y18/S210;X1Y18/S210/S202;1;X1Y20/E210;X1Y20/E210/S212;1;X3Y20/E240;X3Y20/E240/E212;1;X4Y20/CLK1;X4Y20/CLK1/E241;1;X1Y32/E260;X1Y32/E260/S262;1;X3Y32/E260;X3Y32/E260/E262;1;X4Y32/S260;X4Y32/S260/E261;1;X4Y34/X01;X4Y34/X01/S262;1;X4Y34/CLK1;X4Y34/CLK1/X01;1;X0Y6/F6;;1;X0Y6/E130;X0Y6/E130/F6;1;X1Y6/S830;X1Y6/S830/E131;1;X1Y14/S250;X1Y14/S250/S838;1;X1Y16/S200;X1Y16/S200/S252;1;X1Y18/S800;X1Y18/S800/S202;1;X1Y26/S230;X1Y26/S230/S808;1;X1Y28/S260;X1Y28/S260/S232;1;X1Y30/S260;X1Y30/S260/S262;1;X1Y32/S830;X1Y32/S830/S262;1;X1Y40/S260;X1Y40/S260/S838;1;X1Y42/X01;X1Y42/X01/S262;1;X1Y42/CLK1;X1Y42/CLK1/X01;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:67.16-67.19",
            "hdlname": "uart clk"
          }
        },
        "data_DFFCE_D_CE": {
          "hide_name": 0,
          "bits": [ 9236 ] ,
          "attributes": {
            "ROUTING": "X8Y22/CE2;X8Y22/CE2/S211;1;X7Y21/CE1;X7Y21/CE1/X05;1;X7Y21/S100;X7Y21/S100/F2;1;X7Y21/E210;X7Y21/E210/S100;1;X8Y21/CE2;X8Y21/CE2/E211;1;X8Y22/CE0;X8Y22/CE0/S211;1;X7Y21/X05;X7Y21/X05/F2;1;X7Y21/CE0;X7Y21/CE0/X05;1;X7Y21/F2;;1;X7Y21/EW10;X7Y21/EW10/F2;1;X8Y21/S210;X8Y21/S210/E111;1;X8Y22/CE1;X8Y22/CE1/S211;1"
          }
        },
        "btn1": {
          "hide_name": 0,
          "bits": [ 9198 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:4.16-4.20"
          }
        },
        "ascii_counter_DFFR_Q_RESET_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9231 ] ,
          "attributes": {
            "ROUTING": "X9Y21/F6;;1;X9Y21/SN10;X9Y21/SN10/F6;1;X9Y22/D6;X9Y22/D6/S111;1",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ascii_counter_DFFR_Q_RESET_LUT4_F_I3[0]": {
          "hide_name": 0,
          "bits": [ 9230 ] ,
          "attributes": {
            "ROUTING": "X6Y35/W250;X6Y35/W250/W242;1;X4Y35/N250;X4Y35/N250/W252;1;X4Y34/X06;X4Y34/X06/N251;1;X4Y34/LSR0;X4Y34/LSR0/X06;1;X9Y20/LSR2;X9Y20/LSR2/S271;1;X3Y33/LSR1;X3Y33/LSR1/S272;1;X4Y21/LSR1;X4Y21/LSR1/X05;1;X8Y21/LSR2;X8Y21/LSR2/W211;1;X4Y35/N270;X4Y35/N270/E271;1;X4Y34/LSR2;X4Y34/LSR2/N271;1;X4Y22/LSR2;X4Y22/LSR2/X06;1;X9Y22/LSR1;X9Y22/LSR1/X06;1;X3Y33/S820;X3Y33/S820/S242;1;X3Y37/W270;X3Y37/W270/S824;1;X2Y37/S270;X2Y37/S270/W271;1;X2Y38/LSR1;X2Y38/LSR1/S271;1;X3Y31/S240;X3Y31/S240/W824;1;X3Y32/W240;X3Y32/W240/S241;1;X2Y32/X07;X2Y32/X07/W241;1;X2Y32/LSR1;X2Y32/LSR1/X07;1;X3Y31/S270;X3Y31/S270/W824;1;X3Y33/LSR2;X3Y33/LSR2/S272;1;X3Y42/S210;X3Y42/S210/S202;1;X3Y43/W210;X3Y43/W210/S211;1;X2Y43/LSR1;X2Y43/LSR1/W211;1;X8Y19/LSR0;X8Y19/LSR0/N271;1;X3Y39/S100;X3Y39/S100/S828;1;X3Y39/W210;X3Y39/W210/S100;1;X2Y39/LSR1;X2Y39/LSR1/W211;1;X3Y31/S820;X3Y31/S820/W824;1;X3Y39/S240;X3Y39/S240/S828;1;X3Y41/W240;X3Y41/W240/S242;1;X2Y41/X07;X2Y41/X07/W241;1;X2Y41/LSR0;X2Y41/LSR0/X07;1;X46Y32/W270;X46Y32/W270/S271;1;X44Y32/W270;X44Y32/W270/W272;1;X42Y32/W270;X42Y32/W270/W272;1;X40Y32/W820;X40Y32/W820/W272;1;X32Y32/W240;X32Y32/W240/W828;1;X30Y32/W240;X30Y32/W240/W242;1;X28Y32/W240;X28Y32/W240/W242;1;X26Y32/W250;X26Y32/W250/W242;1;X24Y32/W200;X24Y32/W200/W252;1;X22Y32/W800;X22Y32/W800/W202;1;X14Y32/W230;X14Y32/W230/W808;1;X12Y32/W230;X12Y32/W230/W232;1;X10Y32/W260;X10Y32/W260/W232;1;X8Y32/W270;X8Y32/W270/W262;1;X6Y32/W820;X6Y32/W820/W272;1;X1Y32/W270;X1Y32/W270/E828;1;X0Y32/E270;X0Y32/E270/E272;1;X1Y32/LSR1;X1Y32/LSR1/E271;1;X11Y21/W230;X11Y21/W230/W808;1;X10Y21/X06;X10Y21/X06/W231;1;X10Y21/LSR1;X10Y21/LSR1/X06;1;X44Y31/W260;X44Y31/W260/S262;1;X42Y31/W260;X42Y31/W260/W262;1;X40Y31/W830;X40Y31/W830/W262;1;X32Y31/W800;X32Y31/W800/W838;1;X24Y31/W130;X24Y31/W130/W808;1;X23Y31/W230;X23Y31/W230/W131;1;X21Y31/W230;X21Y31/W230/W232;1;X19Y31/W260;X19Y31/W260/W232;1;X17Y31/W270;X17Y31/W270/W262;1;X15Y31/W270;X15Y31/W270/W272;1;X13Y31/W270;X13Y31/W270/W272;1;X11Y31/W270;X11Y31/W270/W272;1;X9Y31/W270;X9Y31/W270/W272;1;X7Y31/W820;X7Y31/W820/W272;1;X0Y31/E130;X0Y31/E130/E828;1;X1Y31/S270;X1Y31/S270/E131;1;X1Y32/LSR2;X1Y32/LSR2/S271;1;X1Y40/X08;X1Y40/X08/S231;1;X1Y40/LSR0;X1Y40/LSR0/X08;1;X6Y33/W260;X6Y33/W260/W838;1;X4Y33/S260;X4Y33/S260/W262;1;X4Y34/X05;X4Y34/X05/S261;1;X4Y34/LSR1;X4Y34/LSR1/X05;1;X2Y37/S260;X2Y37/S260/S262;1;X2Y39/S270;X2Y39/S270/S262;1;X2Y41/S270;X2Y41/S270/S272;1;X2Y42/LSR1;X2Y42/LSR1/S271;1;X5Y19/LSR1;X5Y19/LSR1/X07;1;X6Y21/LSR0;X6Y21/LSR0/X05;1;X3Y35/LSR1;X3Y35/LSR1/X07;1;X1Y42/LSR2;X1Y42/LSR2/S271;1;X2Y35/S260;X2Y35/S260/W261;1;X2Y37/X05;X2Y37/X05/S262;1;X2Y37/LSR2;X2Y37/LSR2/X05;1;X1Y41/S270;X1Y41/S270/E271;1;X1Y42/LSR1;X1Y42/LSR1/S271;1;X5Y22/W230;X5Y22/W230/W232;1;X4Y22/X06;X4Y22/X06/W231;1;X4Y22/LSR1;X4Y22/LSR1/X06;1;X1Y45/N260;X1Y45/N260/S838;1;X1Y43/X07;X1Y43/X07/N262;1;X1Y43/LSR0;X1Y43/LSR0/X07;1;X8Y22/LSR0;X8Y22/LSR0/X06;1;X4Y20/X05;X4Y20/X05/S261;1;X4Y20/LSR1;X4Y20/LSR1/X05;1;X3Y35/W260;X3Y35/W260/W838;1;X1Y35/S260;X1Y35/S260/W262;1;X1Y37/S830;X1Y37/S830/S262;1;X1Y41/W260;X1Y41/W260/S834;1;X0Y41/E270;X0Y41/E270/E262;1;X1Y41/LSR2;X1Y41/LSR2/E271;1;X6Y21/W230;X6Y21/W230/W222;1;X5Y21/X06;X5Y21/X06/W231;1;X5Y21/LSR2;X5Y21/LSR2/X06;1;X1Y43/X05;X1Y43/X05/S262;1;X1Y43/LSR2;X1Y43/LSR2/X05;1;X8Y21/W250;X8Y21/W250/S252;1;X6Y21/W200;X6Y21/W200/W252;1;X5Y21/X05;X5Y21/X05/W201;1;X5Y21/LSR1;X5Y21/LSR1/X05;1;X1Y32/LSR0;X1Y32/LSR0/S271;1;X6Y22/LSR0;X6Y22/LSR0/X06;1;X4Y21/X05;X4Y21/X05/W202;1;X1Y33/S830;X1Y33/S830/E838;1;X1Y37/W260;X1Y37/W260/S834;1;X0Y37/E270;X0Y37/E270/E262;1;X1Y37/LSR2;X1Y37/LSR2/E271;1;X5Y19/X07;X5Y19/X07/W261;1;X5Y19/LSR2;X5Y19/LSR2/X07;1;X1Y39/S230;X1Y39/S230/W804;1;X1Y41/S260;X1Y41/S260/S232;1;X1Y42/X05;X1Y42/X05/S261;1;X1Y42/LSR0;X1Y42/LSR0/X05;1;X10Y22/X06;X10Y22/X06/W231;1;X10Y22/LSR0;X10Y22/LSR0/X06;1;X6Y22/X06;X6Y22/X06/W231;1;X6Y22/LSR2;X6Y22/LSR2/X06;1;X8Y22/LSR2;X8Y22/LSR2/X06;1;X10Y21/W270;X10Y21/W270/W131;1;X8Y21/W220;X8Y21/W220/W272;1;X6Y21/X05;X6Y21/X05/W222;1;X6Y21/LSR2;X6Y21/LSR2/X05;1;X44Y35/W250;X44Y35/W250/S834;1;X42Y35/W250;X42Y35/W250/W252;1;X40Y35/W250;X40Y35/W250/W252;1;X38Y35/W830;X38Y35/W830/W252;1;X30Y35/W800;X30Y35/W800/W838;1;X22Y35/W800;X22Y35/W800/W808;1;X14Y35/W200;X14Y35/W200/W808;1;X12Y35/W210;X12Y35/W210/W202;1;X10Y35/W210;X10Y35/W210/W212;1;X8Y35/W240;X8Y35/W240/W212;1;X6Y35/W240;X6Y35/W240/W242;1;X4Y35/W240;X4Y35/W240/W242;1;X3Y35/X07;X3Y35/X07/W241;1;X3Y35/LSR2;X3Y35/LSR2/X07;1;X8Y22/X06;X8Y22/X06/W231;1;X8Y22/LSR1;X8Y22/LSR1/X06;1;X8Y19/S250;X8Y19/S250/W838;1;X3Y40/S200;X3Y40/S200/S101;1;X3Y35/E270;X3Y35/E270/S824;1;X11Y21/W130;X11Y21/W130/W808;1;X10Y21/N270;X10Y21/N270/W131;1;X10Y20/E270;X10Y20/E270/N271;1;X11Y20/S270;X11Y20/S270/E271;1;X11Y21/LSR1;X11Y21/LSR1/S271;1;X9Y20/LSR0;X9Y20/LSR0/S271;1;X5Y20/LSR2;X5Y20/LSR2/X05;1;X7Y21/LSR1;X7Y21/LSR1/W212;1;X5Y19/S260;X5Y19/S260/W261;1;X5Y20/X05;X5Y20/X05/S261;1;X5Y20/LSR1;X5Y20/LSR1/X05;1;X7Y19/LSR1;X7Y19/LSR1/X07;1;X8Y19/E130;X8Y19/E130/W838;1;X9Y19/S270;X9Y19/S270/E131;1;X9Y20/W270;X9Y20/W270/S271;1;X8Y20/N270;X8Y20/N270/W271;1;X8Y19/LSR2;X8Y19/LSR2/N271;1;X9Y22/LSR2;X9Y22/LSR2/X06;1;X7Y19/LSR0;X7Y19/LSR0/X07;1;X5Y39/W260;X5Y39/W260/W232;1;X3Y39/W270;X3Y39/W270/W262;1;X2Y39/X08;X2Y39/X08/W271;1;X2Y39/LSR2;X2Y39/LSR2/X08;1;X46Y33/W270;X46Y33/W270/S272;1;X44Y33/W220;X44Y33/W220/W272;1;X42Y33/W220;X42Y33/W220/W222;1;X40Y33/W230;X40Y33/W230/W222;1;X38Y33/W230;X38Y33/W230/W232;1;X36Y33/W260;X36Y33/W260/W232;1;X34Y33/W260;X34Y33/W260/W262;1;X32Y33/W270;X32Y33/W270/W262;1;X30Y33/W220;X30Y33/W220/W272;1;X28Y33/W220;X28Y33/W220/W222;1;X26Y33/W230;X26Y33/W230/W222;1;X24Y33/W260;X24Y33/W260/W232;1;X22Y33/W830;X22Y33/W830/W262;1;X14Y33/W830;X14Y33/W830/W838;1;X6Y33/W830;X6Y33/W830/W838;1;X1Y33/W260;X1Y33/W260/E838;1;X0Y33/E270;X0Y33/E270/E262;1;X1Y33/LSR2;X1Y33/LSR2/E271;1;X7Y21/W210;X7Y21/W210/W212;1;X6Y21/LSR1;X6Y21/LSR1/W211;1;X6Y19/W260;X6Y19/W260/W262;1;X4Y19/S260;X4Y19/S260/W262;1;X4Y21/X07;X4Y21/X07/S262;1;X4Y21/LSR2;X4Y21/LSR2/X07;1;X9Y22/X06;X9Y22/X06/W232;1;X9Y22/A6;X9Y22/A6/X06;1;X44Y29/S260;X44Y29/S260/W262;1;X44Y31/S830;X44Y31/S830/S262;1;X44Y39/W260;X44Y39/W260/S838;1;X42Y39/W830;X42Y39/W830/W262;1;X34Y39/W100;X34Y39/W100/W838;1;X33Y39/W800;X33Y39/W800/W101;1;X25Y39/W800;X25Y39/W800/W808;1;X17Y39/W230;X17Y39/W230/W808;1;X15Y39/W800;X15Y39/W800/W232;1;X7Y39/W230;X7Y39/W230/W808;1;X5Y39/W800;X5Y39/W800/W232;1;X2Y35/S240;X2Y35/S240/W242;1;X2Y37/LSR1;X2Y37/LSR1/X07;1;X2Y37/X07;X2Y37/X07/S242;1;X44Y19/W830;X44Y19/W830/N838;1;X36Y19/W100;X36Y19/W100/W838;1;X35Y19/W200;X35Y19/W200/W101;1;X33Y19/W800;X33Y19/W800/W202;1;X25Y19/W130;X25Y19/W130/W808;1;X24Y19/W830;X24Y19/W830/W131;1;X16Y19/W830;X16Y19/W830/W838;1;X8Y19/W260;X8Y19/W260/W838;1;X7Y19/X07;X7Y19/X07/W261;1;X7Y19/LSR2;X7Y19/LSR2/X07;1;X25Y21/W230;X25Y21/W230/N232;1;X23Y21/W230;X23Y21/W230/W232;1;X21Y21/W230;X21Y21/W230/W232;1;X19Y21/W800;X19Y21/W800/W232;1;X11Y21/W200;X11Y21/W200/W808;1;X9Y21/W210;X9Y21/W210/W202;1;X7Y21/LSR0;X7Y21/LSR0/W212;1;X46Y29/W260;X46Y29/W260/W838;1;X44Y29/N260;X44Y29/N260/W262;1;X44Y27/N830;X44Y27/N830/N262;1;X44Y23/W830;X44Y23/W830/N834;1;X36Y23/W800;X36Y23/W800/W838;1;X28Y23/W130;X28Y23/W130/W808;1;X27Y23/W230;X27Y23/W230/W131;1;X25Y23/N230;X25Y23/N230/W232;1;X25Y22/W230;X25Y22/W230/N231;1;X23Y22/W230;X23Y22/W230/W232;1;X21Y22/W230;X21Y22/W230/W232;1;X19Y22/W800;X19Y22/W800/W232;1;X11Y22/W230;X11Y22/W230/W808;1;X9Y22/W230;X9Y22/W230/W232;1;X7Y22/W230;X7Y22/W230/W232;1;X5Y22/X06;X5Y22/X06/W232;1;X5Y22/LSR0;X5Y22/LSR0/X06;1;X55Y29/Q6;;1;X55Y29/E260;X55Y29/E260/Q6;1;X54Y29/W830;X54Y29/W830/W262;1;X46Y29/S260;X46Y29/S260/W838;1;X46Y31/S270;X46Y31/S270/S262;1;X46Y33/S220;X46Y33/S220/S272;1;X46Y35/W220;X46Y35/W220/S222;1;X44Y35/W810;X44Y35/W810/W222;1;X36Y35/W220;X36Y35/W220/W818;1;X34Y35/W230;X34Y35/W230/W222;1;X32Y35/W260;X32Y35/W260/W232;1;X30Y35/W260;X30Y35/W260/W262;1;X28Y35/W270;X28Y35/W270/W262;1;X26Y35/W220;X26Y35/W220/W272;1;X24Y35/W220;X24Y35/W220/W222;1;X22Y35/W220;X22Y35/W220/W222;1;X20Y35/W810;X20Y35/W810/W222;1;X12Y35/W130;X12Y35/W130/W818;1;X11Y35/W830;X11Y35/W830/W131;1;X3Y35/E260;X3Y35/E260/W838;1;X4Y35/X07;X4Y35/X07/E261;1;X4Y35/LSR1;X4Y35/LSR1/X07;1",
            "hdlname": "uart rst",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:66.16-66.19",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "ascii_counter[0]": {
          "hide_name": 0,
          "bits": [ 9227 ] ,
          "attributes": {
            "ROUTING": "X9Y22/SN10;X9Y22/SN10/Q0;1;X9Y21/A1;X9Y21/A1/N111;1;X9Y22/N130;X9Y22/N130/Q0;1;X9Y22/C6;X9Y22/C6/N130;1;X9Y22/Q0;;1;X9Y22/N200;X9Y22/N200/Q0;1;X9Y22/A1;X9Y22/A1/N200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "data_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9225 ] ,
          "attributes": {
            "ROUTING": "X9Y22/B2;X9Y22/B2/F1;1;X9Y22/XD2;X9Y22/XD2/B2;1;X9Y22/F1;;1;X9Y22/B0;X9Y22/B0/F1;1;X9Y22/XD0;X9Y22/XD0/B0;1"
          }
        },
        "ascii_counter[1]": {
          "hide_name": 0,
          "bits": [ 9223 ] ,
          "attributes": {
            "ROUTING": "X9Y22/N210;X9Y22/N210/W211;1;X9Y21/X02;X9Y21/X02/N211;1;X9Y21/A2;X9Y21/A2/X02;1;X10Y21/Q4;;1;X10Y21/SN10;X10Y21/SN10/Q4;1;X10Y22/W210;X10Y22/W210/S111;1;X9Y22/B6;X9Y22/B6/W211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "d:\\FPGA_Projects\\Toolchains\\oss-cad-suite\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "data_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9221 ] ,
          "attributes": {
            "ROUTING": "X10Y21/D4;X10Y21/D4/E101;1;X10Y21/XD4;X10Y21/XD4/D4;1;X9Y21/F2;;1;X9Y21/E100;X9Y21/E100/F2;1;X10Y21/S240;X10Y21/S240/E101;1;X10Y22/C0;X10Y22/C0/S241;1;X10Y22/XD0;X10Y22/XD0/C0;1"
          }
        },
        "ascii_counter[2]": {
          "hide_name": 0,
          "bits": [ 9219 ] ,
          "attributes": {
            "ROUTING": "X9Y21/S130;X9Y21/S130/Q3;1;X9Y21/D6;X9Y21/D6/S130;1;X9Y21/Q3;;1;X9Y21/N130;X9Y21/N130/Q3;1;X9Y21/A3;X9Y21/A3/N130;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:11.11-11.24"
          }
        },
        "data_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9218 ] ,
          "attributes": {
            "ROUTING": "X9Y21/N230;X9Y21/N230/F3;1;X9Y20/A4;X9Y20/A4/N231;1;X9Y20/XD4;X9Y20/XD4/A4;1;X9Y21/F3;;1;X9Y21/XD3;X9Y21/XD3/F3;1"
          }
        },
        "ascii_counter[3]": {
          "hide_name": 0,
          "bits": [ 9216 ] ,
          "attributes": {
            "ROUTING": "X9Y21/W100;X9Y21/W100/Q4;1;X9Y21/S230;X9Y21/S230/W100;1;X9Y21/C6;X9Y21/C6/S230;1;X9Y21/Q4;;1;X9Y21/N100;X9Y21/N100/Q4;1;X9Y21/S200;X9Y21/S200/N100;1;X9Y21/A4;X9Y21/A4/S200;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:11.11-11.24"
          }
        },
        "data_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9215 ] ,
          "attributes": {
            "ROUTING": "X9Y21/S240;X9Y21/S240/F4;1;X9Y22/D5;X9Y22/D5/S241;1;X9Y22/XD5;X9Y22/XD5/D5;1;X9Y21/F4;;1;X9Y21/XD4;X9Y21/XD4/F4;1"
          }
        },
        "ascii_counter[4]": {
          "hide_name": 0,
          "bits": [ 9213 ] ,
          "attributes": {
            "ROUTING": "X9Y21/A5;X9Y21/A5/Q5;1;X9Y21/Q5;;1;X9Y21/X08;X9Y21/X08/Q5;1;X9Y21/B6;X9Y21/B6/X08;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:11.11-11.24"
          }
        },
        "data_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9212 ] ,
          "attributes": {
            "ROUTING": "X9Y21/XD5;X9Y21/XD5/F5;1;X9Y21/F5;;1;X9Y21/S100;X9Y21/S100/F5;1;X9Y22/A4;X9Y22/A4/S101;1;X9Y22/XD4;X9Y22/XD4/A4;1"
          }
        },
        "ascii_counter_DFFR_Q_RESET": {
          "hide_name": 0,
          "bits": [ 9209 ] ,
          "attributes": {
            "ROUTING": "X9Y22/X07;X9Y22/X07/F6;1;X9Y22/LSR0;X9Y22/LSR0/X07;1;X9Y21/LSR1;X9Y21/LSR1/X05;1;X9Y22/SN20;X9Y22/SN20/F6;1;X9Y21/E220;X9Y21/E220/N121;1;X10Y21/X05;X10Y21/X05/E221;1;X10Y21/LSR2;X10Y21/LSR2/X05;1;X9Y22/F6;;1;X9Y22/N260;X9Y22/N260/F6;1;X9Y21/X05;X9Y21/X05/N261;1;X9Y21/LSR2;X9Y21/LSR2/X05;1"
          }
        },
        "ascii_counter[5]": {
          "hide_name": 0,
          "bits": [ 9208 ] ,
          "attributes": {
            "ROUTING": "X10Y21/N100;X10Y21/N100/Q5;1;X10Y21/A0;X10Y21/A0/N100;1;X10Y21/Q5;;1;X10Y21/W100;X10Y21/W100/Q5;1;X9Y21/W200;X9Y21/W200/W101;1;X9Y21/A6;X9Y21/A6/W200;1",
            "src": "d:\\FPGA_Projects\\Tang_Nano_20k\\Projects\\UART\\main.v:11.11-11.24"
          }
        },
        "data_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9207 ] ,
          "attributes": {
            "ROUTING": "X10Y21/D5;X10Y21/D5/F0;1;X10Y21/XD5;X10Y21/XD5/D5;1;X10Y21/F0;;1;X10Y21/EW10;X10Y21/EW10/F0;1;X11Y21/A2;X11Y21/A2/E111;1;X11Y21/XD2;X11Y21/XD2/A2;1"
          }
        },
        "btn1_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 9206 ] ,
          "attributes": {
            "ROUTING": "X9Y20/CLK2;X9Y20/CLK2/X02;1;X10Y21/CLK1;X10Y21/CLK1/X01;1;X9Y21/CLK1;X9Y21/CLK1/X01;1;X10Y21/W200;X10Y21/W200/W202;1;X9Y21/X01;X9Y21/X01/W201;1;X9Y21/CLK2;X9Y21/CLK2/X01;1;X11Y21/X01;X11Y21/X01/W201;1;X11Y21/CLK1;X11Y21/CLK1/X01;1;X9Y22/CLK1;X9Y22/CLK1/X04;1;X10Y21/W210;X10Y21/W210/W202;1;X9Y21/N210;X9Y21/N210/W211;1;X9Y20/X02;X9Y20/X02/N211;1;X9Y20/CLK0;X9Y20/CLK0/X02;1;X9Y22/CLK2;X9Y22/CLK2/X04;1;X10Y22/W100;X10Y22/W100/W838;1;X9Y22/S240;X9Y22/S240/W101;1;X9Y23/E240;X9Y23/E240/S241;1;X10Y23/N240;X10Y23/N240/E241;1;X10Y22/CLK0;X10Y22/CLK0/N241;1;X20Y21/W250;X20Y21/W250/N252;1;X18Y21/W250;X18Y21/W250/W252;1;X16Y21/W200;X16Y21/W200/W252;1;X14Y21/W200;X14Y21/W200/W202;1;X12Y21/W200;X12Y21/W200/W202;1;X10Y21/X01;X10Y21/X01/W202;1;X10Y21/CLK2;X10Y21/CLK2/X01;1;X55Y29/F6;;1;X55Y29/W100;X55Y29/W100/F6;1;X54Y29/W800;X54Y29/W800/W101;1;X46Y29/W810;X46Y29/W810/W808;1;X38Y29/W220;X38Y29/W220/W818;1;X36Y29/W220;X36Y29/W220/W222;1;X34Y29/W230;X34Y29/W230/W222;1;X32Y29/W800;X32Y29/W800/W232;1;X24Y29/N200;X24Y29/N200/W808;1;X24Y27/N210;X24Y27/N210/N202;1;X24Y25/N240;X24Y25/N240/N212;1;X24Y23/W240;X24Y23/W240/N242;1;X22Y23/W250;X22Y23/W250/W242;1;X20Y23/N250;X20Y23/N250/W252;1;X20Y22/W250;X20Y22/W250/N251;1;X18Y22/W830;X18Y22/W830/W252;1;X10Y22/W250;X10Y22/W250/W838;1;X9Y22/X04;X9Y22/X04/W251;1;X9Y22/CLK0;X9Y22/CLK0/X04;1"
          }
        }
      }
    }
  }
}
