module clk_wiz_0(
    clk_in1,  
    clk_out1, 
    clk_out2  
)
;
  input clk_in1;
  output clk_out1;
  output clk_out2;
endmodule