[root]
type=Root
children=testsys
eventq_index=0
full_system=true
sim_quantum=0
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[testsys]
type=ArmSystem
children=clk_domain cpu_cluster dvfs_handler iobridge iobus iocache mem_ctrls membus pci_devices0 pci_devices1 pci_devices2 pci_devices3 pci_devices4 realview terminal vncserver voltage_domain workload
auto_reset_addr=true
byte_order=little
cache_line_size=64
eventq_index=0
exit_on_work_items=false
gic_cpu_addr=738205696
have_crypto=false
have_large_asid_64=false
have_lpae=true
have_lse=true
have_pan=true
have_secel2=true
have_security=false
have_sve=true
have_tme=false
have_vhe=false
have_virtualization=false
highest_el_is_64=true
init_param=0
m5ops_base=268500992
mem_mode=timing
mem_ranges=2147483648:4294967296
memories=testsys.mem_ctrls.dram testsys.realview.bootmem testsys.realview.flash0 testsys.realview.flash1 testsys.realview.non_trusted_sram testsys.realview.trusted_sram testsys.realview.vram
mmap_using_noreserve=false
multi_proc=true
multi_thread=false
num_work_ids=16
phys_addr_range_64=40
readfile=/Users/c834u979/gem5-learning/gem5_config_scripts/rcS/single/hack_back_ckpt.rcS
redirect_paths=
reset_addr=0
semihosting=Null
shadow_rom_ranges=
shared_backstore=
sve_vl=1
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
workload=testsys.workload
system_port=testsys.membus.cpu_side_ports[1]

[testsys.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=testsys.voltage_domain

[testsys.cpu_cluster]
type=SubSystem
children=clk_domain cpus0 cpus1 cpus2 cpus3 l2 toL2Bus voltage_domain
eventq_index=0
thermal_domain=Null

[testsys.cpu_cluster.clk_domain]
type=SrcClockDomain
clock=250
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=testsys.cpu_cluster.voltage_domain

[testsys.cpu_cluster.cpus0]
type=MinorCPU
children=branchPred dcache dtb_walker_cache executeFuncUnits icache interrupts isa itb_walker_cache mmu power_state tracer
branchPred=testsys.cpu_cluster.cpus0.branchPred
checker=Null
clk_domain=testsys.cpu_cluster.clk_domain
cpu_id=0
decodeCycleInput=true
decodeInputBufferSize=3
decodeInputWidth=2
decodeToExecuteForwardDelay=1
do_checkpoint_insts=true
do_statistics_insts=true
enableIdling=true
eventq_index=0
executeAllowEarlyMemoryIssue=true
executeBranchDelay=1
executeCommitLimit=2
executeCycleInput=true
executeFuncUnits=testsys.cpu_cluster.cpus0.executeFuncUnits
executeInputBufferSize=7
executeInputWidth=2
executeIssueLimit=2
executeLSQMaxStoreBufferStoresPerCycle=2
executeLSQRequestsQueueSize=1
executeLSQStoreBufferSize=5
executeLSQTransfersQueueSize=2
executeMaxAccessesInMemory=2
executeMemoryCommitLimit=1
executeMemoryIssueLimit=1
executeMemoryWidth=0
executeSetTraceTimeOnCommit=true
executeSetTraceTimeOnIssue=false
fetch1FetchLimit=1
fetch1LineSnapWidth=0
fetch1LineWidth=0
fetch1ToFetch2BackwardDelay=1
fetch1ToFetch2ForwardDelay=1
fetch2CycleInput=true
fetch2InputBufferSize=2
fetch2ToDecodeForwardDelay=1
function_trace=false
function_trace_start=0
interrupts=testsys.cpu_cluster.cpus0.interrupts
isa=testsys.cpu_cluster.cpus0.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=testsys.cpu_cluster.cpus0.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=testsys.cpu_cluster.cpus0.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=testsys
threadPolicy=RoundRobin
tracer=testsys.cpu_cluster.cpus0.tracer
workload=
dcache_port=testsys.cpu_cluster.cpus0.dcache.cpu_side
icache_port=testsys.cpu_cluster.cpus0.icache.cpu_side

[testsys.cpu_cluster.cpus0.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=testsys.cpu_cluster.cpus0.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[testsys.cpu_cluster.cpus0.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[testsys.cpu_cluster.cpus0.dcache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=testsys.cpu_cluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=16
power_model=
power_state=testsys.cpu_cluster.cpus0.dcache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=testsys.cpu_cluster.cpus0.dcache.replacement_policy
response_latency=1
sequential_access=false
size=32768
system=testsys
tag_latency=2
tags=testsys.cpu_cluster.cpus0.dcache.tags
tgts_per_mshr=16
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=false
cpu_side=testsys.cpu_cluster.cpus0.dcache_port
mem_side=testsys.cpu_cluster.toL2Bus.cpu_side_ports[1]

[testsys.cpu_cluster.cpus0.dcache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus0.dcache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu_cluster.cpus0.dcache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=testsys.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu_cluster.cpus0.dcache.tags.indexing_policy
power_model=
power_state=testsys.cpu_cluster.cpus0.dcache.tags.power_state
replacement_policy=testsys.cpu_cluster.cpus0.dcache.replacement_policy
sequential_access=false
size=32768
system=testsys
tag_latency=2
warmup_percentage=0

[testsys.cpu_cluster.cpus0.dcache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=32768

[testsys.cpu_cluster.cpus0.dcache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus0.dtb_walker_cache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=testsys.cpu_cluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=6
power_model=
power_state=testsys.cpu_cluster.cpus0.dtb_walker_cache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=testsys.cpu_cluster.cpus0.dtb_walker_cache.replacement_policy
response_latency=4
sequential_access=false
size=1024
system=testsys
tag_latency=4
tags=testsys.cpu_cluster.cpus0.dtb_walker_cache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=true
cpu_side=testsys.cpu_cluster.cpus0.mmu.dtb_walker.port
mem_side=testsys.cpu_cluster.toL2Bus.cpu_side_ports[3]

[testsys.cpu_cluster.cpus0.dtb_walker_cache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus0.dtb_walker_cache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu_cluster.cpus0.dtb_walker_cache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=testsys.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.indexing_policy
power_model=
power_state=testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.power_state
replacement_policy=testsys.cpu_cluster.cpus0.dtb_walker_cache.replacement_policy
sequential_access=false
size=1024
system=testsys
tag_latency=4
warmup_percentage=0

[testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1024

[testsys.cpu_cluster.cpus0.dtb_walker_cache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus0.executeFuncUnits]
type=MinorFUPool
children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6 funcUnits7
eventq_index=0
funcUnits=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits0 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits1 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits2 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits3 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits5 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits6 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits7

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits0]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits0.opClasses
opLat=3
timings=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits0.timings

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits0.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits0.opClasses.opClasses

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits0.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits0.timings]
type=MinorFUTiming
children=opClasses
description=Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits0.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits0.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits1]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits1.opClasses
opLat=3
timings=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits1.timings

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits1.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits1.opClasses.opClasses

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits1.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits1.timings]
type=MinorFUTiming
children=opClasses
description=Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits1.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits1.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits2]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits2.opClasses
opLat=3
timings=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits2.timings

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits2.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits2.opClasses.opClasses

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits2.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntMult

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits2.timings]
type=MinorFUTiming
children=opClasses
description=Mul
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits2.timings.opClasses
srcRegsRelativeLats=0
suppress=false

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits2.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits3]
type=MinorFU
children=opClasses
cantForwardFromFUIndices=
eventq_index=0
issueLat=9
opClasses=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits3.opClasses
opLat=9
timings=

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits3.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits3.opClasses.opClasses

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits3.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntDiv

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses
opLat=6
timings=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.timings

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses]
type=MinorOpClassSet
children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27 opClasses28 opClasses29 opClasses30 opClasses31 opClasses32 opClasses33 opClasses34 opClasses35 opClasses36 opClasses37 opClasses38 opClasses39 opClasses40 opClasses41
eventq_index=0
opClasses=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses00 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses01 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses02 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses03 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses04 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses05 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses06 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses07 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses08 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses09 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses10 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses11 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses12 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses13 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses14 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses15 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses16 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses17 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses18 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses19 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses20 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses21 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses22 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses23 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses24 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses25 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses26 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses27 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses28 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses29 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses30 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses31 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses32 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses33 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses34 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses35 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses36 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses37 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses38 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses39 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses40 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses41

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses00]
type=MinorOpClass
eventq_index=0
opClass=FloatAdd

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses01]
type=MinorOpClass
eventq_index=0
opClass=FloatCmp

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses02]
type=MinorOpClass
eventq_index=0
opClass=FloatCvt

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses03]
type=MinorOpClass
eventq_index=0
opClass=FloatMisc

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses04]
type=MinorOpClass
eventq_index=0
opClass=FloatMult

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses05]
type=MinorOpClass
eventq_index=0
opClass=FloatMultAcc

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses06]
type=MinorOpClass
eventq_index=0
opClass=FloatDiv

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses07]
type=MinorOpClass
eventq_index=0
opClass=FloatSqrt

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses08]
type=MinorOpClass
eventq_index=0
opClass=SimdAdd

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses09]
type=MinorOpClass
eventq_index=0
opClass=SimdAddAcc

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses10]
type=MinorOpClass
eventq_index=0
opClass=SimdAlu

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses11]
type=MinorOpClass
eventq_index=0
opClass=SimdCmp

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses12]
type=MinorOpClass
eventq_index=0
opClass=SimdCvt

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses13]
type=MinorOpClass
eventq_index=0
opClass=SimdMisc

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses14]
type=MinorOpClass
eventq_index=0
opClass=SimdMult

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses15]
type=MinorOpClass
eventq_index=0
opClass=SimdMultAcc

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses16]
type=MinorOpClass
eventq_index=0
opClass=SimdShift

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses17]
type=MinorOpClass
eventq_index=0
opClass=SimdShiftAcc

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses18]
type=MinorOpClass
eventq_index=0
opClass=SimdDiv

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses19]
type=MinorOpClass
eventq_index=0
opClass=SimdSqrt

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses20]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAdd

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses21]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAlu

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses22]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCmp

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses23]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCvt

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses24]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatDiv

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses25]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMisc

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses26]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMult

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses27]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMultAcc

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses28]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatSqrt

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses29]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceAdd

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses30]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceAlu

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses31]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceCmp

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses32]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatReduceAdd

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses33]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatReduceCmp

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses34]
type=MinorOpClass
eventq_index=0
opClass=SimdAes

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses35]
type=MinorOpClass
eventq_index=0
opClass=SimdAesMix

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses36]
type=MinorOpClass
eventq_index=0
opClass=SimdSha1Hash

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses37]
type=MinorOpClass
eventq_index=0
opClass=SimdSha1Hash2

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses38]
type=MinorOpClass
eventq_index=0
opClass=SimdSha256Hash

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses39]
type=MinorOpClass
eventq_index=0
opClass=SimdSha256Hash2

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses40]
type=MinorOpClass
eventq_index=0
opClass=SimdShaSigma2

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.opClasses.opClasses41]
type=MinorOpClass
eventq_index=0
opClass=SimdShaSigma3

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.timings]
type=MinorFUTiming
children=opClasses
description=FloatSimd
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits4.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits5]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits5.opClasses
opLat=3
timings=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits5.timings

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits5.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits5.opClasses.opClasses

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits5.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=SimdPredAlu

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits5.timings]
type=MinorFUTiming
children=opClasses
description=Pred
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits5.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits5.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits6]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits6.opClasses
opLat=1
timings=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits6.timings

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits6.opClasses]
type=MinorOpClassSet
children=opClasses0 opClasses1 opClasses2 opClasses3
eventq_index=0
opClasses=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits6.opClasses.opClasses0 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits6.opClasses.opClasses1 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits6.opClasses.opClasses2 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits6.opClasses.opClasses3

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits6.opClasses.opClasses0]
type=MinorOpClass
eventq_index=0
opClass=MemRead

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits6.opClasses.opClasses1]
type=MinorOpClass
eventq_index=0
opClass=MemWrite

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits6.opClasses.opClasses2]
type=MinorOpClass
eventq_index=0
opClass=FloatMemRead

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits6.opClasses.opClasses3]
type=MinorOpClass
eventq_index=0
opClass=FloatMemWrite

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits6.timings]
type=MinorFUTiming
children=opClasses
description=Mem
eventq_index=0
extraAssumedLat=2
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits6.timings.opClasses
srcRegsRelativeLats=1
suppress=false

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits6.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits7]
type=MinorFU
children=opClasses
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits7.opClasses
opLat=1
timings=

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits7.opClasses]
type=MinorOpClassSet
children=opClasses0 opClasses1
eventq_index=0
opClasses=testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits7.opClasses.opClasses0 testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits7.opClasses.opClasses1

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits7.opClasses.opClasses0]
type=MinorOpClass
eventq_index=0
opClass=IprAccess

[testsys.cpu_cluster.cpus0.executeFuncUnits.funcUnits7.opClasses.opClasses1]
type=MinorOpClass
eventq_index=0
opClass=InstPrefetch

[testsys.cpu_cluster.cpus0.icache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=3
clk_domain=testsys.cpu_cluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=4
power_model=
power_state=testsys.cpu_cluster.cpus0.icache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=testsys.cpu_cluster.cpus0.icache.replacement_policy
response_latency=1
sequential_access=false
size=49152
system=testsys
tag_latency=1
tags=testsys.cpu_cluster.cpus0.icache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=testsys.cpu_cluster.cpus0.icache_port
mem_side=testsys.cpu_cluster.toL2Bus.cpu_side_ports[0]

[testsys.cpu_cluster.cpus0.icache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus0.icache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu_cluster.cpus0.icache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=3
block_size=64
clk_domain=testsys.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu_cluster.cpus0.icache.tags.indexing_policy
power_model=
power_state=testsys.cpu_cluster.cpus0.icache.tags.power_state
replacement_policy=testsys.cpu_cluster.cpus0.icache.replacement_policy
sequential_access=false
size=49152
system=testsys
tag_latency=1
warmup_percentage=0

[testsys.cpu_cluster.cpus0.icache.tags.indexing_policy]
type=SetAssociative
assoc=3
entry_size=64
eventq_index=0
size=49152

[testsys.cpu_cluster.cpus0.icache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus0.interrupts]
type=ArmInterrupts
eventq_index=0

[testsys.cpu_cluster.cpus0.isa]
type=ArmISA
decoderFlavor=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=15790086
id_aa64dfr1_el1=0
id_aa64isar0_el1=268435456
id_aa64isar1_el1=16846864
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052704
id_aa64mmfr2_el1=65536
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=285212672
id_isar6=1
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
id_mmfr4=0
impdef_nop=false
midr=0
pmu=Null
sve_vl_se=1
system=testsys

[testsys.cpu_cluster.cpus0.itb_walker_cache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=testsys.cpu_cluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=6
power_model=
power_state=testsys.cpu_cluster.cpus0.itb_walker_cache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=testsys.cpu_cluster.cpus0.itb_walker_cache.replacement_policy
response_latency=4
sequential_access=false
size=1024
system=testsys
tag_latency=4
tags=testsys.cpu_cluster.cpus0.itb_walker_cache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=true
cpu_side=testsys.cpu_cluster.cpus0.mmu.itb_walker.port
mem_side=testsys.cpu_cluster.toL2Bus.cpu_side_ports[2]

[testsys.cpu_cluster.cpus0.itb_walker_cache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus0.itb_walker_cache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu_cluster.cpus0.itb_walker_cache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=testsys.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu_cluster.cpus0.itb_walker_cache.tags.indexing_policy
power_model=
power_state=testsys.cpu_cluster.cpus0.itb_walker_cache.tags.power_state
replacement_policy=testsys.cpu_cluster.cpus0.itb_walker_cache.replacement_policy
sequential_access=false
size=1024
system=testsys
tag_latency=4
warmup_percentage=0

[testsys.cpu_cluster.cpus0.itb_walker_cache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1024

[testsys.cpu_cluster.cpus0.itb_walker_cache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus0.mmu]
type=ArmMMU
children=dtb dtb_walker itb itb_walker stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
dtb=testsys.cpu_cluster.cpus0.mmu.dtb
dtb_walker=testsys.cpu_cluster.cpus0.mmu.dtb_walker
eventq_index=0
itb=testsys.cpu_cluster.cpus0.mmu.itb
itb_walker=testsys.cpu_cluster.cpus0.mmu.itb_walker
stage2_dtb=testsys.cpu_cluster.cpus0.mmu.stage2_dtb
stage2_dtb_walker=testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker
stage2_itb=testsys.cpu_cluster.cpus0.mmu.stage2_itb
stage2_itb_walker=testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker
sys=testsys

[testsys.cpu_cluster.cpus0.mmu.dtb]
type=ArmTLB
eventq_index=0
is_stage2=false
size=64
sys=testsys

[testsys.cpu_cluster.cpus0.mmu.dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=testsys.cpu_cluster.clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=testsys.cpu_cluster.cpus0.mmu.dtb_walker.power_state
sys=testsys
port=testsys.cpu_cluster.cpus0.dtb_walker_cache.cpu_side

[testsys.cpu_cluster.cpus0.mmu.dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus0.mmu.itb]
type=ArmTLB
eventq_index=0
is_stage2=false
size=64
sys=testsys

[testsys.cpu_cluster.cpus0.mmu.itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=testsys.cpu_cluster.clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=testsys.cpu_cluster.cpus0.mmu.itb_walker.power_state
sys=testsys
port=testsys.cpu_cluster.cpus0.itb_walker_cache.cpu_side

[testsys.cpu_cluster.cpus0.mmu.itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus0.mmu.stage2_dtb]
type=ArmTLB
eventq_index=0
is_stage2=true
size=32
sys=testsys

[testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=testsys.cpu_cluster.clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.power_state
sys=testsys

[testsys.cpu_cluster.cpus0.mmu.stage2_dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus0.mmu.stage2_itb]
type=ArmTLB
eventq_index=0
is_stage2=true
size=32
sys=testsys

[testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=testsys.cpu_cluster.clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.power_state
sys=testsys

[testsys.cpu_cluster.cpus0.mmu.stage2_itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[testsys.cpu_cluster.cpus0.tracer]
type=ExeTracer
eventq_index=0

[testsys.cpu_cluster.cpus1]
type=MinorCPU
children=branchPred dcache dtb_walker_cache executeFuncUnits icache interrupts isa itb_walker_cache mmu power_state tracer
branchPred=testsys.cpu_cluster.cpus1.branchPred
checker=Null
clk_domain=testsys.cpu_cluster.clk_domain
cpu_id=1
decodeCycleInput=true
decodeInputBufferSize=3
decodeInputWidth=2
decodeToExecuteForwardDelay=1
do_checkpoint_insts=true
do_statistics_insts=true
enableIdling=true
eventq_index=0
executeAllowEarlyMemoryIssue=true
executeBranchDelay=1
executeCommitLimit=2
executeCycleInput=true
executeFuncUnits=testsys.cpu_cluster.cpus1.executeFuncUnits
executeInputBufferSize=7
executeInputWidth=2
executeIssueLimit=2
executeLSQMaxStoreBufferStoresPerCycle=2
executeLSQRequestsQueueSize=1
executeLSQStoreBufferSize=5
executeLSQTransfersQueueSize=2
executeMaxAccessesInMemory=2
executeMemoryCommitLimit=1
executeMemoryIssueLimit=1
executeMemoryWidth=0
executeSetTraceTimeOnCommit=true
executeSetTraceTimeOnIssue=false
fetch1FetchLimit=1
fetch1LineSnapWidth=0
fetch1LineWidth=0
fetch1ToFetch2BackwardDelay=1
fetch1ToFetch2ForwardDelay=1
fetch2CycleInput=true
fetch2InputBufferSize=2
fetch2ToDecodeForwardDelay=1
function_trace=false
function_trace_start=0
interrupts=testsys.cpu_cluster.cpus1.interrupts
isa=testsys.cpu_cluster.cpus1.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=testsys.cpu_cluster.cpus1.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=testsys.cpu_cluster.cpus1.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=testsys
threadPolicy=RoundRobin
tracer=testsys.cpu_cluster.cpus1.tracer
workload=
dcache_port=testsys.cpu_cluster.cpus1.dcache.cpu_side
icache_port=testsys.cpu_cluster.cpus1.icache.cpu_side

[testsys.cpu_cluster.cpus1.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=testsys.cpu_cluster.cpus1.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[testsys.cpu_cluster.cpus1.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[testsys.cpu_cluster.cpus1.dcache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=testsys.cpu_cluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=16
power_model=
power_state=testsys.cpu_cluster.cpus1.dcache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=testsys.cpu_cluster.cpus1.dcache.replacement_policy
response_latency=1
sequential_access=false
size=32768
system=testsys
tag_latency=2
tags=testsys.cpu_cluster.cpus1.dcache.tags
tgts_per_mshr=16
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=false
cpu_side=testsys.cpu_cluster.cpus1.dcache_port
mem_side=testsys.cpu_cluster.toL2Bus.cpu_side_ports[5]

[testsys.cpu_cluster.cpus1.dcache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus1.dcache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu_cluster.cpus1.dcache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=testsys.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu_cluster.cpus1.dcache.tags.indexing_policy
power_model=
power_state=testsys.cpu_cluster.cpus1.dcache.tags.power_state
replacement_policy=testsys.cpu_cluster.cpus1.dcache.replacement_policy
sequential_access=false
size=32768
system=testsys
tag_latency=2
warmup_percentage=0

[testsys.cpu_cluster.cpus1.dcache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=32768

[testsys.cpu_cluster.cpus1.dcache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus1.dtb_walker_cache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=testsys.cpu_cluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=6
power_model=
power_state=testsys.cpu_cluster.cpus1.dtb_walker_cache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=testsys.cpu_cluster.cpus1.dtb_walker_cache.replacement_policy
response_latency=4
sequential_access=false
size=1024
system=testsys
tag_latency=4
tags=testsys.cpu_cluster.cpus1.dtb_walker_cache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=true
cpu_side=testsys.cpu_cluster.cpus1.mmu.dtb_walker.port
mem_side=testsys.cpu_cluster.toL2Bus.cpu_side_ports[7]

[testsys.cpu_cluster.cpus1.dtb_walker_cache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus1.dtb_walker_cache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu_cluster.cpus1.dtb_walker_cache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=testsys.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.indexing_policy
power_model=
power_state=testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.power_state
replacement_policy=testsys.cpu_cluster.cpus1.dtb_walker_cache.replacement_policy
sequential_access=false
size=1024
system=testsys
tag_latency=4
warmup_percentage=0

[testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1024

[testsys.cpu_cluster.cpus1.dtb_walker_cache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus1.executeFuncUnits]
type=MinorFUPool
children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6 funcUnits7
eventq_index=0
funcUnits=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits0 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits1 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits2 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits3 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits5 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits6 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits7

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits0]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits0.opClasses
opLat=3
timings=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits0.timings

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits0.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits0.opClasses.opClasses

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits0.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits0.timings]
type=MinorFUTiming
children=opClasses
description=Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits0.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits0.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits1]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits1.opClasses
opLat=3
timings=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits1.timings

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits1.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits1.opClasses.opClasses

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits1.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits1.timings]
type=MinorFUTiming
children=opClasses
description=Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits1.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits1.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits2]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits2.opClasses
opLat=3
timings=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits2.timings

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits2.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits2.opClasses.opClasses

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits2.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntMult

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits2.timings]
type=MinorFUTiming
children=opClasses
description=Mul
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits2.timings.opClasses
srcRegsRelativeLats=0
suppress=false

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits2.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits3]
type=MinorFU
children=opClasses
cantForwardFromFUIndices=
eventq_index=0
issueLat=9
opClasses=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits3.opClasses
opLat=9
timings=

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits3.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits3.opClasses.opClasses

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits3.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntDiv

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses
opLat=6
timings=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.timings

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses]
type=MinorOpClassSet
children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27 opClasses28 opClasses29 opClasses30 opClasses31 opClasses32 opClasses33 opClasses34 opClasses35 opClasses36 opClasses37 opClasses38 opClasses39 opClasses40 opClasses41
eventq_index=0
opClasses=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses00 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses01 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses02 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses03 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses04 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses05 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses06 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses07 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses08 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses09 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses10 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses11 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses12 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses13 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses14 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses15 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses16 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses17 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses18 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses19 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses20 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses21 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses22 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses23 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses24 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses25 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses26 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses27 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses28 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses29 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses30 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses31 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses32 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses33 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses34 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses35 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses36 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses37 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses38 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses39 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses40 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses41

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses00]
type=MinorOpClass
eventq_index=0
opClass=FloatAdd

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses01]
type=MinorOpClass
eventq_index=0
opClass=FloatCmp

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses02]
type=MinorOpClass
eventq_index=0
opClass=FloatCvt

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses03]
type=MinorOpClass
eventq_index=0
opClass=FloatMisc

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses04]
type=MinorOpClass
eventq_index=0
opClass=FloatMult

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses05]
type=MinorOpClass
eventq_index=0
opClass=FloatMultAcc

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses06]
type=MinorOpClass
eventq_index=0
opClass=FloatDiv

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses07]
type=MinorOpClass
eventq_index=0
opClass=FloatSqrt

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses08]
type=MinorOpClass
eventq_index=0
opClass=SimdAdd

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses09]
type=MinorOpClass
eventq_index=0
opClass=SimdAddAcc

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses10]
type=MinorOpClass
eventq_index=0
opClass=SimdAlu

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses11]
type=MinorOpClass
eventq_index=0
opClass=SimdCmp

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses12]
type=MinorOpClass
eventq_index=0
opClass=SimdCvt

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses13]
type=MinorOpClass
eventq_index=0
opClass=SimdMisc

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses14]
type=MinorOpClass
eventq_index=0
opClass=SimdMult

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses15]
type=MinorOpClass
eventq_index=0
opClass=SimdMultAcc

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses16]
type=MinorOpClass
eventq_index=0
opClass=SimdShift

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses17]
type=MinorOpClass
eventq_index=0
opClass=SimdShiftAcc

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses18]
type=MinorOpClass
eventq_index=0
opClass=SimdDiv

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses19]
type=MinorOpClass
eventq_index=0
opClass=SimdSqrt

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses20]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAdd

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses21]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAlu

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses22]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCmp

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses23]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCvt

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses24]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatDiv

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses25]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMisc

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses26]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMult

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses27]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMultAcc

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses28]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatSqrt

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses29]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceAdd

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses30]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceAlu

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses31]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceCmp

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses32]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatReduceAdd

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses33]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatReduceCmp

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses34]
type=MinorOpClass
eventq_index=0
opClass=SimdAes

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses35]
type=MinorOpClass
eventq_index=0
opClass=SimdAesMix

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses36]
type=MinorOpClass
eventq_index=0
opClass=SimdSha1Hash

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses37]
type=MinorOpClass
eventq_index=0
opClass=SimdSha1Hash2

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses38]
type=MinorOpClass
eventq_index=0
opClass=SimdSha256Hash

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses39]
type=MinorOpClass
eventq_index=0
opClass=SimdSha256Hash2

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses40]
type=MinorOpClass
eventq_index=0
opClass=SimdShaSigma2

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.opClasses.opClasses41]
type=MinorOpClass
eventq_index=0
opClass=SimdShaSigma3

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.timings]
type=MinorFUTiming
children=opClasses
description=FloatSimd
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits4.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits5]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits5.opClasses
opLat=3
timings=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits5.timings

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits5.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits5.opClasses.opClasses

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits5.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=SimdPredAlu

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits5.timings]
type=MinorFUTiming
children=opClasses
description=Pred
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits5.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits5.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits6]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits6.opClasses
opLat=1
timings=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits6.timings

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits6.opClasses]
type=MinorOpClassSet
children=opClasses0 opClasses1 opClasses2 opClasses3
eventq_index=0
opClasses=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits6.opClasses.opClasses0 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits6.opClasses.opClasses1 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits6.opClasses.opClasses2 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits6.opClasses.opClasses3

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits6.opClasses.opClasses0]
type=MinorOpClass
eventq_index=0
opClass=MemRead

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits6.opClasses.opClasses1]
type=MinorOpClass
eventq_index=0
opClass=MemWrite

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits6.opClasses.opClasses2]
type=MinorOpClass
eventq_index=0
opClass=FloatMemRead

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits6.opClasses.opClasses3]
type=MinorOpClass
eventq_index=0
opClass=FloatMemWrite

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits6.timings]
type=MinorFUTiming
children=opClasses
description=Mem
eventq_index=0
extraAssumedLat=2
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits6.timings.opClasses
srcRegsRelativeLats=1
suppress=false

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits6.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits7]
type=MinorFU
children=opClasses
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits7.opClasses
opLat=1
timings=

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits7.opClasses]
type=MinorOpClassSet
children=opClasses0 opClasses1
eventq_index=0
opClasses=testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits7.opClasses.opClasses0 testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits7.opClasses.opClasses1

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits7.opClasses.opClasses0]
type=MinorOpClass
eventq_index=0
opClass=IprAccess

[testsys.cpu_cluster.cpus1.executeFuncUnits.funcUnits7.opClasses.opClasses1]
type=MinorOpClass
eventq_index=0
opClass=InstPrefetch

[testsys.cpu_cluster.cpus1.icache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=3
clk_domain=testsys.cpu_cluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=4
power_model=
power_state=testsys.cpu_cluster.cpus1.icache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=testsys.cpu_cluster.cpus1.icache.replacement_policy
response_latency=1
sequential_access=false
size=49152
system=testsys
tag_latency=1
tags=testsys.cpu_cluster.cpus1.icache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=testsys.cpu_cluster.cpus1.icache_port
mem_side=testsys.cpu_cluster.toL2Bus.cpu_side_ports[4]

[testsys.cpu_cluster.cpus1.icache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus1.icache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu_cluster.cpus1.icache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=3
block_size=64
clk_domain=testsys.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu_cluster.cpus1.icache.tags.indexing_policy
power_model=
power_state=testsys.cpu_cluster.cpus1.icache.tags.power_state
replacement_policy=testsys.cpu_cluster.cpus1.icache.replacement_policy
sequential_access=false
size=49152
system=testsys
tag_latency=1
warmup_percentage=0

[testsys.cpu_cluster.cpus1.icache.tags.indexing_policy]
type=SetAssociative
assoc=3
entry_size=64
eventq_index=0
size=49152

[testsys.cpu_cluster.cpus1.icache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus1.interrupts]
type=ArmInterrupts
eventq_index=0

[testsys.cpu_cluster.cpus1.isa]
type=ArmISA
decoderFlavor=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=15790086
id_aa64dfr1_el1=0
id_aa64isar0_el1=268435456
id_aa64isar1_el1=16846864
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052704
id_aa64mmfr2_el1=65536
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=285212672
id_isar6=1
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
id_mmfr4=0
impdef_nop=false
midr=0
pmu=Null
sve_vl_se=1
system=testsys

[testsys.cpu_cluster.cpus1.itb_walker_cache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=testsys.cpu_cluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=6
power_model=
power_state=testsys.cpu_cluster.cpus1.itb_walker_cache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=testsys.cpu_cluster.cpus1.itb_walker_cache.replacement_policy
response_latency=4
sequential_access=false
size=1024
system=testsys
tag_latency=4
tags=testsys.cpu_cluster.cpus1.itb_walker_cache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=true
cpu_side=testsys.cpu_cluster.cpus1.mmu.itb_walker.port
mem_side=testsys.cpu_cluster.toL2Bus.cpu_side_ports[6]

[testsys.cpu_cluster.cpus1.itb_walker_cache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus1.itb_walker_cache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu_cluster.cpus1.itb_walker_cache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=testsys.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu_cluster.cpus1.itb_walker_cache.tags.indexing_policy
power_model=
power_state=testsys.cpu_cluster.cpus1.itb_walker_cache.tags.power_state
replacement_policy=testsys.cpu_cluster.cpus1.itb_walker_cache.replacement_policy
sequential_access=false
size=1024
system=testsys
tag_latency=4
warmup_percentage=0

[testsys.cpu_cluster.cpus1.itb_walker_cache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1024

[testsys.cpu_cluster.cpus1.itb_walker_cache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus1.mmu]
type=ArmMMU
children=dtb dtb_walker itb itb_walker stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
dtb=testsys.cpu_cluster.cpus1.mmu.dtb
dtb_walker=testsys.cpu_cluster.cpus1.mmu.dtb_walker
eventq_index=0
itb=testsys.cpu_cluster.cpus1.mmu.itb
itb_walker=testsys.cpu_cluster.cpus1.mmu.itb_walker
stage2_dtb=testsys.cpu_cluster.cpus1.mmu.stage2_dtb
stage2_dtb_walker=testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker
stage2_itb=testsys.cpu_cluster.cpus1.mmu.stage2_itb
stage2_itb_walker=testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker
sys=testsys

[testsys.cpu_cluster.cpus1.mmu.dtb]
type=ArmTLB
eventq_index=0
is_stage2=false
size=64
sys=testsys

[testsys.cpu_cluster.cpus1.mmu.dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=testsys.cpu_cluster.clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=testsys.cpu_cluster.cpus1.mmu.dtb_walker.power_state
sys=testsys
port=testsys.cpu_cluster.cpus1.dtb_walker_cache.cpu_side

[testsys.cpu_cluster.cpus1.mmu.dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus1.mmu.itb]
type=ArmTLB
eventq_index=0
is_stage2=false
size=64
sys=testsys

[testsys.cpu_cluster.cpus1.mmu.itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=testsys.cpu_cluster.clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=testsys.cpu_cluster.cpus1.mmu.itb_walker.power_state
sys=testsys
port=testsys.cpu_cluster.cpus1.itb_walker_cache.cpu_side

[testsys.cpu_cluster.cpus1.mmu.itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus1.mmu.stage2_dtb]
type=ArmTLB
eventq_index=0
is_stage2=true
size=32
sys=testsys

[testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=testsys.cpu_cluster.clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.power_state
sys=testsys

[testsys.cpu_cluster.cpus1.mmu.stage2_dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus1.mmu.stage2_itb]
type=ArmTLB
eventq_index=0
is_stage2=true
size=32
sys=testsys

[testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=testsys.cpu_cluster.clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.power_state
sys=testsys

[testsys.cpu_cluster.cpus1.mmu.stage2_itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[testsys.cpu_cluster.cpus1.tracer]
type=ExeTracer
eventq_index=0

[testsys.cpu_cluster.cpus2]
type=MinorCPU
children=branchPred dcache dtb_walker_cache executeFuncUnits icache interrupts isa itb_walker_cache mmu power_state tracer
branchPred=testsys.cpu_cluster.cpus2.branchPred
checker=Null
clk_domain=testsys.cpu_cluster.clk_domain
cpu_id=2
decodeCycleInput=true
decodeInputBufferSize=3
decodeInputWidth=2
decodeToExecuteForwardDelay=1
do_checkpoint_insts=true
do_statistics_insts=true
enableIdling=true
eventq_index=0
executeAllowEarlyMemoryIssue=true
executeBranchDelay=1
executeCommitLimit=2
executeCycleInput=true
executeFuncUnits=testsys.cpu_cluster.cpus2.executeFuncUnits
executeInputBufferSize=7
executeInputWidth=2
executeIssueLimit=2
executeLSQMaxStoreBufferStoresPerCycle=2
executeLSQRequestsQueueSize=1
executeLSQStoreBufferSize=5
executeLSQTransfersQueueSize=2
executeMaxAccessesInMemory=2
executeMemoryCommitLimit=1
executeMemoryIssueLimit=1
executeMemoryWidth=0
executeSetTraceTimeOnCommit=true
executeSetTraceTimeOnIssue=false
fetch1FetchLimit=1
fetch1LineSnapWidth=0
fetch1LineWidth=0
fetch1ToFetch2BackwardDelay=1
fetch1ToFetch2ForwardDelay=1
fetch2CycleInput=true
fetch2InputBufferSize=2
fetch2ToDecodeForwardDelay=1
function_trace=false
function_trace_start=0
interrupts=testsys.cpu_cluster.cpus2.interrupts
isa=testsys.cpu_cluster.cpus2.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=testsys.cpu_cluster.cpus2.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=testsys.cpu_cluster.cpus2.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=testsys
threadPolicy=RoundRobin
tracer=testsys.cpu_cluster.cpus2.tracer
workload=
dcache_port=testsys.cpu_cluster.cpus2.dcache.cpu_side
icache_port=testsys.cpu_cluster.cpus2.icache.cpu_side

[testsys.cpu_cluster.cpus2.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=testsys.cpu_cluster.cpus2.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[testsys.cpu_cluster.cpus2.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[testsys.cpu_cluster.cpus2.dcache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=testsys.cpu_cluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=16
power_model=
power_state=testsys.cpu_cluster.cpus2.dcache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=testsys.cpu_cluster.cpus2.dcache.replacement_policy
response_latency=1
sequential_access=false
size=32768
system=testsys
tag_latency=2
tags=testsys.cpu_cluster.cpus2.dcache.tags
tgts_per_mshr=16
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=false
cpu_side=testsys.cpu_cluster.cpus2.dcache_port
mem_side=testsys.cpu_cluster.toL2Bus.cpu_side_ports[9]

[testsys.cpu_cluster.cpus2.dcache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus2.dcache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu_cluster.cpus2.dcache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=testsys.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu_cluster.cpus2.dcache.tags.indexing_policy
power_model=
power_state=testsys.cpu_cluster.cpus2.dcache.tags.power_state
replacement_policy=testsys.cpu_cluster.cpus2.dcache.replacement_policy
sequential_access=false
size=32768
system=testsys
tag_latency=2
warmup_percentage=0

[testsys.cpu_cluster.cpus2.dcache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=32768

[testsys.cpu_cluster.cpus2.dcache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus2.dtb_walker_cache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=testsys.cpu_cluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=6
power_model=
power_state=testsys.cpu_cluster.cpus2.dtb_walker_cache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=testsys.cpu_cluster.cpus2.dtb_walker_cache.replacement_policy
response_latency=4
sequential_access=false
size=1024
system=testsys
tag_latency=4
tags=testsys.cpu_cluster.cpus2.dtb_walker_cache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=true
cpu_side=testsys.cpu_cluster.cpus2.mmu.dtb_walker.port
mem_side=testsys.cpu_cluster.toL2Bus.cpu_side_ports[11]

[testsys.cpu_cluster.cpus2.dtb_walker_cache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus2.dtb_walker_cache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu_cluster.cpus2.dtb_walker_cache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=testsys.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.indexing_policy
power_model=
power_state=testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.power_state
replacement_policy=testsys.cpu_cluster.cpus2.dtb_walker_cache.replacement_policy
sequential_access=false
size=1024
system=testsys
tag_latency=4
warmup_percentage=0

[testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1024

[testsys.cpu_cluster.cpus2.dtb_walker_cache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus2.executeFuncUnits]
type=MinorFUPool
children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6 funcUnits7
eventq_index=0
funcUnits=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits0 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits1 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits2 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits3 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits5 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits6 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits7

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits0]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits0.opClasses
opLat=3
timings=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits0.timings

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits0.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits0.opClasses.opClasses

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits0.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits0.timings]
type=MinorFUTiming
children=opClasses
description=Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits0.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits0.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits1]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits1.opClasses
opLat=3
timings=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits1.timings

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits1.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits1.opClasses.opClasses

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits1.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits1.timings]
type=MinorFUTiming
children=opClasses
description=Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits1.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits1.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits2]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits2.opClasses
opLat=3
timings=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits2.timings

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits2.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits2.opClasses.opClasses

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits2.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntMult

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits2.timings]
type=MinorFUTiming
children=opClasses
description=Mul
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits2.timings.opClasses
srcRegsRelativeLats=0
suppress=false

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits2.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits3]
type=MinorFU
children=opClasses
cantForwardFromFUIndices=
eventq_index=0
issueLat=9
opClasses=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits3.opClasses
opLat=9
timings=

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits3.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits3.opClasses.opClasses

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits3.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntDiv

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses
opLat=6
timings=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.timings

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses]
type=MinorOpClassSet
children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27 opClasses28 opClasses29 opClasses30 opClasses31 opClasses32 opClasses33 opClasses34 opClasses35 opClasses36 opClasses37 opClasses38 opClasses39 opClasses40 opClasses41
eventq_index=0
opClasses=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses00 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses01 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses02 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses03 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses04 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses05 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses06 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses07 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses08 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses09 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses10 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses11 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses12 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses13 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses14 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses15 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses16 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses17 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses18 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses19 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses20 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses21 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses22 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses23 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses24 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses25 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses26 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses27 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses28 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses29 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses30 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses31 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses32 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses33 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses34 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses35 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses36 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses37 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses38 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses39 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses40 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses41

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses00]
type=MinorOpClass
eventq_index=0
opClass=FloatAdd

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses01]
type=MinorOpClass
eventq_index=0
opClass=FloatCmp

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses02]
type=MinorOpClass
eventq_index=0
opClass=FloatCvt

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses03]
type=MinorOpClass
eventq_index=0
opClass=FloatMisc

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses04]
type=MinorOpClass
eventq_index=0
opClass=FloatMult

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses05]
type=MinorOpClass
eventq_index=0
opClass=FloatMultAcc

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses06]
type=MinorOpClass
eventq_index=0
opClass=FloatDiv

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses07]
type=MinorOpClass
eventq_index=0
opClass=FloatSqrt

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses08]
type=MinorOpClass
eventq_index=0
opClass=SimdAdd

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses09]
type=MinorOpClass
eventq_index=0
opClass=SimdAddAcc

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses10]
type=MinorOpClass
eventq_index=0
opClass=SimdAlu

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses11]
type=MinorOpClass
eventq_index=0
opClass=SimdCmp

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses12]
type=MinorOpClass
eventq_index=0
opClass=SimdCvt

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses13]
type=MinorOpClass
eventq_index=0
opClass=SimdMisc

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses14]
type=MinorOpClass
eventq_index=0
opClass=SimdMult

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses15]
type=MinorOpClass
eventq_index=0
opClass=SimdMultAcc

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses16]
type=MinorOpClass
eventq_index=0
opClass=SimdShift

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses17]
type=MinorOpClass
eventq_index=0
opClass=SimdShiftAcc

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses18]
type=MinorOpClass
eventq_index=0
opClass=SimdDiv

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses19]
type=MinorOpClass
eventq_index=0
opClass=SimdSqrt

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses20]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAdd

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses21]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAlu

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses22]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCmp

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses23]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCvt

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses24]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatDiv

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses25]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMisc

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses26]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMult

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses27]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMultAcc

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses28]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatSqrt

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses29]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceAdd

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses30]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceAlu

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses31]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceCmp

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses32]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatReduceAdd

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses33]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatReduceCmp

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses34]
type=MinorOpClass
eventq_index=0
opClass=SimdAes

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses35]
type=MinorOpClass
eventq_index=0
opClass=SimdAesMix

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses36]
type=MinorOpClass
eventq_index=0
opClass=SimdSha1Hash

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses37]
type=MinorOpClass
eventq_index=0
opClass=SimdSha1Hash2

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses38]
type=MinorOpClass
eventq_index=0
opClass=SimdSha256Hash

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses39]
type=MinorOpClass
eventq_index=0
opClass=SimdSha256Hash2

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses40]
type=MinorOpClass
eventq_index=0
opClass=SimdShaSigma2

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.opClasses.opClasses41]
type=MinorOpClass
eventq_index=0
opClass=SimdShaSigma3

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.timings]
type=MinorFUTiming
children=opClasses
description=FloatSimd
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits4.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits5]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits5.opClasses
opLat=3
timings=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits5.timings

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits5.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits5.opClasses.opClasses

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits5.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=SimdPredAlu

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits5.timings]
type=MinorFUTiming
children=opClasses
description=Pred
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits5.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits5.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits6]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits6.opClasses
opLat=1
timings=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits6.timings

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits6.opClasses]
type=MinorOpClassSet
children=opClasses0 opClasses1 opClasses2 opClasses3
eventq_index=0
opClasses=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits6.opClasses.opClasses0 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits6.opClasses.opClasses1 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits6.opClasses.opClasses2 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits6.opClasses.opClasses3

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits6.opClasses.opClasses0]
type=MinorOpClass
eventq_index=0
opClass=MemRead

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits6.opClasses.opClasses1]
type=MinorOpClass
eventq_index=0
opClass=MemWrite

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits6.opClasses.opClasses2]
type=MinorOpClass
eventq_index=0
opClass=FloatMemRead

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits6.opClasses.opClasses3]
type=MinorOpClass
eventq_index=0
opClass=FloatMemWrite

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits6.timings]
type=MinorFUTiming
children=opClasses
description=Mem
eventq_index=0
extraAssumedLat=2
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits6.timings.opClasses
srcRegsRelativeLats=1
suppress=false

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits6.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits7]
type=MinorFU
children=opClasses
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits7.opClasses
opLat=1
timings=

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits7.opClasses]
type=MinorOpClassSet
children=opClasses0 opClasses1
eventq_index=0
opClasses=testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits7.opClasses.opClasses0 testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits7.opClasses.opClasses1

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits7.opClasses.opClasses0]
type=MinorOpClass
eventq_index=0
opClass=IprAccess

[testsys.cpu_cluster.cpus2.executeFuncUnits.funcUnits7.opClasses.opClasses1]
type=MinorOpClass
eventq_index=0
opClass=InstPrefetch

[testsys.cpu_cluster.cpus2.icache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=3
clk_domain=testsys.cpu_cluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=4
power_model=
power_state=testsys.cpu_cluster.cpus2.icache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=testsys.cpu_cluster.cpus2.icache.replacement_policy
response_latency=1
sequential_access=false
size=49152
system=testsys
tag_latency=1
tags=testsys.cpu_cluster.cpus2.icache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=testsys.cpu_cluster.cpus2.icache_port
mem_side=testsys.cpu_cluster.toL2Bus.cpu_side_ports[8]

[testsys.cpu_cluster.cpus2.icache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus2.icache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu_cluster.cpus2.icache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=3
block_size=64
clk_domain=testsys.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu_cluster.cpus2.icache.tags.indexing_policy
power_model=
power_state=testsys.cpu_cluster.cpus2.icache.tags.power_state
replacement_policy=testsys.cpu_cluster.cpus2.icache.replacement_policy
sequential_access=false
size=49152
system=testsys
tag_latency=1
warmup_percentage=0

[testsys.cpu_cluster.cpus2.icache.tags.indexing_policy]
type=SetAssociative
assoc=3
entry_size=64
eventq_index=0
size=49152

[testsys.cpu_cluster.cpus2.icache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus2.interrupts]
type=ArmInterrupts
eventq_index=0

[testsys.cpu_cluster.cpus2.isa]
type=ArmISA
decoderFlavor=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=15790086
id_aa64dfr1_el1=0
id_aa64isar0_el1=268435456
id_aa64isar1_el1=16846864
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052704
id_aa64mmfr2_el1=65536
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=285212672
id_isar6=1
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
id_mmfr4=0
impdef_nop=false
midr=0
pmu=Null
sve_vl_se=1
system=testsys

[testsys.cpu_cluster.cpus2.itb_walker_cache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=testsys.cpu_cluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=6
power_model=
power_state=testsys.cpu_cluster.cpus2.itb_walker_cache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=testsys.cpu_cluster.cpus2.itb_walker_cache.replacement_policy
response_latency=4
sequential_access=false
size=1024
system=testsys
tag_latency=4
tags=testsys.cpu_cluster.cpus2.itb_walker_cache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=true
cpu_side=testsys.cpu_cluster.cpus2.mmu.itb_walker.port
mem_side=testsys.cpu_cluster.toL2Bus.cpu_side_ports[10]

[testsys.cpu_cluster.cpus2.itb_walker_cache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus2.itb_walker_cache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu_cluster.cpus2.itb_walker_cache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=testsys.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu_cluster.cpus2.itb_walker_cache.tags.indexing_policy
power_model=
power_state=testsys.cpu_cluster.cpus2.itb_walker_cache.tags.power_state
replacement_policy=testsys.cpu_cluster.cpus2.itb_walker_cache.replacement_policy
sequential_access=false
size=1024
system=testsys
tag_latency=4
warmup_percentage=0

[testsys.cpu_cluster.cpus2.itb_walker_cache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1024

[testsys.cpu_cluster.cpus2.itb_walker_cache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus2.mmu]
type=ArmMMU
children=dtb dtb_walker itb itb_walker stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
dtb=testsys.cpu_cluster.cpus2.mmu.dtb
dtb_walker=testsys.cpu_cluster.cpus2.mmu.dtb_walker
eventq_index=0
itb=testsys.cpu_cluster.cpus2.mmu.itb
itb_walker=testsys.cpu_cluster.cpus2.mmu.itb_walker
stage2_dtb=testsys.cpu_cluster.cpus2.mmu.stage2_dtb
stage2_dtb_walker=testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker
stage2_itb=testsys.cpu_cluster.cpus2.mmu.stage2_itb
stage2_itb_walker=testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker
sys=testsys

[testsys.cpu_cluster.cpus2.mmu.dtb]
type=ArmTLB
eventq_index=0
is_stage2=false
size=64
sys=testsys

[testsys.cpu_cluster.cpus2.mmu.dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=testsys.cpu_cluster.clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=testsys.cpu_cluster.cpus2.mmu.dtb_walker.power_state
sys=testsys
port=testsys.cpu_cluster.cpus2.dtb_walker_cache.cpu_side

[testsys.cpu_cluster.cpus2.mmu.dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus2.mmu.itb]
type=ArmTLB
eventq_index=0
is_stage2=false
size=64
sys=testsys

[testsys.cpu_cluster.cpus2.mmu.itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=testsys.cpu_cluster.clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=testsys.cpu_cluster.cpus2.mmu.itb_walker.power_state
sys=testsys
port=testsys.cpu_cluster.cpus2.itb_walker_cache.cpu_side

[testsys.cpu_cluster.cpus2.mmu.itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus2.mmu.stage2_dtb]
type=ArmTLB
eventq_index=0
is_stage2=true
size=32
sys=testsys

[testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=testsys.cpu_cluster.clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.power_state
sys=testsys

[testsys.cpu_cluster.cpus2.mmu.stage2_dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus2.mmu.stage2_itb]
type=ArmTLB
eventq_index=0
is_stage2=true
size=32
sys=testsys

[testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=testsys.cpu_cluster.clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.power_state
sys=testsys

[testsys.cpu_cluster.cpus2.mmu.stage2_itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[testsys.cpu_cluster.cpus2.tracer]
type=ExeTracer
eventq_index=0

[testsys.cpu_cluster.cpus3]
type=MinorCPU
children=branchPred dcache dtb_walker_cache executeFuncUnits icache interrupts isa itb_walker_cache mmu power_state tracer
branchPred=testsys.cpu_cluster.cpus3.branchPred
checker=Null
clk_domain=testsys.cpu_cluster.clk_domain
cpu_id=3
decodeCycleInput=true
decodeInputBufferSize=3
decodeInputWidth=2
decodeToExecuteForwardDelay=1
do_checkpoint_insts=true
do_statistics_insts=true
enableIdling=true
eventq_index=0
executeAllowEarlyMemoryIssue=true
executeBranchDelay=1
executeCommitLimit=2
executeCycleInput=true
executeFuncUnits=testsys.cpu_cluster.cpus3.executeFuncUnits
executeInputBufferSize=7
executeInputWidth=2
executeIssueLimit=2
executeLSQMaxStoreBufferStoresPerCycle=2
executeLSQRequestsQueueSize=1
executeLSQStoreBufferSize=5
executeLSQTransfersQueueSize=2
executeMaxAccessesInMemory=2
executeMemoryCommitLimit=1
executeMemoryIssueLimit=1
executeMemoryWidth=0
executeSetTraceTimeOnCommit=true
executeSetTraceTimeOnIssue=false
fetch1FetchLimit=1
fetch1LineSnapWidth=0
fetch1LineWidth=0
fetch1ToFetch2BackwardDelay=1
fetch1ToFetch2ForwardDelay=1
fetch2CycleInput=true
fetch2InputBufferSize=2
fetch2ToDecodeForwardDelay=1
function_trace=false
function_trace_start=0
interrupts=testsys.cpu_cluster.cpus3.interrupts
isa=testsys.cpu_cluster.cpus3.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=testsys.cpu_cluster.cpus3.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=testsys.cpu_cluster.cpus3.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=testsys
threadPolicy=RoundRobin
tracer=testsys.cpu_cluster.cpus3.tracer
workload=
dcache_port=testsys.cpu_cluster.cpus3.dcache.cpu_side
icache_port=testsys.cpu_cluster.cpus3.icache.cpu_side

[testsys.cpu_cluster.cpus3.branchPred]
type=TournamentBP
children=indirectBranchPred
BTBEntries=4096
BTBTagSize=16
RASSize=16
choiceCtrBits=2
choicePredictorSize=8192
eventq_index=0
globalCtrBits=2
globalPredictorSize=8192
indirectBranchPred=testsys.cpu_cluster.cpus3.branchPred.indirectBranchPred
instShiftAmt=2
localCtrBits=2
localHistoryTableSize=2048
localPredictorSize=2048
numThreads=1

[testsys.cpu_cluster.cpus3.branchPred.indirectBranchPred]
type=SimpleIndirectPredictor
eventq_index=0
indirectGHRBits=13
indirectHashGHR=true
indirectHashTargets=true
indirectPathLength=3
indirectSets=256
indirectTagSize=16
indirectWays=2
instShiftAmt=2
numThreads=1

[testsys.cpu_cluster.cpus3.dcache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=2
clk_domain=testsys.cpu_cluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=2
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=16
power_model=
power_state=testsys.cpu_cluster.cpus3.dcache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=testsys.cpu_cluster.cpus3.dcache.replacement_policy
response_latency=1
sequential_access=false
size=32768
system=testsys
tag_latency=2
tags=testsys.cpu_cluster.cpus3.dcache.tags
tgts_per_mshr=16
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=false
cpu_side=testsys.cpu_cluster.cpus3.dcache_port
mem_side=testsys.cpu_cluster.toL2Bus.cpu_side_ports[13]

[testsys.cpu_cluster.cpus3.dcache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus3.dcache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu_cluster.cpus3.dcache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=2
block_size=64
clk_domain=testsys.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu_cluster.cpus3.dcache.tags.indexing_policy
power_model=
power_state=testsys.cpu_cluster.cpus3.dcache.tags.power_state
replacement_policy=testsys.cpu_cluster.cpus3.dcache.replacement_policy
sequential_access=false
size=32768
system=testsys
tag_latency=2
warmup_percentage=0

[testsys.cpu_cluster.cpus3.dcache.tags.indexing_policy]
type=SetAssociative
assoc=2
entry_size=64
eventq_index=0
size=32768

[testsys.cpu_cluster.cpus3.dcache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus3.dtb_walker_cache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=testsys.cpu_cluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=6
power_model=
power_state=testsys.cpu_cluster.cpus3.dtb_walker_cache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=testsys.cpu_cluster.cpus3.dtb_walker_cache.replacement_policy
response_latency=4
sequential_access=false
size=1024
system=testsys
tag_latency=4
tags=testsys.cpu_cluster.cpus3.dtb_walker_cache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=true
cpu_side=testsys.cpu_cluster.cpus3.mmu.dtb_walker.port
mem_side=testsys.cpu_cluster.toL2Bus.cpu_side_ports[15]

[testsys.cpu_cluster.cpus3.dtb_walker_cache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus3.dtb_walker_cache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu_cluster.cpus3.dtb_walker_cache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=testsys.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.indexing_policy
power_model=
power_state=testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.power_state
replacement_policy=testsys.cpu_cluster.cpus3.dtb_walker_cache.replacement_policy
sequential_access=false
size=1024
system=testsys
tag_latency=4
warmup_percentage=0

[testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1024

[testsys.cpu_cluster.cpus3.dtb_walker_cache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus3.executeFuncUnits]
type=MinorFUPool
children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6 funcUnits7
eventq_index=0
funcUnits=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits0 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits1 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits2 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits3 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits5 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits6 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits7

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits0]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits0.opClasses
opLat=3
timings=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits0.timings

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits0.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits0.opClasses.opClasses

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits0.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits0.timings]
type=MinorFUTiming
children=opClasses
description=Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits0.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits0.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits1]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits1.opClasses
opLat=3
timings=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits1.timings

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits1.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits1.opClasses.opClasses

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits1.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntAlu

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits1.timings]
type=MinorFUTiming
children=opClasses
description=Int
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits1.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits1.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits2]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits2.opClasses
opLat=3
timings=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits2.timings

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits2.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits2.opClasses.opClasses

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits2.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntMult

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits2.timings]
type=MinorFUTiming
children=opClasses
description=Mul
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits2.timings.opClasses
srcRegsRelativeLats=0
suppress=false

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits2.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits3]
type=MinorFU
children=opClasses
cantForwardFromFUIndices=
eventq_index=0
issueLat=9
opClasses=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits3.opClasses
opLat=9
timings=

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits3.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits3.opClasses.opClasses

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits3.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=IntDiv

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses
opLat=6
timings=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.timings

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses]
type=MinorOpClassSet
children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27 opClasses28 opClasses29 opClasses30 opClasses31 opClasses32 opClasses33 opClasses34 opClasses35 opClasses36 opClasses37 opClasses38 opClasses39 opClasses40 opClasses41
eventq_index=0
opClasses=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses00 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses01 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses02 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses03 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses04 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses05 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses06 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses07 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses08 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses09 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses10 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses11 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses12 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses13 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses14 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses15 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses16 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses17 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses18 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses19 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses20 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses21 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses22 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses23 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses24 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses25 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses26 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses27 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses28 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses29 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses30 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses31 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses32 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses33 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses34 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses35 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses36 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses37 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses38 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses39 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses40 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses41

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses00]
type=MinorOpClass
eventq_index=0
opClass=FloatAdd

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses01]
type=MinorOpClass
eventq_index=0
opClass=FloatCmp

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses02]
type=MinorOpClass
eventq_index=0
opClass=FloatCvt

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses03]
type=MinorOpClass
eventq_index=0
opClass=FloatMisc

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses04]
type=MinorOpClass
eventq_index=0
opClass=FloatMult

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses05]
type=MinorOpClass
eventq_index=0
opClass=FloatMultAcc

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses06]
type=MinorOpClass
eventq_index=0
opClass=FloatDiv

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses07]
type=MinorOpClass
eventq_index=0
opClass=FloatSqrt

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses08]
type=MinorOpClass
eventq_index=0
opClass=SimdAdd

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses09]
type=MinorOpClass
eventq_index=0
opClass=SimdAddAcc

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses10]
type=MinorOpClass
eventq_index=0
opClass=SimdAlu

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses11]
type=MinorOpClass
eventq_index=0
opClass=SimdCmp

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses12]
type=MinorOpClass
eventq_index=0
opClass=SimdCvt

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses13]
type=MinorOpClass
eventq_index=0
opClass=SimdMisc

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses14]
type=MinorOpClass
eventq_index=0
opClass=SimdMult

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses15]
type=MinorOpClass
eventq_index=0
opClass=SimdMultAcc

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses16]
type=MinorOpClass
eventq_index=0
opClass=SimdShift

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses17]
type=MinorOpClass
eventq_index=0
opClass=SimdShiftAcc

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses18]
type=MinorOpClass
eventq_index=0
opClass=SimdDiv

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses19]
type=MinorOpClass
eventq_index=0
opClass=SimdSqrt

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses20]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAdd

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses21]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatAlu

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses22]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCmp

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses23]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatCvt

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses24]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatDiv

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses25]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMisc

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses26]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMult

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses27]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatMultAcc

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses28]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatSqrt

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses29]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceAdd

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses30]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceAlu

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses31]
type=MinorOpClass
eventq_index=0
opClass=SimdReduceCmp

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses32]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatReduceAdd

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses33]
type=MinorOpClass
eventq_index=0
opClass=SimdFloatReduceCmp

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses34]
type=MinorOpClass
eventq_index=0
opClass=SimdAes

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses35]
type=MinorOpClass
eventq_index=0
opClass=SimdAesMix

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses36]
type=MinorOpClass
eventq_index=0
opClass=SimdSha1Hash

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses37]
type=MinorOpClass
eventq_index=0
opClass=SimdSha1Hash2

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses38]
type=MinorOpClass
eventq_index=0
opClass=SimdSha256Hash

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses39]
type=MinorOpClass
eventq_index=0
opClass=SimdSha256Hash2

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses40]
type=MinorOpClass
eventq_index=0
opClass=SimdShaSigma2

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.opClasses.opClasses41]
type=MinorOpClass
eventq_index=0
opClass=SimdShaSigma3

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.timings]
type=MinorFUTiming
children=opClasses
description=FloatSimd
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits4.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits5]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits5.opClasses
opLat=3
timings=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits5.timings

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits5.opClasses]
type=MinorOpClassSet
children=opClasses
eventq_index=0
opClasses=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits5.opClasses.opClasses

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits5.opClasses.opClasses]
type=MinorOpClass
eventq_index=0
opClass=SimdPredAlu

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits5.timings]
type=MinorFUTiming
children=opClasses
description=Pred
eventq_index=0
extraAssumedLat=0
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits5.timings.opClasses
srcRegsRelativeLats=2
suppress=false

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits5.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits6]
type=MinorFU
children=opClasses timings
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits6.opClasses
opLat=1
timings=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits6.timings

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits6.opClasses]
type=MinorOpClassSet
children=opClasses0 opClasses1 opClasses2 opClasses3
eventq_index=0
opClasses=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits6.opClasses.opClasses0 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits6.opClasses.opClasses1 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits6.opClasses.opClasses2 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits6.opClasses.opClasses3

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits6.opClasses.opClasses0]
type=MinorOpClass
eventq_index=0
opClass=MemRead

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits6.opClasses.opClasses1]
type=MinorOpClass
eventq_index=0
opClass=MemWrite

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits6.opClasses.opClasses2]
type=MinorOpClass
eventq_index=0
opClass=FloatMemRead

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits6.opClasses.opClasses3]
type=MinorOpClass
eventq_index=0
opClass=FloatMemWrite

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits6.timings]
type=MinorFUTiming
children=opClasses
description=Mem
eventq_index=0
extraAssumedLat=2
extraCommitLat=0
extraCommitLatExpr=Null
mask=0
match=0
opClasses=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits6.timings.opClasses
srcRegsRelativeLats=1
suppress=false

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits6.timings.opClasses]
type=MinorOpClassSet
eventq_index=0
opClasses=

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits7]
type=MinorFU
children=opClasses
cantForwardFromFUIndices=
eventq_index=0
issueLat=1
opClasses=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits7.opClasses
opLat=1
timings=

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits7.opClasses]
type=MinorOpClassSet
children=opClasses0 opClasses1
eventq_index=0
opClasses=testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits7.opClasses.opClasses0 testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits7.opClasses.opClasses1

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits7.opClasses.opClasses0]
type=MinorOpClass
eventq_index=0
opClass=IprAccess

[testsys.cpu_cluster.cpus3.executeFuncUnits.funcUnits7.opClasses.opClasses1]
type=MinorOpClass
eventq_index=0
opClass=InstPrefetch

[testsys.cpu_cluster.cpus3.icache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=3
clk_domain=testsys.cpu_cluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=1
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=4
power_model=
power_state=testsys.cpu_cluster.cpus3.icache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=testsys.cpu_cluster.cpus3.icache.replacement_policy
response_latency=1
sequential_access=false
size=49152
system=testsys
tag_latency=1
tags=testsys.cpu_cluster.cpus3.icache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=true
cpu_side=testsys.cpu_cluster.cpus3.icache_port
mem_side=testsys.cpu_cluster.toL2Bus.cpu_side_ports[12]

[testsys.cpu_cluster.cpus3.icache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus3.icache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu_cluster.cpus3.icache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=3
block_size=64
clk_domain=testsys.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu_cluster.cpus3.icache.tags.indexing_policy
power_model=
power_state=testsys.cpu_cluster.cpus3.icache.tags.power_state
replacement_policy=testsys.cpu_cluster.cpus3.icache.replacement_policy
sequential_access=false
size=49152
system=testsys
tag_latency=1
warmup_percentage=0

[testsys.cpu_cluster.cpus3.icache.tags.indexing_policy]
type=SetAssociative
assoc=3
entry_size=64
eventq_index=0
size=49152

[testsys.cpu_cluster.cpus3.icache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus3.interrupts]
type=ArmInterrupts
eventq_index=0

[testsys.cpu_cluster.cpus3.isa]
type=ArmISA
decoderFlavor=Generic
eventq_index=0
fpsid=1090793632
id_aa64afr0_el1=0
id_aa64afr1_el1=0
id_aa64dfr0_el1=15790086
id_aa64dfr1_el1=0
id_aa64isar0_el1=268435456
id_aa64isar1_el1=16846864
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=1052704
id_aa64mmfr2_el1=65536
id_isar0=34607377
id_isar1=34677009
id_isar2=555950401
id_isar3=17899825
id_isar4=268501314
id_isar5=285212672
id_isar6=1
id_mmfr0=270536963
id_mmfr1=0
id_mmfr2=19070976
id_mmfr3=34611729
id_mmfr4=0
impdef_nop=false
midr=0
pmu=Null
sve_vl_se=1
system=testsys

[testsys.cpu_cluster.cpus3.itb_walker_cache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=8
clk_domain=testsys.cpu_cluster.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=4
demand_mshr_reserve=1
eventq_index=0
is_read_only=true
max_miss_count=0
move_contractions=true
mshrs=6
power_model=
power_state=testsys.cpu_cluster.cpus3.itb_walker_cache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=testsys.cpu_cluster.cpus3.itb_walker_cache.replacement_policy
response_latency=4
sequential_access=false
size=1024
system=testsys
tag_latency=4
tags=testsys.cpu_cluster.cpus3.itb_walker_cache.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=16
writeback_clean=true
cpu_side=testsys.cpu_cluster.cpus3.mmu.itb_walker.port
mem_side=testsys.cpu_cluster.toL2Bus.cpu_side_ports[14]

[testsys.cpu_cluster.cpus3.itb_walker_cache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus3.itb_walker_cache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu_cluster.cpus3.itb_walker_cache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=testsys.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu_cluster.cpus3.itb_walker_cache.tags.indexing_policy
power_model=
power_state=testsys.cpu_cluster.cpus3.itb_walker_cache.tags.power_state
replacement_policy=testsys.cpu_cluster.cpus3.itb_walker_cache.replacement_policy
sequential_access=false
size=1024
system=testsys
tag_latency=4
warmup_percentage=0

[testsys.cpu_cluster.cpus3.itb_walker_cache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1024

[testsys.cpu_cluster.cpus3.itb_walker_cache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus3.mmu]
type=ArmMMU
children=dtb dtb_walker itb itb_walker stage2_dtb stage2_dtb_walker stage2_itb stage2_itb_walker
dtb=testsys.cpu_cluster.cpus3.mmu.dtb
dtb_walker=testsys.cpu_cluster.cpus3.mmu.dtb_walker
eventq_index=0
itb=testsys.cpu_cluster.cpus3.mmu.itb
itb_walker=testsys.cpu_cluster.cpus3.mmu.itb_walker
stage2_dtb=testsys.cpu_cluster.cpus3.mmu.stage2_dtb
stage2_dtb_walker=testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker
stage2_itb=testsys.cpu_cluster.cpus3.mmu.stage2_itb
stage2_itb_walker=testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker
sys=testsys

[testsys.cpu_cluster.cpus3.mmu.dtb]
type=ArmTLB
eventq_index=0
is_stage2=false
size=64
sys=testsys

[testsys.cpu_cluster.cpus3.mmu.dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=testsys.cpu_cluster.clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=testsys.cpu_cluster.cpus3.mmu.dtb_walker.power_state
sys=testsys
port=testsys.cpu_cluster.cpus3.dtb_walker_cache.cpu_side

[testsys.cpu_cluster.cpus3.mmu.dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus3.mmu.itb]
type=ArmTLB
eventq_index=0
is_stage2=false
size=64
sys=testsys

[testsys.cpu_cluster.cpus3.mmu.itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=testsys.cpu_cluster.clk_domain
eventq_index=0
is_stage2=false
num_squash_per_cycle=2
power_model=
power_state=testsys.cpu_cluster.cpus3.mmu.itb_walker.power_state
sys=testsys
port=testsys.cpu_cluster.cpus3.itb_walker_cache.cpu_side

[testsys.cpu_cluster.cpus3.mmu.itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus3.mmu.stage2_dtb]
type=ArmTLB
eventq_index=0
is_stage2=true
size=32
sys=testsys

[testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker]
type=ArmTableWalker
children=power_state
clk_domain=testsys.cpu_cluster.clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.power_state
sys=testsys

[testsys.cpu_cluster.cpus3.mmu.stage2_dtb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus3.mmu.stage2_itb]
type=ArmTLB
eventq_index=0
is_stage2=true
size=32
sys=testsys

[testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker]
type=ArmTableWalker
children=power_state
clk_domain=testsys.cpu_cluster.clk_domain
eventq_index=0
is_stage2=true
num_squash_per_cycle=2
power_model=
power_state=testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.power_state
sys=testsys

[testsys.cpu_cluster.cpus3.mmu.stage2_itb_walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.cpus3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[testsys.cpu_cluster.cpus3.tracer]
type=ExeTracer
eventq_index=0

[testsys.cpu_cluster.l2]
type=Cache
children=power_state prefetcher replacement_policy tags
addr_ranges=0:18446744073709551615
assoc=16
clk_domain=testsys.cpu_cluster.clk_domain
clusivity=mostly_excl
compressor=Null
data_latency=12
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=32
power_model=
power_state=testsys.cpu_cluster.l2.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=testsys.cpu_cluster.l2.prefetcher
replace_expansions=true
replacement_policy=testsys.cpu_cluster.l2.replacement_policy
response_latency=5
sequential_access=false
size=1048576
system=testsys
tag_latency=12
tags=testsys.cpu_cluster.l2.tags
tgts_per_mshr=8
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=testsys.cpu_cluster.toL2Bus.mem_side_ports[0]
mem_side=testsys.membus.cpu_side_ports[2]

[testsys.cpu_cluster.l2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.l2.prefetcher]
type=StridePrefetcher
children=power_state table_indexing_policy table_replacement_policy
block_size=64
cache_snoop=false
clk_domain=testsys.cpu_cluster.clk_domain
confidence_counter_bits=3
confidence_threshold=50
degree=8
eventq_index=0
initial_confidence=4
latency=1
max_prefetch_requests_with_pending_translation=32
on_data=true
on_inst=false
on_miss=false
on_read=true
on_write=true
power_model=
power_state=testsys.cpu_cluster.l2.prefetcher.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
queue_filter=true
queue_size=32
queue_squash=true
sys=testsys
table_assoc=4
table_entries=64
table_indexing_policy=testsys.cpu_cluster.l2.prefetcher.table_indexing_policy
table_replacement_policy=testsys.cpu_cluster.l2.prefetcher.table_replacement_policy
tag_prefetch=true
throttle_control_percentage=0
use_requestor_id=true
use_virtual_addresses=false

[testsys.cpu_cluster.l2.prefetcher.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.l2.prefetcher.table_indexing_policy]
type=StridePrefetcherHashedSetAssociative
assoc=4
entry_size=1
eventq_index=0
size=64

[testsys.cpu_cluster.l2.prefetcher.table_replacement_policy]
type=RandomRP
eventq_index=0

[testsys.cpu_cluster.l2.replacement_policy]
type=LRURP
eventq_index=0

[testsys.cpu_cluster.l2.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=16
block_size=64
clk_domain=testsys.cpu_cluster.clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.cpu_cluster.l2.tags.indexing_policy
power_model=
power_state=testsys.cpu_cluster.l2.tags.power_state
replacement_policy=testsys.cpu_cluster.l2.replacement_policy
sequential_access=false
size=1048576
system=testsys
tag_latency=12
warmup_percentage=0

[testsys.cpu_cluster.l2.tags.indexing_policy]
type=SetAssociative
assoc=16
entry_size=64
eventq_index=0
size=1048576

[testsys.cpu_cluster.l2.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.toL2Bus]
type=CoherentXBar
children=power_state snoop_filter
clk_domain=testsys.cpu_cluster.clk_domain
eventq_index=0
forward_latency=0
frontend_latency=1
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=false
point_of_unification=true
power_model=
power_state=testsys.cpu_cluster.toL2Bus.power_state
response_latency=1
snoop_filter=testsys.cpu_cluster.toL2Bus.snoop_filter
snoop_response_latency=1
system=testsys
use_default_range=false
width=64
cpu_side_ports=testsys.cpu_cluster.cpus0.icache.mem_side testsys.cpu_cluster.cpus0.dcache.mem_side testsys.cpu_cluster.cpus0.itb_walker_cache.mem_side testsys.cpu_cluster.cpus0.dtb_walker_cache.mem_side testsys.cpu_cluster.cpus1.icache.mem_side testsys.cpu_cluster.cpus1.dcache.mem_side testsys.cpu_cluster.cpus1.itb_walker_cache.mem_side testsys.cpu_cluster.cpus1.dtb_walker_cache.mem_side testsys.cpu_cluster.cpus2.icache.mem_side testsys.cpu_cluster.cpus2.dcache.mem_side testsys.cpu_cluster.cpus2.itb_walker_cache.mem_side testsys.cpu_cluster.cpus2.dtb_walker_cache.mem_side testsys.cpu_cluster.cpus3.icache.mem_side testsys.cpu_cluster.cpus3.dcache.mem_side testsys.cpu_cluster.cpus3.itb_walker_cache.mem_side testsys.cpu_cluster.cpus3.dtb_walker_cache.mem_side
mem_side_ports=testsys.cpu_cluster.l2.cpu_side

[testsys.cpu_cluster.toL2Bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.cpu_cluster.toL2Bus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=0
max_capacity=8388608
system=testsys

[testsys.cpu_cluster.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[testsys.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=testsys.clk_domain
transition_latency=100000000

[testsys.iobridge]
type=Bridge
children=power_state
clk_domain=testsys.clk_domain
delay=50000
eventq_index=0
power_model=
power_state=testsys.iobridge.power_state
ranges=201326592:536870912 788529152:2147483648
req_size=16
resp_size=16
cpu_side_port=testsys.membus.mem_side_ports[1]
mem_side_port=testsys.iobus.cpu_side_ports[5]

[testsys.iobridge.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.iobus]
type=NoncoherentXBar
children=power_state
clk_domain=testsys.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=2
header_latency=1
power_model=
power_state=testsys.iobus.power_state
response_latency=2
use_default_range=false
width=16
cpu_side_ports=testsys.pci_devices0.dma testsys.pci_devices1.dma testsys.pci_devices2.dma testsys.pci_devices3.dma testsys.pci_devices4.dma testsys.iobridge.mem_side_port
mem_side_ports=testsys.pci_devices0.pio testsys.pci_devices1.pio testsys.pci_devices2.pio testsys.pci_devices3.pio testsys.pci_devices4.pio testsys.iocache.cpu_side testsys.realview.flash1.port testsys.realview.vram.port testsys.realview.realview_io.pio testsys.realview.kmi0.pio testsys.realview.kmi1.pio testsys.realview.watchdog.pio testsys.realview.rtc.pio testsys.realview.pci_host.pio testsys.realview.energy_ctrl.pio testsys.realview.pwr_ctrl.pio testsys.realview.vio0.pio testsys.realview.vio1.pio testsys.realview.uart0.pio testsys.realview.uart1.pio testsys.realview.uart2.pio testsys.realview.uart3.pio

[testsys.iobus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.iocache]
type=Cache
children=power_state replacement_policy tags
addr_ranges=2147483648:4294967296
assoc=8
clk_domain=testsys.clk_domain
clusivity=mostly_incl
compressor=Null
data_latency=20
demand_mshr_reserve=1
eventq_index=0
is_read_only=false
max_miss_count=0
move_contractions=true
mshrs=20
power_model=
power_state=testsys.iocache.power_state
prefetch_on_access=false
prefetch_on_pf_hit=false
prefetcher=Null
replace_expansions=true
replacement_policy=testsys.iocache.replacement_policy
response_latency=20
sequential_access=false
size=1024
system=testsys
tag_latency=20
tags=testsys.iocache.tags
tgts_per_mshr=12
warmup_percentage=0
write_allocator=Null
write_buffers=8
writeback_clean=false
cpu_side=testsys.iobus.mem_side_ports[5]
mem_side=testsys.membus.cpu_side_ports[0]

[testsys.iocache.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.iocache.replacement_policy]
type=LRURP
eventq_index=0

[testsys.iocache.tags]
type=BaseSetAssoc
children=indexing_policy power_state
assoc=8
block_size=64
clk_domain=testsys.clk_domain
entry_size=64
eventq_index=0
indexing_policy=testsys.iocache.tags.indexing_policy
power_model=
power_state=testsys.iocache.tags.power_state
replacement_policy=testsys.iocache.replacement_policy
sequential_access=false
size=1024
system=testsys
tag_latency=20
warmup_percentage=0

[testsys.iocache.tags.indexing_policy]
type=SetAssociative
assoc=8
entry_size=64
eventq_index=0
size=1024

[testsys.iocache.tags.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.mem_ctrls]
type=MemCtrl
children=dram power_state
clk_domain=testsys.clk_domain
command_window=10000
dram=testsys.mem_ctrls.dram
eventq_index=0
mem_sched_policy=frfcfs
min_writes_per_switch=16
nvm=Null
power_model=
power_state=testsys.mem_ctrls.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=testsys
write_high_thresh_perc=85
write_low_thresh_perc=50
port=testsys.membus.mem_side_ports[0]

[testsys.mem_ctrls.dram]
type=DRAMInterface
children=power_state
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.23500000000000001
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
beats_per_clock=2
burst_length=8
clk_domain=testsys.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=open_adaptive
power_model=
power_state=testsys.mem_ctrls.dram.power_state
range=2147483648:4294967296
ranks_per_channel=2
read_buffer_size=32
tAAD=1250
tBURST=5000
tBURST_MAX=5000
tBURST_MIN=5000
tCCD_L=0
tCCD_L_WR=0
tCK=1250
tCL=13750
tCS=2500
tPPD=0
tRAS=35000
tRCD=13750
tREFI=7800000
tRFC=260000
tRP=13750
tRRD=6000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tWTR_L=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[testsys.mem_ctrls.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.mem_ctrls.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.membus]
type=CoherentXBar
children=badaddr_responder power_state snoop_filter
clk_domain=testsys.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=true
point_of_unification=true
power_model=
power_state=testsys.membus.power_state
response_latency=2
snoop_filter=testsys.membus.snoop_filter
snoop_response_latency=4
system=testsys
use_default_range=false
width=16
cpu_side_ports=testsys.iocache.mem_side testsys.system_port testsys.cpu_cluster.l2.mem_side
default=testsys.membus.badaddr_responder.pio
mem_side_ports=testsys.mem_ctrls.port testsys.iobridge.cpu_side_port testsys.realview.bootmem.port testsys.realview.trusted_sram.port testsys.realview.non_trusted_sram.port testsys.realview.flash0.port testsys.realview.generic_timer_mem.pio testsys.realview.el2_watchdog.pio testsys.realview.trusted_watchdog.pio testsys.realview.system_watchdog.pio testsys.realview.generic_timer_mem.frames0.pio testsys.realview.generic_timer_mem.frames1.pio testsys.realview.gic.pio testsys.realview.vgic.pio testsys.realview.gicv2m.pio

[testsys.membus.badaddr_responder]
type=IsaFake
children=power_state
clk_domain=testsys.clk_domain
eventq_index=0
fake_mem=false
pio_addr=0
pio_latency=100000
pio_size=8
power_model=
power_state=testsys.membus.badaddr_responder.power_state
ret_bad_addr=true
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=warn
pio=testsys.membus.default

[testsys.membus.badaddr_responder.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=testsys

[testsys.pci_devices0]
type=PciVirtIO
children=BAR0 BAR1 BAR2 BAR3 BAR4 BAR5 power_state vio
BAR0=testsys.pci_devices0.BAR0
BAR1=testsys.pci_devices0.BAR1
BAR2=testsys.pci_devices0.BAR2
BAR3=testsys.pci_devices0.BAR3
BAR4=testsys.pci_devices0.BAR4
BAR5=testsys.pci_devices0.BAR5
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=255
Command=0
DeviceID=4096
ExpansionROM=0
HeaderType=0
InterruptLine=0
InterruptPin=1
LatencyTimer=0
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=0
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=0
Revision=0
Status=0
SubClassCode=0
SubsystemID=0
SubsystemVendorID=6900
VendorID=6900
clk_domain=testsys.clk_domain
config_latency=20000
eventq_index=0
host=testsys.realview.pci_host
pci_bus=0
pci_dev=1
pci_func=0
pio_latency=30000
power_model=
power_state=testsys.pci_devices0.power_state
sid=0
ssid=0
system=testsys
vio=testsys.pci_devices0.vio
dma=testsys.iobus.cpu_side_ports[0]
pio=testsys.iobus.mem_side_ports[0]

[testsys.pci_devices0.BAR0]
type=PciIoBar
eventq_index=0
size=4

[testsys.pci_devices0.BAR1]
type=PciBarNone
eventq_index=0

[testsys.pci_devices0.BAR2]
type=PciBarNone
eventq_index=0

[testsys.pci_devices0.BAR3]
type=PciBarNone
eventq_index=0

[testsys.pci_devices0.BAR4]
type=PciBarNone
eventq_index=0

[testsys.pci_devices0.BAR5]
type=PciBarNone
eventq_index=0

[testsys.pci_devices0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.pci_devices0.vio]
type=VirtIOBlock
children=image
byte_order=little
eventq_index=0
image=testsys.pci_devices0.vio.image
queueSize=128
subsystem=0
system=testsys

[testsys.pci_devices0.vio.image]
type=CowDiskImage
children=child
child=testsys.pci_devices0.vio.image.child
eventq_index=0
image_file=
read_only=false
table_size=65536

[testsys.pci_devices0.vio.image.child]
type=RawDiskImage
eventq_index=0
image_file=/Users/c834u979/gem5-learning/gem5_config_scripts/../resources/rootfs.ext2
read_only=true

[testsys.pci_devices1]
type=IGbE
children=BAR0 BAR1 BAR2 BAR3 BAR4 BAR5 power_state
BAR0=testsys.pci_devices1.BAR0
BAR1=testsys.pci_devices1.BAR1
BAR2=testsys.pci_devices1.BAR2
BAR3=testsys.pci_devices1.BAR3
BAR4=testsys.pci_devices1.BAR4
BAR5=testsys.pci_devices1.BAR5
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=2
Command=0
DeviceID=4213
ExpansionROM=0
HeaderType=0
InterruptLine=30
InterruptPin=1
LatencyTimer=0
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=255
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=0
Revision=0
Status=0
SubClassCode=0
SubsystemID=4104
SubsystemVendorID=32902
VendorID=32902
clk_domain=testsys.clk_domain
config_latency=20000
eventq_index=0
fetch_comp_delay=10000
fetch_delay=10000
hardware_address=00:90:00:00:00:01
host=testsys.realview.pci_host
pci_bus=0
pci_dev=2
pci_func=0
phy_epid=896
phy_pid=680
pio_latency=30000
power_model=
power_state=testsys.pci_devices1.power_state
rx_desc_cache_size=64
rx_fifo_size=393216
rx_write_delay=0
sid=0
ssid=0
system=testsys
tx_desc_cache_size=64
tx_fifo_size=393216
tx_read_delay=0
wb_comp_delay=10000
wb_delay=10000
dma=testsys.iobus.cpu_side_ports[1]
pio=testsys.iobus.mem_side_ports[1]

[testsys.pci_devices1.BAR0]
type=PciMemBar
eventq_index=0
size=131072

[testsys.pci_devices1.BAR1]
type=PciBarNone
eventq_index=0

[testsys.pci_devices1.BAR2]
type=PciBarNone
eventq_index=0

[testsys.pci_devices1.BAR3]
type=PciBarNone
eventq_index=0

[testsys.pci_devices1.BAR4]
type=PciBarNone
eventq_index=0

[testsys.pci_devices1.BAR5]
type=PciBarNone
eventq_index=0

[testsys.pci_devices1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.pci_devices2]
type=IGbE
children=BAR0 BAR1 BAR2 BAR3 BAR4 BAR5 power_state
BAR0=testsys.pci_devices2.BAR0
BAR1=testsys.pci_devices2.BAR1
BAR2=testsys.pci_devices2.BAR2
BAR3=testsys.pci_devices2.BAR3
BAR4=testsys.pci_devices2.BAR4
BAR5=testsys.pci_devices2.BAR5
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=2
Command=0
DeviceID=4213
ExpansionROM=0
HeaderType=0
InterruptLine=30
InterruptPin=1
LatencyTimer=0
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=255
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=0
Revision=0
Status=0
SubClassCode=0
SubsystemID=4104
SubsystemVendorID=32902
VendorID=32902
clk_domain=testsys.clk_domain
config_latency=20000
eventq_index=0
fetch_comp_delay=10000
fetch_delay=10000
hardware_address=00:90:00:00:00:02
host=testsys.realview.pci_host
pci_bus=0
pci_dev=3
pci_func=0
phy_epid=896
phy_pid=680
pio_latency=30000
power_model=
power_state=testsys.pci_devices2.power_state
rx_desc_cache_size=64
rx_fifo_size=393216
rx_write_delay=0
sid=0
ssid=0
system=testsys
tx_desc_cache_size=64
tx_fifo_size=393216
tx_read_delay=0
wb_comp_delay=10000
wb_delay=10000
dma=testsys.iobus.cpu_side_ports[2]
pio=testsys.iobus.mem_side_ports[2]

[testsys.pci_devices2.BAR0]
type=PciMemBar
eventq_index=0
size=131072

[testsys.pci_devices2.BAR1]
type=PciBarNone
eventq_index=0

[testsys.pci_devices2.BAR2]
type=PciBarNone
eventq_index=0

[testsys.pci_devices2.BAR3]
type=PciBarNone
eventq_index=0

[testsys.pci_devices2.BAR4]
type=PciBarNone
eventq_index=0

[testsys.pci_devices2.BAR5]
type=PciBarNone
eventq_index=0

[testsys.pci_devices2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.pci_devices3]
type=IGbE
children=BAR0 BAR1 BAR2 BAR3 BAR4 BAR5 power_state
BAR0=testsys.pci_devices3.BAR0
BAR1=testsys.pci_devices3.BAR1
BAR2=testsys.pci_devices3.BAR2
BAR3=testsys.pci_devices3.BAR3
BAR4=testsys.pci_devices3.BAR4
BAR5=testsys.pci_devices3.BAR5
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=2
Command=0
DeviceID=4213
ExpansionROM=0
HeaderType=0
InterruptLine=30
InterruptPin=1
LatencyTimer=0
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=255
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=0
Revision=0
Status=0
SubClassCode=0
SubsystemID=4104
SubsystemVendorID=32902
VendorID=32902
clk_domain=testsys.clk_domain
config_latency=20000
eventq_index=0
fetch_comp_delay=10000
fetch_delay=10000
hardware_address=00:90:00:00:00:03
host=testsys.realview.pci_host
pci_bus=0
pci_dev=4
pci_func=0
phy_epid=896
phy_pid=680
pio_latency=30000
power_model=
power_state=testsys.pci_devices3.power_state
rx_desc_cache_size=64
rx_fifo_size=393216
rx_write_delay=0
sid=0
ssid=0
system=testsys
tx_desc_cache_size=64
tx_fifo_size=393216
tx_read_delay=0
wb_comp_delay=10000
wb_delay=10000
dma=testsys.iobus.cpu_side_ports[3]
pio=testsys.iobus.mem_side_ports[3]

[testsys.pci_devices3.BAR0]
type=PciMemBar
eventq_index=0
size=131072

[testsys.pci_devices3.BAR1]
type=PciBarNone
eventq_index=0

[testsys.pci_devices3.BAR2]
type=PciBarNone
eventq_index=0

[testsys.pci_devices3.BAR3]
type=PciBarNone
eventq_index=0

[testsys.pci_devices3.BAR4]
type=PciBarNone
eventq_index=0

[testsys.pci_devices3.BAR5]
type=PciBarNone
eventq_index=0

[testsys.pci_devices3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.pci_devices4]
type=IGbE
children=BAR0 BAR1 BAR2 BAR3 BAR4 BAR5 power_state
BAR0=testsys.pci_devices4.BAR0
BAR1=testsys.pci_devices4.BAR1
BAR2=testsys.pci_devices4.BAR2
BAR3=testsys.pci_devices4.BAR3
BAR4=testsys.pci_devices4.BAR4
BAR5=testsys.pci_devices4.BAR5
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=2
Command=0
DeviceID=4213
ExpansionROM=0
HeaderType=0
InterruptLine=30
InterruptPin=1
LatencyTimer=0
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=255
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=0
Revision=0
Status=0
SubClassCode=0
SubsystemID=4104
SubsystemVendorID=32902
VendorID=32902
clk_domain=testsys.clk_domain
config_latency=20000
eventq_index=0
fetch_comp_delay=10000
fetch_delay=10000
hardware_address=00:90:00:00:00:04
host=testsys.realview.pci_host
pci_bus=0
pci_dev=5
pci_func=0
phy_epid=896
phy_pid=680
pio_latency=30000
power_model=
power_state=testsys.pci_devices4.power_state
rx_desc_cache_size=64
rx_fifo_size=393216
rx_write_delay=0
sid=0
ssid=0
system=testsys
tx_desc_cache_size=64
tx_fifo_size=393216
tx_read_delay=0
wb_comp_delay=10000
wb_delay=10000
dma=testsys.iobus.cpu_side_ports[4]
pio=testsys.iobus.mem_side_ports[4]

[testsys.pci_devices4.BAR0]
type=PciMemBar
eventq_index=0
size=131072

[testsys.pci_devices4.BAR1]
type=PciBarNone
eventq_index=0

[testsys.pci_devices4.BAR2]
type=PciBarNone
eventq_index=0

[testsys.pci_devices4.BAR3]
type=PciBarNone
eventq_index=0

[testsys.pci_devices4.BAR4]
type=PciBarNone
eventq_index=0

[testsys.pci_devices4.BAR5]
type=PciBarNone
eventq_index=0

[testsys.pci_devices4.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview]
type=RealView
children=bootmem clock24MHz clock32KHz dcc el2_watchdog energy_ctrl flash0 flash1 generic_timer generic_timer_mem gic gicv2m io_voltage kmi0 kmi1 mcc non_trusted_sram pci_host pwr_ctrl realview_io rtc sys_counter system_watchdog trusted_sram trusted_watchdog uart0 uart1 uart2 uart3 vgic vio0 vio1 vram watchdog
eventq_index=0
system=testsys

[testsys.realview.bootmem]
type=SimpleMemory
children=power_state
bandwidth=73.000000
clk_domain=testsys.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=testsys.realview.bootmem.power_state
range=0:67108864
port=testsys.membus.mem_side_ports[2]

[testsys.realview.bootmem.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.clock24MHz]
type=SrcClockDomain
clock=41667
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=testsys.realview.io_voltage

[testsys.realview.clock32KHz]
type=SrcClockDomain
clock=31250000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=testsys.realview.io_voltage

[testsys.realview.dcc]
type=SubSystem
children=osc_cpu osc_ddr osc_hsbm osc_pxl osc_smb osc_sys
eventq_index=0
thermal_domain=Null

[testsys.realview.dcc.osc_cpu]
type=RealViewOsc
dcc=0
device=0
eventq_index=0
freq=16667
max_freq=16667
min_freq=50000
parent=testsys.realview.realview_io
position=0
site=1
voltage_domain=testsys.voltage_domain

[testsys.realview.dcc.osc_ddr]
type=RealViewOsc
dcc=0
device=8
eventq_index=0
freq=25000
max_freq=0
min_freq=0
parent=testsys.realview.realview_io
position=0
site=1
voltage_domain=testsys.voltage_domain

[testsys.realview.dcc.osc_hsbm]
type=RealViewOsc
dcc=0
device=4
eventq_index=0
freq=25000
max_freq=25000
min_freq=50000
parent=testsys.realview.realview_io
position=0
site=1
voltage_domain=testsys.voltage_domain

[testsys.realview.dcc.osc_pxl]
type=RealViewOsc
dcc=0
device=5
eventq_index=0
freq=42105
max_freq=6061
min_freq=42088
parent=testsys.realview.realview_io
position=0
site=1
voltage_domain=testsys.voltage_domain

[testsys.realview.dcc.osc_smb]
type=RealViewOsc
dcc=0
device=6
eventq_index=0
freq=20000
max_freq=20000
min_freq=50000
parent=testsys.realview.realview_io
position=0
site=1
voltage_domain=testsys.voltage_domain

[testsys.realview.dcc.osc_sys]
type=RealViewOsc
dcc=0
device=7
eventq_index=0
freq=16667
max_freq=16667
min_freq=50000
parent=testsys.realview.realview_io
position=0
site=1
voltage_domain=testsys.voltage_domain

[testsys.realview.el2_watchdog]
type=GenericWatchdog
children=power_state ws0 ws1
clk_domain=testsys.clk_domain
control_start=709099520
eventq_index=0
pio_latency=10000
power_model=
power_state=testsys.realview.el2_watchdog.power_state
refresh_start=709165056
system=testsys
system_counter=testsys.realview.sys_counter
ws0=testsys.realview.el2_watchdog.ws0
ws1=testsys.realview.el2_watchdog.ws1
pio=testsys.membus.mem_side_ports[7]

[testsys.realview.el2_watchdog.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.el2_watchdog.ws0]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=59
platform=testsys.realview

[testsys.realview.el2_watchdog.ws1]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=60
platform=testsys.realview

[testsys.realview.energy_ctrl]
type=EnergyCtrl
children=power_state
clk_domain=testsys.clk_domain
dvfs_handler=testsys.dvfs_handler
eventq_index=0
pio_addr=268435456
pio_latency=100000
power_model=
power_state=testsys.realview.energy_ctrl.power_state
system=testsys
pio=testsys.iobus.mem_side_ports[14]

[testsys.realview.energy_ctrl.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.flash0]
type=SimpleMemory
children=power_state
bandwidth=73.000000
clk_domain=testsys.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=testsys.realview.flash0.power_state
range=134217728:201326592
port=testsys.membus.mem_side_ports[5]

[testsys.realview.flash0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.flash1]
type=CfiMemory
children=power_state
bandwidth=73.000000
bank_width=4
blk_size=65536
clk_domain=testsys.clk_domain
conf_table_reported=false
device_id=0
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=testsys.realview.flash1.power_state
range=201326592:268435456
vendor_id=0
port=testsys.iobus.mem_side_ports[6]

[testsys.realview.flash1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.generic_timer]
type=GenericTimer
children=int_hyp int_phys_ns int_phys_s int_virt
cntfrq=25165824
counter=testsys.realview.sys_counter
eventq_index=0
int_hyp=testsys.realview.generic_timer.int_hyp
int_phys_ns=testsys.realview.generic_timer.int_phys_ns
int_phys_s=testsys.realview.generic_timer.int_phys_s
int_virt=testsys.realview.generic_timer.int_virt
system=testsys

[testsys.realview.generic_timer.int_hyp]
type=ArmPPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_LOW
num=26
platform=testsys.realview

[testsys.realview.generic_timer.int_phys_ns]
type=ArmPPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_LOW
num=30
platform=testsys.realview

[testsys.realview.generic_timer.int_phys_s]
type=ArmPPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_LOW
num=29
platform=testsys.realview

[testsys.realview.generic_timer.int_virt]
type=ArmPPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_LOW
num=27
platform=testsys.realview

[testsys.realview.generic_timer_mem]
type=GenericTimerMem
children=frames0 frames1 power_state
clk_domain=testsys.clk_domain
cnt_control_base=709033984
cnt_ctl_base=713097216
cnt_read_base=713031680
counter=testsys.realview.sys_counter
eventq_index=0
frames=testsys.realview.generic_timer_mem.frames0 testsys.realview.generic_timer_mem.frames1
power_model=
power_state=testsys.realview.generic_timer_mem.power_state
system=testsys
pio=testsys.membus.mem_side_ports[6]

[testsys.realview.generic_timer_mem.frames0]
type=GenericTimerFrame
children=int_phys int_virt power_state
clk_domain=testsys.clk_domain
cnt_base=713162752
cnt_el0_base=18446744073709551615
counter=testsys.realview.sys_counter
eventq_index=0
int_phys=testsys.realview.generic_timer_mem.frames0.int_phys
int_virt=testsys.realview.generic_timer_mem.frames0.int_virt
power_model=
power_state=testsys.realview.generic_timer_mem.frames0.power_state
system=testsys
pio=testsys.membus.mem_side_ports[10]

[testsys.realview.generic_timer_mem.frames0.int_phys]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=57
platform=testsys.realview

[testsys.realview.generic_timer_mem.frames0.int_virt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=133
platform=testsys.realview

[testsys.realview.generic_timer_mem.frames0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.generic_timer_mem.frames1]
type=GenericTimerFrame
children=int_phys int_virt power_state
clk_domain=testsys.clk_domain
cnt_base=713228288
cnt_el0_base=18446744073709551615
counter=testsys.realview.sys_counter
eventq_index=0
int_phys=testsys.realview.generic_timer_mem.frames1.int_phys
int_virt=testsys.realview.generic_timer_mem.frames1.int_virt
power_model=
power_state=testsys.realview.generic_timer_mem.frames1.power_state
system=testsys
pio=testsys.membus.mem_side_ports[11]

[testsys.realview.generic_timer_mem.frames1.int_phys]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=58
platform=testsys.realview

[testsys.realview.generic_timer_mem.frames1.int_virt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=134
platform=testsys.realview

[testsys.realview.generic_timer_mem.frames1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.generic_timer_mem.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.gic]
type=GicV2
children=power_state
clk_domain=testsys.clk_domain
cpu_addr=738205696
cpu_pio_delay=10000
cpu_size=8192
dist_addr=738201600
dist_pio_delay=10000
eventq_index=0
gem5_extensions=false
gicc_iidr=33690683
gicd_iidr=33559611
gicd_pidr=2864272
gicv_iidr=33690683
int_latency=10000
it_lines=512
platform=testsys.realview
power_model=
power_state=testsys.realview.gic.power_state
system=testsys
pio=testsys.membus.mem_side_ports[12]

[testsys.realview.gic.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.gicv2m]
type=Gicv2m
children=frames power_state
clk_domain=testsys.clk_domain
eventq_index=0
frames=testsys.realview.gicv2m.frames
gic=testsys.realview.gic
pio_delay=10000
power_model=
power_state=testsys.realview.gicv2m.power_state
system=testsys
pio=testsys.membus.mem_side_ports[14]

[testsys.realview.gicv2m.frames]
type=Gicv2mFrame
addr=740032512
eventq_index=0
spi_base=256
spi_len=64

[testsys.realview.gicv2m.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.io_voltage]
type=VoltageDomain
eventq_index=0
voltage=3.3

[testsys.realview.kmi0]
type=Pl050
children=interrupt power_state ps2
amba_id=1314896
clk_domain=testsys.clk_domain
eventq_index=0
int_delay=100000
interrupt=testsys.realview.kmi0.interrupt
pio_addr=470155264
pio_latency=100000
power_model=
power_state=testsys.realview.kmi0.power_state
ps2=testsys.realview.kmi0.ps2
system=testsys
pio=testsys.iobus.mem_side_ports[9]

[testsys.realview.kmi0.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=44
platform=testsys.realview

[testsys.realview.kmi0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.kmi0.ps2]
type=PS2Keyboard
eventq_index=0
vnc=testsys.vncserver

[testsys.realview.kmi1]
type=Pl050
children=interrupt power_state ps2
amba_id=1314896
clk_domain=testsys.clk_domain
eventq_index=0
int_delay=100000
interrupt=testsys.realview.kmi1.interrupt
pio_addr=470220800
pio_latency=100000
power_model=
power_state=testsys.realview.kmi1.power_state
ps2=testsys.realview.kmi1.ps2
system=testsys
pio=testsys.iobus.mem_side_ports[10]

[testsys.realview.kmi1.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=45
platform=testsys.realview

[testsys.realview.kmi1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.kmi1.ps2]
type=PS2TouchKit
eventq_index=0
vnc=testsys.vncserver

[testsys.realview.mcc]
type=SubSystem
children=osc_clcd osc_mcc osc_peripheral osc_system_bus temp_crtl
eventq_index=0
thermal_domain=Null

[testsys.realview.mcc.osc_clcd]
type=RealViewOsc
dcc=0
device=1
eventq_index=0
freq=42105
max_freq=15748
min_freq=42105
parent=testsys.realview.realview_io
position=0
site=0
voltage_domain=testsys.voltage_domain

[testsys.realview.mcc.osc_mcc]
type=RealViewOsc
dcc=0
device=0
eventq_index=0
freq=20000
max_freq=16667
min_freq=40000
parent=testsys.realview.realview_io
position=0
site=0
voltage_domain=testsys.voltage_domain

[testsys.realview.mcc.osc_peripheral]
type=RealViewOsc
dcc=0
device=2
eventq_index=0
freq=41667
max_freq=0
min_freq=0
parent=testsys.realview.realview_io
position=0
site=0
voltage_domain=testsys.voltage_domain

[testsys.realview.mcc.osc_system_bus]
type=RealViewOsc
dcc=0
device=4
eventq_index=0
freq=41667
max_freq=4348
min_freq=500000
parent=testsys.realview.realview_io
position=0
site=0
voltage_domain=testsys.voltage_domain

[testsys.realview.mcc.temp_crtl]
type=RealViewTemperatureSensor
dcc=0
device=0
eventq_index=0
parent=testsys.realview.realview_io
position=0
site=0
system=testsys

[testsys.realview.non_trusted_sram]
type=SimpleMemory
children=power_state
bandwidth=73.000000
clk_domain=testsys.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=testsys.realview.non_trusted_sram.power_state
range=771751936:771784704
port=testsys.membus.mem_side_ports[4]

[testsys.realview.non_trusted_sram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.pci_host]
type=GenericArmPciHost
children=power_state
clk_domain=testsys.clk_domain
conf_base=805306368
conf_device_bits=12
conf_size=268435456
eventq_index=0
int_base=100
int_count=4
int_policy=ARM_PCI_INT_DEV
pci_dma_base=0
pci_mem_base=1073741824
pci_pio_base=788529152
platform=testsys.realview
power_model=
power_state=testsys.realview.pci_host.power_state
system=testsys
pio=testsys.iobus.mem_side_ports[13]

[testsys.realview.pci_host.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.pwr_ctrl]
type=FVPBasePwrCtrl
children=power_state
clk_domain=testsys.clk_domain
eventq_index=0
pio_addr=470810624
pio_latency=100000
power_model=
power_state=testsys.realview.pwr_ctrl.power_state
system=testsys
pio=testsys.iobus.mem_side_ports[15]

[testsys.realview.pwr_ctrl.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.realview_io]
type=RealViewCtrl
children=power_state
clk_domain=testsys.clk_domain
eventq_index=0
idreg=806359296
pio_addr=469827584
pio_latency=100000
power_model=
power_state=testsys.realview.realview_io.power_state
proc_id0=335544320
proc_id1=335544320
system=testsys
pio=testsys.iobus.mem_side_ports[8]

[testsys.realview.realview_io.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.rtc]
type=PL031
children=interrupt power_state
amba_id=266289
clk_domain=testsys.clk_domain
eventq_index=0
int_delay=100000
interrupt=testsys.realview.rtc.interrupt
pio_addr=471269376
pio_latency=100000
power_model=
power_state=testsys.realview.rtc.power_state
system=testsys
time=Thu Jan  1 00:00:00 2009
pio=testsys.iobus.mem_side_ports[12]

[testsys.realview.rtc.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=36
platform=testsys.realview

[testsys.realview.rtc.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.sys_counter]
type=SystemCounter
eventq_index=0
freqs=25165824

[testsys.realview.system_watchdog]
type=Sp805
children=interrupt power_state
amba_id=1316869
clk_domain=testsys.realview.dcc.osc_sys
eventq_index=0
int_delay=100000
interrupt=testsys.realview.system_watchdog.interrupt
pio_addr=721813504
pio_latency=100000
power_model=
power_state=testsys.realview.system_watchdog.power_state
system=testsys
pio=testsys.membus.mem_side_ports[9]

[testsys.realview.system_watchdog.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=130
platform=testsys.realview

[testsys.realview.system_watchdog.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.trusted_sram]
type=SimpleMemory
children=power_state
bandwidth=73.000000
clk_domain=testsys.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=testsys.realview.trusted_sram.power_state
range=67108864:67371008
port=testsys.membus.mem_side_ports[3]

[testsys.realview.trusted_sram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.trusted_watchdog]
type=Sp805
children=interrupt power_state
amba_id=1316869
clk_domain=testsys.clk_domain
eventq_index=0
int_delay=100000
interrupt=testsys.realview.trusted_watchdog.interrupt
pio_addr=709427200
pio_latency=100000
power_model=
power_state=testsys.realview.trusted_watchdog.power_state
system=testsys
pio=testsys.membus.mem_side_ports[8]

[testsys.realview.trusted_watchdog.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=56
platform=testsys.realview

[testsys.realview.trusted_watchdog.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.uart0]
type=Pl011
children=interrupt power_state
clk_domain=testsys.clk_domain
device=testsys.terminal
end_on_eot=false
eventq_index=0
int_delay=100000
interrupt=testsys.realview.uart0.interrupt
pio_addr=470351872
pio_latency=100000
platform=testsys.realview
power_model=
power_state=testsys.realview.uart0.power_state
system=testsys
pio=testsys.iobus.mem_side_ports[18]

[testsys.realview.uart0.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=37
platform=testsys.realview

[testsys.realview.uart0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.uart1]
type=Pl011
children=device interrupt power_state
clk_domain=testsys.clk_domain
device=testsys.realview.uart1.device
end_on_eot=false
eventq_index=0
int_delay=100000
interrupt=testsys.realview.uart1.interrupt
pio_addr=470417408
pio_latency=100000
platform=testsys.realview
power_model=
power_state=testsys.realview.uart1.power_state
system=testsys
pio=testsys.iobus.mem_side_ports[19]

[testsys.realview.uart1.device]
type=Terminal
eventq_index=0
number=0
outfile=file
port=3456

[testsys.realview.uart1.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=38
platform=testsys.realview

[testsys.realview.uart1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.uart2]
type=Pl011
children=device interrupt power_state
clk_domain=testsys.clk_domain
device=testsys.realview.uart2.device
end_on_eot=false
eventq_index=0
int_delay=100000
interrupt=testsys.realview.uart2.interrupt
pio_addr=470482944
pio_latency=100000
platform=testsys.realview
power_model=
power_state=testsys.realview.uart2.power_state
system=testsys
pio=testsys.iobus.mem_side_ports[20]

[testsys.realview.uart2.device]
type=Terminal
eventq_index=0
number=0
outfile=file
port=3456

[testsys.realview.uart2.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=39
platform=testsys.realview

[testsys.realview.uart2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.uart3]
type=Pl011
children=device interrupt power_state
clk_domain=testsys.clk_domain
device=testsys.realview.uart3.device
end_on_eot=false
eventq_index=0
int_delay=100000
interrupt=testsys.realview.uart3.interrupt
pio_addr=470548480
pio_latency=100000
platform=testsys.realview
power_model=
power_state=testsys.realview.uart3.power_state
system=testsys
pio=testsys.iobus.mem_side_ports[21]

[testsys.realview.uart3.device]
type=Terminal
eventq_index=0
number=0
outfile=file
port=3456

[testsys.realview.uart3.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=40
platform=testsys.realview

[testsys.realview.uart3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.vgic]
type=VGic
children=power_state
clk_domain=testsys.clk_domain
eventq_index=0
gic=testsys.realview.gic
gicv_iidr=33690683
hv_addr=738213888
maint_int=25
pio_delay=10000
platform=testsys.realview
power_model=
power_state=testsys.realview.vgic.power_state
system=testsys
vcpu_addr=738222080
pio=testsys.membus.mem_side_ports[13]

[testsys.realview.vgic.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.vio0]
type=MmioVirtIO
children=interrupt power_state vio
clk_domain=testsys.clk_domain
eventq_index=0
interrupt=testsys.realview.vio0.interrupt
pio_addr=471007232
pio_latency=100000
pio_size=4096
power_model=
power_state=testsys.realview.vio0.power_state
system=testsys
vio=testsys.realview.vio0.vio
pio=testsys.iobus.mem_side_ports[16]

[testsys.realview.vio0.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=74
platform=testsys.realview

[testsys.realview.vio0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.vio0.vio]
type=VirtIODummyDevice
byte_order=little
eventq_index=0
subsystem=0
system=testsys

[testsys.realview.vio1]
type=MmioVirtIO
children=interrupt power_state vio
clk_domain=testsys.clk_domain
eventq_index=0
interrupt=testsys.realview.vio1.interrupt
pio_addr=471072768
pio_latency=100000
pio_size=4096
power_model=
power_state=testsys.realview.vio1.power_state
system=testsys
vio=testsys.realview.vio1.vio
pio=testsys.iobus.mem_side_ports[17]

[testsys.realview.vio1.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=75
platform=testsys.realview

[testsys.realview.vio1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.vio1.vio]
type=VirtIODummyDevice
byte_order=little
eventq_index=0
subsystem=0
system=testsys

[testsys.realview.vram]
type=SimpleMemory
children=power_state
bandwidth=73.000000
clk_domain=testsys.clk_domain
conf_table_reported=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
latency=30000
latency_var=0
null=false
power_model=
power_state=testsys.realview.vram.power_state
range=402653184:436207616
port=testsys.iobus.mem_side_ports[7]

[testsys.realview.vram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.realview.watchdog]
type=Sp805
children=interrupt power_state
amba_id=1316869
clk_domain=testsys.realview.clock32KHz
eventq_index=0
int_delay=100000
interrupt=testsys.realview.watchdog.interrupt
pio_addr=470745088
pio_latency=100000
power_model=
power_state=testsys.realview.watchdog.power_state
system=testsys
pio=testsys.iobus.mem_side_ports[11]

[testsys.realview.watchdog.interrupt]
type=ArmSPI
eventq_index=0
int_type=IRQ_TYPE_LEVEL_HIGH
num=32
platform=testsys.realview

[testsys.realview.watchdog.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[testsys.terminal]
type=Terminal
eventq_index=0
number=0
outfile=file
port=3456

[testsys.vncserver]
type=VncServer
eventq_index=0
frame_capture=false
img_format=Auto
number=0
port=5900

[testsys.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[testsys.workload]
type=ArmFsLinux
addr_check=true
boot_loader=/Users/c834u979/gem5-learning/gem5_config_scripts/../resources/boot.arm64
command_line=console=ttyAMA0 lpj=19988480 norandmaps root=/dev/vda rw mem=2GB
cpu_release_addr=2281701368
dtb_addr=2281701376
dtb_filename=m1s_compiler_opt_minor_boot_exit/system.dtb
early_kernel_symbols=false
enable_context_switch_stats_dump=false
eventq_index=0
extras=
extras_addrs=
load_addr_mask=0
load_addr_offset=2147483648
machine_type=DTOnly
object_file=/Users/c834u979/gem5-learning/gem5_config_scripts/../resources/vmlinux
panic_on_oops=false
panic_on_panic=false
wait_for_remote_gdb=false

