{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729693534249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729693534249 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 11:25:34 2024 " "Processing started: Wed Oct 23 11:25:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729693534249 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693534249 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aqua -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aqua -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693534249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729693534784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729693534784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x3_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file x3_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 x3_interface " "Found entity 1: x3_interface" {  } { { "x3_interface.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/x3_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693543972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693543972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_serial_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_uc " "Found entity 1: tx_serial_uc" {  } { { "tx_serial_uc.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/tx_serial_uc.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693543974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693543974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_7o1_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_serial_7o1_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_7O1_fd " "Found entity 1: tx_serial_7O1_fd" {  } { { "tx_serial_7O1_fd.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/tx_serial_7O1_fd.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693543976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693543976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_serial_7o1.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_serial_7o1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_7O1 " "Found entity 1: tx_serial_7O1" {  } { { "tx_serial_7O1.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/tx_serial_7O1.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693543977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693543977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_n.v 1 1 " "Found 1 design units, including 1 entities, in source file registrador_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "registrador_n.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/registrador_n.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693543979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693543979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_n.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1_n " "Found entity 1: mux_4x1_n" {  } { { "mux_4x1_n.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/mux_4x1_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693543981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693543981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693543983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693543983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_hcsr04_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_hcsr04_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04_uc " "Found entity 1: interface_hcsr04_uc" {  } { { "interface_hcsr04_uc.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/interface_hcsr04_uc.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693543985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693543985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_hcsr04_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_hcsr04_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04_fd " "Found entity 1: interface_hcsr04_fd" {  } { { "interface_hcsr04_fd.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/interface_hcsr04_fd.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693543987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693543987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface_hcsr04.v 1 1 " "Found 1 design units, including 1 entities, in source file interface_hcsr04.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface_hcsr04 " "Found entity 1: interface_hcsr04" {  } { { "interface_hcsr04.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/interface_hcsr04.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693543989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693543989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/hexa7seg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693543991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693543991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_pulso.v 1 1 " "Found 1 design units, including 1 entities, in source file gerador_pulso.v" { { "Info" "ISGN_ENTITY_NAME" "1 gerador_pulso " "Found entity 1: gerador_pulso" {  } { { "gerador_pulso.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/gerador_pulso.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693543992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693543992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/edge_detector.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693543994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693543994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador_n.v 1 1 " "Found 1 design units, including 1 entities, in source file deslocador_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 deslocador_n " "Found entity 1: deslocador_n" {  } { { "deslocador_n.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/deslocador_n.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693543996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693543996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_m.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "contador_m.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/contador_m.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693543998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693543998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_cm_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_cm_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cm_uc " "Found entity 1: contador_cm_uc" {  } { { "contador_cm_uc.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/contador_cm_uc.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693543999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693543999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_cm_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_cm_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cm_fd " "Found entity 1: contador_cm_fd" {  } { { "contador_cm_fd.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/contador_cm_fd.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693544001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693544001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_cm.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_cm.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_cm " "Found entity 1: contador_cm" {  } { { "contador_cm.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/contador_cm.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693544003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693544003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_bcd_3digitos.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_bcd_3digitos.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_bcd_3digitos " "Found entity 1: contador_bcd_3digitos" {  } { { "contador_bcd_3digitos.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/contador_bcd_3digitos.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693544005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693544005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "classificador_medida.v 1 1 " "Found 1 design units, including 1 entities, in source file classificador_medida.v" { { "Info" "ISGN_ENTITY_NAME" "1 classificador_medida " "Found entity 1: classificador_medida" {  } { { "classificador_medida.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/classificador_medida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693544007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693544007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_projeto_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_projeto_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_projeto_uc " "Found entity 1: circuito_projeto_uc" {  } { { "circuito_projeto_uc.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/circuito_projeto_uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693544009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693544009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_projeto_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_projeto_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_projeto_fd " "Found entity 1: circuito_projeto_fd" {  } { { "circuito_projeto_fd.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/circuito_projeto_fd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693544011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693544011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_projeto.v 1 1 " "Found 1 design units, including 1 entities, in source file circuito_projeto.v" { { "Info" "ISGN_ENTITY_NAME" "1 circuito_projeto " "Found entity 1: circuito_projeto" {  } { { "circuito_projeto.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/circuito_projeto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693544013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693544013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/buzzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693544014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693544014 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset circuito_projeto_fd.v(49) " "Verilog HDL Implicit Net warning at circuito_projeto_fd.v(49): created implicit net for \"reset\"" {  } { { "circuito_projeto_fd.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/circuito_projeto_fd.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544015 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729693544065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_projeto circuito_projeto:main " "Elaborating entity \"circuito_projeto\" for hierarchy \"circuito_projeto:main\"" {  } { { "main.v" "main" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/main.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_projeto_fd circuito_projeto:main\|circuito_projeto_fd:FD " "Elaborating entity \"circuito_projeto_fd\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\"" {  } { { "circuito_projeto.v" "FD" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/circuito_projeto.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector circuito_projeto:main\|circuito_projeto_fd:FD\|edge_detector:pulsoMensurar " "Elaborating entity \"edge_detector\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|edge_detector:pulsoMensurar\"" {  } { { "circuito_projeto_fd.v" "pulsoMensurar" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/circuito_projeto_fd.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "classificador_medida circuito_projeto:main\|circuito_projeto_fd:FD\|classificador_medida:classificador " "Elaborating entity \"classificador_medida\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|classificador_medida:classificador\"" {  } { { "circuito_projeto_fd.v" "classificador" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/circuito_projeto_fd.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 classificador_medida.v(33) " "Verilog HDL assignment warning at classificador_medida.v(33): truncated value with size 32 to match size of target (12)" {  } { { "classificador_medida.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/classificador_medida.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729693544072 "|main|circuito_projeto:main|circuito_projeto_fd:FD|classificador_medida:classificador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x3_interface circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores " "Elaborating entity \"x3_interface\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\"" {  } { { "circuito_projeto_fd.v" "sensores" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/circuito_projeto_fd.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hcsr04 circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1 " "Elaborating entity \"interface_hcsr04\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\"" {  } { { "x3_interface.v" "sensor1" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/x3_interface.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hcsr04_uc circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_uc:U1 " "Elaborating entity \"interface_hcsr04_uc\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_uc:U1\"" {  } { { "interface_hcsr04.v" "U1" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/interface_hcsr04.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interface_hcsr04_fd circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2 " "Elaborating entity \"interface_hcsr04_fd\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\"" {  } { { "interface_hcsr04.v" "U2" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/interface_hcsr04.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerador_pulso circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|gerador_pulso:U1 " "Elaborating entity \"gerador_pulso\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|gerador_pulso:U1\"" {  } { { "interface_hcsr04_fd.v" "U1" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/interface_hcsr04_fd.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|contador_m:contador_2s_timeout " "Elaborating entity \"contador_m\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|contador_m:contador_2s_timeout\"" {  } { { "interface_hcsr04_fd.v" "contador_2s_timeout" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/interface_hcsr04_fd.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_cm circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|contador_cm:U2 " "Elaborating entity \"contador_cm\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|contador_cm:U2\"" {  } { { "interface_hcsr04_fd.v" "U2" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/interface_hcsr04_fd.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_cm_fd circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD " "Elaborating entity \"contador_cm_fd\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\"" {  } { { "contador_cm.v" "FD" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/contador_cm.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\|contador_m:U1 " "Elaborating entity \"contador_m\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\|contador_m:U1\"" {  } { { "contador_cm_fd.v" "U1" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/contador_cm_fd.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_bcd_3digitos circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\|contador_bcd_3digitos:U2 " "Elaborating entity \"contador_bcd_3digitos\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_fd:FD\|contador_bcd_3digitos:U2\"" {  } { { "contador_cm_fd.v" "U2" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/contador_cm_fd.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_cm_uc circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_uc:UC " "Elaborating entity \"contador_cm_uc\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|contador_cm:U2\|contador_cm_uc:UC\"" {  } { { "contador_cm.v" "UC" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/contador_cm.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|registrador_n:U3 " "Elaborating entity \"registrador_n\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|x3_interface:sensores\|interface_hcsr04:sensor1\|interface_hcsr04_fd:U2\|registrador_n:U3\"" {  } { { "interface_hcsr04_fd.v" "U3" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/interface_hcsr04_fd.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m circuito_projeto:main\|circuito_projeto_fd:FD\|contador_m:contador_1s " "Elaborating entity \"contador_m\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|contador_m:contador_1s\"" {  } { { "circuito_projeto_fd.v" "contador_1s" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/circuito_projeto_fd.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m circuito_projeto:main\|circuito_projeto_fd:FD\|contador_m:contador_caracter " "Elaborating entity \"contador_m\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|contador_m:contador_caracter\"" {  } { { "circuito_projeto_fd.v" "contador_caracter" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/circuito_projeto_fd.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1_n circuito_projeto:main\|circuito_projeto_fd:FD\|mux_4x1_n:saida_asc " "Elaborating entity \"mux_4x1_n\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|mux_4x1_n:saida_asc\"" {  } { { "circuito_projeto_fd.v" "saida_asc" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/circuito_projeto_fd.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_7O1 circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_7O1:envia_asc " "Elaborating entity \"tx_serial_7O1\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_7O1:envia_asc\"" {  } { { "circuito_projeto_fd.v" "envia_asc" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/circuito_projeto_fd.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_7O1_fd circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_7O1:envia_asc\|tx_serial_7O1_fd:U1_FD " "Elaborating entity \"tx_serial_7O1_fd\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_7O1:envia_asc\|tx_serial_7O1_fd:U1_FD\"" {  } { { "tx_serial_7O1.v" "U1_FD" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/tx_serial_7O1.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador_n circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_7O1:envia_asc\|tx_serial_7O1_fd:U1_FD\|deslocador_n:U1 " "Elaborating entity \"deslocador_n\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_7O1:envia_asc\|tx_serial_7O1_fd:U1_FD\|deslocador_n:U1\"" {  } { { "tx_serial_7O1_fd.v" "U1" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/tx_serial_7O1_fd.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_7O1:envia_asc\|tx_serial_7O1_fd:U1_FD\|contador_m:U2 " "Elaborating entity \"contador_m\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_7O1:envia_asc\|tx_serial_7O1_fd:U1_FD\|contador_m:U2\"" {  } { { "tx_serial_7O1_fd.v" "U2" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/tx_serial_7O1_fd.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_uc circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_7O1:envia_asc\|tx_serial_uc:U2_UC " "Elaborating entity \"tx_serial_uc\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_7O1:envia_asc\|tx_serial_uc:U2_UC\"" {  } { { "tx_serial_7O1.v" "U2_UC" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/tx_serial_7O1.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_7O1:envia_asc\|contador_m:U3_TICK " "Elaborating entity \"contador_m\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_7O1:envia_asc\|contador_m:U3_TICK\"" {  } { { "tx_serial_7O1.v" "U3_TICK" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/tx_serial_7O1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_7O1:envia_asc\|hexa7seg:HEX0 " "Elaborating entity \"hexa7seg\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|tx_serial_7O1:envia_asc\|hexa7seg:HEX0\"" {  } { { "tx_serial_7O1.v" "HEX0" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/tx_serial_7O1.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer circuito_projeto:main\|circuito_projeto_fd:FD\|buzzer:b1 " "Elaborating entity \"buzzer\" for hierarchy \"circuito_projeto:main\|circuito_projeto_fd:FD\|buzzer:b1\"" {  } { { "circuito_projeto_fd.v" "b1" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/circuito_projeto_fd.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuito_projeto_uc circuito_projeto:main\|circuito_projeto_uc:UC " "Elaborating entity \"circuito_projeto_uc\" for hierarchy \"circuito_projeto:main\|circuito_projeto_uc:UC\"" {  } { { "circuito_projeto.v" "UC" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/circuito_projeto.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544136 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "circuito_projeto:main\|circuito_projeto_fd:FD\|classificador_medida:classificador\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"circuito_projeto:main\|circuito_projeto_fd:FD\|classificador_medida:classificador\|Div0\"" {  } { { "classificador_medida.v" "Div0" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/classificador_medida.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1729693544885 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1729693544885 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "circuito_projeto:main\|circuito_projeto_fd:FD\|classificador_medida:classificador\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"circuito_projeto:main\|circuito_projeto_fd:FD\|classificador_medida:classificador\|lpm_divide:Div0\"" {  } { { "classificador_medida.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/classificador_medida.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693544944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "circuito_projeto:main\|circuito_projeto_fd:FD\|classificador_medida:classificador\|lpm_divide:Div0 " "Instantiated megafunction \"circuito_projeto:main\|circuito_projeto_fd:FD\|classificador_medida:classificador\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729693544944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729693544944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729693544944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729693544944 ""}  } { { "classificador_medida.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/classificador_medida.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729693544944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/db/lpm_divide_gbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693544994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693544994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693545008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693545008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/db/alt_u_div_ive.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729693545028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693545028 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1729693545211 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fecha_valvula GND " "Pin \"fecha_valvula\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1729693545515 "|main|fecha_valvula"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1729693545515 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1729693545630 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1729693546023 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729693546244 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729693546244 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "919 " "Implemented 919 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729693546364 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729693546364 ""} { "Info" "ICUT_CUT_TM_LCELLS" "867 " "Implemented 867 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729693546364 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729693546364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729693546392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 11:25:46 2024 " "Processing ended: Wed Oct 23 11:25:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729693546392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729693546392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729693546392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729693546392 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1729693547728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729693547729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 11:25:47 2024 " "Processing started: Wed Oct 23 11:25:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729693547729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1729693547729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Aqua -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Aqua -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1729693547729 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1729693547848 ""}
{ "Info" "0" "" "Project  = Aqua" {  } {  } 0 0 "Project  = Aqua" 0 0 "Fitter" 0 0 1729693547848 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1729693547849 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1729693548030 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1729693548030 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1729693548045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729693548095 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1729693548095 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1729693548418 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1729693548441 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1729693548607 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1729693553376 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 474 global CLKCTRL_G6 " "clock~inputCLKENA0 with 474 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1729693553509 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1729693553509 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729693553509 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1729693553521 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729693553522 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1729693553526 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1729693553529 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1729693553529 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1729693553531 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1729693554325 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1729693554325 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1729693554340 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1729693554340 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1729693554341 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1729693554411 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1729693554413 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1729693554413 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729693554501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1729693557013 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1729693557405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729693559633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1729693561034 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1729693562790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729693562790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1729693564149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X44_Y0 X54_Y10 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X44_Y0 to location X54_Y10" {  } { { "loc" "" { Generic "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X44_Y0 to location X54_Y10"} { { 12 { 0 ""} 44 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1729693567414 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1729693567414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1729693569383 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1729693569383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729693569387 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.57 " "Total time spent on timing analysis during the Fitter is 1.57 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1729693572174 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729693572195 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729693572921 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1729693572922 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1729693573610 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1729693577314 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Projetos/T4A6-LabDig2/ProjetoSemana01/output_files/main.fit.smsg " "Generated suppressed messages file C:/Projetos/T4A6-LabDig2/ProjetoSemana01/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1729693577707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6270 " "Peak virtual memory: 6270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729693578423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 11:26:18 2024 " "Processing ended: Wed Oct 23 11:26:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729693578423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729693578423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729693578423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1729693578423 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1729693579602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729693579603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 11:26:19 2024 " "Processing started: Wed Oct 23 11:26:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729693579603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1729693579603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Aqua -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Aqua -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1729693579603 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1729693580552 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1729693583890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729693584125 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 11:26:24 2024 " "Processing ended: Wed Oct 23 11:26:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729693584125 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729693584125 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729693584125 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1729693584125 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1729693584797 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1729693585462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729693585463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 11:26:25 2024 " "Processing started: Wed Oct 23 11:26:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729693585463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1729693585463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Aqua -c main " "Command: quartus_sta Aqua -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1729693585463 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1729693585585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1729693586383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1729693586383 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729693586431 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729693586431 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1729693586908 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1729693586908 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1729693586915 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729693586915 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1729693586923 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729693586923 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1729693586924 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1729693586935 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729693587016 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729693587016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.851 " "Worst-case setup slack is -22.851" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693587020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693587020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.851           -1712.408 clock  " "  -22.851           -1712.408 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693587020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729693587020 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.313 " "Worst-case hold slack is 0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693587026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693587026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 clock  " "    0.313               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693587026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729693587026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.046 " "Worst-case recovery slack is -1.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693587034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693587034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.046            -205.112 clock  " "   -1.046            -205.112 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693587034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729693587034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.684 " "Worst-case removal slack is 0.684" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693587039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693587039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 clock  " "    0.684               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693587039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729693587039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693587058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693587058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -458.427 clock  " "   -0.538            -458.427 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693587058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729693587058 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729693587076 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1729693587120 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1729693588412 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729693588516 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729693588531 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729693588531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -24.050 " "Worst-case setup slack is -24.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693588535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693588535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -24.050           -1718.229 clock  " "  -24.050           -1718.229 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693588535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729693588535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.300 " "Worst-case hold slack is 0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693588541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693588541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300               0.000 clock  " "    0.300               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693588541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729693588541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.969 " "Worst-case recovery slack is -0.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693588549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693588549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.969            -184.215 clock  " "   -0.969            -184.215 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693588549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729693588549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.650 " "Worst-case removal slack is 0.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693588554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693588554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.650               0.000 clock  " "    0.650               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693588554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729693588554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.538 " "Worst-case minimum pulse width slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693588561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693588561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -469.371 clock  " "   -0.538            -469.371 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693588561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729693588561 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1729693588576 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1729693588749 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1729693589881 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729693589992 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729693589996 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729693589996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.273 " "Worst-case setup slack is -10.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693589998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693589998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.273            -556.286 clock  " "  -10.273            -556.286 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693589998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729693589998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.165 " "Worst-case hold slack is 0.165" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 clock  " "    0.165               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729693590006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.132 " "Worst-case recovery slack is -0.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.132              -2.621 clock  " "   -0.132              -2.621 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729693590012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.309 " "Worst-case removal slack is 0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 clock  " "    0.309               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729693590019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.098 " "Worst-case minimum pulse width slack is -0.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.098             -54.020 clock  " "   -0.098             -54.020 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729693590025 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729693590042 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729693590245 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729693590250 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729693590250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.755 " "Worst-case setup slack is -9.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.755            -470.943 clock  " "   -9.755            -470.943 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729693590252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clock  " "    0.151               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729693590260 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.010 " "Worst-case recovery slack is -0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010              -0.095 clock  " "   -0.010              -0.095 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729693590267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.283 " "Worst-case removal slack is 0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 clock  " "    0.283               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729693590273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.098 " "Worst-case minimum pulse width slack is -0.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.098             -55.051 clock  " "   -0.098             -55.051 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729693590279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729693590279 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729693592147 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729693592148 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5084 " "Peak virtual memory: 5084 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729693592238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 23 11:26:32 2024 " "Processing ended: Wed Oct 23 11:26:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729693592238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729693592238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729693592238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1729693592238 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus Prime Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1729693592970 ""}
