
synthesis -f "SevenSegClock_SevenSegClock_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.3.0.109

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Fri Jan  2 08:05:42 2015


Command Line:  synthesis -f SevenSegClock_SevenSegClock_lattice.synproj -gui 

Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is TQFP144.
The -d option is LCMXO2-7000HC.
Using package TQFP144.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2A

### Device  : LCMXO2-7000HC

### Package : TQFP144

### Speed   : 5

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = AutoShift.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
WARNING - synthesis: Using default loop_limit value of 1950

Use IO Insertion = TRUE
Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/justin/7SegClock/7SegClock/Lattice_FPGA (searchpath added)
-p /usr/local/diamond/3.3_x64/ispfpga/xo2c00/data (searchpath added)
-p /home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock (searchpath added)
-p /home/justin/7SegClock/7SegClock/Lattice_FPGA (searchpath added)
Verilog design file = /home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock/source/AutoShift_1.v
NGD file = SevenSegClock_SevenSegClock.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Compile design.
Compile Design Begin
Top module name (Verilog): AutoShift
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock/source/AutoShift_1.v(1): " arg1="AutoShift" arg2="/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock/source/AutoShift_1.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.3_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1793): " arg1="OSCH(NOM_FREQ=&quot;2.08&quot;)" arg2="/usr/local/diamond/3.3_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v" arg3="1793"  />
Last elaborated design is AutoShift()
Loading NGL library '/usr/local/diamond/3.3_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.3_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.3_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.3_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.3_x64/ispfpga.
Package Status:                     Final          Version 1.36.
Top-level module name = AutoShift.



GSR instance connected to net n1.
GSR will not be inferred because no asynchronous signal was found in the netlist.
    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Applying 200.000000 MHz constraint to all clocks

Results of NGD DRC are available in AutoShift_drc.log.
Loading NGL library '/usr/local/diamond/3.3_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library '/usr/local/diamond/3.3_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/usr/local/diamond/3.3_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.3_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="cnt_237_add_4_1/S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="cnt_237_add_4_11/CO"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="cnt_237_add_4_11/S1"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="3"  />

Design Results:
    152 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file SevenSegClock_SevenSegClock.ngd.

################### Begin Area Report (AutoShift)######################
Number of register bits => 78 of 7209 (1 % )
CCU2D => 6
FD1S1I => 24
FD1S3AX => 54
GSR => 1
IB => 3
LUT4 => 39
OB => 21
OSCH => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 5
  Net : clk_c, loads : 23
  Net : latch_c, loads : 21
  Net : n1378, loads : 21
  Net : osc_clk_c_c, loads : 10
  Net : n1379, loads : 3
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : segment_0, loads : 18
  Net : segment_1, loads : 17
  Net : segment_2, loads : 16
  Net : cnt_9, loads : 13
  Net : cnt_8, loads : 13
  Net : cnt_7, loads : 13
  Net : cnt_6, loads : 13
  Net : n1164, loads : 7
  Net : n724, loads : 7
  Net : n947, loads : 3
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets osc_clk_c_c]             |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets latch_c]                 |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|  644.745 MHz|     1  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 186.047  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.539  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-7000HC -t TQFP144 -s 5 -oc Commercial   "SevenSegClock_SevenSegClock.ngd" -o "SevenSegClock_SevenSegClock_map.ncd" -pr "SevenSegClock_SevenSegClock.prf" -mp "SevenSegClock_SevenSegClock.mrp" "/home/justin/7SegClock/7SegClock/Lattice_FPGA/SevenSegClock/source/SevenSegClock.lpf" -c 0            
map:  version Diamond (64-bit) 3.3.0.109

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: SevenSegClock_SevenSegClock.ngd
   Picdevice="LCMXO2-7000HC"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HCTQFP144, Performance used: 5.

Loading device for application baspr from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.3_x64/ispfpga.
Package Status:                     Final          Version 1.36.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:     78 out of  7209 (1%)
      PFU registers:           78 out of  6864 (1%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        46 out of  3432 (1%)
      SLICEs as Logic/ROM:     46 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          6 out of  3432 (0%)
   Number of LUT4s:         44 out of  6864 (1%)
      Number of logic LUTs:       32
      Number of distributed RAM:   0 (0 LUT4s)
      Number of ripple logic:      6 (12 LUT4s)
      Number of shift registers:   0
   Number of PIO sites used: 24 + 4(JTAG) out of 115 (24%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  5
     Net n1378: 15 loads, 15 rising, 0 falling (Driver: i10_1_lut_rep_8_2_lut_3_lut_4_lut )
     Net clk_c: 12 loads, 12 rising, 0 falling (Driver: PIO clk )
     Net latch_c: 11 loads, 11 rising, 0 falling (Driver: PIO latch )
     Net osc_clk_c_c: 6 loads, 6 rising, 0 falling (Driver: OSCH_inst )
     Net n1379: 2 loads, 2 rising, 0 falling (Driver: i1_2_lut_rep_9_3_lut_4_lut )
   Number of Clock Enables:  0
   Number of LSRs:  10
     Net ledon_0: 1 loads, 1 LSLICEs
     Net n947: 2 loads, 2 LSLICEs
     Net n1164: 4 loads, 4 LSLICEs
     Net n724: 4 loads, 4 LSLICEs
     Net ledon_1: 1 loads, 1 LSLICEs
     Net ledon_6: 1 loads, 1 LSLICEs
     Net ledon_5: 1 loads, 1 LSLICEs
     Net ledon_2: 1 loads, 1 LSLICEs
     Net ledon_4: 1 loads, 1 LSLICEs
     Net ledon_3: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net segment_0: 18 loads
     Net segment_1: 17 loads
     Net segment_2: 16 loads
     Net cnt_6: 13 loads
     Net cnt_7: 13 loads
     Net cnt_8: 13 loads
     Net cnt_9: 13 loads
     Net n1164: 4 loads
     Net n724: 4 loads
     Net n947: 2 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 179 MB

Dumping design to file SevenSegClock_SevenSegClock_map.ncd.

ncd2vdb "SevenSegClock_SevenSegClock_map.ncd" "SevenSegClock_SevenSegClock_map.vdb"

Loading device for application ncd2vdb from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.3_x64/ispfpga.
Design:  AutoShift

mpartrce -p "SevenSegClock_SevenSegClock.p2t" -f "SevenSegClock_SevenSegClock.p3t" -tf "SevenSegClock_SevenSegClock.pt" "SevenSegClock_SevenSegClock_map.ncd" "SevenSegClock_SevenSegClock.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "SevenSegClock_SevenSegClock_map.ncd"
Fri Jan  2 08:05:45 2015

PAR: Place And Route Diamond (64-bit) 3.3.0.109.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF SevenSegClock_SevenSegClock_map.ncd SevenSegClock_SevenSegClock.dir/5_1.ncd SevenSegClock_SevenSegClock.prf
Preference file: SevenSegClock_SevenSegClock.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file SevenSegClock_SevenSegClock_map.ncd.
Design name: AutoShift
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 5
Loading device for application par from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.3_x64/ispfpga.
Package Status:                     Final          Version 1.36.
Performance Hardware Data Status:   Final          Version 26.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   24+4(JTAG)/336     8% used
                  24+4(JTAG)/115     24% bonded

   SLICE             46/3432          1% used

   OSC                1/1           100% used


Number of Signals: 129
Number of Connections: 293

Pin Constraint Summary:
   15 out of 15 pins locked (100% locked).

The following 3 signals are selected to use the primary clock routing resources:
    n1378 (driver: SLICE_25, clk load #: 15)
    clk_c (driver: clk, clk load #: 12)
    latch_c (driver: latch, clk load #: 11)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="clk_c" arg1="Primary" arg2="clk" arg3="33" arg4="Primary"  />
    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="latch_c" arg1="Primary" arg2="latch" arg3="35" arg4="Primary"  />

The following 1 signal is selected to use the secondary clock routing resources:
    osc_clk_c_c (driver: OSCH_inst, clk load #: 6, sr load #: 0, ce load #: 0)

No signal is selected as Global Set/Reset.
.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 2 secs 

Starting Placer Phase 1.
...................
Placer score = 16613.
Finished Placer Phase 1.  REAL time: 5 secs 

Starting Placer Phase 2.
.
Placer score =  16604
Finished Placer Phase 2.  REAL time: 5 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 2 out of 336 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "n1378" from F1 on comp "SLICE_25" on site "R2C19C", clk load = 15
  PRIMARY "clk_c" from comp "clk" on PIO site "33 (PL24B)", clk load = 12
  PRIMARY "latch_c" from comp "latch" on PIO site "35 (PL25B)", clk load = 11
  SECONDARY "osc_clk_c_c" from OSC on comp "OSCH_inst" on site "OSC", clk load = 6, ce load = 0, sr load = 0

  PRIMARY  : 3 out of 8 (37%)
  SECONDARY: 1 out of 8 (12%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   24 + 4(JTAG) out of 336 (8.3%) PIO sites used.
   24 + 4(JTAG) out of 115 (24.3%) bonded PIO sites used.
   Number of PIO comps: 24; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 0 / 28 (  0%)  | 3.3V       | -         |
| 1        | 0 / 29 (  0%)  | 3.3V       | -         |
| 2        | 0 / 29 (  0%)  | 3.3V       | -         |
| 3        | 4 / 9 ( 44%)   | 3.3V       | -         |
| 4        | 10 / 10 (100%) | 3.3V       | -         |
| 5        | 10 / 10 (100%) | 3.3V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 4 secs 

Dumping design to file SevenSegClock_SevenSegClock.dir/5_1.ncd.

0 connections routed; 293 unrouted.
Starting router resource preassignment
    <postMsg mid="62061008" type="Warning" dynamic="1" navigation="0" arg0="clk_c"  />
    <postMsg mid="62061008" type="Warning" dynamic="1" navigation="0" arg0="latch_c"  />

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=n1379 loads=2 clock_loads=2"  />

Completed router resource preassignment. Real time: 7 secs 

Start NBR router at Fri Jan 02 08:05:52 UTC 2015

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design. Thanks.                                       
*****************************************************************

Start NBR special constraint process at Fri Jan 02 08:05:52 UTC 2015

Start NBR section for initial routing at Fri Jan 02 08:05:52 UTC 2015
Level 4, iteration 1
8(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 477.744ns/0.000ns; real time: 7 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Fri Jan 02 08:05:52 UTC 2015
Level 4, iteration 1
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 477.744ns/0.000ns; real time: 7 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 477.744ns/0.000ns; real time: 7 secs 
Level 4, iteration 3
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 477.744ns/0.000ns; real time: 7 secs 
Level 4, iteration 4
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 477.744ns/0.000ns; real time: 7 secs 
Level 4, iteration 5
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 477.744ns/0.000ns; real time: 7 secs 
Level 4, iteration 6
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 477.744ns/0.000ns; real time: 7 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at Fri Jan 02 08:05:52 UTC 2015

Start NBR section for re-routing at Fri Jan 02 08:05:52 UTC 2015
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 477.744ns/0.000ns; real time: 7 secs 

Start NBR section for post-routing at Fri Jan 02 08:05:52 UTC 2015

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 477.744ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=n1379 loads=2 clock_loads=2"  />

Total CPU time 6 secs 
Total REAL time: 7 secs 
Completely routed.
End of route.  293 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file SevenSegClock_SevenSegClock.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 477.744
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.377
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 6 secs 
Total REAL time to completion: 7 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "SevenSegClock_SevenSegClock.t2b" -w "SevenSegClock_SevenSegClock.ncd" -jedec "SevenSegClock_SevenSegClock.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.3.0.109
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file SevenSegClock_SevenSegClock.ncd.
Design name: AutoShift
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: /usr/local/diamond/3.3_x64/ispfpga.
Package Status:                     Final          Version 1.36.
Performance Hardware Data Status:   Final          Version 26.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from SevenSegClock_SevenSegClock.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.84.
 
Saving bit stream in "SevenSegClock_SevenSegClock.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
