--- verilog_synth
+++ uhdm_synth
@@ -1,24 +1,24 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
 (* dynports =  1  *)
-(* top =  1  *)
 (* src = "dut.sv:1.1-32.10" *)
+(* top =  1  *)
 module mul_unsigned_sync(clk, rst, en, a, b, p);
-(* src = "dut.sv:6.16-6.19" *)
+(* src = "dut.sv:1.27-1.30" *)
 input clk;
 wire clk;
-(* src = "dut.sv:6.21-6.24" *)
+(* src = "dut.sv:1.32-1.35" *)
 input rst;
 wire rst;
-(* src = "dut.sv:6.26-6.28" *)
+(* src = "dut.sv:1.37-1.39" *)
 input en;
 wire en;
-(* src = "dut.sv:7.24-7.25" *)
+(* src = "dut.sv:1.41-1.42" *)
 input [5:0] a;
 wire [5:0] a;
-(* src = "dut.sv:8.24-8.25" *)
+(* src = "dut.sv:1.44-1.45" *)
 input [2:0] b;
 wire [2:0] b;
-(* src = "dut.sv:9.26-9.27" *)
+(* src = "dut.sv:1.47-1.48" *)
 output [8:0] p;
 wire [8:0] p;
 wire _000_;
@@ -110,8 +110,10 @@
 (* force_downto = 32'd1 *)
 (* src = "/home/alain/uhdm2rtlil/out/current/bin/../share/yosys/techmap.v:270.26-270.27" *)
 wire [8:0] _074_;
+(* \reg  = 32'd1 *)
 (* src = "dut.sv:11.17-11.22" *)
 wire [5:0] a_reg;
+(* \reg  = 32'd1 *)
 (* src = "dut.sv:12.17-12.22" *)
 wire [2:0] b_reg;
 \$_AND_  _075_ (
@@ -508,148 +510,166 @@
 .B(_067_),
 .Y(_072_[7])
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_SDFFE_PP0P_  \p_reg[0]  /* _154_ */ (
+\$_SDFFE_PP0P_  \a_reg_reg[0]  /* _154_ */ (
 .C(clk),
-.D(_070_[0]),
+.D(a[0]),
 .E(en),
-.Q(p[0]),
+.Q(a_reg[0]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_SDFFE_PP0P_  \p_reg[1]  /* _155_ */ (
+\$_SDFFE_PP0P_  \a_reg_reg[1]  /* _155_ */ (
 .C(clk),
-.D(_071_[1]),
+.D(a[1]),
 .E(en),
-.Q(p[1]),
+.Q(a_reg[1]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_SDFFE_PP0P_  \p_reg[2]  /* _156_ */ (
+\$_SDFFE_PP0P_  \a_reg_reg[2]  /* _156_ */ (
 .C(clk),
-.D(_073_[2]),
+.D(a[2]),
 .E(en),
-.Q(p[2]),
+.Q(a_reg[2]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_SDFFE_PP0P_  \p_reg[3]  /* _157_ */ (
+\$_SDFFE_PP0P_  \a_reg_reg[3]  /* _157_ */ (
 .C(clk),
-.D(_074_[3]),
+.D(a[3]),
 .E(en),
-.Q(p[3]),
+.Q(a_reg[3]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_SDFFE_PP0P_  \p_reg[4]  /* _158_ */ (
+\$_SDFFE_PP0P_  \a_reg_reg[4]  /* _158_ */ (
 .C(clk),
-.D(_074_[4]),
+.D(a[4]),
 .E(en),
-.Q(p[4]),
+.Q(a_reg[4]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_SDFFE_PP0P_  \p_reg[5]  /* _159_ */ (
+\$_SDFFE_PP0P_  \a_reg_reg[5]  /* _159_ */ (
 .C(clk),
-.D(_074_[5]),
+.D(a[5]),
 .E(en),
-.Q(p[5]),
+.Q(a_reg[5]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_SDFFE_PP0P_  \p_reg[6]  /* _160_ */ (
+\$_SDFFE_PP0P_  \b_reg_reg[0]  /* _160_ */ (
 .C(clk),
-.D(_074_[6]),
+.D(b[0]),
 .E(en),
-.Q(p[6]),
+.Q(b_reg[0]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_SDFFE_PP0P_  \p_reg[7]  /* _161_ */ (
+\$_SDFFE_PP0P_  \b_reg_reg[1]  /* _161_ */ (
 .C(clk),
-.D(_074_[7]),
+.D(b[1]),
 .E(en),
-.Q(p[7]),
+.Q(b_reg[1]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_SDFFE_PP0P_  \p_reg[8]  /* _162_ */ (
+\$_SDFFE_PP0P_  \b_reg_reg[2]  /* _162_ */ (
 .C(clk),
-.D(_072_[7]),
+.D(b[2]),
 .E(en),
-.Q(p[8]),
+.Q(b_reg[2]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_SDFFE_PP0P_  \a_reg_reg[0]  /* _163_ */ (
+\$_SDFFE_PP0P_  \p_reg[0]  /* _163_ */ (
 .C(clk),
-.D(a[0]),
+.D(_070_[0]),
 .E(en),
-.Q(a_reg[0]),
+.Q(p[0]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_SDFFE_PP0P_  \a_reg_reg[1]  /* _164_ */ (
+\$_SDFFE_PP0P_  \p_reg[1]  /* _164_ */ (
 .C(clk),
-.D(a[1]),
+.D(_071_[1]),
 .E(en),
-.Q(a_reg[1]),
+.Q(p[1]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_SDFFE_PP0P_  \a_reg_reg[2]  /* _165_ */ (
+\$_SDFFE_PP0P_  \p_reg[2]  /* _165_ */ (
 .C(clk),
-.D(a[2]),
+.D(_073_[2]),
 .E(en),
-.Q(a_reg[2]),
+.Q(p[2]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_SDFFE_PP0P_  \a_reg_reg[3]  /* _166_ */ (
+\$_SDFFE_PP0P_  \p_reg[3]  /* _166_ */ (
 .C(clk),
-.D(a[3]),
+.D(_074_[3]),
 .E(en),
-.Q(a_reg[3]),
+.Q(p[3]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_SDFFE_PP0P_  \a_reg_reg[4]  /* _167_ */ (
+\$_SDFFE_PP0P_  \p_reg[4]  /* _167_ */ (
 .C(clk),
-.D(a[4]),
+.D(_074_[4]),
 .E(en),
-.Q(a_reg[4]),
+.Q(p[4]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_SDFFE_PP0P_  \a_reg_reg[5]  /* _168_ */ (
+\$_SDFFE_PP0P_  \p_reg[5]  /* _168_ */ (
 .C(clk),
-.D(a[5]),
+.D(_074_[5]),
 .E(en),
-.Q(a_reg[5]),
+.Q(p[5]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_SDFFE_PP0P_  \b_reg_reg[0]  /* _169_ */ (
+\$_SDFFE_PP0P_  \p_reg[6]  /* _169_ */ (
 .C(clk),
-.D(b[0]),
+.D(_074_[6]),
 .E(en),
-.Q(b_reg[0]),
+.Q(p[6]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_SDFFE_PP0P_  \b_reg_reg[1]  /* _170_ */ (
+\$_SDFFE_PP0P_  \p_reg[7]  /* _170_ */ (
 .C(clk),
-.D(b[1]),
+.D(_074_[7]),
 .E(en),
-.Q(b_reg[1]),
+.Q(p[7]),
 .R(rst)
 );
+(* \always_ff  = 32'd1 *)
 (* src = "dut.sv:18.5-30.8" *)
-\$_SDFFE_PP0P_  \b_reg_reg[2]  /* _171_ */ (
+\$_SDFFE_PP0P_  \p_reg[8]  /* _171_ */ (
 .C(clk),
-.D(b[2]),
+.D(_072_[7]),
 .E(en),
-.Q(b_reg[2]),
+.Q(p[8]),
 .R(rst)
 );
 assign _070_[8:6] = 3'h0;
