set clock_constraint { \
    name clk \
    module DigitRec \
    port ap_clk \
    period 10.001 \
    uncertainty 2.70027 \
}

set all_path {}

set false_path {}

