# Compile of Control.v was successful with warnings.
# Compile of core_risc_v.v was successful.
# Compile of MemController.v was successful.
# Compile of MUXNInput.v was successful.
# Compile of RISCV_tb.v was successful.
# Compile of single_cycle_p2.v was successful.
# Compile of UART.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_register.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of memory_ROM.v was successful.
# Compile of single_port_rom.v was successful.
# Compile of single_port_ram.v was successful.
# Compile of imm.v was successful.
# Compile of MUX32input.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of Registers.v was successful.
# Compile of WriteControl.v was successful.
# Compile of Mux_2to1.v was successful.
# Compile of Mux_4to1.v was successful.
# Compile of ALU_decoder.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Control_unit_riscv.v was successful.
# Compile of riscv_FSM.v was successful.
# Compile of adder.v was successful.
# Compile of ALU.v was successful with warnings.
# Compile of GPIO_in_out.v was successful.
# 36 compiles, 0 failed with no errors.
vsim work.RISCV_tb
# vsim work.RISCV_tb 
# Start time: 16:06:39 on Apr 07,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/RISCV_tb.v(8): (vopt-2912) Port 'clk' not found in module 'single_cycle_p2' (1st connection).
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 16:06:39 on Apr 07,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of Control.v was successful with warnings.
# Compile of core_risc_v.v was successful.
# Compile of MemController.v was successful.
# Compile of MUXNInput.v was successful.
# Compile of RISCV_tb.v was successful.
# Compile of single_cycle_p2.v was successful.
# Compile of UART.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_register.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of memory_ROM.v was successful.
# Compile of single_port_rom.v was successful.
# Compile of single_port_ram.v was successful.
# Compile of imm.v was successful.
# Compile of MUX32input.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of Registers.v was successful.
# Compile of WriteControl.v was successful.
# Compile of Mux_2to1.v was successful.
# Compile of Mux_4to1.v was successful.
# Compile of ALU_decoder.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Control_unit_riscv.v was successful.
# Compile of riscv_FSM.v was successful.
# Compile of adder.v was successful.
# Compile of ALU.v was successful with warnings.
# Compile of GPIO_in_out.v was successful.
# 36 compiles, 0 failed with no errors.
vsim work.RISCV_tb
# vsim work.RISCV_tb 
# Start time: 16:07:55 on Apr 07,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/src/ALU/ALU.v(32): (vopt-2608) Keyword "unsigned" not allowed here in Verilog 2001.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.RISCV_tb(fast)
vsim -voptargs=+acc work.RISCV_tb
# End time: 16:08:13 on Apr 07,2023, Elapsed time: 0:00:18
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.RISCV_tb 
# Start time: 16:08:13 on Apr 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISCV_tb(fast)
# Loading work.single_cycle_p2(fast)
# Loading work.core_risc_v(fast)
# Loading work.Register(fast)
# Loading work.adder(fast)
# Loading work.Mux_2to1(fast)
# Loading work.memory_ROM(fast)
# Loading work.single_port_rom(fast)
# Loading work.Mux_4to1(fast)
# Loading work.RegisterFile(fast)
# Loading work.WriteControl(fast)
# Loading work.Registers(fast)
# Loading work.MUX32input(fast)
# Loading work.imm(fast)
# Loading work.ALU(fast)
# Loading work.Control_unit_riscv(fast)
# Loading work.ALU_decoder(fast)
# Loading work.Control(fast)
# Loading work.MemController(fast)
# Loading work.MUXNInput(fast)
# Loading work.UART(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO_in_out(fast)
# Loading work.single_port_ram(fast)
do {E:/Documentos/Otros archivos/Cicuitos y Hardware/Verilog/MDE/RISCV_Single_Cycle/simulation/wave.do}
run
# Compile of Control.v was successful with warnings.
# Compile of core_risc_v.v was successful.
# Compile of MemController.v was successful.
# Compile of MUXNInput.v was successful.
# Compile of RISCV_tb.v was successful.
# Compile of single_cycle_p2.v was successful.
# Compile of UART.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_register.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of memory_ROM.v was successful.
# Compile of single_port_rom.v was successful.
# Compile of single_port_ram.v was successful.
# Compile of imm.v was successful.
# Compile of MUX32input.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of Registers.v was successful.
# Compile of WriteControl.v was successful.
# Compile of Mux_2to1.v was successful.
# Compile of Mux_4to1.v was successful.
# Compile of ALU_decoder.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Control_unit_riscv.v was successful.
# Compile of riscv_FSM.v was successful.
# Compile of adder.v was successful.
# Compile of ALU.v was successful with warnings.
# Compile of GPIO_in_out.v was successful.
# 36 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISCV_tb(fast)
# Loading work.single_cycle_p2(fast)
# Loading work.core_risc_v(fast)
# Loading work.Register(fast)
# Loading work.adder(fast)
# Loading work.Mux_2to1(fast)
# Loading work.memory_ROM(fast)
# Loading work.single_port_rom(fast)
# Loading work.Mux_4to1(fast)
# Loading work.RegisterFile(fast)
# Loading work.WriteControl(fast)
# Loading work.Registers(fast)
# Loading work.MUX32input(fast)
# Loading work.imm(fast)
# Loading work.ALU(fast)
# Loading work.Control_unit_riscv(fast)
# Loading work.ALU_decoder(fast)
# Loading work.Control(fast)
# Loading work.MemController(fast)
# Loading work.MUXNInput(fast)
# Loading work.UART(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO_in_out(fast)
# Loading work.single_port_ram(fast)
run
# Compile of Control.v was successful with warnings.
# Compile of core_risc_v.v was successful.
# Compile of MemController.v was successful.
# Compile of MUXNInput.v was successful.
# Compile of RISCV_tb.v was successful.
# Compile of single_cycle_p2.v was successful.
# Compile of UART.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_register.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of memory_ROM.v was successful.
# Compile of single_port_rom.v was successful.
# Compile of single_port_ram.v was successful.
# Compile of imm.v was successful.
# Compile of MUX32input.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of Registers.v was successful.
# Compile of WriteControl.v was successful.
# Compile of Mux_2to1.v was successful.
# Compile of Mux_4to1.v was successful.
# Compile of ALU_decoder.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Control_unit_riscv.v was successful.
# Compile of riscv_FSM.v was successful.
# Compile of adder.v was successful.
# Compile of ALU.v was successful with warnings.
# Compile of GPIO_in_out.v was successful.
# 36 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISCV_tb(fast)
# Loading work.single_cycle_p2(fast)
# Loading work.core_risc_v(fast)
# Loading work.Register(fast)
# Loading work.adder(fast)
# Loading work.Mux_2to1(fast)
# Loading work.memory_ROM(fast)
# Loading work.single_port_rom(fast)
# Loading work.Mux_4to1(fast)
# Loading work.RegisterFile(fast)
# Loading work.WriteControl(fast)
# Loading work.Registers(fast)
# Loading work.MUX32input(fast)
# Loading work.imm(fast)
# Loading work.ALU(fast)
# Loading work.Control_unit_riscv(fast)
# Loading work.ALU_decoder(fast)
# Loading work.Control(fast)
# Loading work.MemController(fast)
# Loading work.MUXNInput(fast)
# Loading work.UART(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO_in_out(fast)
# Loading work.single_port_ram(fast)
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.RISCV_tb(fast)
# Loading work.single_cycle_p2(fast)
# Loading work.core_risc_v(fast)
# Loading work.Register(fast)
# Loading work.adder(fast)
# Loading work.Mux_2to1(fast)
# Loading work.memory_ROM(fast)
# Loading work.single_port_rom(fast)
# Loading work.Mux_4to1(fast)
# Loading work.RegisterFile(fast)
# Loading work.WriteControl(fast)
# Loading work.Registers(fast)
# Loading work.MUX32input(fast)
# Loading work.imm(fast)
# Loading work.ALU(fast)
# Loading work.Control_unit_riscv(fast)
# Loading work.ALU_decoder(fast)
# Loading work.Control(fast)
# Loading work.MemController(fast)
# Loading work.MUXNInput(fast)
# Loading work.UART(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO_in_out(fast)
# Loading work.single_port_ram(fast)
run
add wave -position insertpoint sim:/RISCV_tb/UUT/uart0/RX/SR/en_start
add wave -position insertpoint sim:/RISCV_tb/UUT/uart0/RX/SR/shift_bits
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.RISCV_tb(fast)
# Loading work.single_cycle_p2(fast)
# Loading work.core_risc_v(fast)
# Loading work.Register(fast)
# Loading work.adder(fast)
# Loading work.Mux_2to1(fast)
# Loading work.memory_ROM(fast)
# Loading work.single_port_rom(fast)
# Loading work.Mux_4to1(fast)
# Loading work.RegisterFile(fast)
# Loading work.WriteControl(fast)
# Loading work.Registers(fast)
# Loading work.MUX32input(fast)
# Loading work.imm(fast)
# Loading work.ALU(fast)
# Loading work.Control_unit_riscv(fast)
# Loading work.ALU_decoder(fast)
# Loading work.Control(fast)
# Loading work.MemController(fast)
# Loading work.MUXNInput(fast)
# Loading work.UART(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO_in_out(fast)
# Loading work.single_port_ram(fast)
run
# Compile of Control.v was successful with warnings.
# Compile of core_risc_v.v was successful.
# Compile of MemController.v was successful.
# Compile of MUXNInput.v was successful.
# Compile of RISCV_tb.v was successful.
# Compile of single_cycle_p2.v was successful.
# Compile of UART.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_register.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of memory_ROM.v was successful.
# Compile of single_port_rom.v was successful.
# Compile of single_port_ram.v was successful.
# Compile of imm.v was successful.
# Compile of MUX32input.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of Registers.v was successful.
# Compile of WriteControl.v was successful.
# Compile of Mux_2to1.v was successful.
# Compile of Mux_4to1.v was successful.
# Compile of ALU_decoder.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Control_unit_riscv.v was successful.
# Compile of riscv_FSM.v was successful.
# Compile of adder.v was successful.
# Compile of ALU.v was successful with warnings.
# Compile of GPIO_in_out.v was successful.
# 36 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISCV_tb(fast)
# Loading work.single_cycle_p2(fast)
# Loading work.core_risc_v(fast)
# Loading work.Register(fast)
# Loading work.adder(fast)
# Loading work.Mux_2to1(fast)
# Loading work.memory_ROM(fast)
# Loading work.single_port_rom(fast)
# Loading work.Mux_4to1(fast)
# Loading work.RegisterFile(fast)
# Loading work.WriteControl(fast)
# Loading work.Registers(fast)
# Loading work.MUX32input(fast)
# Loading work.imm(fast)
# Loading work.ALU(fast)
# Loading work.Control_unit_riscv(fast)
# Loading work.ALU_decoder(fast)
# Loading work.Control(fast)
# Loading work.MemController(fast)
# Loading work.MUXNInput(fast)
# Loading work.UART(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO_in_out(fast)
# Loading work.single_port_ram(fast)
run
# Causality operation skipped due to absence of debug database file
# Compile of Control.v was successful with warnings.
# Compile of core_risc_v.v was successful.
# Compile of MemController.v was successful.
# Compile of MUXNInput.v was successful.
# Compile of RISCV_tb.v was successful.
# Compile of single_cycle_p2.v was successful.
# Compile of UART.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_register.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of memory_ROM.v was successful.
# Compile of single_port_rom.v was successful.
# Compile of single_port_ram.v was successful.
# Compile of imm.v was successful.
# Compile of MUX32input.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of Registers.v was successful.
# Compile of WriteControl.v was successful.
# Compile of Mux_2to1.v was successful.
# Compile of Mux_4to1.v was successful.
# Compile of ALU_decoder.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Control_unit_riscv.v was successful.
# Compile of riscv_FSM.v was successful.
# Compile of adder.v was successful.
# Compile of ALU.v was successful with warnings.
# Compile of GPIO_in_out.v was successful.
# 36 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISCV_tb(fast)
# Loading work.single_cycle_p2(fast)
# Loading work.core_risc_v(fast)
# Loading work.Register(fast)
# Loading work.adder(fast)
# Loading work.Mux_2to1(fast)
# Loading work.memory_ROM(fast)
# Loading work.single_port_rom(fast)
# Loading work.Mux_4to1(fast)
# Loading work.RegisterFile(fast)
# Loading work.WriteControl(fast)
# Loading work.Registers(fast)
# Loading work.MUX32input(fast)
# Loading work.imm(fast)
# Loading work.ALU(fast)
# Loading work.Control_unit_riscv(fast)
# Loading work.ALU_decoder(fast)
# Loading work.Control(fast)
# Loading work.MemController(fast)
# Loading work.MUXNInput(fast)
# Loading work.UART(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO_in_out(fast)
# Loading work.single_port_ram(fast)
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.RISCV_tb(fast)
# Loading work.single_cycle_p2(fast)
# Loading work.core_risc_v(fast)
# Loading work.Register(fast)
# Loading work.adder(fast)
# Loading work.Mux_2to1(fast)
# Loading work.memory_ROM(fast)
# Loading work.single_port_rom(fast)
# Loading work.Mux_4to1(fast)
# Loading work.RegisterFile(fast)
# Loading work.WriteControl(fast)
# Loading work.Registers(fast)
# Loading work.MUX32input(fast)
# Loading work.imm(fast)
# Loading work.ALU(fast)
# Loading work.Control_unit_riscv(fast)
# Loading work.ALU_decoder(fast)
# Loading work.Control(fast)
# Loading work.MemController(fast)
# Loading work.MUXNInput(fast)
# Loading work.UART(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO_in_out(fast)
# Loading work.single_port_ram(fast)
run
# Compile of Control.v was successful with warnings.
# Compile of core_risc_v.v was successful.
# Compile of MemController.v was successful.
# Compile of MUXNInput.v was successful.
# Compile of RISCV_tb.v was successful.
# Compile of single_cycle_p2.v was successful.
# Compile of UART.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_register.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of memory_ROM.v was successful.
# Compile of single_port_rom.v was successful.
# Compile of single_port_ram.v was successful.
# Compile of imm.v was successful.
# Compile of MUX32input.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of Registers.v was successful.
# Compile of WriteControl.v was successful.
# Compile of Mux_2to1.v was successful.
# Compile of Mux_4to1.v was successful.
# Compile of ALU_decoder.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Control_unit_riscv.v was successful.
# Compile of riscv_FSM.v was successful.
# Compile of adder.v was successful.
# Compile of ALU.v was successful with warnings.
# Compile of GPIO_in_out.v was successful.
# 36 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISCV_tb(fast)
# Loading work.single_cycle_p2(fast)
# Loading work.core_risc_v(fast)
# Loading work.Register(fast)
# Loading work.adder(fast)
# Loading work.Mux_2to1(fast)
# Loading work.memory_ROM(fast)
# Loading work.single_port_rom(fast)
# Loading work.Mux_4to1(fast)
# Loading work.RegisterFile(fast)
# Loading work.WriteControl(fast)
# Loading work.Registers(fast)
# Loading work.MUX32input(fast)
# Loading work.imm(fast)
# Loading work.ALU(fast)
# Loading work.Control_unit_riscv(fast)
# Loading work.ALU_decoder(fast)
# Loading work.Control(fast)
# Loading work.MemController(fast)
# Loading work.MUXNInput(fast)
# Loading work.UART(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO_in_out(fast)
# Loading work.single_port_ram(fast)
run
# Compile of Control.v was successful with warnings.
# Compile of core_risc_v.v was successful.
# Compile of MemController.v was successful.
# Compile of MUXNInput.v was successful.
# Compile of RISCV_tb.v was successful.
# Compile of single_cycle_p2.v was successful.
# Compile of UART.v was successful.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_register.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of memory_ROM.v was successful.
# Compile of single_port_rom.v was successful.
# Compile of single_port_ram.v was successful.
# Compile of imm.v was successful.
# Compile of MUX32input.v was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of Registers.v was successful.
# Compile of WriteControl.v was successful.
# Compile of Mux_2to1.v was successful.
# Compile of Mux_4to1.v was successful.
# Compile of ALU_decoder.v was successful.
# Compile of Control_Unit.v was successful.
# Compile of Control_unit_riscv.v was successful.
# Compile of riscv_FSM.v was successful.
# Compile of adder.v was successful.
# Compile of ALU.v was successful with warnings.
# Compile of GPIO_in_out.v was successful.
# 36 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISCV_tb(fast)
# Loading work.single_cycle_p2(fast)
# Loading work.core_risc_v(fast)
# Loading work.Register(fast)
# Loading work.adder(fast)
# Loading work.Mux_2to1(fast)
# Loading work.memory_ROM(fast)
# Loading work.single_port_rom(fast)
# Loading work.Mux_4to1(fast)
# Loading work.RegisterFile(fast)
# Loading work.WriteControl(fast)
# Loading work.Registers(fast)
# Loading work.MUX32input(fast)
# Loading work.imm(fast)
# Loading work.ALU(fast)
# Loading work.Control_unit_riscv(fast)
# Loading work.ALU_decoder(fast)
# Loading work.Control(fast)
# Loading work.MemController(fast)
# Loading work.MUXNInput(fast)
# Loading work.UART(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO_in_out(fast)
# Loading work.single_port_ram(fast)
run
run
# End time: 15:51:23 on Apr 08,2023, Elapsed time: 23:43:10
# Errors: 0, Warnings: 1
