// Seed: 2215276132
module module_0;
  wire id_2;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
  tri1 id_5 = 1'h0 == id_4;
  assign id_5 = 1;
  module_0 modCall_1 ();
  wire id_6;
endmodule
module module_2 ();
  wire id_1 = id_1;
  wire id_2;
  tri0 id_3;
  assign id_3 = 1;
  wire id_4;
  wire id_5, id_6, id_7;
  wire id_8;
  always @(*) begin : LABEL_0
    assign id_4 = 1;
  end
endmodule
