// Seed: 1232634547
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    output uwire id_2,
    input tri0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    output supply0 id_6,
    output supply1 id_7,
    input tri id_8,
    input tri1 id_9,
    output tri0 id_10,
    input wire id_11,
    input wire id_12,
    input wand id_13,
    output tri0 id_14
    , id_21,
    input supply0 id_15,
    output tri1 id_16,
    output wor id_17,
    output wor id_18,
    input tri1 id_19
);
  wire id_22;
  wire id_23, id_24;
  `define pp_25 0
  wire id_26;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    output uwire id_2,
    input tri0 id_3,
    input uwire id_4,
    output tri id_5,
    input supply1 id_6,
    input tri0 id_7,
    output supply0 id_8,
    input wire id_9,
    output wor id_10,
    output uwire id_11,
    input supply1 id_12,
    input wand id_13,
    input wor id_14,
    input supply0 id_15,
    input uwire id_16,
    input supply0 id_17,
    output wand id_18,
    input tri1 id_19,
    output wand id_20,
    input uwire id_21,
    output wand id_22,
    input uwire id_23,
    input tri id_24,
    output tri1 id_25,
    input wand id_26,
    inout supply1 id_27,
    input tri0 id_28,
    input tri1 id_29,
    input wor id_30,
    input wor id_31,
    input wire id_32,
    output tri0 id_33,
    output tri id_34,
    input wand id_35,
    input wand id_36,
    input uwire id_37,
    input tri0 id_38,
    input supply1 id_39,
    input wand id_40,
    input tri id_41,
    input supply1 id_42,
    input tri id_43,
    input supply1 id_44,
    input uwire id_45,
    input wand id_46,
    output tri0 id_47
);
  wire id_49;
  module_0(
      id_40,
      id_25,
      id_5,
      id_9,
      id_44,
      id_8,
      id_47,
      id_2,
      id_46,
      id_0,
      id_22,
      id_42,
      id_45,
      id_13,
      id_8,
      id_43,
      id_18,
      id_22,
      id_22,
      id_41
  );
endmodule
