{"schemaVersion":{"major":0,"minor":3,"patch":0},"abstract":[{"text":"Write COLlision Flag","type":"text"},{"text":" ","type":"text"},{"text":"See ATMega328p Datasheet Section 19.5.2.","type":"text"},{"type":"text","text":" "},{"type":"text","text":"WCOL is bit 6 on SPSR."}],"metadata":{"externalID":"s:7CoreAVR4SPI0V18writeCollisionFlagSbvpZ","title":"writeCollisionFlag","roleHeading":"Type Property","symbolKind":"property","role":"symbol","fragments":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"writeCollisionFlag","kind":"identifier"},{"text":": ","kind":"text"},{"text":"Bool","preciseIdentifier":"s:Sb","kind":"typeIdentifier"}],"modules":[{"name":"CoreAVR"}]},"kind":"symbol","hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct"]]},"primaryContentSections":[{"declarations":[{"platforms":["macOS"],"tokens":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"text":"writeCollisionFlag","kind":"identifier"},{"text":": ","kind":"text"},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"},{"text":" { ","kind":"text"},{"text":"get","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"set"},{"kind":"text","text":" }"}],"languages":["swift"]}],"kind":"declarations"},{"kind":"content","content":[{"anchor":"discussion","type":"heading","text":"Discussion","level":2},{"type":"paragraph","inlineContent":[{"type":"text","text":"The WCOL bit is set if the SPI Data Register (SPDR) is written during a data transfer. The WCOL bit (and the SPIF bit) are cleared"},{"text":" ","type":"text"},{"text":"by first reading the SPI Status Register with WCOL set, and then accessing the SPI Data Register.","type":"text"}]}]}],"variants":[{"paths":["\/documentation\/coreavr\/spi0-swift.struct\/writecollisionflag"],"traits":[{"interfaceLanguage":"swift"}]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/writeCollisionFlag"},"sections":[],"references":{"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct","type":"topic","role":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"SPI0","kind":"identifier"}],"navigatorTitle":[{"text":"SPI0","kind":"identifier"}],"abstract":[],"url":"\/documentation\/coreavr\/spi0-swift.struct","title":"SPI0","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct/writeCollisionFlag":{"title":"writeCollisionFlag","type":"topic","url":"\/documentation\/coreavr\/spi0-swift.struct\/writecollisionflag","abstract":[{"type":"text","text":"Write COLlision Flag"},{"type":"text","text":" "},{"text":"See ATMega328p Datasheet Section 19.5.2.","type":"text"},{"type":"text","text":" "},{"text":"WCOL is bit 6 on SPSR.","type":"text"}],"role":"symbol","kind":"symbol","fragments":[{"text":"static","kind":"keyword"},{"kind":"text","text":" "},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"writeCollisionFlag"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/writeCollisionFlag"}}}