Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/vivado2023.2/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_myCPU_behav xil_defaultlib.tb_myCPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'rd' [C:/1/digital_twin/digital_twin.srcs/sources_1/imports/new/myCPU.v:137]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUFDS
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=17,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.pll_clk_wiz
Compiling module xil_defaultlib.pll
Compiling module xil_defaultlib.uart(BAUD_RATE=9600)
Compiling module xil_defaultlib.twin_controller
Compiling module xil_defaultlib.PC_Selector
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF_unit
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Inst_decoder
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ID_unit
Compiling module xil_defaultlib.Control_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Comp
Compiling module xil_defaultlib.EX_unit
Compiling module xil_defaultlib.MEM_unit
Compiling module xil_defaultlib.WB_unit
Compiling module xil_defaultlib.myCPU
Compiling module dist_mem_gen_v8_0_14.dist_mem_gen_v8_0_14(C_FAMILY="k...
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display_seg
Compiling module dist_mem_gen_v8_0_14.dist_mem_gen_v8_0_14(C_FAMILY="k...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.dram_driver
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.perip_bridge
Compiling module xil_defaultlib.student_top
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_myCPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_myCPU_behav
