Simulator report for Lab2WithBlocks
Fri Sep 24 17:21:47 2021
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 2.0 us       ;
; Simulation Netlist Size     ; 286 nodes    ;
; Simulation Coverage         ;      74.67 % ;
; Total Number of Transitions ; 115787       ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                              ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Option                                                                                     ; Setting            ; Default Value ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+
; Simulation mode                                                                            ; Functional         ; Timing        ;
; Start time                                                                                 ; 0 ns               ; 0 ns          ;
; Simulation results format                                                                  ; CVWF               ;               ;
; Vector input source                                                                        ; Lab2WithBlocks.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                 ; On            ;
; Check outputs                                                                              ; Off                ; Off           ;
; Report simulation coverage                                                                 ; On                 ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                 ; On            ;
; Display missing 1-value coverage report                                                    ; On                 ; On            ;
; Display missing 0-value coverage report                                                    ; On                 ; On            ;
; Detect setup and hold time violations                                                      ; Off                ; Off           ;
; Detect glitches                                                                            ; Off                ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                ; Off           ;
; Generate Signal Activity File                                                              ; Off                ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                ; Off           ;
; Group bus channels in simulation results                                                   ; Off                ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                 ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE         ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto               ; Auto          ;
+--------------------------------------------------------------------------------------------+--------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      74.67 % ;
; Total nodes checked                                 ; 286          ;
; Total output ports checked                          ; 304          ;
; Total output ports with complete 1/0-value coverage ; 227          ;
; Total output ports with no 1/0-value coverage       ; 74           ;
; Total output ports with no 1-value coverage         ; 76           ;
; Total output ports with no 0-value coverage         ; 75           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                    ; Output Port Name                                                                                                                             ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Lab2WithBlocks|clk_in                                                                                                                       ; |Lab2WithBlocks|clk_in                                                                                                                       ; pin_out          ;
; |Lab2WithBlocks|clk                                                                                                                          ; |Lab2WithBlocks|clk                                                                                                                          ; out              ;
; |Lab2WithBlocks|clk_out                                                                                                                      ; |Lab2WithBlocks|clk_out                                                                                                                      ; pin_out          ;
; |Lab2WithBlocks|clk_inDop                                                                                                                    ; |Lab2WithBlocks|clk_inDop                                                                                                                    ; pin_out          ;
; |Lab2WithBlocks|DCa[15]                                                                                                                      ; |Lab2WithBlocks|DCa[15]                                                                                                                      ; pin_out          ;
; |Lab2WithBlocks|DCa[14]                                                                                                                      ; |Lab2WithBlocks|DCa[14]                                                                                                                      ; pin_out          ;
; |Lab2WithBlocks|DCa[13]                                                                                                                      ; |Lab2WithBlocks|DCa[13]                                                                                                                      ; pin_out          ;
; |Lab2WithBlocks|DCa[12]                                                                                                                      ; |Lab2WithBlocks|DCa[12]                                                                                                                      ; pin_out          ;
; |Lab2WithBlocks|DCa[11]                                                                                                                      ; |Lab2WithBlocks|DCa[11]                                                                                                                      ; pin_out          ;
; |Lab2WithBlocks|DCa[10]                                                                                                                      ; |Lab2WithBlocks|DCa[10]                                                                                                                      ; pin_out          ;
; |Lab2WithBlocks|DCa[9]                                                                                                                       ; |Lab2WithBlocks|DCa[9]                                                                                                                       ; pin_out          ;
; |Lab2WithBlocks|DCa[8]                                                                                                                       ; |Lab2WithBlocks|DCa[8]                                                                                                                       ; pin_out          ;
; |Lab2WithBlocks|DCa[7]                                                                                                                       ; |Lab2WithBlocks|DCa[7]                                                                                                                       ; pin_out          ;
; |Lab2WithBlocks|DCa[6]                                                                                                                       ; |Lab2WithBlocks|DCa[6]                                                                                                                       ; pin_out          ;
; |Lab2WithBlocks|DCa[5]                                                                                                                       ; |Lab2WithBlocks|DCa[5]                                                                                                                       ; pin_out          ;
; |Lab2WithBlocks|DCa[4]                                                                                                                       ; |Lab2WithBlocks|DCa[4]                                                                                                                       ; pin_out          ;
; |Lab2WithBlocks|DCa[3]                                                                                                                       ; |Lab2WithBlocks|DCa[3]                                                                                                                       ; pin_out          ;
; |Lab2WithBlocks|DCa[2]                                                                                                                       ; |Lab2WithBlocks|DCa[2]                                                                                                                       ; pin_out          ;
; |Lab2WithBlocks|DCa[1]                                                                                                                       ; |Lab2WithBlocks|DCa[1]                                                                                                                       ; pin_out          ;
; |Lab2WithBlocks|Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0                  ; |Lab2WithBlocks|Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0                  ; sumout           ;
; |Lab2WithBlocks|Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0                  ; |Lab2WithBlocks|Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT             ; cout             ;
; |Lab2WithBlocks|Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1                  ; |Lab2WithBlocks|Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1                  ; sumout           ;
; |Lab2WithBlocks|Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1                  ; |Lab2WithBlocks|Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT             ; cout             ;
; |Lab2WithBlocks|Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2                  ; |Lab2WithBlocks|Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2                  ; sumout           ;
; |Lab2WithBlocks|Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2                  ; |Lab2WithBlocks|Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT             ; cout             ;
; |Lab2WithBlocks|Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3                  ; |Lab2WithBlocks|Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3                  ; sumout           ;
; |Lab2WithBlocks|Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[2]                ; |Lab2WithBlocks|Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]                           ; regout           ;
; |Lab2WithBlocks|Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[1]                ; |Lab2WithBlocks|Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]                           ; regout           ;
; |Lab2WithBlocks|Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[0]                ; |Lab2WithBlocks|Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]                           ; regout           ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]                      ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]                      ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]                      ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]                      ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]                      ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]                      ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]                      ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]                      ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2]                      ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2]                      ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1]                      ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1]                      ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[3]                      ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[3]                      ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[2]                      ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[2]                      ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[1]                      ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[1]                      ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[3]                      ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[3]                      ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[2]                      ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[2]                      ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[1]                      ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[1]                      ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3]                      ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3]                      ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[2]                      ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[2]                      ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[1]                      ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[1]                      ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[3]                      ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[3]                      ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[2]                      ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[2]                      ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[1]                      ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[1]                      ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[3]                      ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[3]                      ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[2]                      ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[2]                      ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[1]                      ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[1]                      ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]                       ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]                       ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]                       ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]                       ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]                       ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]                       ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]                       ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]                       ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]                       ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]                       ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]                       ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]                       ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]                       ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]                       ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]                       ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]                       ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]                       ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]                       ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]                        ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]                        ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]                        ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]                        ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]                       ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]                       ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]                       ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]                       ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]                       ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]                       ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]                       ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]                       ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]                       ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]                       ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]                       ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]                       ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]                       ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]                       ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]                       ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]                       ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]                       ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]                       ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]                       ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]                       ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]                       ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]                       ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]                       ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]                       ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]                       ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]                       ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]                       ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]                       ; out0             ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]                       ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]                       ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|_~0                             ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0           ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]~0           ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|aneb_result_wire[0]             ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~4                  ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~4                  ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~5                  ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]~5                  ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]                    ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[1]                    ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~6                  ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~6                  ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~7                  ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]~7                  ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]                    ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[0]                    ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0             ; sumout           ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita0~COUT        ; cout             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1             ; sumout           ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita1~COUT        ; cout             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2             ; sumout           ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita2~COUT        ; cout             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3             ; sumout           ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita3~COUT        ; cout             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4             ; sumout           ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[3]           ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[3]                      ; regout           ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[2]           ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[2]                      ; regout           ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[1]           ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[1]                      ; regout           ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[0]           ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[0]                      ; regout           ;
; |Lab2WithBlocks|Block2:inst1|inst7                                                                                                           ; |Lab2WithBlocks|Block2:inst1|inst7                                                                                                           ; out0             ;
; |Lab2WithBlocks|Block2:inst1|inst6                                                                                                           ; |Lab2WithBlocks|Block2:inst1|inst6                                                                                                           ; out0             ;
; |Lab2WithBlocks|Block2:inst1|inst5                                                                                                           ; |Lab2WithBlocks|Block2:inst1|inst5                                                                                                           ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_counter11:inst2|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0                ; |Lab2WithBlocks|Block2:inst1|lpm_counter11:inst2|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_comb_bita0~COMBOUT        ; combout          ;
; |Lab2WithBlocks|Block2:inst1|lpm_counter11:inst2|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|counter_reg_bit1a[0]              ; |Lab2WithBlocks|Block2:inst1|lpm_counter11:inst2|lpm_counter:lpm_counter_component|cntr_b4i:auto_generated|safe_q[0]                         ; regout           ;
; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cout_actual                        ; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cout_actual                        ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita0                 ; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita0                 ; sumout           ;
; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita0                 ; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita0~COUT            ; cout             ;
; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita1                 ; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita1                 ; sumout           ;
; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita1                 ; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita1~COUT            ; cout             ;
; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita2                 ; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita2                 ; sumout           ;
; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita2                 ; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita2~COUT            ; cout             ;
; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3                 ; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3                 ; sumout           ;
; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3                 ; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_comb_bita3~COUT            ; cout             ;
; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_reg_bit1a[3]               ; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[3]                          ; regout           ;
; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_reg_bit1a[2]               ; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[2]                          ; regout           ;
; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_reg_bit1a[1]               ; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[1]                          ; regout           ;
; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|counter_reg_bit1a[0]               ; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|safe_q[0]                          ; regout           ;
; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cmpr_adc:cmpr2|aneb_result_wire[0] ; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cmpr_adc:cmpr2|aneb_result_wire[0] ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cmpr_adc:cmpr2|data_wire[1]        ; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cmpr_adc:cmpr2|data_wire[1]        ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cmpr_adc:cmpr2|data_wire[0]        ; |Lab2WithBlocks|Block2:inst1|lpm_counter10:inst|lpm_counter:lpm_counter_component|cntr_a1j:auto_generated|cmpr_adc:cmpr2|data_wire[0]        ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]                     ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]                     ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]                     ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]                     ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]                     ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]                     ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]                     ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]                     ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2]                     ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2]                     ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1]                     ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1]                     ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]                      ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]                      ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]                      ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]                      ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]                      ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]                      ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]                      ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]                      ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]                      ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]                      ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]                      ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]                      ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]                      ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]                      ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]                      ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]                      ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]                      ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]                      ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]                       ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]                       ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]                       ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]                       ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]                       ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]                       ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]                      ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]                      ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]                      ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]                      ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]                      ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]                      ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]                      ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]                      ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]                      ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]                      ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]                      ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]                      ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]                      ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]                      ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]                      ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]                      ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]                      ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]                      ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]                      ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]                      ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]                      ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]                      ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]                      ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]                      ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]                      ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]                      ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]                      ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]                      ; out0             ;
; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]                      ; |Lab2WithBlocks|Block2:inst1|lpm_decode15:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]                      ; out0             ;
; |Lab2WithBlocks|Block1:inst|inst16                                                                                                           ; |Lab2WithBlocks|Block1:inst|inst16                                                                                                           ; out0             ;
; |Lab2WithBlocks|Block1:inst|inst13                                                                                                           ; |Lab2WithBlocks|Block1:inst|inst13                                                                                                           ; out0             ;
; |Lab2WithBlocks|Block1:inst|inst15                                                                                                           ; |Lab2WithBlocks|Block1:inst|inst15                                                                                                           ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|cout_actual                          ; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|cout_actual                          ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|counter_comb_bita0                   ; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|counter_comb_bita0                   ; sumout           ;
; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|counter_comb_bita0                   ; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|counter_comb_bita0~COUT              ; cout             ;
; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|counter_comb_bita1                   ; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|counter_comb_bita1                   ; sumout           ;
; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|counter_comb_bita1                   ; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|counter_comb_bita1~COUT              ; cout             ;
; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|counter_comb_bita2                   ; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|counter_comb_bita2                   ; sumout           ;
; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|counter_comb_bita2                   ; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|counter_comb_bita2~COUT              ; cout             ;
; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|counter_comb_bita3                   ; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|counter_comb_bita3                   ; sumout           ;
; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|counter_comb_bita3                   ; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|counter_comb_bita3~COUT              ; cout             ;
; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|counter_reg_bit1a[3]                 ; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[3]                            ; regout           ;
; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|counter_reg_bit1a[2]                 ; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[2]                            ; regout           ;
; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|counter_reg_bit1a[1]                 ; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[1]                            ; regout           ;
; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|counter_reg_bit1a[0]                 ; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|safe_q[0]                            ; regout           ;
; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|cmpr_adc:cmpr2|aneb_result_wire[0]   ; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|cmpr_adc:cmpr2|aneb_result_wire[0]   ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|cmpr_adc:cmpr2|data_wire[1]          ; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|cmpr_adc:cmpr2|data_wire[1]          ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|cmpr_adc:cmpr2|data_wire[0]          ; |Lab2WithBlocks|Block1:inst|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_b1j:auto_generated|cmpr_adc:cmpr2|data_wire[0]          ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]                       ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]                       ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]                       ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]                       ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]                       ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]                       ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]                       ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]                       ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2]                       ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2]                       ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1]                       ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1]                       ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[3]                       ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[3]                       ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[2]                       ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[2]                       ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[1]                       ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[1]                       ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]                        ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]                        ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]                        ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]                        ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]                        ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]                        ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]                        ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]                        ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]                        ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]                        ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]                        ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]                        ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]                        ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]                        ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]                        ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]                        ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]                        ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]                        ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]                         ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]                         ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]                         ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]                         ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]                         ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]                         ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]                        ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]                        ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]                        ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]                        ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]                        ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]                        ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]                        ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]                        ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]                        ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]                        ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]                        ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]                        ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]                        ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]                        ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]                        ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]                        ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]                        ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]                        ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]                        ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]                        ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]                        ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]                        ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]                        ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]                        ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]                        ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]                        ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]                        ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]                        ; out0             ;
; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]                        ; |Lab2WithBlocks|Block1:inst|lpm_decode1:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]                        ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~0                           ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~0                           ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~1                           ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~1                           ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~2                           ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~2                           ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~3                           ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~3                           ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~4                           ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~4                           ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~6                           ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~6                           ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~7                           ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~7                           ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~8                           ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~8                           ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~9                           ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~9                           ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~10                          ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~10                          ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~11                          ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~11                          ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~12                          ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~12                          ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~14                          ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~14                          ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~16                          ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~16                          ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~18                          ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~18                          ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~20                          ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~20                          ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~22                          ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~22                          ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~24                          ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~24                          ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~26                          ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~26                          ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~28                          ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~28                          ; out0             ;
+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                          ; Output Port Name                                                                                                                      ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Lab2WithBlocks|M[7]                                                                                                               ; |Lab2WithBlocks|M[7]                                                                                                                  ; out              ;
; |Lab2WithBlocks|M[6]                                                                                                               ; |Lab2WithBlocks|M[6]                                                                                                                  ; out              ;
; |Lab2WithBlocks|M[5]                                                                                                               ; |Lab2WithBlocks|M[5]                                                                                                                  ; out              ;
; |Lab2WithBlocks|M[4]                                                                                                               ; |Lab2WithBlocks|M[4]                                                                                                                  ; out              ;
; |Lab2WithBlocks|M[3]                                                                                                               ; |Lab2WithBlocks|M[3]                                                                                                                  ; out              ;
; |Lab2WithBlocks|M[2]                                                                                                               ; |Lab2WithBlocks|M[2]                                                                                                                  ; out              ;
; |Lab2WithBlocks|M[1]                                                                                                               ; |Lab2WithBlocks|M[1]                                                                                                                  ; out              ;
; |Lab2WithBlocks|M[0]                                                                                                               ; |Lab2WithBlocks|M[0]                                                                                                                  ; out              ;
; |Lab2WithBlocks|N[7]                                                                                                               ; |Lab2WithBlocks|N[7]                                                                                                                  ; out              ;
; |Lab2WithBlocks|N[6]                                                                                                               ; |Lab2WithBlocks|N[6]                                                                                                                  ; out              ;
; |Lab2WithBlocks|N[5]                                                                                                               ; |Lab2WithBlocks|N[5]                                                                                                                  ; out              ;
; |Lab2WithBlocks|N[4]                                                                                                               ; |Lab2WithBlocks|N[4]                                                                                                                  ; out              ;
; |Lab2WithBlocks|N[3]                                                                                                               ; |Lab2WithBlocks|N[3]                                                                                                                  ; out              ;
; |Lab2WithBlocks|N[2]                                                                                                               ; |Lab2WithBlocks|N[2]                                                                                                                  ; out              ;
; |Lab2WithBlocks|N[1]                                                                                                               ; |Lab2WithBlocks|N[1]                                                                                                                  ; out              ;
; |Lab2WithBlocks|N[0]                                                                                                               ; |Lab2WithBlocks|N[0]                                                                                                                  ; out              ;
; |Lab2WithBlocks|DCa[0]                                                                                                             ; |Lab2WithBlocks|DCa[0]                                                                                                                ; pin_out          ;
; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]              ; |Lab2WithBlocks|Block3:inst2|lpm_decode8:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]                 ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~0        ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~0           ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~1        ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~1           ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]          ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]             ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~2        ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~2           ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~3        ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~3           ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]          ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]             ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4   ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5   ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5      ; sumout           ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5   ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6   ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6      ; sumout           ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6   ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7   ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7      ; sumout           ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[7] ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7]               ; regout           ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[6] ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6]               ; regout           ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[5] ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]               ; regout           ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[4] ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4]               ; regout           ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~5                 ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~5                    ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~13                ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~13                   ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~15                ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~15                   ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~17                ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~17                   ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~19                ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~19                   ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~21                ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~21                   ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~23                ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~23                   ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~25                ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~25                   ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~27                ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~27                   ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~0             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~0                ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~1             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~1                ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~2             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~2                ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~3             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~3                ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4                ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~5             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~5                ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~6             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~6                ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~7             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~7                ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~8             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~8                ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~9             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~9                ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~12            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~12               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~13            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~13               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~16            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~16               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~17            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~17               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~19            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~19               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~23            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~23               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~24            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~24               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~25            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~25               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~27            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~27               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~30            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~30               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~31            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~31               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~32            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~32               ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                          ; Output Port Name                                                                                                                      ; Output Port Type ;
+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |Lab2WithBlocks|M[7]                                                                                                               ; |Lab2WithBlocks|M[7]                                                                                                                  ; out              ;
; |Lab2WithBlocks|M[6]                                                                                                               ; |Lab2WithBlocks|M[6]                                                                                                                  ; out              ;
; |Lab2WithBlocks|M[5]                                                                                                               ; |Lab2WithBlocks|M[5]                                                                                                                  ; out              ;
; |Lab2WithBlocks|M[4]                                                                                                               ; |Lab2WithBlocks|M[4]                                                                                                                  ; out              ;
; |Lab2WithBlocks|M[3]                                                                                                               ; |Lab2WithBlocks|M[3]                                                                                                                  ; out              ;
; |Lab2WithBlocks|M[2]                                                                                                               ; |Lab2WithBlocks|M[2]                                                                                                                  ; out              ;
; |Lab2WithBlocks|M[1]                                                                                                               ; |Lab2WithBlocks|M[1]                                                                                                                  ; out              ;
; |Lab2WithBlocks|M[0]                                                                                                               ; |Lab2WithBlocks|M[0]                                                                                                                  ; out              ;
; |Lab2WithBlocks|N[7]                                                                                                               ; |Lab2WithBlocks|N[7]                                                                                                                  ; out              ;
; |Lab2WithBlocks|N[6]                                                                                                               ; |Lab2WithBlocks|N[6]                                                                                                                  ; out              ;
; |Lab2WithBlocks|N[5]                                                                                                               ; |Lab2WithBlocks|N[5]                                                                                                                  ; out              ;
; |Lab2WithBlocks|N[4]                                                                                                               ; |Lab2WithBlocks|N[4]                                                                                                                  ; out              ;
; |Lab2WithBlocks|N[3]                                                                                                               ; |Lab2WithBlocks|N[3]                                                                                                                  ; out              ;
; |Lab2WithBlocks|N[2]                                                                                                               ; |Lab2WithBlocks|N[2]                                                                                                                  ; out              ;
; |Lab2WithBlocks|N[1]                                                                                                               ; |Lab2WithBlocks|N[1]                                                                                                                  ; out              ;
; |Lab2WithBlocks|N[0]                                                                                                               ; |Lab2WithBlocks|N[0]                                                                                                                  ; out              ;
; |Lab2WithBlocks|Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[3]      ; |Lab2WithBlocks|Block3:inst2|lpm_counter6:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]                    ; regout           ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~0        ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~0           ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~1        ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]~1           ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]          ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[3]             ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~2        ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~2           ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~3        ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]~3           ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]          ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare1:inst3|lpm_compare:lpm_compare_component|cmpr_fig:auto_generated|data_wire[2]             ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4   ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita4~COUT ; cout             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5   ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5      ; sumout           ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5   ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita5~COUT ; cout             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6   ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6      ; sumout           ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6   ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita6~COUT ; cout             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7   ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_comb_bita7      ; sumout           ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[7] ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[7]               ; regout           ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[6] ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[6]               ; regout           ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[5] ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[5]               ; regout           ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|counter_reg_bit1a[4] ; |Lab2WithBlocks|Block1Dop:inst3|lpm_counter12:inst5|lpm_counter:lpm_counter_component|cntr_04i:auto_generated|safe_q[4]               ; regout           ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~5                 ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~5                    ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~13                ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~13                   ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~15                ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~15                   ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~17                ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~17                   ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~19                ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~19                   ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~21                ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~21                   ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~23                ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~23                   ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~25                ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~25                   ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~27                ; |Lab2WithBlocks|Block1Dop:inst3|lpm_compare0:inst|lpm_compare:lpm_compare_component|cmpr_mig:auto_generated|op_1~27                   ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~0             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~0                ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~1             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~1                ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~2             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~2                ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~3             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~3                ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~4                ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~5             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~5                ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~6             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~6                ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~7             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~7                ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~8             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~8                ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~9             ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~9                ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~10               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~11               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~12            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~12               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~13            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~13               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~14               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~15               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~16            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~16               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~17            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~17               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~18               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~19            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~19               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~20               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~21               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~22               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~23            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~23               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~24            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~24               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~25            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~25               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~26               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~27            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~27               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~28               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~29               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~30            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~30               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~31            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~31               ; out0             ;
; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~32            ; |Lab2WithBlocks|Block1Dop:inst3|lpm_add_sub2:inst4|lpm_add_sub:lpm_add_sub_component|add_sub_elh:auto_generated|op_1~32               ; out0             ;
+------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Sep 24 17:21:47 2021
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Lab2WithBlocks -c Lab2WithBlocks
Info: Using vector source file "D:/BSUIR/5_sem/SiFO/labs/Laba 2/Lab2WithBlocks.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      74.67 %
Info: Number of transitions in simulation is 115787
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 143 megabytes
    Info: Processing ended: Fri Sep 24 17:21:47 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


