Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jan 29 22:00:01 2019
| Host         : ManoharVohra-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file custom_backward_wrapper_control_sets_placed.rpt
| Design       : custom_backward_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   338 |
| Unused register locations in slices containing registers |   750 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            5 |
|      4 |            4 |
|      6 |            4 |
|      8 |           30 |
|     10 |           16 |
|     12 |           19 |
|     14 |           16 |
|    16+ |          244 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           10828 |         1554 |
| No           | No                    | Yes                    |              84 |           10 |
| No           | Yes                   | No                     |            1782 |          347 |
| Yes          | No                    | No                     |            6530 |          959 |
| Yes          | No                    | Yes                    |             120 |           12 |
| Yes          | Yes                   | No                     |            5738 |          824 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                                                                                                              Enable Signal                                                                                                                              |                                                                                                                  Set/Reset Signal                                                                                                                 | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                            |                                                                                                                                                                                                                                                   |                1 |              2 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/dataOut_last_U/equation_matrix_ddEe_ram_U/ram_reg_0_31_0_0_i_1_n_8                                                                                                                                                               |                                                                                                                                                                                                                                                   |                1 |              2 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                |                                                                                                                                                                                                                                                   |                1 |              2 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                1 |              2 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                            |                                                                                                                                                                                                                                                   |                1 |              2 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/dataOut_last_U/equation_matrix_ddEe_ram_U/ram_reg_0_127_0_0_i_1_n_8                                                                                                                                                              |                                                                                                                                                                                                                                                   |                1 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                  |                                                                                                                                                                                                                                                   |                1 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                    |                                                                                                                                                                                                                                                   |                1 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                  |                                                                                                                                                                                                                                                   |                1 |              4 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                2 |              6 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                2 |              6 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              6 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              6 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                   | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                                 |                1 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                         | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                       |                1 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_0                                                                                                                   |                2 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                        | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/pushed_commands_reg[0][0]                                                                                               | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                  |                1 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]                                                                                                                                                                    |                1 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                1 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                            |                2 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                          | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                        |                2 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__1_n_0                                                                                                        | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                       |                2 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                          | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                       |                2 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_reg_n_12_[6]                                                                                                                                                                                       |                2 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                        | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                       |                2 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                     | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                   |                1 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                      | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                        |                2 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                   | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                     |                2 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                   | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                     |                1 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                               |                2 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                               |                2 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/gen_master_slots[0].r_issuing_cnt_reg[0]_0[0]                                                                                                           | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                       |                2 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                       | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                     |                2 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                   |                1 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                    | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                       |                2 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                      | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                        |                1 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                1 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_burst_dbeat_cntr_reg[3] | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[3]_i_1_n_0                                                                                            |                1 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/equation_matrix_0/U0/ap_CS_fsm_reg_n_8_[10]                                                                                                                                                                                     |                2 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/equation_matrix_0/U0/ap_CS_fsm_reg_n_8_[6]                                                                                                                                                                                      |                2 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/equation_matrix_0/U0/ap_CS_fsm_reg_n_8_[8]                                                                                                                                                                                      |                2 |              8 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                    |                                                                                                                                                                                                                                                   |                1 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                        | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                |                2 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                               |                1 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                   | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_reg_empty_reg_0                                                                                     |                1 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                        |                                                                                                                                                                                                                                                   |                1 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/tmp_46_reg_26271                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                   |                3 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                           | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                   | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_reg_empty_reg_0                                                                                     |                1 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/equation_matrix_0/U0/clear                                                                                                                                                                                                      |                2 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/tmp_10_reg_24820                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                   |                1 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                         | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                       |                1 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__3_n_0                                                                                                                                 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                            |                1 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                        | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                |                1 |             10 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_NS_fsm[20]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                3 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/i5_reg_3420                                                                                                                                                                                                                      | custom_backward_i/equation_matrix_0/U0/ap_CS_fsm_state6                                                                                                                                                                                           |                2 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/output_data_1_load_B                                                                                                                                                                                                             |                                                                                                                                                                                                                                                   |                1 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[0][0]                                                                                        | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                             |                2 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/indvar_flatten_reg_3970                                                                                                                                                                                                          |                                                                                                                                                                                                                                                   |                3 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state82                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |                2 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                             |                                                                                                                                                                                                                                                   |                1 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state72                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |                2 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/output_data_1_load_A                                                                                                                                                                                                             |                                                                                                                                                                                                                                                   |                3 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/i10_reg_4080                                                                                                                                                                                                                     | custom_backward_i/equation_matrix_0/U0/ap_CS_fsm_state29                                                                                                                                                                                          |                2 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                         |                                                                                                                                                                                                                                                   |                1 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/i_reg_364[5]_i_2_n_12                                                                                                                                                                                                              | custom_backward_i/backward_lite_0/U0/i_reg_364                                                                                                                                                                                                    |                1 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/cmd_depth_reg[5]_0[0]                                                                                                                             | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                             |                2 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/i_6_reg_24170                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                4 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                    | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                             |                2 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/i_reg_330[5]_i_2_n_8                                                                                                                                                                                                             | custom_backward_i/equation_matrix_0/U0/i_reg_330                                                                                                                                                                                                  |                2 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[8][1]                                                                     | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                2 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/i_3_reg_12970                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                   |                3 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | custom_backward_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                         |                1 |             12 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_burst_dbeat_cntr_reg[3] | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0] |                3 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                    | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                |                4 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/p_10_out                                                                                                                                                                     | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                2 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/exitcond1_reg_12930                                                                                                                                                                                                              |                                                                                                                                                                                                                                                   |                1 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                |                2 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                |                3 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GNE_SYNC_RESET.sft_rst_dly2_reg                                                                                                                                              | custom_backward_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                1 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GNE_SYNC_RESET.sft_rst_dly2_reg                                                                                                                                              | custom_backward_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                2 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/exitcond2_reg_24780                                                                                                                                                                                                                |                                                                                                                                                                                                                                                   |                1 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                  | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                             |                2 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/exitcond1_reg_24130                                                                                                                                                                                                                |                                                                                                                                                                                                                                                   |                2 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[13]_i_1_n_0                                                                                           |                2 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__1_n_0                                                           | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                    | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                |                4 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                     | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                            |                3 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/i_1_reg_3760                                                                                                                                                                                                                       | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state6                                                                                                                                                                                             |                2 |             14 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                            | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                3 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                           | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                 |                3 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[8][0]                                                                     | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                         |                2 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_block_pp1_stage0_subdone                                                                                                                                                                                                        |                                                                                                                                                                                                                                                   |                3 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                    | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                       |                4 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/tmp_19_reg_13670                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                   |                2 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/tmp_28_reg_13860                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/tmp_43_reg_14100                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                   |                2 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[1]                                                                                                                                            | custom_backward_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[16][0]                                                                                                                                                         |                5 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                            | custom_backward_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[16][0]                                                                                                                                              |                1 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[0]                                                                                                                                            | custom_backward_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                      |                4 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                            | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                4 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/tmp_51_reg_14680                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                   |                3 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/i_2_reg_3870                                                                                                                                                                                                                       | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state11                                                                                                                                                                                            |                2 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/tmp_26_reg_25520                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                   |                1 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                            | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                3 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 |                                                                                                                                                                                                                                                   |                1 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            |                                                                                                                                                                                                                                                   |                1 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/tmp_47_reg_14390                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                   |                2 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                        |                                                                                                                                                                                                                                                   |                1 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0            | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                            |                3 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0           | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                            |                3 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0           | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                            |                3 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0           | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                            |                3 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0           | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                            |                3 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0           | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                            |                4 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0           | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                            |                3 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0           | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                            |                4 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                4 |             16 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                         | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg               |                2 |             18 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/dataOut_V_U/equation_matrix_dbkb_ram_U/ap_block_pp6_stage0_subdone7_in                                                                                                                                                           | custom_backward_i/equation_matrix_0/U0/reset                                                                                                                                                                                                      |                4 |             18 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |             18 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |             18 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                4 |             18 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                         | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |             18 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                    |                                                                                                                                                                                                                                                   |                3 |             18 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                            |                                                                                                                                                                                                                                                   |                2 |             18 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                |                5 |             18 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                3 |             18 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                |                                                                                                                                                                                                                                                   |                2 |             18 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                |                4 |             18 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]            | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]      |                2 |             20 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                      |                2 |             20 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]          | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                      |                2 |             20 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/ap_CS_fsm_pp2_stage0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                   |                5 |             20 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                            | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                3 |             20 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]     | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             20 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/ap_CS_fsm_pp3_stage0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                   |                3 |             20 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                |                                                                                                                                                                                                                                                   |                2 |             20 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                            | custom_backward_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                3 |             20 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                            | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             20 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                4 |             20 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/ap_CS_fsm_pp5_stage0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                   |                3 |             20 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/exitcond3_reg_25480                                                                                                                                                                                                                |                                                                                                                                                                                                                                                   |                2 |             20 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                    | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]      |                2 |             20 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/ap_CS_fsm_pp4_stage0                                                                                                                                                                                                             |                                                                                                                                                                                                                                                   |                3 |             20 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_block_pp2_stage0_subdone                                                                                                                                                                                                        |                                                                                                                                                                                                                                                   |                3 |             22 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/indvar_flatten_reg_3970                                                                                                                                                                                                          | custom_backward_i/equation_matrix_0/U0/ap_CS_fsm_state29                                                                                                                                                                                          |                3 |             22 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                   |                5 |             24 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                    |                                                                                                                                                                                                                                                   |                3 |             24 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                       | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                6 |             24 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4]      |                2 |             24 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                        |                                                                                                                                                                                                                                                   |                4 |             24 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                3 |             24 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                   |                5 |             24 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                      |                2 |             24 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                    |                5 |             26 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                6 |             26 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                       | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                4 |             26 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[0]                                                                                                                                            | custom_backward_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                          |               10 |             26 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                            | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                          |                4 |             26 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[1]                                                                                                                                            | custom_backward_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                          |               10 |             26 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                     |                6 |             26 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                               |                                                                                                                                                                                                                                                   |                4 |             26 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[1]                                                                                                                                                                            | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                          |                5 |             28 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                       | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             28 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                    | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |             28 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                   | custom_backward_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                          |                4 |             28 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                         | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             28 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                         | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                |                3 |             28 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                          |                4 |             28 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_i_reg[13][0]                                                                                                                                           | custom_backward_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                          |                6 |             28 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                   |                3 |             28 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                                  |                                                                                                                                                                                                                                                   |                3 |             28 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                                      | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg_0              |                4 |             28 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                            | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                4 |             30 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                            | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                6 |             30 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                       | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                6 |             30 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                7 |             30 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                             |                                                                                                                                                                                                                                                   |                6 |             30 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                5 |             30 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                   |                                                                                                                                                                                                                                                   |                3 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                |                                                                                                                                                                                                                                                   |                3 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                             | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                             | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                 |                                                                                                                                                                                                                                                   |                2 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                6 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                5 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                          | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                4 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                |                                                                                                                                                                                                                                                   |                3 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                          | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                4 |             32 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                       | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                4 |             34 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                            |                                                                                                                                                                                                                                                   |                3 |             34 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg                     |                                                                                                                                                                                                                                                   |                3 |             34 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/p_1_out[16]_i_1_n_8                                                                                                                                                                                                              |                                                                                                                                                                                                                                                   |                6 |             36 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                       | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                5 |             38 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                               | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                5 |             38 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                          |                7 |             40 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                   |                8 |             40 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                   |                                                                                                                                                                                                                                                   |                8 |             40 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                |                                                                                                                                                                                                                                                   |                6 |             40 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                |                                                                                                                                                                                                                                                   |                5 |             40 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                  | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                |                6 |             42 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                  | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                                |                7 |             42 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg                | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_full_reg_0                                                                 |                3 |             42 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                   |                6 |             44 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/tmp32_V_27_reg_29730                                                                                                                                                                                                               |                                                                                                                                                                                                                                                   |                5 |             46 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/tmp32_V_26_reg_29630                                                                                                                                                                                                               |                                                                                                                                                                                                                                                   |                5 |             46 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/tmp32_V_reg_15550                                                                                                                                                                                                                |                                                                                                                                                                                                                                                   |                5 |             46 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                            |                7 |             46 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/tmp32_V_29_reg_29930                                                                                                                                                                                                               |                                                                                                                                                                                                                                                   |               10 |             46 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/tmp32_V_28_reg_29830                                                                                                                                                                                                               |                                                                                                                                                                                                                                                   |                4 |             46 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/equation_matrix_ueOg_U1/ce_r                                                                                                                                                                                                     | custom_backward_i/equation_matrix_0/U0/equation_matrix_ueOg_U1/equation_matrix_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/SR[0]                                                                                |                7 |             46 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                            |               11 |             48 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/tmp32_V_24_reg_27130                                                                                                                                                                                                               |                                                                                                                                                                                                                                                   |                7 |             48 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/tmp32_V_25_reg_29530                                                                                                                                                                                                               |                                                                                                                                                                                                                                                   |                6 |             48 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                       | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                8 |             50 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                       | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                7 |             50 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/backward_lite_0/U0/backward_lite_uitfYi_U1/backward_lite_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                              |                8 |             50 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/backward_lite_0/U0/backward_lite_uitfYi_U3/backward_lite_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                              |                9 |             50 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |               12 |             50 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/backward_lite_0/U0/backward_lite_uitfYi_U2/backward_lite_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                              |                8 |             50 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |               10 |             50 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/backward_lite_0/U0/backward_lite_uitfYi_U5/backward_lite_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                              |                8 |             50 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/backward_lite_0/U0/backward_lite_uitfYi_U4/backward_lite_ap_uitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                              |                8 |             50 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                             |               13 |             52 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/dataOut_V_U/equation_matrix_dbkb_ram_U/ap_block_pp6_stage0_subdone7_in                                                                                                                                                           |                                                                                                                                                                                                                                                   |               11 |             52 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/output_data_1_load_A                                                                                                                                                                                                             | custom_backward_i/equation_matrix_0/U0/output_data_1_payload_A[31]_i_1_n_8                                                                                                                                                                        |                5 |             52 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/output_data_1_load_B                                                                                                                                                                                                             | custom_backward_i/equation_matrix_0/U0/output_data_1_payload_B[31]_i_1_n_8                                                                                                                                                                        |                5 |             52 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                      | custom_backward_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                     |               12 |             52 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |               13 |             54 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                       | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                               |                7 |             56 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                    |                6 |             58 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                         | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                9 |             60 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                         | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                9 |             60 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/backward_lite_0/U0/backward_lite_sdihbi_U7/backward_lite_sdihbi_div_U/backward_lite_sdihbi_div_u_0/p_0_in                                                                                                                       |                8 |             62 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/backward_lite_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                               | custom_backward_i/backward_lite_0/U0/backward_lite_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_12                                                                                                                                                       |               16 |             62 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_NS_fsm[11]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                8 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/tmp_29_reg_1483[31]_i_1_n_8                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |               12 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                  | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                9 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                       |               18 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                           |                                                                                                                                                                                                                                                   |                6 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                     | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                9 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                             |               12 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                  | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                          |                8 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                | custom_backward_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                      |               12 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                     | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                7 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out[31]_i_1__1_n_0                                                           |                                                                                                                                                                                                                                                   |               10 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2__0_n_0                                                                                                                     | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                               |               10 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                  | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                       |                7 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/input_data_0_load_A                                                                                                                                                                                                              |                                                                                                                                                                                                                                                   |               10 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/input_data_0_load_B                                                                                                                                                                                                              |                                                                                                                                                                                                                                                   |               11 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[31][0]                                                                                                                                          | custom_backward_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                          |               13 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/bias_ap_vld                                                                                                                                                                                                                        | custom_backward_i/backward_lite_0/U0/backward_lite_AXILiteS_s_axi_U/ARESET                                                                                                                                                                        |                7 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                  | custom_backward_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                          |               10 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                | custom_backward_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                      |               15 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/reg_440[31]_i_1_n_8                                                                                                                                                                                                              |                                                                                                                                                                                                                                                   |               12 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/tmp_23_reg_1425[31]_i_1_n_8                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |                8 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/tmp_26_reg_1454[31]_i_1_n_8                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |               15 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__3_n_0                                                                                                                                 |                                                                                                                                                                                                                                                   |                9 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/in_stream_data_0_load_A                                                                                                                                                                                                            |                                                                                                                                                                                                                                                   |                7 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/in_stream_data_0_load_B                                                                                                                                                                                                            |                                                                                                                                                                                                                                                   |                9 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                 |                                                                                                                                                                                                                                                   |                8 |             64 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/is_neg_reg_1524[0]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                   |                9 |             66 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/exp_tmp_V_reg_13080                                                                                                                                                                                                              |                                                                                                                                                                                                                                                   |               11 |             66 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/pushed_commands_reg[0][0]                                                                                               | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                             |                9 |             66 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/exp_tmp_V_1_reg_24980                                                                                                                                                                                                              |                                                                                                                                                                                                                                                   |               16 |             68 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/equation_matrix_ueOg_U1/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                   |                9 |             68 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/exp_tmp_V_2_reg_25680                                                                                                                                                                                                              |                                                                                                                                                                                                                                                   |               14 |             68 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/exp_tmp_V_reg_24280                                                                                                                                                                                                                |                                                                                                                                                                                                                                                   |               12 |             68 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |               17 |             68 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                  |                                                                                                                                                                                                                                                   |                9 |             68 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                       | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                |                8 |             70 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                   |               13 |             70 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                           | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                       |                7 |             72 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |               12 |             72 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_pp3_stage0                                                                                                                                                                                                               |                                                                                                                                                                                                                                                   |               12 |             74 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                9 |             74 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_reg[0]_0[0]                                                              | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_strb_reg_out[3]_i_1__3_n_0                                                                                           |               12 |             74 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/sel                                                                                                                                                                                                                                | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_reg_n_12_[8]                                                                                                                                                                                       |                9 |             76 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/equation_matrix_0/U0/reset                                                                                                                                                                                                      |               15 |             76 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/tmp32_V_1_reg_15450                                                                                                                                                                                                              |                                                                                                                                                                                                                                                   |               16 |             76 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                             |                                                                                                                                                                                                                                                   |                5 |             78 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                        |                                                                                                                                                                                                                                                   |                5 |             78 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state74                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               12 |             78 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                   |               13 |             80 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                        |                                                                                                                                                                                                                                                   |                5 |             80 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/man_V_2_reg_13240                                                                                                                                                                                                                |                                                                                                                                                                                                                                                   |               13 |             80 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                   |               10 |             80 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/man_V_2_reg_24440                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               12 |             80 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/man_V_8_reg_25840                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               15 |             80 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/man_V_5_reg_25140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               14 |             80 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                                   |                9 |             82 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_strb_reg_out_reg[4][0]                                                                                                                                            | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               12 |             82 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                            | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                8 |             82 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |                9 |             82 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                            | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                       |               10 |             84 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                  | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                      |                6 |             84 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                                  | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                      |                7 |             84 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                                  | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                   |                6 |             86 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                    | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                             |                8 |             86 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                            | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                       |                8 |             88 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1__0_n_0                                                                                      | custom_backward_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                    |               12 |             94 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                   |                9 |             94 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                                  |                                                                                                                                                                                                                                                   |               11 |             94 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                         | custom_backward_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[4][0]                                                                                                                                                          |                7 |             94 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                         | custom_backward_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_reg                                                                                                                                                    |               10 |             94 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                   | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |                8 |             96 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0][0]                                                                                                          | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               10 |             96 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                       |                                                                                                                                                                                                                                                   |               10 |             96 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                   | custom_backward_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                  |               10 |             96 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                    |                                                                                                                                                                                                                                                   |               11 |             96 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                  |                                                                                                                                                                                                                                                   |                9 |             96 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                       |                                                                                                                                                                                                                                                   |               15 |             96 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                       |               18 |            120 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state84                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               16 |            128 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                              | custom_backward_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                             |               14 |            130 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               27 |            130 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                               |                                                                                                                                                                                                                                                   |               19 |            134 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                        |                                                                                                                                                                                                                                                   |               20 |            134 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                        |                                                                                                                                                                                                                                                   |               21 |            134 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                               |                                                                                                                                                                                                                                                   |               20 |            134 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rready[0]                                                                                                                                         |                                                                                                                                                                                                                                                   |               15 |            138 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                |                                                                                                                                                                                                                                                   |               15 |            138 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state83                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               20 |            166 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state86                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               27 |            192 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         | custom_backward_i/backward_lite_0/U0/backward_lite_AXILiteS_s_axi_U/ARESET                                                                                                                                                                        |               43 |            206 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state85                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               32 |            256 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_NS_fsm[25]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                   |               40 |            320 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/w1_ap_vld                                                                                                                                                                                                                          | custom_backward_i/backward_lite_0/U0/backward_lite_AXILiteS_s_axi_U/ARESET                                                                                                                                                                        |               35 |            320 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state87                                                                                                                                                                                                                  | custom_backward_i/backward_lite_0/U0/i_5_reg_492                                                                                                                                                                                                  |               60 |            332 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/backward_lite_0/U0/ap_CS_fsm_state88                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                   |               72 |            390 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 | custom_backward_i/equation_matrix_0/U0/equation_matrix_ueOg_U1/ce_r                                                                                                                                                                                                     |                                                                                                                                                                                                                                                   |               63 |            432 |
|  custom_backward_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                   |             1583 |          10996 |
+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


