Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Thu Jan 13 17:37:27 2022
| Host             : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm_corr_20/post_synth_power.rpt
| Design           : wrapper_norm_corr_20
| Device           : xc7z020clg484-3
| Design State     : synthesized
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (mW) | 174.647      |
| Design Power Budget (mW) | Unspecified* |
| Power Budget Margin (mW) | NA           |
| Dynamic (mW)             | 71.044       |
| Device Static (mW)       | 103.603      |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 98.0         |
| Junction Temperature (C) | 27.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+------------+----------+-----------+-----------------+
| On-Chip        | Power (mW) | Used     | Available | Utilization (%) |
+----------------+------------+----------+-----------+-----------------+
| Clocks         |    15.058  |        3 |       --- |             --- |
| Slice Logic    |    29.604  |     7208 |       --- |             --- |
|   LUT as Logic |    24.263  |     3469 |     53200 |            6.52 |
|   CARRY4       |     3.803  |      504 |     13300 |            3.79 |
|   Register     |     1.538  |     2378 |    106400 |            2.23 |
|   Others       |     0.000  |       81 |       --- |             --- |
| Signals        |    26.382  |     5208 |       --- |             --- |
| Static Power   |   103.603  |          |           |                 |
| Total          |   174.647  |          |           |                 |
+----------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.079 |       0.071 |      0.008 |
| Vccaux    |       1.800 |     0.010 |       0.000 |      0.010 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                          | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+------------+
| Name                  | Power (mW) |
+-----------------------+------------+
| wrapper_norm_corr_20  |    71.044  |
|   corr_20_inst        |    68.430  |
|     inst_corr_0       |     1.878  |
|     inst_corr_1       |     1.878  |
|     inst_corr_10      |     1.878  |
|     inst_corr_11      |     1.878  |
|     inst_corr_12      |     1.878  |
|     inst_corr_13      |     1.878  |
|     inst_corr_14      |     1.878  |
|     inst_corr_15      |     1.878  |
|     inst_corr_16      |     1.878  |
|     inst_corr_17      |     1.878  |
|     inst_corr_18      |     1.878  |
|     inst_corr_19      |     1.878  |
|     inst_corr_2       |     1.878  |
|     inst_corr_20      |     1.879  |
|     inst_corr_3       |     1.878  |
|     inst_corr_4       |     1.878  |
|     inst_corr_5       |     1.878  |
|     inst_corr_6       |     1.878  |
|     inst_corr_7       |     1.878  |
|     inst_corr_8       |     1.878  |
|     inst_corr_9       |     1.878  |
|     inst_sh_reg_0     |     0.636  |
|     inst_sh_reg_1     |     0.636  |
|     inst_sh_reg_10    |     0.636  |
|     inst_sh_reg_11    |     0.636  |
|     inst_sh_reg_12    |     0.636  |
|     inst_sh_reg_13    |     0.636  |
|     inst_sh_reg_14    |     0.636  |
|     inst_sh_reg_15    |     0.636  |
|     inst_sh_reg_16    |     0.636  |
|     inst_sh_reg_17    |     0.636  |
|     inst_sh_reg_18    |     0.636  |
|     inst_sh_reg_19    |     0.636  |
|     inst_sh_reg_2     |     0.636  |
|     inst_sh_reg_20    |     0.623  |
|     inst_sh_reg_3     |     0.636  |
|     inst_sh_reg_4     |     0.636  |
|     inst_sh_reg_5     |     0.636  |
|     inst_sh_reg_6     |     0.636  |
|     inst_sh_reg_7     |     0.636  |
|     inst_sh_reg_8     |     0.636  |
|     inst_sh_reg_9     |     0.636  |
|     inst_sh_reg_r_1   |    13.343  |
|   norm_inst_left      |     1.303  |
|     my_div_inst_1     |     0.297  |
|       my_divider_inst |     0.267  |
|     my_div_inst_2     |     0.296  |
|       my_divider_inst |     0.266  |
|   norm_inst_right     |     1.312  |
|     my_div_inst_1     |     0.301  |
|       my_divider_inst |     0.271  |
|     my_div_inst_2     |     0.301  |
|       my_divider_inst |     0.271  |
+-----------------------+------------+


