Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/School/EC551/Lab1/lab1/lab1_test_isim_beh.exe" -prj "C:/School/EC551/Lab1/lab1/lab1_test_beh.prj" "work.lab1_test" "work.glbl" 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/School/EC551/Lab1/lab1/seg_display.v" into library work
Analyzing Verilog file "C:/School/EC551/Lab1/lab1/regfile.v" into library work
Analyzing Verilog file "C:/School/EC551/Lab1/lab1/memfile.v" into library work
Analyzing Verilog file "C:/School/EC551/Lab1/lab1/debouncer.v" into library work
Analyzing Verilog file "C:/School/EC551/Lab1/lab1/lab1.v" into library work
Analyzing Verilog file "C:/School/EC551/Lab1/lab1/lab1_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/School/EC551/Lab1/lab1/lab1_test.v" Line 45: Port rst is not connected to this instance
Completed static elaboration
Compiling module debouncer
Compiling module seg_display
Compiling module regfile
Compiling module memfile
Compiling module lab1
Compiling module lab1_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable C:/School/EC551/Lab1/lab1/lab1_test_isim_beh.exe
Fuse Memory Usage: 29576 KB
Fuse CPU Usage: 437 ms
