# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_8_40_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult {C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_pkg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:10 on Dec 31,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult" C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_pkg.sv 
# -- Compiling package q_8_40_pkg
# 
# Top level modules:
# 	--none--
# End time: 17:40:10 on Dec 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult {C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:10 on Dec 31,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult" C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv 
# -- Compiling package q_8_40_sv_unit
# -- Importing package q_8_40_pkg
# -- Compiling module q_8_40
# 
# Top level modules:
# 	q_8_40
# End time: 17:40:10 on Dec 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:26 on Dec 31,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv 
# -- Compiling package q_8_40_tb_sv_unit
# -- Importing package q_8_40_pkg
# -- Compiling module q_8_40_tb
# 
# Top level modules:
# 	q_8_40_tb
# End time: 17:40:26 on Dec 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_8_40_tb
# vsim work.q_8_40_tb 
# Start time: 17:40:30 on Dec 31,2019
# Loading sv_std.std
# Loading work.q_8_40_pkg
# Loading work.q_8_40_tb_sv_unit
# Loading work.q_8_40_tb
# Loading work.q_8_40_sv_unit
# Loading work.q_8_40
add wave -position insertpoint  \
sim:/q_8_40_tb/rst_b \
sim:/q_8_40_tb/clk \
sim:/q_8_40_tb/start \
sim:/q_8_40_tb/M \
sim:/q_8_40_tb/rdy \
sim:/q_8_40_tb/send_output \
sim:/q_8_40_tb/P \
sim:/q_8_40_tb/state \
sim:/q_8_40_tb/run \
sim:/q_8_40_tb/init_regs \
sim:/q_8_40_tb/calc_done \
sim:/q_8_40_tb/output_done \
sim:/q_8_40_tb/load_bus \
sim:/q_8_40_tb/load_done \
sim:/q_8_40_tb/A \
sim:/q_8_40_tb/B \
sim:/q_8_40_tb/Q \
sim:/q_8_40_tb/C \
sim:/q_8_40_tb/calc_cntr \
sim:/q_8_40_tb/load_cntr
restart
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv(26)
#    Time: 200 ps  Iteration: 0  Instance: /q_8_40_tb
# 1
# Break in Module q_8_40_tb at C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv line 26
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:41:39 on Dec 31,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv 
# -- Compiling package q_8_40_tb_sv_unit
# -- Importing package q_8_40_pkg
# -- Compiling module q_8_40_tb
# 
# Top level modules:
# 	q_8_40_tb
# End time: 17:41:39 on Dec 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:02 on Dec 31,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv 
# -- Compiling package q_8_40_tb_sv_unit
# -- Importing package q_8_40_pkg
# -- Compiling module q_8_40_tb
# 
# Top level modules:
# 	q_8_40_tb
# End time: 17:42:02 on Dec 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_40_tb_sv_unit
# Loading work.q_8_40_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv(26)
#    Time: 2 ns  Iteration: 0  Instance: /q_8_40_tb
# 1
# Break in Module q_8_40_tb at C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv line 26
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:07 on Dec 31,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv 
# -- Compiling package q_8_40_tb_sv_unit
# -- Importing package q_8_40_pkg
# -- Compiling module q_8_40_tb
# 
# Top level modules:
# 	q_8_40_tb
# End time: 17:43:07 on Dec 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_40_tb_sv_unit
# Loading work.q_8_40_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv(26)
#    Time: 2 ns  Iteration: 0  Instance: /q_8_40_tb
# 1
# Break in Module q_8_40_tb at C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv line 26
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:53 on Dec 31,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult" C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv 
# -- Compiling package q_8_40_sv_unit
# -- Importing package q_8_40_pkg
# -- Compiling module q_8_40
# 
# Top level modules:
# 	q_8_40
# End time: 17:43:53 on Dec 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_40_sv_unit
# Loading work.q_8_40
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv(26)
#    Time: 2 ns  Iteration: 0  Instance: /q_8_40_tb
# 1
# Break in Module q_8_40_tb at C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv line 26
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:52 on Dec 31,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult" C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv 
# -- Compiling package q_8_40_sv_unit
# -- Importing package q_8_40_pkg
# -- Compiling module q_8_40
# 
# Top level modules:
# 	q_8_40
# End time: 17:46:53 on Dec 31,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_40_sv_unit
# Loading work.q_8_40
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv(26)
#    Time: 2 ns  Iteration: 0  Instance: /q_8_40_tb
# 1
# Break in Module q_8_40_tb at C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv line 26
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:24 on Dec 31,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult" C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv 
# -- Compiling package q_8_40_sv_unit
# -- Importing package q_8_40_pkg
# -- Compiling module q_8_40
# 
# Top level modules:
# 	q_8_40
# End time: 17:49:24 on Dec 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_40_sv_unit
# Loading work.q_8_40
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv(26)
#    Time: 2 ns  Iteration: 0  Instance: /q_8_40_tb
# 1
# Break in Module q_8_40_tb at C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv line 26
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:47 on Dec 31,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult" C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv 
# -- Compiling package q_8_40_sv_unit
# -- Importing package q_8_40_pkg
# -- Compiling module q_8_40
# 
# Top level modules:
# 	q_8_40
# End time: 17:53:47 on Dec 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_40_sv_unit
# Loading work.q_8_40
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv(26)
#    Time: 2 ns  Iteration: 0  Instance: /q_8_40_tb
# 1
# Break in Module q_8_40_tb at C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv line 26
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:36 on Dec 31,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult" C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv 
# -- Compiling package q_8_40_sv_unit
# -- Importing package q_8_40_pkg
# -- Compiling module q_8_40
# 
# Top level modules:
# 	q_8_40
# End time: 17:54:36 on Dec 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_40_sv_unit
# Loading work.q_8_40
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv(26)
#    Time: 2 ns  Iteration: 0  Instance: /q_8_40_tb
# 1
# Break in Module q_8_40_tb at C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv line 26
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:48 on Dec 31,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv 
# -- Compiling package q_8_40_tb_sv_unit
# -- Importing package q_8_40_pkg
# -- Compiling module q_8_40_tb
# 
# Top level modules:
# 	q_8_40_tb
# End time: 18:03:48 on Dec 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_8_40_tb
# End time: 18:04:02 on Dec 31,2019, Elapsed time: 0:23:32
# Errors: 0, Warnings: 0
# vsim work.q_8_40_tb 
# Start time: 18:04:02 on Dec 31,2019
# Loading sv_std.std
# Loading work.q_8_40_pkg
# Loading work.q_8_40_tb_sv_unit
# Loading work.q_8_40_tb
# Loading work.q_8_40_sv_unit
# Loading work.q_8_40
add wave -position insertpoint  \
sim:/q_8_40_tb/rst_b \
sim:/q_8_40_tb/clk \
sim:/q_8_40_tb/start \
sim:/q_8_40_tb/M \
sim:/q_8_40_tb/rdy \
sim:/q_8_40_tb/send_output \
sim:/q_8_40_tb/P \
sim:/q_8_40_tb/state \
sim:/q_8_40_tb/run \
sim:/q_8_40_tb/init_regs \
sim:/q_8_40_tb/calc_done \
sim:/q_8_40_tb/output_done \
sim:/q_8_40_tb/load_bus \
sim:/q_8_40_tb/load_done \
sim:/q_8_40_tb/A \
sim:/q_8_40_tb/B \
sim:/q_8_40_tb/Q \
sim:/q_8_40_tb/C \
sim:/q_8_40_tb/CA \
sim:/q_8_40_tb/CAQ \
sim:/q_8_40_tb/AQ \
sim:/q_8_40_tb/calc_cntr \
sim:/q_8_40_tb/load_cntr
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv(29)
#    Time: 2 ns  Iteration: 0  Instance: /q_8_40_tb
# 1
# Break in Module q_8_40_tb at C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv line 29
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:53 on Dec 31,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult" C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv 
# -- Compiling package q_8_40_sv_unit
# -- Importing package q_8_40_pkg
# -- Compiling module q_8_40
# 
# Top level modules:
# 	q_8_40
# End time: 18:14:54 on Dec 31,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.q_8_40_sv_unit
# Loading work.q_8_40
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv(29)
#    Time: 2 ns  Iteration: 0  Instance: /q_8_40_tb
# 1
# Break in Module q_8_40_tb at C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv line 29
vlog -sv -work work +incdir+C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:47 on Dec 31,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult" C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40.sv 
# -- Compiling package q_8_40_sv_unit
# -- Importing package q_8_40_pkg
# -- Compiling module q_8_40
# 
# Top level modules:
# 	q_8_40
# End time: 18:15:47 on Dec 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:15:49 on Dec 31,2019
# vlog -reportprogress 300 -work work C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv 
# -- Compiling package q_8_40_tb_sv_unit
# -- Importing package q_8_40_pkg
# -- Compiling module q_8_40_tb
# 
# Top level modules:
# 	q_8_40_tb
# End time: 18:15:49 on Dec 31,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_8_40_tb
# End time: 18:16:04 on Dec 31,2019, Elapsed time: 0:12:02
# Errors: 0, Warnings: 0
# vsim work.q_8_40_tb 
# Start time: 18:16:04 on Dec 31,2019
# Loading sv_std.std
# Loading work.q_8_40_pkg
# Loading work.q_8_40_tb_sv_unit
# Loading work.q_8_40_tb
# Loading work.q_8_40_sv_unit
# Loading work.q_8_40
add wave -position insertpoint  \
sim:/q_8_40_tb/rst_b \
sim:/q_8_40_tb/clk \
sim:/q_8_40_tb/start \
sim:/q_8_40_tb/M \
sim:/q_8_40_tb/rdy \
sim:/q_8_40_tb/send_output \
sim:/q_8_40_tb/P \
sim:/q_8_40_tb/state \
sim:/q_8_40_tb/run \
sim:/q_8_40_tb/init_regs \
sim:/q_8_40_tb/calc_done \
sim:/q_8_40_tb/output_done \
sim:/q_8_40_tb/load_bus \
sim:/q_8_40_tb/load_done \
sim:/q_8_40_tb/A \
sim:/q_8_40_tb/B \
sim:/q_8_40_tb/Q \
sim:/q_8_40_tb/C \
sim:/q_8_40_tb/Q0 \
sim:/q_8_40_tb/CA \
sim:/q_8_40_tb/CAQ \
sim:/q_8_40_tb/AQ \
sim:/q_8_40_tb/calc_cntr \
sim:/q_8_40_tb/load_cntr
run
# ** Note: $finish    : C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv(30)
#    Time: 2 ns  Iteration: 0  Instance: /q_8_40_tb
# 1
# Break in Module q_8_40_tb at C:/Users/czhe/Downloads/digital_design/q_8_40_32b_mult/q_8_40_tb.sv line 30
# End time: 18:17:55 on Dec 31,2019, Elapsed time: 0:01:51
# Errors: 0, Warnings: 0
