// Seed: 929355191
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  assign module_1.id_7 = 0;
  output wire id_2;
  output wire id_1;
  always disable id_4;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    output tri0 id_2,
    input tri1 id_3,
    output supply1 id_4,
    input wire id_5,
    output supply0 id_6,
    input tri1 id_7,
    input tri0 id_8,
    output logic id_9,
    input tri0 id_10,
    output supply0 id_11,
    input tri id_12,
    input supply0 id_13,
    input tri id_14,
    input tri id_15,
    input supply0 id_16,
    output wire id_17,
    input wire id_18
);
  assign id_2 = id_3;
  assign id_9 = id_13;
  always @(posedge -1, posedge -1) begin : LABEL_0
    id_9 = 1;
    id_9 = #(-1) id_7;
  end
  wire id_20;
  ;
  parameter id_21 = "";
  module_0 modCall_1 (
      id_21,
      id_20,
      id_21
  );
endmodule
