
centos-preinstalled/sg_get_lba_status:     file format elf32-littlearm


Disassembly of section .init:

000108c0 <_init@@Base>:
   108c0:	push	{r3, lr}
   108c4:	bl	11434 <sg_ll_get_lba_status@plt+0xa64>
   108c8:	pop	{r3, pc}

Disassembly of section .plt:

000108cc <calloc@plt-0x14>:
   108cc:	push	{lr}		; (str lr, [sp, #-4]!)
   108d0:	ldr	lr, [pc, #4]	; 108dc <_init@@Base+0x1c>
   108d4:	add	lr, pc, lr
   108d8:	ldr	pc, [lr, #8]!
   108dc:	andeq	r1, r1, r4, lsr #14

000108e0 <calloc@plt>:
   108e0:	add	ip, pc, #0, 12
   108e4:	add	ip, ip, #69632	; 0x11000
   108e8:	ldr	pc, [ip, #1828]!	; 0x724

000108ec <sg_set_binary_mode@plt>:
   108ec:	add	ip, pc, #0, 12
   108f0:	add	ip, ip, #69632	; 0x11000
   108f4:	ldr	pc, [ip, #1820]!	; 0x71c

000108f8 <dStrHex@plt>:
   108f8:	add	ip, pc, #0, 12
   108fc:	add	ip, ip, #69632	; 0x11000
   10900:	ldr	pc, [ip, #1812]!	; 0x714

00010904 <free@plt>:
   10904:	add	ip, pc, #0, 12
   10908:	add	ip, ip, #69632	; 0x11000
   1090c:	ldr	pc, [ip, #1804]!	; 0x70c

00010910 <sg_cmds_close_device@plt>:
   10910:	add	ip, pc, #0, 12
   10914:	add	ip, ip, #69632	; 0x11000
   10918:	ldr	pc, [ip, #1796]!	; 0x704

0001091c <__stack_chk_fail@plt>:
   1091c:	add	ip, pc, #0, 12
   10920:	add	ip, ip, #69632	; 0x11000
   10924:	ldr	pc, [ip, #1788]!	; 0x6fc

00010928 <perror@plt>:
   10928:	add	ip, pc, #0, 12
   1092c:	add	ip, ip, #69632	; 0x11000
   10930:	ldr	pc, [ip, #1780]!	; 0x6f4

00010934 <fwrite@plt>:
   10934:	add	ip, pc, #0, 12
   10938:	add	ip, ip, #69632	; 0x11000
   1093c:	ldr	pc, [ip, #1772]!	; 0x6ec

00010940 <puts@plt>:
   10940:	add	ip, pc, #0, 12
   10944:	add	ip, ip, #69632	; 0x11000
   10948:	ldr	pc, [ip, #1764]!	; 0x6e4

0001094c <__libc_start_main@plt>:
   1094c:	add	ip, pc, #0, 12
   10950:	add	ip, ip, #69632	; 0x11000
   10954:	ldr	pc, [ip, #1756]!	; 0x6dc

00010958 <__gmon_start__@plt>:
   10958:	add	ip, pc, #0, 12
   1095c:	add	ip, ip, #69632	; 0x11000
   10960:	ldr	pc, [ip, #1748]!	; 0x6d4

00010964 <getopt_long@plt>:
   10964:	add	ip, pc, #0, 12
   10968:	add	ip, ip, #69632	; 0x11000
   1096c:	ldr	pc, [ip, #1740]!	; 0x6cc

00010970 <putchar@plt>:
   10970:	add	ip, pc, #0, 12
   10974:	add	ip, ip, #69632	; 0x11000
   10978:	ldr	pc, [ip, #1732]!	; 0x6c4

0001097c <__printf_chk@plt>:
   1097c:	add	ip, pc, #0, 12
   10980:	add	ip, ip, #69632	; 0x11000
   10984:	ldr	pc, [ip, #1724]!	; 0x6bc

00010988 <sg_get_llnum@plt>:
   10988:	add	ip, pc, #0, 12
   1098c:	add	ip, ip, #69632	; 0x11000
   10990:	ldr	pc, [ip, #1716]!	; 0x6b4

00010994 <__fprintf_chk@plt>:
   10994:	add	ip, pc, #0, 12
   10998:	add	ip, ip, #69632	; 0x11000
   1099c:	ldr	pc, [ip, #1708]!	; 0x6ac

000109a0 <safe_strerror@plt>:
   109a0:	add	ip, pc, #0, 12
   109a4:	add	ip, ip, #69632	; 0x11000
   109a8:	ldr	pc, [ip, #1700]!	; 0x6a4

000109ac <sg_get_num@plt>:
   109ac:	add	ip, pc, #0, 12
   109b0:	add	ip, ip, #69632	; 0x11000
   109b4:	ldr	pc, [ip, #1692]!	; 0x69c

000109b8 <sg_cmds_open_device@plt>:
   109b8:	add	ip, pc, #0, 12
   109bc:	add	ip, ip, #69632	; 0x11000
   109c0:	ldr	pc, [ip, #1684]!	; 0x694

000109c4 <abort@plt>:
   109c4:	add	ip, pc, #0, 12
   109c8:	add	ip, ip, #69632	; 0x11000
   109cc:	ldr	pc, [ip, #1676]!	; 0x68c

000109d0 <sg_ll_get_lba_status@plt>:
   109d0:	add	ip, pc, #0, 12
   109d4:	add	ip, ip, #69632	; 0x11000
   109d8:	ldr	pc, [ip, #1668]!	; 0x684

Disassembly of section .text:

000109dc <.text>:
   109dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   109e0:	movw	r5, #8448	; 0x2100
   109e4:	movt	r5, #2
   109e8:	sub	sp, sp, #76	; 0x4c
   109ec:	mov	r2, #0
   109f0:	movw	sl, #8464	; 0x2110
   109f4:	ldr	lr, [r5]
   109f8:	movt	sl, #2
   109fc:	add	r9, sp, #52	; 0x34
   10a00:	mov	r4, r2
   10a04:	mov	r7, r1
   10a08:	mov	r8, r2
   10a0c:	movw	r6, #8296	; 0x2068
   10a10:	str	r2, [sp, #16]
   10a14:	movt	r6, #2
   10a18:	str	r2, [sp, #36]	; 0x24
   10a1c:	str	r6, [sp, #28]
   10a20:	mov	r6, r0
   10a24:	str	r2, [sp, #20]
   10a28:	mov	r0, #24
   10a2c:	str	r2, [sp, #44]	; 0x2c
   10a30:	str	lr, [sp, #68]	; 0x44
   10a34:	str	r2, [sp, #40]	; 0x28
   10a38:	str	r2, [sp, #56]	; 0x38
   10a3c:	str	r2, [sp, #48]	; 0x30
   10a40:	str	r0, [sp, #32]
   10a44:	str	r2, [sp, #60]	; 0x3c
   10a48:	movw	fp, #8296	; 0x2068
   10a4c:	movt	fp, #2
   10a50:	str	r9, [sp]
   10a54:	movw	r2, #6608	; 0x19d0
   10a58:	mov	r3, fp
   10a5c:	movt	r2, #1
   10a60:	mov	r0, r6
   10a64:	mov	r1, r7
   10a68:	str	r8, [sp, #52]	; 0x34
   10a6c:	bl	10964 <getopt_long@plt>
   10a70:	cmn	r0, #1
   10a74:	beq	10c78 <sg_ll_get_lba_status@plt+0x2a8>
   10a78:	sub	r3, r0, #63	; 0x3f
   10a7c:	cmp	r3, #55	; 0x37
   10a80:	ldrls	pc, [pc, r3, lsl #2]
   10a84:	b	10c4c <sg_ll_get_lba_status@plt+0x27c>
   10a88:	andeq	r0, r1, r0, asr #24
   10a8c:	andeq	r0, r1, ip, asr #24
   10a90:	andeq	r0, r1, ip, asr #24
   10a94:	andeq	r0, r1, ip, asr #24
   10a98:	andeq	r0, r1, ip, asr #24
   10a9c:	andeq	r0, r1, ip, asr #24
   10aa0:	andeq	r0, r1, ip, asr #24
   10aa4:	andeq	r0, r1, ip, asr #24
   10aa8:	andeq	r0, r1, ip, asr #24
   10aac:	andeq	r0, r1, r0, lsr ip
   10ab0:	andeq	r0, r1, ip, asr #24
   10ab4:	andeq	r0, r1, ip, asr #24
   10ab8:	andeq	r0, r1, ip, asr #24
   10abc:	andeq	r0, r1, ip, asr #24
   10ac0:	andeq	r0, r1, ip, asr #24
   10ac4:	andeq	r0, r1, ip, asr #24
   10ac8:	andeq	r0, r1, ip, asr #24
   10acc:	andeq	r0, r1, ip, asr #24
   10ad0:	andeq	r0, r1, ip, asr #24
   10ad4:	andeq	r0, r1, ip, asr #24
   10ad8:	andeq	r0, r1, ip, asr #24
   10adc:	andeq	r0, r1, ip, asr #24
   10ae0:	andeq	r0, r1, ip, asr #24
   10ae4:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10ae8:	andeq	r0, r1, ip, asr #24
   10aec:	andeq	r0, r1, ip, asr #24
   10af0:	andeq	r0, r1, ip, asr #24
   10af4:	andeq	r0, r1, ip, asr #24
   10af8:	andeq	r0, r1, ip, asr #24
   10afc:	andeq	r0, r1, ip, asr #24
   10b00:	andeq	r0, r1, ip, asr #24
   10b04:	andeq	r0, r1, ip, asr #24
   10b08:	andeq	r0, r1, ip, asr #24
   10b0c:	andeq	r0, r1, ip, asr #24
   10b10:	andeq	r0, r1, ip, asr #24
   10b14:	andeq	r0, r1, r0, ror #23
   10b18:	andeq	r0, r1, ip, asr #24
   10b1c:	andeq	r0, r1, ip, asr #24
   10b20:	andeq	r0, r1, ip, asr #24
   10b24:	andeq	r0, r1, ip, asr #24
   10b28:	andeq	r0, r1, ip, asr #24
   10b2c:	andeq	r0, r1, r0, asr #24
   10b30:	andeq	r0, r1, ip, asr #24
   10b34:	andeq	r0, r1, ip, asr #24
   10b38:	andeq	r0, r1, ip, asr #24
   10b3c:			; <UNDEFINED> instruction: 0x00010bbc
   10b40:	andeq	r0, r1, r0, lsl #23
   10b44:	andeq	r0, r1, ip, asr #24
   10b48:	andeq	r0, r1, ip, asr #24
   10b4c:	andeq	r0, r1, ip, asr #24
   10b50:	andeq	r0, r1, ip, asr #24
   10b54:	andeq	r0, r1, r0, ror fp
   10b58:	andeq	r0, r1, ip, asr #24
   10b5c:	andeq	r0, r1, ip, asr #24
   10b60:	andeq	r0, r1, ip, asr #24
   10b64:	andeq	r0, r1, r8, ror #22
   10b68:	add	r4, r4, #1
   10b6c:	b	10a48 <sg_ll_get_lba_status@plt+0x78>
   10b70:	ldr	r3, [sp, #36]	; 0x24
   10b74:	add	r3, r3, #1
   10b78:	str	r3, [sp, #36]	; 0x24
   10b7c:	b	10a48 <sg_ll_get_lba_status@plt+0x78>
   10b80:	ldr	r0, [sl]
   10b84:	bl	109ac <sg_get_num@plt>
   10b88:	cmp	r0, #1048576	; 0x100000
   10b8c:	str	r0, [sp, #32]
   10b90:	bls	10a48 <sg_ll_get_lba_status@plt+0x78>
   10b94:	movw	r3, #8460	; 0x210c
   10b98:	movt	r3, #2
   10b9c:	movw	r2, #6648	; 0x19f8
   10ba0:	mov	r1, #1
   10ba4:	ldr	r0, [r3]
   10ba8:	movt	r2, #1
   10bac:	mov	r3, #1048576	; 0x100000
   10bb0:	bl	10994 <__fprintf_chk@plt>
   10bb4:	mov	r0, #1
   10bb8:	b	10c18 <sg_ll_get_lba_status@plt+0x248>
   10bbc:	ldr	r0, [sl]
   10bc0:	bl	10988 <sg_get_llnum@plt>
   10bc4:	mvn	r2, #0
   10bc8:	mvn	r3, #0
   10bcc:	cmp	r1, r3
   10bd0:	cmpeq	r0, r2
   10bd4:	beq	10f38 <sg_ll_get_lba_status@plt+0x568>
   10bd8:	strd	r0, [sp, #16]
   10bdc:	b	10a48 <sg_ll_get_lba_status@plt+0x78>
   10be0:	ldr	r1, [sp, #40]	; 0x28
   10be4:	add	r1, r1, #1
   10be8:	str	r1, [sp, #40]	; 0x28
   10bec:	b	10a48 <sg_ll_get_lba_status@plt+0x78>
   10bf0:	movw	r1, #8460	; 0x210c
   10bf4:	movt	r1, #2
   10bf8:	movw	r2, #6696	; 0x1a28
   10bfc:	movw	r3, #6712	; 0x1a38
   10c00:	ldr	r0, [r1]
   10c04:	movt	r2, #1
   10c08:	movt	r3, #1
   10c0c:	mov	r1, #1
   10c10:	bl	10994 <__fprintf_chk@plt>
   10c14:	mov	r0, #0
   10c18:	ldr	r2, [sp, #68]	; 0x44
   10c1c:	ldr	r3, [r5]
   10c20:	cmp	r2, r3
   10c24:	bne	111c4 <sg_ll_get_lba_status@plt+0x7f4>
   10c28:	add	sp, sp, #76	; 0x4c
   10c2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10c30:	ldr	r2, [sp, #44]	; 0x2c
   10c34:	add	r2, r2, #1
   10c38:	str	r2, [sp, #44]	; 0x2c
   10c3c:	b	10a48 <sg_ll_get_lba_status@plt+0x78>
   10c40:	bl	115fc <sg_ll_get_lba_status@plt+0xc2c>
   10c44:	mov	r0, #0
   10c48:	b	10c18 <sg_ll_get_lba_status@plt+0x248>
   10c4c:	movw	r1, #8460	; 0x210c
   10c50:	movt	r1, #2
   10c54:	mov	r3, r0
   10c58:	movw	r2, #6728	; 0x1a48
   10c5c:	ldr	r0, [r1]
   10c60:	movt	r2, #1
   10c64:	mov	r1, #1
   10c68:	bl	10994 <__fprintf_chk@plt>
   10c6c:	bl	115fc <sg_ll_get_lba_status@plt+0xc2c>
   10c70:	mov	r0, #1
   10c74:	b	10c18 <sg_ll_get_lba_status@plt+0x248>
   10c78:	movw	r8, #8456	; 0x2108
   10c7c:	movt	r8, #2
   10c80:	ldr	sl, [sp, #32]
   10c84:	ldr	r2, [r8]
   10c88:	cmp	r6, r2
   10c8c:	ble	10ce4 <sg_ll_get_lba_status@plt+0x314>
   10c90:	add	r3, r2, #1
   10c94:	ldr	r9, [r7, r2, lsl #2]
   10c98:	cmp	r6, r3
   10c9c:	str	r3, [r8]
   10ca0:	ble	10d10 <sg_ll_get_lba_status@plt+0x340>
   10ca4:	movw	r9, #8460	; 0x210c
   10ca8:	movt	r9, #2
   10cac:	ldr	r3, [r7, r3, lsl #2]
   10cb0:	movw	r2, #6788	; 0x1a84
   10cb4:	ldr	r0, [r9]
   10cb8:	movt	r2, #1
   10cbc:	mov	r1, #1
   10cc0:	bl	10994 <__fprintf_chk@plt>
   10cc4:	ldr	r3, [r8]
   10cc8:	add	r3, r3, #1
   10ccc:	str	r3, [r8]
   10cd0:	cmp	r6, r3
   10cd4:	bgt	10cac <sg_ll_get_lba_status@plt+0x2dc>
   10cd8:	bl	115fc <sg_ll_get_lba_status@plt+0xc2c>
   10cdc:	mov	r0, #1
   10ce0:	b	10c18 <sg_ll_get_lba_status@plt+0x248>
   10ce4:	movw	r3, #8460	; 0x210c
   10ce8:	movt	r3, #2
   10cec:	mov	r1, #1
   10cf0:	mov	r2, #21
   10cf4:	ldr	r3, [r3]
   10cf8:	movw	r0, #6764	; 0x1a6c
   10cfc:	movt	r0, #1
   10d00:	bl	10934 <fwrite@plt>
   10d04:	bl	115fc <sg_ll_get_lba_status@plt+0xc2c>
   10d08:	mov	r0, #1
   10d0c:	b	10c18 <sg_ll_get_lba_status@plt+0x248>
   10d10:	cmp	r9, #0
   10d14:	beq	10ce4 <sg_ll_get_lba_status@plt+0x314>
   10d18:	ldr	r6, [sp, #32]
   10d1c:	cmp	r6, #24
   10d20:	bgt	10ec0 <sg_ll_get_lba_status@plt+0x4f0>
   10d24:	ldr	r6, [sp, #36]	; 0x24
   10d28:	cmp	r6, #0
   10d2c:	beq	10d40 <sg_ll_get_lba_status@plt+0x370>
   10d30:	mov	r0, #1
   10d34:	bl	108ec <sg_set_binary_mode@plt>
   10d38:	cmp	r0, #0
   10d3c:	blt	11074 <sg_ll_get_lba_status@plt+0x6a4>
   10d40:	mov	r0, r9
   10d44:	mov	r1, #0
   10d48:	mov	r2, r4
   10d4c:	bl	109b8 <sg_cmds_open_device@plt>
   10d50:	subs	fp, r0, #0
   10d54:	blt	10f00 <sg_ll_get_lba_status@plt+0x530>
   10d58:	ldr	r6, [sp, #28]
   10d5c:	mov	r7, #1
   10d60:	ldrd	r2, [sp, #16]
   10d64:	movw	r8, #8296	; 0x2068
   10d68:	movt	r8, #2
   10d6c:	ldr	r1, [r6, #144]	; 0x90
   10d70:	ldr	r6, [sp, #32]
   10d74:	str	r4, [sp, #12]
   10d78:	str	r1, [sp]
   10d7c:	str	r6, [sp, #4]
   10d80:	str	r7, [sp, #8]
   10d84:	bl	109d0 <sg_ll_get_lba_status@plt>
   10d88:	subs	r6, r0, #0
   10d8c:	bne	10e64 <sg_ll_get_lba_status@plt+0x494>
   10d90:	ldr	r0, [sp, #32]
   10d94:	cmp	r0, #3
   10d98:	ble	10dc8 <sg_ll_get_lba_status@plt+0x3f8>
   10d9c:	ldr	r3, [r8, #144]	; 0x90
   10da0:	ldrb	r2, [r3, #1]
   10da4:	ldrb	r0, [r3]
   10da8:	ldrb	r1, [r3, #2]
   10dac:	lsl	r2, r2, #16
   10db0:	ldrb	r3, [r3, #3]
   10db4:	add	r2, r2, r0, lsl #24
   10db8:	add	r2, r2, r1, lsl #8
   10dbc:	add	r3, r2, r3
   10dc0:	add	r3, r3, #4
   10dc4:	str	r3, [sp, #32]
   10dc8:	ldr	r8, [sp, #32]
   10dcc:	ldr	r1, [sp, #36]	; 0x24
   10dd0:	cmp	r8, sl
   10dd4:	movge	r8, sl
   10dd8:	cmp	r1, #0
   10ddc:	ldrne	r2, [sp, #28]
   10de0:	movne	r4, #0
   10de4:	ldrne	r7, [r2, #144]	; 0x90
   10de8:	bne	10e58 <sg_ll_get_lba_status@plt+0x488>
   10dec:	ldr	r3, [sp, #44]	; 0x2c
   10df0:	cmp	r3, #0
   10df4:	bne	11038 <sg_ll_get_lba_status@plt+0x668>
   10df8:	cmp	sl, #3
   10dfc:	bgt	10f98 <sg_ll_get_lba_status@plt+0x5c8>
   10e00:	cmp	r4, #0
   10e04:	bne	110d0 <sg_ll_get_lba_status@plt+0x700>
   10e08:	mov	r0, fp
   10e0c:	bl	10910 <sg_cmds_close_device@plt>
   10e10:	cmp	r0, #0
   10e14:	blt	10f60 <sg_ll_get_lba_status@plt+0x590>
   10e18:	ldr	r2, [sp, #28]
   10e1c:	ldr	r0, [r2, #144]	; 0x90
   10e20:	cmp	r0, #0
   10e24:	beq	10e3c <sg_ll_get_lba_status@plt+0x46c>
   10e28:	movw	r3, #8472	; 0x2118
   10e2c:	movt	r3, #2
   10e30:	cmp	r0, r3
   10e34:	beq	10e3c <sg_ll_get_lba_status@plt+0x46c>
   10e38:	bl	10904 <free@plt>
   10e3c:	cmp	r6, #0
   10e40:	movge	r0, r6
   10e44:	movlt	r0, #99	; 0x63
   10e48:	b	10c18 <sg_ll_get_lba_status@plt+0x248>
   10e4c:	ldrb	r0, [r7, r4]
   10e50:	add	r4, r4, #1
   10e54:	bl	10970 <putchar@plt>
   10e58:	cmp	r8, r4
   10e5c:	bgt	10e4c <sg_ll_get_lba_status@plt+0x47c>
   10e60:	b	10e08 <sg_ll_get_lba_status@plt+0x438>
   10e64:	cmp	r6, #9
   10e68:	beq	11088 <sg_ll_get_lba_status@plt+0x6b8>
   10e6c:	cmp	r6, #11
   10e70:	beq	110ac <sg_ll_get_lba_status@plt+0x6dc>
   10e74:	cmp	r6, #5
   10e78:	beq	11050 <sg_ll_get_lba_status@plt+0x680>
   10e7c:	movw	r8, #8460	; 0x210c
   10e80:	movt	r8, #2
   10e84:	movw	r0, #7720	; 0x1e28
   10e88:	mov	r1, r7
   10e8c:	ldr	r3, [r8]
   10e90:	movt	r0, #1
   10e94:	mov	r2, #30
   10e98:	bl	10934 <fwrite@plt>
   10e9c:	cmp	r4, #0
   10ea0:	bne	10e08 <sg_ll_get_lba_status@plt+0x438>
   10ea4:	mov	r1, r7
   10ea8:	ldr	r3, [r8]
   10eac:	movw	r0, #7752	; 0x1e48
   10eb0:	mov	r2, #41	; 0x29
   10eb4:	movt	r0, #1
   10eb8:	bl	10934 <fwrite@plt>
   10ebc:	b	10e08 <sg_ll_get_lba_status@plt+0x438>
   10ec0:	mov	r0, r6
   10ec4:	mov	r1, #1
   10ec8:	bl	108e0 <calloc@plt>
   10ecc:	cmp	r0, #0
   10ed0:	str	r0, [fp, #144]	; 0x90
   10ed4:	bne	10d24 <sg_ll_get_lba_status@plt+0x354>
   10ed8:	movw	r1, #8460	; 0x210c
   10edc:	movt	r1, #2
   10ee0:	ldr	r3, [sp, #32]
   10ee4:	movw	r2, #6820	; 0x1aa4
   10ee8:	ldr	r0, [r1]
   10eec:	movt	r2, #1
   10ef0:	mov	r1, #1
   10ef4:	bl	10994 <__fprintf_chk@plt>
   10ef8:	mov	r0, #1
   10efc:	b	10c18 <sg_ll_get_lba_status@plt+0x248>
   10f00:	movw	r3, #8460	; 0x210c
   10f04:	movt	r3, #2
   10f08:	rsb	r0, fp, #0
   10f0c:	mov	r6, #15
   10f10:	ldr	r4, [r3]
   10f14:	bl	109a0 <safe_strerror@plt>
   10f18:	mov	r3, r9
   10f1c:	movw	r2, #6880	; 0x1ae0
   10f20:	mov	r1, #1
   10f24:	movt	r2, #1
   10f28:	str	r0, [sp]
   10f2c:	mov	r0, r4
   10f30:	bl	10994 <__fprintf_chk@plt>
   10f34:	b	10e18 <sg_ll_get_lba_status@plt+0x448>
   10f38:	movw	r3, #8460	; 0x210c
   10f3c:	movt	r3, #2
   10f40:	movw	r0, #6620	; 0x19dc
   10f44:	mov	r1, #1
   10f48:	ldr	r3, [r3]
   10f4c:	movt	r0, #1
   10f50:	mov	r2, #24
   10f54:	bl	10934 <fwrite@plt>
   10f58:	mov	r0, #1
   10f5c:	b	10c18 <sg_ll_get_lba_status@plt+0x248>
   10f60:	cmp	r6, #0
   10f64:	movw	r3, #8460	; 0x210c
   10f68:	movt	r3, #2
   10f6c:	rsb	r0, r0, #0
   10f70:	moveq	r6, #15
   10f74:	ldr	r4, [r3]
   10f78:	bl	109a0 <safe_strerror@plt>
   10f7c:	movw	r2, #7796	; 0x1e74
   10f80:	mov	r1, #1
   10f84:	movt	r2, #1
   10f88:	mov	r3, r0
   10f8c:	mov	r0, r4
   10f90:	bl	10994 <__fprintf_chk@plt>
   10f94:	b	10e18 <sg_ll_get_lba_status@plt+0x448>
   10f98:	cmp	r4, #1
   10f9c:	bgt	10fb8 <sg_ll_get_lba_status@plt+0x5e8>
   10fa0:	ldr	r0, [sp, #32]
   10fa4:	cmp	r0, sl
   10fa8:	movle	r3, #0
   10fac:	andgt	r3, r4, #1
   10fb0:	cmp	r3, #0
   10fb4:	beq	10ffc <sg_ll_get_lba_status@plt+0x62c>
   10fb8:	movw	r7, #8460	; 0x210c
   10fbc:	movt	r7, #2
   10fc0:	mov	r1, #1
   10fc4:	movw	r2, #6960	; 0x1b30
   10fc8:	ldr	r0, [r7]
   10fcc:	movt	r2, #1
   10fd0:	ldr	r3, [sp, #32]
   10fd4:	bl	10994 <__fprintf_chk@plt>
   10fd8:	ldr	r1, [sp, #32]
   10fdc:	cmp	r1, sl
   10fe0:	ble	10ffc <sg_ll_get_lba_status@plt+0x62c>
   10fe4:	movw	r2, #6988	; 0x1b4c
   10fe8:	ldr	r0, [r7]
   10fec:	mov	r3, sl
   10ff0:	mov	r1, #1
   10ff4:	movt	r2, #1
   10ff8:	bl	10994 <__fprintf_chk@plt>
   10ffc:	ldr	r2, [sp, #40]	; 0x28
   11000:	cmp	r2, #1
   11004:	ble	111c8 <sg_ll_get_lba_status@plt+0x7f8>
   11008:	cmp	r8, #23
   1100c:	bgt	110f4 <sg_ll_get_lba_status@plt+0x724>
   11010:	movw	r1, #8460	; 0x210c
   11014:	movt	r1, #2
   11018:	mov	r3, r8
   1101c:	movw	r2, #7060	; 0x1b94
   11020:	ldr	r0, [r1]
   11024:	movt	r2, #1
   11028:	mov	r1, #1
   1102c:	mov	r6, #99	; 0x63
   11030:	bl	10994 <__fprintf_chk@plt>
   11034:	b	10e08 <sg_ll_get_lba_status@plt+0x438>
   11038:	ldr	r2, [sp, #28]
   1103c:	mov	r1, r8
   11040:	ldr	r0, [r2, #144]	; 0x90
   11044:	mov	r2, #1
   11048:	bl	108f8 <dStrHex@plt>
   1104c:	b	10e08 <sg_ll_get_lba_status@plt+0x438>
   11050:	movw	r3, #8460	; 0x210c
   11054:	movt	r3, #2
   11058:	mov	r1, r7
   1105c:	movw	r0, #7672	; 0x1df8
   11060:	ldr	r3, [r3]
   11064:	mov	r2, #44	; 0x2c
   11068:	movt	r0, #1
   1106c:	bl	10934 <fwrite@plt>
   11070:	b	10e08 <sg_ll_get_lba_status@plt+0x438>
   11074:	movw	r0, #6860	; 0x1acc
   11078:	movt	r0, #1
   1107c:	bl	10928 <perror@plt>
   11080:	mov	r6, #15
   11084:	b	10e18 <sg_ll_get_lba_status@plt+0x448>
   11088:	movw	r3, #8460	; 0x210c
   1108c:	movt	r3, #2
   11090:	mov	r1, r7
   11094:	movw	r0, #7596	; 0x1dac
   11098:	ldr	r3, [r3]
   1109c:	mov	r2, #37	; 0x25
   110a0:	movt	r0, #1
   110a4:	bl	10934 <fwrite@plt>
   110a8:	b	10e08 <sg_ll_get_lba_status@plt+0x438>
   110ac:	movw	r3, #8460	; 0x210c
   110b0:	movt	r3, #2
   110b4:	mov	r1, r7
   110b8:	movw	r0, #7636	; 0x1dd4
   110bc:	ldr	r3, [r3]
   110c0:	mov	r2, #32
   110c4:	movt	r0, #1
   110c8:	bl	10934 <fwrite@plt>
   110cc:	b	10e08 <sg_ll_get_lba_status@plt+0x438>
   110d0:	movw	r3, #8460	; 0x210c
   110d4:	movt	r3, #2
   110d8:	movw	r0, #6900	; 0x1af4
   110dc:	mov	r1, #1
   110e0:	ldr	r3, [r3]
   110e4:	mov	r2, #56	; 0x38
   110e8:	movt	r0, #1
   110ec:	bl	10934 <fwrite@plt>
   110f0:	b	10e08 <sg_ll_get_lba_status@plt+0x438>
   110f4:	ldr	r3, [sp, #28]
   110f8:	add	r1, sp, #56	; 0x38
   110fc:	add	r2, sp, #48	; 0x30
   11100:	ldr	r0, [r3, #144]	; 0x90
   11104:	add	r0, r0, #8
   11108:	bl	1152c <sg_ll_get_lba_status@plt+0xb5c>
   1110c:	cmp	r0, #15
   11110:	mov	r4, r0
   11114:	bhi	113b8 <sg_ll_get_lba_status@plt+0x9e8>
   11118:	ldrd	r2, [sp, #56]	; 0x38
   1111c:	ldrd	r0, [sp, #16]
   11120:	cmp	r3, r1
   11124:	cmpeq	r2, r0
   11128:	bhi	11148 <sg_ll_get_lba_status@plt+0x778>
   1112c:	ldr	r1, [sp, #48]	; 0x30
   11130:	adds	r2, r2, r1
   11134:	ldrd	r0, [sp, #16]
   11138:	adc	r3, r3, #0
   1113c:	cmp	r3, r1
   11140:	cmpeq	r2, r0
   11144:	bhi	113e0 <sg_ll_get_lba_status@plt+0xa10>
   11148:	movw	r9, #8460	; 0x210c
   1114c:	movt	r9, #2
   11150:	movw	r0, #7172	; 0x1c04
   11154:	mov	r1, #1
   11158:	ldr	r3, [r9]
   1115c:	movt	r0, #1
   11160:	mov	r2, #64	; 0x40
   11164:	mov	r6, #8
   11168:	bl	10934 <fwrite@plt>
   1116c:	ldr	r8, [sp, #28]
   11170:	ldr	r3, [r8, #144]	; 0x90
   11174:	mov	r1, #1
   11178:	movw	r2, #7240	; 0x1c48
   1117c:	ldr	r0, [r9]
   11180:	movt	r2, #1
   11184:	movw	r7, #8460	; 0x210c
   11188:	ldrb	r3, [r3, r6]
   1118c:	add	r6, r6, r1
   11190:	bl	10994 <__fprintf_chk@plt>
   11194:	cmp	r6, #16
   11198:	movt	r7, #2
   1119c:	bne	11170 <sg_ll_get_lba_status@plt+0x7a0>
   111a0:	str	r4, [sp]
   111a4:	movw	r2, #7248	; 0x1c50
   111a8:	ldr	r0, [r7]
   111ac:	movt	r2, #1
   111b0:	mov	r1, #1
   111b4:	ldr	r3, [sp, #48]	; 0x30
   111b8:	bl	10994 <__fprintf_chk@plt>
   111bc:	mov	r6, #99	; 0x63
   111c0:	b	10e08 <sg_ll_get_lba_status@plt+0x438>
   111c4:	bl	1091c <__stack_chk_fail@plt>
   111c8:	cmp	r8, #23
   111cc:	ble	113a8 <sg_ll_get_lba_status@plt+0x9d8>
   111d0:	sub	r3, r8, #8
   111d4:	cmp	r4, #0
   111d8:	asr	r3, r3, #4
   111dc:	str	r3, [sp, #16]
   111e0:	beq	11204 <sg_ll_get_lba_status@plt+0x834>
   111e4:	movw	r3, #8460	; 0x210c
   111e8:	movt	r3, #2
   111ec:	movw	r2, #7328	; 0x1ca0
   111f0:	mov	r1, #1
   111f4:	ldr	r0, [r3]
   111f8:	movt	r2, #1
   111fc:	ldr	r3, [sp, #16]
   11200:	bl	10994 <__fprintf_chk@plt>
   11204:	ldr	r1, [sp, #28]
   11208:	mov	r9, #0
   1120c:	movw	r2, #8460	; 0x210c
   11210:	movt	r2, #2
   11214:	str	r2, [sp, #32]
   11218:	ldr	r4, [r1, #144]	; 0x90
   1121c:	add	r4, r4, #8
   11220:	mov	r0, r4
   11224:	add	r1, sp, #56	; 0x38
   11228:	add	r2, sp, #48	; 0x30
   1122c:	add	r9, r9, #1
   11230:	bl	1152c <sg_ll_get_lba_status@plt+0xb5c>
   11234:	cmp	r0, #15
   11238:	mov	r7, r0
   1123c:	bhi	11354 <sg_ll_get_lba_status@plt+0x984>
   11240:	ldr	r0, [sp, #40]	; 0x28
   11244:	cmp	r0, #0
   11248:	beq	112dc <sg_ll_get_lba_status@plt+0x90c>
   1124c:	movw	r1, #7456	; 0x1d20
   11250:	mov	r0, #1
   11254:	movt	r1, #1
   11258:	mov	sl, #0
   1125c:	bl	1097c <__printf_chk@plt>
   11260:	mov	r0, #1
   11264:	ldrb	r2, [r4, sl]
   11268:	movw	r1, #7240	; 0x1c48
   1126c:	add	sl, sl, r0
   11270:	movt	r1, #1
   11274:	bl	1097c <__printf_chk@plt>
   11278:	cmp	sl, #8
   1127c:	bne	11260 <sg_ll_get_lba_status@plt+0x890>
   11280:	movw	r1, #7428	; 0x1d04
   11284:	mov	r3, r7
   11288:	mov	r0, #1
   1128c:	movt	r1, #1
   11290:	ldr	r2, [sp, #48]	; 0x30
   11294:	bl	1097c <__printf_chk@plt>
   11298:	ldr	r1, [sp, #16]
   1129c:	add	r4, r4, #16
   112a0:	cmp	r1, r9
   112a4:	bgt	11220 <sg_ll_get_lba_status@plt+0x850>
   112a8:	lsl	r3, r1, #4
   112ac:	add	r3, r3, #8
   112b0:	cmp	r8, r3
   112b4:	ble	10e08 <sg_ll_get_lba_status@plt+0x438>
   112b8:	movw	r3, #8460	; 0x210c
   112bc:	movt	r3, #2
   112c0:	movw	r0, #7544	; 0x1d78
   112c4:	mov	r1, #1
   112c8:	ldr	r3, [r3]
   112cc:	mov	r2, #49	; 0x31
   112d0:	movt	r0, #1
   112d4:	bl	10934 <fwrite@plt>
   112d8:	b	10e08 <sg_ll_get_lba_status@plt+0x438>
   112dc:	movw	r1, #7440	; 0x1d10
   112e0:	mov	r0, #1
   112e4:	movt	r1, #1
   112e8:	ldr	sl, [sp, #40]	; 0x28
   112ec:	bl	1097c <__printf_chk@plt>
   112f0:	mov	r0, #1
   112f4:	ldrb	r2, [r4, sl]
   112f8:	movw	r1, #7240	; 0x1c48
   112fc:	add	sl, sl, r0
   11300:	movt	r1, #1
   11304:	bl	1097c <__printf_chk@plt>
   11308:	cmp	sl, #8
   1130c:	bne	112f0 <sg_ll_get_lba_status@plt+0x920>
   11310:	movw	r1, #7460	; 0x1d24
   11314:	mov	r0, #1
   11318:	movt	r1, #1
   1131c:	ldr	r2, [sp, #48]	; 0x30
   11320:	bl	1097c <__printf_chk@plt>
   11324:	cmp	r7, #1
   11328:	beq	11398 <sg_ll_get_lba_status@plt+0x9c8>
   1132c:	cmp	r7, #2
   11330:	beq	11388 <sg_ll_get_lba_status@plt+0x9b8>
   11334:	cmp	r7, #0
   11338:	beq	11378 <sg_ll_get_lba_status@plt+0x9a8>
   1133c:	mov	r2, r7
   11340:	movw	r1, #7516	; 0x1d5c
   11344:	mov	r0, #1
   11348:	movt	r1, #1
   1134c:	bl	1097c <__printf_chk@plt>
   11350:	b	11298 <sg_ll_get_lba_status@plt+0x8c8>
   11354:	ldr	r3, [sp, #32]
   11358:	movw	r2, #7372	; 0x1ccc
   1135c:	str	r0, [sp]
   11360:	movt	r2, #1
   11364:	mov	r1, #1
   11368:	ldr	r0, [r3]
   1136c:	mov	r3, r9
   11370:	bl	10994 <__fprintf_chk@plt>
   11374:	b	11240 <sg_ll_get_lba_status@plt+0x870>
   11378:	movw	r0, #7476	; 0x1d34
   1137c:	movt	r0, #1
   11380:	bl	10940 <puts@plt>
   11384:	b	11298 <sg_ll_get_lba_status@plt+0x8c8>
   11388:	movw	r0, #7504	; 0x1d50
   1138c:	movt	r0, #1
   11390:	bl	10940 <puts@plt>
   11394:	b	11298 <sg_ll_get_lba_status@plt+0x8c8>
   11398:	movw	r0, #7488	; 0x1d40
   1139c:	movt	r0, #1
   113a0:	bl	10940 <puts@plt>
   113a4:	b	11298 <sg_ll_get_lba_status@plt+0x8c8>
   113a8:	movw	r0, #7280	; 0x1c70
   113ac:	movt	r0, #1
   113b0:	bl	10940 <puts@plt>
   113b4:	b	10e08 <sg_ll_get_lba_status@plt+0x438>
   113b8:	movw	r1, #8460	; 0x210c
   113bc:	movt	r1, #2
   113c0:	mov	r3, r0
   113c4:	movw	r2, #7128	; 0x1bd8
   113c8:	ldr	r0, [r1]
   113cc:	movt	r2, #1
   113d0:	mov	r1, #1
   113d4:	mov	r6, #99	; 0x63
   113d8:	bl	10994 <__fprintf_chk@plt>
   113dc:	b	10e08 <sg_ll_get_lba_status@plt+0x438>
   113e0:	mov	r2, r4
   113e4:	movw	r1, #7436	; 0x1d0c
   113e8:	mov	r0, #1
   113ec:	movt	r1, #1
   113f0:	bl	1097c <__printf_chk@plt>
   113f4:	b	10e08 <sg_ll_get_lba_status@plt+0x438>
   113f8:	mov	fp, #0
   113fc:	mov	lr, #0
   11400:	pop	{r1}		; (ldr r1, [sp], #4)
   11404:	mov	r2, sp
   11408:	push	{r2}		; (str r2, [sp, #-4]!)
   1140c:	push	{r0}		; (str r0, [sp, #-4]!)
   11410:	ldr	ip, [pc, #16]	; 11428 <sg_ll_get_lba_status@plt+0xa58>
   11414:	push	{ip}		; (str ip, [sp, #-4]!)
   11418:	ldr	r0, [pc, #12]	; 1142c <sg_ll_get_lba_status@plt+0xa5c>
   1141c:	ldr	r3, [pc, #12]	; 11430 <sg_ll_get_lba_status@plt+0xa60>
   11420:	bl	1094c <__libc_start_main@plt>
   11424:	bl	109c4 <abort@plt>
   11428:	andeq	r1, r1, r0, lsr #13
   1142c:	ldrdeq	r0, [r1], -ip
   11430:	andeq	r1, r1, ip, lsr r6
   11434:	ldr	r3, [pc, #20]	; 11450 <sg_ll_get_lba_status@plt+0xa80>
   11438:	ldr	r2, [pc, #20]	; 11454 <sg_ll_get_lba_status@plt+0xa84>
   1143c:	add	r3, pc, r3
   11440:	ldr	r2, [r3, r2]
   11444:	cmp	r2, #0
   11448:	bxeq	lr
   1144c:	b	10958 <__gmon_start__@plt>
   11450:			; <UNDEFINED> instruction: 0x00010bbc
   11454:	andeq	r0, r0, r0, rrx
   11458:	push	{r3, lr}
   1145c:	movw	r0, #8444	; 0x20fc
   11460:	ldr	r3, [pc, #36]	; 1148c <sg_ll_get_lba_status@plt+0xabc>
   11464:	movt	r0, #2
   11468:	rsb	r3, r0, r3
   1146c:	cmp	r3, #6
   11470:	popls	{r3, pc}
   11474:	movw	r3, #0
   11478:	movt	r3, #0
   1147c:	cmp	r3, #0
   11480:	popeq	{r3, pc}
   11484:	blx	r3
   11488:	pop	{r3, pc}
   1148c:	strdeq	r2, [r2], -pc	; <UNPREDICTABLE>
   11490:	push	{r3, lr}
   11494:	movw	r0, #8444	; 0x20fc
   11498:	movw	r3, #8444	; 0x20fc
   1149c:	movt	r0, #2
   114a0:	movt	r3, #2
   114a4:	rsb	r3, r0, r3
   114a8:	asr	r3, r3, #2
   114ac:	add	r3, r3, r3, lsr #31
   114b0:	asrs	r1, r3, #1
   114b4:	popeq	{r3, pc}
   114b8:	movw	r2, #0
   114bc:	movt	r2, #0
   114c0:	cmp	r2, #0
   114c4:	popeq	{r3, pc}
   114c8:	blx	r2
   114cc:	pop	{r3, pc}
   114d0:	push	{r4, lr}
   114d4:	movw	r4, #8468	; 0x2114
   114d8:	movt	r4, #2
   114dc:	ldrb	r3, [r4]
   114e0:	cmp	r3, #0
   114e4:	popne	{r4, pc}
   114e8:	bl	11458 <sg_ll_get_lba_status@plt+0xa88>
   114ec:	mov	r3, #1
   114f0:	strb	r3, [r4]
   114f4:	pop	{r4, pc}
   114f8:	movw	r0, #7932	; 0x1efc
   114fc:	movt	r0, #2
   11500:	push	{r3, lr}
   11504:	ldr	r3, [r0]
   11508:	cmp	r3, #0
   1150c:	beq	11524 <sg_ll_get_lba_status@plt+0xb54>
   11510:	movw	r3, #0
   11514:	movt	r3, #0
   11518:	cmp	r3, #0
   1151c:	beq	11524 <sg_ll_get_lba_status@plt+0xb54>
   11520:	blx	r3
   11524:	pop	{r3, lr}
   11528:	b	11490 <sg_ll_get_lba_status@plt+0xac0>
   1152c:	cmp	r0, #0
   11530:	push	{r4, r5, r6, r7, r8, r9}
   11534:	beq	115f4 <sg_ll_get_lba_status@plt+0xc24>
   11538:	mov	ip, #1
   1153c:	mov	r3, #0
   11540:	mov	r6, #0
   11544:	mov	r7, #0
   11548:	b	11554 <sg_ll_get_lba_status@plt+0xb84>
   1154c:	add	r3, r3, #1
   11550:	add	ip, ip, #1
   11554:	cmp	r3, #0
   11558:	beq	115e0 <sg_ll_get_lba_status@plt+0xc10>
   1155c:	lsl	r5, r7, #8
   11560:	ldrb	r8, [r0, r3]
   11564:	cmp	ip, #8
   11568:	orr	r5, r5, r6, lsr #24
   1156c:	lsl	r4, r6, #8
   11570:	mov	r9, #0
   11574:	orr	r6, r8, r4
   11578:	orr	r7, r9, r5
   1157c:	bne	1154c <sg_ll_get_lba_status@plt+0xb7c>
   11580:	mov	r3, r0
   11584:	cmp	r0, r3
   11588:	mov	ip, #1
   1158c:	mov	r4, #0
   11590:	beq	115b4 <sg_ll_get_lba_status@plt+0xbe4>
   11594:	ldrb	r5, [r3, #8]
   11598:	cmp	ip, #4
   1159c:	orr	r4, r5, r4, lsl #8
   115a0:	beq	115c0 <sg_ll_get_lba_status@plt+0xbf0>
   115a4:	add	r3, r3, #1
   115a8:	add	ip, ip, #1
   115ac:	cmp	r0, r3
   115b0:	bne	11594 <sg_ll_get_lba_status@plt+0xbc4>
   115b4:	ldrb	r5, [r0, #8]
   115b8:	orr	r4, r4, r5
   115bc:	b	115a4 <sg_ll_get_lba_status@plt+0xbd4>
   115c0:	cmp	r1, #0
   115c4:	strdne	r6, [r1]
   115c8:	cmp	r2, #0
   115cc:	strne	r4, [r2]
   115d0:	ldrb	r0, [r0, #12]
   115d4:	and	r0, r0, #15
   115d8:	pop	{r4, r5, r6, r7, r8, r9}
   115dc:	bx	lr
   115e0:	ldrb	r8, [r0]
   115e4:	mov	r9, #0
   115e8:	orr	r7, r7, r9
   115ec:	orr	r6, r6, r8
   115f0:	b	1154c <sg_ll_get_lba_status@plt+0xb7c>
   115f4:	mvn	r0, #0
   115f8:	b	115d8 <sg_ll_get_lba_status@plt+0xc08>
   115fc:	push	{r4, lr}
   11600:	movw	r4, #8460	; 0x210c
   11604:	movt	r4, #2
   11608:	mov	r1, #1
   1160c:	mov	r3, #24
   11610:	movw	r2, #5812	; 0x16b4
   11614:	ldr	r0, [r4]
   11618:	movt	r2, #1
   1161c:	bl	10994 <__fprintf_chk@plt>
   11620:	ldr	r3, [r4]
   11624:	movw	r0, #6424	; 0x1918
   11628:	mov	r1, #1
   1162c:	movt	r0, #1
   11630:	mov	r2, #180	; 0xb4
   11634:	pop	{r4, lr}
   11638:	b	10934 <fwrite@plt>
   1163c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   11640:	mov	r7, r0
   11644:	ldr	r6, [pc, #76]	; 11698 <sg_ll_get_lba_status@plt+0xcc8>
   11648:	mov	r8, r1
   1164c:	ldr	r5, [pc, #72]	; 1169c <sg_ll_get_lba_status@plt+0xccc>
   11650:	mov	r9, r2
   11654:	add	r6, pc, r6
   11658:	bl	108c0 <_init@@Base>
   1165c:	add	r5, pc, r5
   11660:	rsb	r6, r5, r6
   11664:	asrs	r6, r6, #2
   11668:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   1166c:	sub	r5, r5, #4
   11670:	mov	r4, #0
   11674:	add	r4, r4, #1
   11678:	ldr	r3, [r5, #4]!
   1167c:	mov	r0, r7
   11680:	mov	r1, r8
   11684:	mov	r2, r9
   11688:	blx	r3
   1168c:	cmp	r4, r6
   11690:	bne	11674 <sg_ll_get_lba_status@plt+0xca4>
   11694:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   11698:	muleq	r1, ip, r8
   1169c:	muleq	r1, r0, r8
   116a0:	bx	lr

Disassembly of section .fini:

000116a4 <_fini@@Base>:
   116a4:	push	{r3, lr}
   116a8:	pop	{r3, pc}
