<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>cpzeroreg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.6.3 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <img id="MSearchSelect" src="search/search.png"
             onmouseover="return searchBox.OnSearchSelectShow()"
             onmouseout="return searchBox.OnSearchSelectHide()"
             alt=""/>
        <input type="text" id="MSearchField" value="Search" accesskey="S"
             onfocus="searchBox.OnSearchFieldFocus(true)" 
             onblur="searchBox.OnSearchFieldFocus(false)" 
             onkeyup="searchBox.OnSearchFieldChange(event)"/>
        <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    </ul>
  </div>
<h1>cpzeroreg.h</h1><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* Useful constants for system control coprocessor registers.</span>
<a name="l00002"></a>00002 <span class="comment">   Copyright 2001, 2002 Brian R. Gaeke.</span>
<a name="l00003"></a>00003 <span class="comment"></span>
<a name="l00004"></a>00004 <span class="comment">This file is part of VMIPS.</span>
<a name="l00005"></a>00005 <span class="comment"></span>
<a name="l00006"></a>00006 <span class="comment">VMIPS is free software; you can redistribute it and/or modify it</span>
<a name="l00007"></a>00007 <span class="comment">under the terms of the GNU General Public License as published by the</span>
<a name="l00008"></a>00008 <span class="comment">Free Software Foundation; either version 2 of the License, or (at your</span>
<a name="l00009"></a>00009 <span class="comment">option) any later version.</span>
<a name="l00010"></a>00010 <span class="comment"></span>
<a name="l00011"></a>00011 <span class="comment">VMIPS is distributed in the hope that it will be useful, but</span>
<a name="l00012"></a>00012 <span class="comment">WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY</span>
<a name="l00013"></a>00013 <span class="comment">or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License</span>
<a name="l00014"></a>00014 <span class="comment">for more details.</span>
<a name="l00015"></a>00015 <span class="comment"></span>
<a name="l00016"></a>00016 <span class="comment">You should have received a copy of the GNU General Public License along</span>
<a name="l00017"></a>00017 <span class="comment">with VMIPS; if not, write to the Free Software Foundation, Inc.,</span>
<a name="l00018"></a>00018 <span class="comment">59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.  */</span>
<a name="l00019"></a>00019 
<a name="l00020"></a>00020 <span class="preprocessor">#ifndef _CPZEROREG_H_</span>
<a name="l00021"></a>00021 <span class="preprocessor"></span><span class="preprocessor">#define _CPZEROREG_H_</span>
<a name="l00022"></a>00022 <span class="preprocessor"></span>
<a name="l00023"></a>00023 <span class="comment">/* Constants for virtual address translation.</span>
<a name="l00024"></a>00024 <span class="comment"> *</span>
<a name="l00025"></a>00025 <span class="comment"> * Some of these are used as masks and some are used as constant</span>
<a name="l00026"></a>00026 <span class="comment"> * translations (i.e., the address of something is the address of</span>
<a name="l00027"></a>00027 <span class="comment"> * something else plus or minus a translation). The desired effect is</span>
<a name="l00028"></a>00028 <span class="comment"> * to reduce the number of random &quot;magic numbers&quot; floating around...</span>
<a name="l00029"></a>00029 <span class="comment"> */</span>
<a name="l00030"></a>00030 
<a name="l00031"></a>00031 <span class="preprocessor">#define KSEG_SELECT_MASK 0xe0000000 </span><span class="comment">/* bits of address which determine seg. */</span>
<a name="l00032"></a>00032 <span class="preprocessor">#define KUSEG 0            </span><span class="comment">/* not really a mask, but user space begins here */</span>
<a name="l00033"></a>00033 <span class="preprocessor">#define KERNEL_SPACE_MASK 0x80000000           </span><span class="comment">/* beginning of kernel space */</span>
<a name="l00034"></a>00034 <span class="preprocessor">#define KSEG0 0x80000000     </span><span class="comment">/* beginning of unmapped cached kernel segment */</span>
<a name="l00035"></a>00035 <span class="preprocessor">#define KSEG0_CONST_TRANSLATION 0x80000000 </span><span class="comment">/* kseg0 v-&gt;p address difference */</span>
<a name="l00036"></a>00036 <span class="preprocessor">#define KSEG1 0xa0000000   </span><span class="comment">/* beginning of unmapped uncached kernel segment */</span>
<a name="l00037"></a>00037 <span class="preprocessor">#define KSEG1_CONST_TRANSLATION 0xa0000000 </span><span class="comment">/* kseg1 v-&gt;p address difference */</span>
<a name="l00038"></a>00038 <span class="preprocessor">#define KSEG2 0xc0000000       </span><span class="comment">/* beginning of mapped cached kernel segment */</span>
<a name="l00039"></a>00039 <span class="preprocessor">#define KSEG2_top 0xe0000000    </span><span class="comment">/* 2nd half of mapped cached kernel segment */</span>
<a name="l00040"></a>00040 
<a name="l00041"></a>00041 <span class="comment">/* CP0 register names and masks</span>
<a name="l00042"></a>00042 <span class="comment"> *</span>
<a name="l00043"></a>00043 <span class="comment"> * A table of names for CP0&#39;s registers follows. After that follow a</span>
<a name="l00044"></a>00044 <span class="comment"> * series of masks by which fields of these registers can be isolated.</span>
<a name="l00045"></a>00045 <span class="comment"> * The masks are convenient for Boolean flags but are slightly less so</span>
<a name="l00046"></a>00046 <span class="comment"> * for numbers being extracted from the middle of a word because they</span>
<a name="l00047"></a>00047 <span class="comment"> * still need to be shifted. At least, it makes clear which field is</span>
<a name="l00048"></a>00048 <span class="comment"> * being accessed, and the bit numbers are clearly indicated in every mask</span>
<a name="l00049"></a>00049 <span class="comment"> * below.  The naming convention is as follows: Mumble is the name of some</span>
<a name="l00050"></a>00050 <span class="comment"> * CP0 register, Mumble_MASK is the bit mask which controls reading and</span>
<a name="l00051"></a>00051 <span class="comment"> * writing of the register (0 -&gt; bit is always zero and ignores writes,</span>
<a name="l00052"></a>00052 <span class="comment"> * 1 -&gt; normal read/write) and Mumble_Field_MASK is the mask used to</span>
<a name="l00053"></a>00053 <span class="comment"> * access the &quot;Field&quot; portion of register Mumble. For more information</span>
<a name="l00054"></a>00054 <span class="comment"> * on these fields consult &quot;MIPS RISC Architecture&quot;, chapters 4 and 6.</span>
<a name="l00055"></a>00055 <span class="comment"> */</span>
<a name="l00056"></a>00056 
<a name="l00057"></a>00057 <span class="preprocessor">#define Index 0         </span><span class="comment">/* selects TLB entry for r/w ops &amp; shows probe success */</span> 
<a name="l00058"></a>00058 <span class="preprocessor">#define Random 1        </span><span class="comment">/* continuously decrementing number (range 8..63) */</span>
<a name="l00059"></a>00059 <span class="preprocessor">#define EntryLo 2       </span><span class="comment">/* low word of a TLB entry */</span>
<a name="l00060"></a>00060 <span class="preprocessor">#define EntryLo0 2      </span><span class="comment">/* R4k uses this for even-numbered virtual pages */</span>
<a name="l00061"></a>00061 <span class="preprocessor">#define EntryLo1 3      </span><span class="comment">/* R4k uses this for odd-numbered virtual pages */</span>
<a name="l00062"></a>00062 <span class="preprocessor">#define Context 4       </span><span class="comment">/* TLB refill handler&#39;s kernel PTE entry pointer */</span>
<a name="l00063"></a>00063 <span class="preprocessor">#define PageMask 5      </span><span class="comment">/* R4k page number bit mask (impl. variable page sizes) */</span>
<a name="l00064"></a>00064 <span class="preprocessor">#define Wired 6         </span><span class="comment">/* R4k lower bnd for Random (controls randomness of TLB) */</span>
<a name="l00065"></a>00065 <span class="preprocessor">#define Error 7         </span><span class="comment">/* R6k status/control register for parity checking */</span>
<a name="l00066"></a>00066 <span class="preprocessor">#define BadVAddr 8      </span><span class="comment">/* &quot;bad&quot; virt. addr (VA of last failed v-&gt;p translation) */</span>
<a name="l00067"></a>00067 <span class="preprocessor">#define Count 9         </span><span class="comment">/* R4k r/w reg - continuously incrementing counter */</span>
<a name="l00068"></a>00068 <span class="preprocessor">#define EntryHi 10      </span><span class="comment">/* High word of a TLB entry */</span>
<a name="l00069"></a>00069 <span class="preprocessor">#define ASID 10         </span><span class="comment">/* R6k uses this to store the ASID (only) */</span>
<a name="l00070"></a>00070 <span class="preprocessor">#define Compare 11      </span><span class="comment">/* R4k traps when this register equals Count */</span>
<a name="l00071"></a>00071 <span class="preprocessor">#define Status 12       </span><span class="comment">/* Kernel/User mode, interrupt enb., &amp; diagnostic states */</span>
<a name="l00072"></a>00072 <span class="preprocessor">#define Cause 13        </span><span class="comment">/* Cause of last exception */</span>
<a name="l00073"></a>00073 <span class="preprocessor">#define EPC 14          </span><span class="comment">/* Address to return to after processing this exception */</span>
<a name="l00074"></a>00074 <span class="preprocessor">#define PRId 15         </span><span class="comment">/* Processor revision identifier */</span>
<a name="l00075"></a>00075 <span class="preprocessor">#define Config 16       </span><span class="comment">/* R4k config options for caches, etc. */</span>
<a name="l00076"></a>00076 <span class="preprocessor">#define LLAdr 17        </span><span class="comment">/* R4k last instruction read by a Load Linked */</span>
<a name="l00077"></a>00077 <span class="preprocessor">#define LLAddr 17       </span><span class="comment">/* Inconsistencies in naming... sigh. */</span>
<a name="l00078"></a>00078 <span class="preprocessor">#define WatchLo 18      </span><span class="comment">/* R4k hardware watchpoint data */</span>
<a name="l00079"></a>00079 <span class="preprocessor">#define WatchHi 19      </span><span class="comment">/* R4k hardware watchpoint data */</span>
<a name="l00080"></a>00080 <span class="comment">/* 20-25 - reserved */</span>
<a name="l00081"></a>00081 <span class="preprocessor">#define ECC 26          </span><span class="comment">/* R4k cache Error Correction Code */</span>
<a name="l00082"></a>00082 <span class="preprocessor">#define CacheErr 27     </span><span class="comment">/* R4k read-only cache error codes */</span>
<a name="l00083"></a>00083 <span class="preprocessor">#define TagLo 28        </span><span class="comment">/* R4k primary or secondary cache tag and parity */</span>
<a name="l00084"></a>00084 <span class="preprocessor">#define TagHi 29        </span><span class="comment">/* R4k primary or secondary cache tag and parity */</span>
<a name="l00085"></a>00085 <span class="preprocessor">#define ErrorEPC 30     </span><span class="comment">/* R4k cache error EPC */</span>
<a name="l00086"></a>00086 <span class="comment">/* 31 - reserved */</span>
<a name="l00087"></a>00087 
<a name="l00088"></a>00088 <span class="comment">/* (0) Index fields */</span>
<a name="l00089"></a>00089 <span class="preprocessor">#define Index_P_MASK 0x80000000         </span><span class="comment">/* Last TLB Probe instr failed (31) */</span>
<a name="l00090"></a>00090 <span class="preprocessor">#define Index_Index_MASK 0x00003f00  </span><span class="comment">/* TLB entry to read/write next (13-8) */</span>
<a name="l00091"></a>00091 <span class="preprocessor">#define Index_MASK 0x80003f00</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span>
<a name="l00093"></a>00093 <span class="comment">/* (1) Random fields */</span>
<a name="l00094"></a>00094 <span class="preprocessor">#define Random_Random_MASK 0x00003f00   </span><span class="comment">/* TLB entry to replace next (13-8) */</span>
<a name="l00095"></a>00095 <span class="preprocessor">#define Random_MASK 0x00003f00</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="comment">/* Random register upper and lower bounds (R3000) */</span>
<a name="l00097"></a>00097 <span class="preprocessor">#define Random_UPPER_BOUND 63</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define Random_LOWER_BOUND 8</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span>
<a name="l00100"></a>00100 <span class="comment">/* (2) EntryLo fields */</span>
<a name="l00101"></a>00101 <span class="preprocessor">#define EntryLo_PFN_MASK 0xfffff000            </span><span class="comment">/* Page frame number (31-12) */</span>
<a name="l00102"></a>00102 <span class="preprocessor">#define EntryLo_N_MASK 0x00000800                      </span><span class="comment">/* Noncacheable (11) */</span>
<a name="l00103"></a>00103 <span class="preprocessor">#define EntryLo_D_MASK 0x00000400                             </span><span class="comment">/* Dirty (10) */</span>
<a name="l00104"></a>00104 <span class="preprocessor">#define EntryLo_V_MASK 0x00000200                              </span><span class="comment">/* Valid (9) */</span>
<a name="l00105"></a>00105 <span class="preprocessor">#define EntryLo_G_MASK 0x00000100                             </span><span class="comment">/* Global (8) */</span>
<a name="l00106"></a>00106 <span class="preprocessor">#define EntryLo_MASK 0xffffff00</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span>
<a name="l00108"></a>00108 <span class="comment">/* (4) Context fields */</span>
<a name="l00109"></a>00109 <span class="preprocessor">#define Context_PTEBase_MASK 0xffe00000          </span><span class="comment">/* Page Table Base (31-21) */</span>
<a name="l00110"></a>00110 <span class="preprocessor">#define Context_BadVPN_MASK 0x001ffffc      </span><span class="comment">/* Bad Virtual Page num. (20-2) */</span>
<a name="l00111"></a>00111 <span class="preprocessor">#define Context_MASK 0xfffffffc</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span>
<a name="l00113"></a>00113 <span class="comment">/* (5) PageMask is only on the R4k */</span>
<a name="l00114"></a>00114 <span class="preprocessor">#define PageMask_MASK 0x00000000</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span>
<a name="l00116"></a>00116 <span class="comment">/* (6) Wired is only on the R4k */</span>
<a name="l00117"></a>00117 <span class="preprocessor">#define Wired_MASK 0x00000000</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span>
<a name="l00119"></a>00119 <span class="comment">/* (7) Error is only on the R6k */</span>
<a name="l00120"></a>00120 <span class="preprocessor">#define Error_MASK 0x00000000</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span>
<a name="l00122"></a>00122 <span class="comment">/* (8) BadVAddr has only one field */</span>
<a name="l00123"></a>00123 <span class="preprocessor">#define BadVAddr_MASK 0xffffffff</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span>
<a name="l00125"></a>00125 <span class="comment">/* (9) Count is only on the R4k */</span>
<a name="l00126"></a>00126 <span class="preprocessor">#define Count_MASK 0x00000000</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span>
<a name="l00128"></a>00128 <span class="comment">/* (10) EntryHi fields */</span>
<a name="l00129"></a>00129 <span class="preprocessor">#define EntryHi_VPN_MASK 0xfffff000             </span><span class="comment">/* Virtual page no. (31-12) */</span>
<a name="l00130"></a>00130 <span class="preprocessor">#define EntryHi_ASID_MASK 0x00000fc0                 </span><span class="comment">/* Current ASID (11-6) */</span>
<a name="l00131"></a>00131 <span class="preprocessor">#define EntryHi_MASK 0xffffffc0</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span>
<a name="l00133"></a>00133 <span class="comment">/* (11) Compare is only on the R4k */</span>
<a name="l00134"></a>00134 <span class="preprocessor">#define Compare_MASK 0x00000000</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span>
<a name="l00136"></a>00136 <span class="comment">/* (12) Status fields */</span>
<a name="l00137"></a>00137 <span class="preprocessor">#define Status_CU_MASK 0xf0000000      </span><span class="comment">/* Coprocessor (3..0) Usable (31-28) */</span>
<a name="l00138"></a>00138 <span class="preprocessor">#define Status_CU3_MASK 0x80000000             </span><span class="comment">/* Coprocessor 3 Usable (31) */</span>
<a name="l00139"></a>00139 <span class="preprocessor">#define Status_CU2_MASK 0x40000000             </span><span class="comment">/* Coprocessor 2 Usable (30) */</span>
<a name="l00140"></a>00140 <span class="preprocessor">#define Status_CU1_MASK 0x20000000             </span><span class="comment">/* Coprocessor 1 Usable (29) */</span>
<a name="l00141"></a>00141 <span class="preprocessor">#define Status_CU0_MASK 0x10000000             </span><span class="comment">/* Coprocessor 0 Usable (28) */</span>
<a name="l00142"></a>00142 <span class="preprocessor">#define Status_RE_MASK 0x02000000     </span><span class="comment">/* Reverse Endian (R3000A/R6000) (25) */</span>
<a name="l00143"></a>00143 <span class="preprocessor">#define Status_DS_MASK 0x01ff0000              </span><span class="comment">/* Diagnostic Status (24-16) */</span>
<a name="l00144"></a>00144 <span class="preprocessor">#define Status_DS_BEV_MASK 0x00400000    </span><span class="comment">/* Bootstrap Exception Vector (22) */</span>
<a name="l00145"></a>00145 <span class="preprocessor">#define Status_DS_TS_MASK 0x00200000                   </span><span class="comment">/* TLB Shutdown (21) */</span>
<a name="l00146"></a>00146 <span class="preprocessor">#define Status_DS_PE_MASK 0x00100000             </span><span class="comment">/* Cache Parity Error (20) */</span>
<a name="l00147"></a>00147 <span class="preprocessor">#define Status_DS_CM_MASK 0x00080000                     </span><span class="comment">/* Cache miss (19) */</span>
<a name="l00148"></a>00148 <span class="preprocessor">#define Status_DS_PZ_MASK 0x00040000    </span><span class="comment">/* Cache parity forced to zero (18) */</span>
<a name="l00149"></a>00149 <span class="preprocessor">#define Status_DS_SwC_MASK 0x00020000      </span><span class="comment">/* Data/Inst cache switched (17) */</span>
<a name="l00150"></a>00150 <span class="preprocessor">#define Status_DS_IsC_MASK 0x00010000                </span><span class="comment">/* Cache isolated (16) */</span>
<a name="l00151"></a>00151 <span class="preprocessor">#define Status_IM_MASK 0x0000ff00                  </span><span class="comment">/* Interrupt Mask (15-8) */</span>
<a name="l00152"></a>00152 <span class="preprocessor">#define Status_IM_Ext_MASK 0x0000fc00 </span><span class="comment">/* Extrn. (HW) Interrupt Mask (15-10) */</span>
<a name="l00153"></a>00153 <span class="preprocessor">#define Status_IM_SW_MASK 0x00000300       </span><span class="comment">/* Software Interrupt Mask (9-8) */</span>
<a name="l00154"></a>00154 <span class="preprocessor">#define Status_KU_IE_MASK 0x0000003f </span><span class="comment">/* Kernel/User &amp; Int Enable bits (5-0) */</span>
<a name="l00155"></a>00155 <span class="preprocessor">#define Status_KUo_MASK 0x00000020            </span><span class="comment">/* Old Kernel/User status (5) */</span>
<a name="l00156"></a>00156 <span class="preprocessor">#define Status_IEo_MASK 0x00000010       </span><span class="comment">/* Old Interrupt Enable status (4) */</span>
<a name="l00157"></a>00157 <span class="preprocessor">#define Status_KUp_MASK 0x00000008       </span><span class="comment">/* Previous Kernel/User status (3) */</span>
<a name="l00158"></a>00158 <span class="preprocessor">#define Status_IEp_MASK 0x00000004  </span><span class="comment">/* Previous Interrupt Enable status (2) */</span>
<a name="l00159"></a>00159 <span class="preprocessor">#define Status_KUc_MASK 0x00000002        </span><span class="comment">/* Current Kernel/User status (1) */</span>
<a name="l00160"></a>00160 <span class="preprocessor">#define Status_IEc_MASK 0x00000001   </span><span class="comment">/* Current Interrupt Enable status (0) */</span>
<a name="l00161"></a>00161 <span class="preprocessor">#define Status_MASK 0xf27fff3f</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span>
<a name="l00163"></a>00163 <span class="comment">/* (13) Cause fields */</span>
<a name="l00164"></a>00164 <span class="preprocessor">#define Cause_BD_MASK 0x80000000                       </span><span class="comment">/* Branch Delay (31) */</span>
<a name="l00165"></a>00165 <span class="preprocessor">#define Cause_CE_MASK 0x30000000               </span><span class="comment">/* Coprocessor Error (29-28) */</span>
<a name="l00166"></a>00166 <span class="preprocessor">#define Cause_IP_MASK 0x0000ff00                </span><span class="comment">/* Interrupt Pending (15-8) */</span>
<a name="l00167"></a>00167 <span class="preprocessor">#define Cause_IP_Ext_MASK 0x0000fc00  </span><span class="comment">/* External (HW) ints IP(7-2) (15-10) */</span>
<a name="l00168"></a>00168 <span class="preprocessor">#define Cause_IP_SW_MASK 0x00000300          </span><span class="comment">/* Software ints IP(1-0) (9-8) */</span>
<a name="l00169"></a>00169 <span class="preprocessor">#define Cause_ExcCode_MASK 0x0000007c               </span><span class="comment">/* Exception Code (6-2) */</span>
<a name="l00170"></a>00170 <span class="preprocessor">#define Cause_MASK 0xb000ff7c</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span>
<a name="l00172"></a>00172 <span class="comment">/* (14) EPC has only one field */</span>
<a name="l00173"></a>00173 <span class="preprocessor">#define EPC_MASK 0xffffffff</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span>
<a name="l00175"></a>00175 <span class="comment">/* (15) PRId fields */</span>
<a name="l00176"></a>00176 <span class="preprocessor">#define PRId_Imp_MASK 0x0000ff00                   </span><span class="comment">/* Implementation (15-8) */</span>
<a name="l00177"></a>00177 <span class="preprocessor">#define PRId_Rev_MASK 0x000000ff                          </span><span class="comment">/* Revision (7-0) */</span>
<a name="l00178"></a>00178 <span class="preprocessor">#define PRId_MASK 0x0000ffff</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span>
<a name="l00180"></a>00180 <span class="comment">/* (16) Config is only on the R4k */</span>
<a name="l00181"></a>00181 <span class="preprocessor">#define Config_MASK 0x00000000</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span>
<a name="l00183"></a>00183 <span class="comment">/* (17) LLAddr is only on the R4k */</span>
<a name="l00184"></a>00184 <span class="preprocessor">#define LLAddr_MASK 0x00000000</span>
<a name="l00185"></a>00185 <span class="preprocessor"></span>
<a name="l00186"></a>00186 <span class="comment">/* (18) WatchLo is only on the R4k */</span>
<a name="l00187"></a>00187 <span class="preprocessor">#define WatchLo_MASK 0x00000000</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span>
<a name="l00189"></a>00189 <span class="comment">/* (19) WatchHi is only on the R4k */</span>
<a name="l00190"></a>00190 <span class="preprocessor">#define WatchHi_MASK 0x00000000</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span>
<a name="l00192"></a>00192 <span class="comment">/* (20-25) reserved */</span>
<a name="l00193"></a>00193 
<a name="l00194"></a>00194 <span class="comment">/* (26) ECC is only on the R4k */</span>
<a name="l00195"></a>00195 <span class="preprocessor">#define ECC_MASK 0x00000000</span>
<a name="l00196"></a>00196 <span class="preprocessor"></span>
<a name="l00197"></a>00197 <span class="comment">/* (27) CacheErr is only on the R4k */</span>
<a name="l00198"></a>00198 <span class="preprocessor">#define CacheErr_MASK 0x00000000</span>
<a name="l00199"></a>00199 <span class="preprocessor"></span>
<a name="l00200"></a>00200 <span class="comment">/* (28) TagLo is only on the R4k */</span>
<a name="l00201"></a>00201 <span class="preprocessor">#define TagLo_MASK 0x00000000</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span>
<a name="l00203"></a>00203 <span class="comment">/* (29) TagHi is only on the R4k */</span>
<a name="l00204"></a>00204 <span class="preprocessor">#define TagHi_MASK 0x00000000</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span>
<a name="l00206"></a>00206 <span class="comment">/* (30) ErrorEPC is only on the R4k */</span>
<a name="l00207"></a>00207 <span class="preprocessor">#define ErrorEPC_MASK 0x00000000</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span>
<a name="l00209"></a>00209 <span class="comment">/* (31) reserved */</span>
<a name="l00210"></a>00210 
<a name="l00211"></a>00211 <span class="preprocessor">#endif </span><span class="comment">/* _CPZEROREG_H_ */</span>
</pre></div></div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Functions</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address style="text-align: right;"><small>Generated on Wed Dec 18 17:22:25 2013 by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
