

Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Sat Jan 25 12:44:41 PST 2020

#=== Post-Implementation Resource usage ===
CLB:            638
LUT:           2645
FF:            2983
DSP:              0
BRAM:            62
SRL:             55
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.556
CP achieved post-implementation:    2.922
Timing met
