package pir
package pass

import pir.node._
import prism.graph._
import prism.util._
import spade.param.FixOp
import scala.collection.mutable

trait RuntimeAnalyzer extends Logging { self:PIRPass =>

  def noPlaceAndRoute = spadeParam.isAsic || spadeParam.isP2P 

  implicit class CtxUtil(ctx:Context) {
    def reads:Seq[LocalOutAccess] = ctx.collectChildren[LocalOutAccess].filterNot { _.isLocal }
    def writes:Seq[LocalInAccess] = ctx.collectChildren[LocalInAccess].filterNot { _.isLocal }
    def ctrs:Seq[Counter] = ctx.collectDown[Counter]()
    def cb = ctx.collectFirstChild[ControlBlock]
    def ctrlers = ctx.cb.map { _.collectChildren[Controller] }.getOrElse(Nil)
    def ctrler(ctrl:ControlTree) = {
      assertOne(
        ctx.ctrlers.filter { _.ctrl.get == ctrl }, 
        s"$ctx.ctrler with ($ctrl)"
      )
    }
    def dramCommands:Option[DRAMCommand] = assertOneOrLess(ctx.children.collect{ case fringe:DRAMCommand => fringe }, s"fringe in $ctx")
    def activeRate(n:Float) = ctx.getMeta[Float]("activeRate").update(n)
    def activeRate = ctx.getMeta[Float]("activeRate").v
    def stallRate(n:Float) = ctx.getMeta[Float]("stallRate").update(n)
    def stallRate = ctx.getMeta[Float]("stallRate").v
    def starveRate(n:Float) = ctx.getMeta[Float]("starveRate").update(n)
    def starveRate = ctx.getMeta[Float]("starveRate").v
    def scheduleFactor = ctx.getMeta[Int]("scheduleFactor").v
    def getScheduleFactor = ctx.getMeta[Int]("scheduleFactor").getOrElseUpdate(compScheduleFactor(ctx))
  }

  implicit class PIRNodeRuntimeOp(n:PIRNode) {
    def getCtrl:ControlTree = n.ctrl.get
    def getBound:Option[Int] = n.getMeta[Option[Int]]("bound").getOrElseUpdate(boundProp(n).as[Option[Int]])
    def getScale:Value[Long] = n.scale.getOrElseUpdate(compScale(n))
    def getIter:Value[Long] = n.iter.getOrElseUpdate(compIter(n))
    def getCount:Value[Long] = n.count.getOrElseUpdate(compCount(n))

    def psimState(s:String) = n.getMeta[Float]("psimState").update(s)
    def psimState = n.getMeta[String]("psimState").v
    def getTp:BitType = inferType(n).getOrElse(throw PIRException(s"Don't know type of $n"))
  }
  implicit class NodeRuntimeOp(n:ND) {
    def getVec:Int = n.getMeta[Int]("vec").getOrElseUpdate(compVec(n))
  }

  val StreamWriteContext = MatchRule[Context, FringeStreamWrite] { n =>
    n.collectFirstChild[FringeStreamWrite]
  }

  val StreamReadContext = MatchRule[Context, FringeStreamRead] { n =>
    n.collectFirstChild[FringeStreamRead]
  }

  val DRAMContext = MatchRule[Context, DRAMCommand] { n =>
    n.collectFirstChild[DRAMCommand]
  }

  val UnderControlBlock = MatchRule[PIRNode, ControlBlock] { n =>
    n.ancestors.collectFirst { case n:ControlBlock => n }
  }

  def boundProp(n:PIRNode):Option[Any] = dbgblk(s"boundProp($n)"){
    n match {
      case Const(v) => Some(v)
      case n:BufferRead => n.in.T.getBound
      case n:BufferWrite => n.data.T.getBound
      case n:GlobalInput => n.in.T.getBound
      case n:GlobalOutput => n.in.T.getBound
      case n => None
    }
  }

  def compIter(n:PIRNode):Value[Long] = dbgblk(s"compIter($n)"){
    n match {
      case n:Counter if n.isForever => Infinite
      case n:Counter if !n.isForever => 
        val min = n.min.T.get.getBound.toValue
        val max = n.max.T.get.getBound.toValue
        val step = n.step.T.get.getBound.toValue
        val par = n.par
        (max - min) /! (step * par)
      case n:LoopController =>
        n.cchain.T.map { _.getIter }.reduce { _ * _ }
      case n:Controller => Finite(1l)
      case n:FringeDenseLoad =>
        val size = n.size.T.getBound.toValue
        val dataPar = n.data.T.getVec
        size /! (spadeParam.bytePerWord * dataPar)
      case n:FringeDenseStore =>
        val size = n.size.T.getBound.toValue
        val dataPar = n.data.T.getVec
        size /! (spadeParam.bytePerWord * dataPar)
      case n:FringeSparseLoad => Finite(1l)
      case n:FringeSparseStore => Finite(1l)
      case n => Unknown
    }
  }

  def compScale(n:Any):Value[Long] = dbgblk(s"compScale($n)"){
    n match {
      case OutputField(n:DRAMDenseCommand, "deqCmd") => n.getIter * n.ctx.get.getScheduleFactor
      case OutputField(n:FringeSparseLoad, "deqCmd") => Finite(n.ctx.get.getScheduleFactor)
      case OutputField(n:DRAMLoadCommand, "dataValid") => Finite(n.ctx.get.getScheduleFactor)
      case OutputField(n:DRAMStoreCommand, "deqData") => Finite(n.ctx.get.getScheduleFactor)
      case OutputField(n:DRAMDenseCommand, "ackValid") => n.getIter * n.ctx.get.getScheduleFactor
      case OutputField(n:DRAMSparseCommand, "ackValid") => Finite(n.ctx.get.getScheduleFactor)
      case OutputField(n:FringeStreamWrite, "dataValid") => Finite(n.ctx.get.getScheduleFactor)
      case OutputField(n:FringeStreamRead, "deqData") => Finite(n.ctx.get.getScheduleFactor)
      case OutputField(n:OutAccess, "valid") => Finite(n.ctx.get.getScheduleFactor)
      case OutputField(ctrler:Controller, "done") => 
        ctrler.getIter *  compScale(ctrler.valid)
      case OutputField(ctrler:Controller, "valid") => 
        val children = ctrler.valid.connected.filter { _.asInstanceOf[Field[_]].name == "parentEn" }.map { _.src.as[Controller] }
        assertUnify(children, s"$ctrler.valid.scale") { child => compScale(child.done) }.getOrElse(Finite(ctrler.ctx.get.getScheduleFactor))
      case OutputField(n:PIRNode, _) => n.getScale 
      case n:LocalAccess => compScale(assertOne(n.done.connected, s"$n.done.connected"))
      case n@Const(true) => Finite(n.ctx.get.getScheduleFactor)
      case n => throw PIRException(s"Don't know how to compute scale of $n")
    }
  }

  def compScheduleFactor(n:Context):Int = dbgblk(s"compScheduleFactor($n)"){
    if (spadeParam.scheduled) {
      Math.max(n.collectDown[OpNode]().size,1)
    } else {
      1
    }
  }

  // To handle cycle in computing count
  val countStack = mutable.HashSet[Context]()

  /*
   * Compute count of the context using reads. Return None if reads is empty
   * and ctrlers nonEmpty
   * */
  def countByReads(n:Context):Option[Value[Long]] = dbgblk(s"countByReads($n)") {
    countStack += n
    var reads = n.reads
    reads = reads.filterNot { read => countStack.contains(read.inAccess.ctx.get) }
    val counts = reads.map { read => read.getCount * read.getScale }
    val (unknown, known) = counts.partition { _.unknown }
    val (finite, infinite) = known.partition { _.isFinite }
    val c = if (unknown.nonEmpty) Some(Unknown)
    else if (finite.nonEmpty) assertIdentical(finite, s"$n.reads.count reads=$reads")
    else if (infinite.nonEmpty) Some(Infinite)
    else if (n.collectFirstChild[FringeStreamWrite].nonEmpty) None
    else { // reads is empty
      val ctrlers = n.ctrlers
      if (ctrlers.isEmpty) throw PIRException(s"$n's ctrlers and reads are empty")
      else if (ctrlers.exists { _.isForever }) Some(Infinite)
      else None
    }
    countStack -= n
    c
  }

  def compCount(n:PIRNode):Value[Long] = dbgblk(s"compCount($n)"){
    n match {
      case StreamWriteContext(sw) => sw.count.v.getOrElse(throw PIRException(s"${sw.name.v.getOrElse(sw.sname.get)} is not annotated with count"))
      case n:Context =>
        val ctrlers = n.ctrlers
        val cmds = n.collectFirstChild[FringeCommand]
        val reads = n.reads
        if (ctrlers.isEmpty || cmds.nonEmpty || ctrlers.exists { _.isForever }) countByReads(n).get
        else ctrlers.map { _.getIter }.reduce { _ * _ }
      case n:LocalOutAccess =>
        n.in.T.getCount
      case n:LocalInAccess =>
        n.ctx.get.getCount /! n.getScale
      case n:GlobalInput =>
        n.in.T.getCount
      case n:GlobalOutput =>
        n.in.T.getCount
      case n => throw PIRException(s"Don't know how to compute count of $n")
    }
  }

  def compVec(n:ND):Int = /*dbgblk(s"compVec($n)")*/{
    n match {
      case n:CounterIter => n.is.size
      case n:CounterValid => n.is.size
      case n:RegAccumOp => 1
      case n:TokenWrite => 1
      case n:TokenRead => 1
      case n:GlobalOutput => n.in.T.getVec
      case n:GlobalInput => assertUnify(n.out.T, s"$n.out.T") { _.getVec }.get
      case n:BufferWrite if n.getCtrl.schedule=="Streaming" =>
        assertUnify(n.outAccesses, s"$n.outAccesses.bank") { _.banks.get.head }.get
      case n:BufferWrite => n.data.T.getVec // Account for reduction
      case n:MemWrite if n.getCtrl.schedule=="Streaming" =>
        n.mem.banks.get.head
      case n:BufferRead if n.getCtrl.schedule=="Streaming" =>
        n.banks.get.head
      case n:MemRead if n.getCtrl.schedule=="Streaming" =>
        n.mem.banks.get.head
      case n:Shuffle => n.to.T.getVec
      case Const(v:List[_]) => v.size
      case Const(v) => 1
      case n:PIRNode => n.getCtrl.getVec
      case n:ControlTree =>
        if (n.children.isEmpty) n.par.get else 1
    }
  }

  def inferType(n:PIRNode) = n.tp.v orElse {
    compType(n)
  }

  def compType(n:Any):Option[BitType] = dbgblk(s"compType($n)") {
    n match {
      case n:DRAMAddr => inferType(n.out.T.head)
      case n:Shuffle => inferType(n.base.T)
      case n:LocalInAccess => assertUnify(n.outAccesses, s"$n.outAccesses.tp") { inferType(_) }.get
      case n:TokenRead => Some(Bool)
      case n@OpDef(_:FixOp) => assertUnify(n.input.T, s"$n.tp") { inferType(_) }.get
      case Const(_:Boolean) => Some(Bool)
      case Const(_:Int) => Some(Fix(true, 32, 0))
      case Const(_:Float) => Some(Flt(23, 8))
      case Const((i:Int) :: _) => Some(Fix(true, 32, 0))
      case Const(_:String) => Some(Text)
      case OutputField(n:Controller, "valid") => Some(Bool)
      case OutputField(n:Controller, "done") => Some(Bool)
      case n:Edge[_,_,_] => inferType(n.src.as[PIRNode])
      case n:Any => None
    }
  }

  def stage[T<:PIRNode](n:T):T = {
    val tp = inferType(n)
    val fields = n.fedges.map { e => s".${e.name}(${e.connected.map { dquote }})" }.mkString
    dbg(s"Create $n$fields in ${n.parent} with tp=$tp")
    n
  }

  override def dquote(x:Any) = x match {
    case Const(v) => s"${super.dquote(x)}($v)"
    case OpDef(op) => s"${super.dquote(x)}($op)"
    case x:Edge[n,_,_] => s"${dquote(x.src)}.$x"
    case x => super.dquote(x)
  }

}

