/*******************************************************************************
* @file  sl_sio_board.h
* @brief sl sio board specific configuration
*******************************************************************************
* # License
* <b>Copyright 2020 Silicon Laboratories Inc. www.silabs.com</b>
*******************************************************************************
*
* The licensor of this software is Silicon Laboratories Inc. Your use of this
* software is governed by the terms of Silicon Labs Master Software License
* Agreement (MSLA) available at
* www.silabs.com/about-us/legal/master-software-license-agreement. This
* software is distributed to you in Source Code format and is governed by the
* sections of the MSLA applicable to Source Code.
*
******************************************************************************/

#ifndef __SL_SIO_BOARD_H__
#define __SL_SIO_BOARD_H__
/**
 * @defgroup  Board_Specific_Driver   Board specific drivers and support functions
 * @{
 */
#ifdef __cplusplus
extern "C" {
#endif
/**
 * @defgroup  Board_Drivers BOARD: Common board components used with board drivers
 * @{
 */
#include "RTE_Device_917.h"

#define SL_SI91X_SIO_0_PORT RTE_SIO_0_PORT
#define SL_SI91X_SIO_0_PIN  RTE_SIO_0_PIN
#define SL_SI91X_SIO_0_MUX  RTE_SIO_0_MUX
#define SL_SI91X_SIO_0_PAD  RTE_SIO_0_PAD

#define SL_SI91X_SIO_1_PORT RTE_SIO_1_PORT
#define SL_SI91X_SIO_1_PIN  RTE_SIO_1_PIN
#define SL_SI91X_SIO_1_MUX  RTE_SIO_1_MUX
#define SL_SI91X_SIO_1_PAD  RTE_SIO_1_PAD

#define SL_SI91X_SIO_2_PORT RTE_SIO_2_PORT
#define SL_SI91X_SIO_2_PIN  RTE_SIO_2_PIN
#define SL_SI91X_SIO_2_MUX  RTE_SIO_2_MUX
#define SL_SI91X_SIO_2_PAD  RTE_SIO_2_PAD

#define SL_SI91X_SIO_3_PORT RTE_SIO_3_PORT
#define SL_SI91X_SIO_3_PIN  RTE_SIO_3_PIN
#define SL_SI91X_SIO_3_MUX  RTE_SIO_3_MUX
#define SL_SI91X_SIO_3_PAD  RTE_SIO_3_PAD

#define SL_SI91X_SIO_4_PORT RTE_SIO_4_PORT
#define SL_SI91X_SIO_4_PIN  RTE_SIO_4_PIN
#define SL_SI91X_SIO_4_MUX  RTE_SIO_4_MUX
#define SL_SI91X_SIO_4_PAD  RTE_SIO_4_PAD

#define SL_SI91X_SIO_5_PORT RTE_SIO_5_PORT
#define SL_SI91X_SIO_5_PIN  RTE_SIO_5_PIN
#define SL_SI91X_SIO_5_MUX  RTE_SIO_5_MUX
#define SL_SI91X_SIO_5_PAD  RTE_SIO_5_PAD

#define SL_SI91X_SIO_6_PORT RTE_SIO_6_PORT
#define SL_SI91X_SIO_6_PIN  RTE_SIO_6_PIN
#define SL_SI91X_SIO_6_MUX  RTE_SIO_6_MUX
#define SL_SI91X_SIO_6_PAD  RTE_SIO_6_PAD

#define SL_SI91X_SIO_7_PORT RTE_SIO_7_PORT
#define SL_SI91X_SIO_7_PIN  RTE_SIO_7_PIN
#define SL_SI91X_SIO_7_MUX  RTE_SIO_7_MUX
#define SL_SI91X_SIO_7_PAD  RTE_SIO_7_PAD

#ifdef __cplusplus
}
#endif

#endif /*__SL_SIO_BOARD_H__*/

/* @} end of Board_Drivers */
/* @} end of Board_Specific_Driver */
