{
	memory						: Memory
	CU							: ControlUnit
	decoder						: InstructionDecoder
	IR							: ClockRegister		, 16
	MAR							: ClockRegister		, 16
	MBR							: ClockRegister		, 16
	MBR_input_mux				: Mux 				, 1 	, 16
	MBR_Gate					: Gate 				, 16
	PC							: ClockRegister		, 12
	PC_Gate						: Gate 				, 12
	EA_Gate						: Gate 				, 16
	GeneralPurposeRegisterFile	: RegisterFile 		, 2		, 16
	IndexRegisterFile			: RegisterFile 		, 2		, 16
	address_adder				: Adder 			, 16
	address_adder_operand_1_mux	: Mux 				, 1 	, 5
	GPRF_Gate					: Gate 				, 16
	PC_Adder					: Adder 			, 12
	Constant_one				: ConstantChip 		, 1 	, 1
	Constant_zero				: ConstantChip 		, 1
	# All panel related chips has a prefix of 'panel'
	panelPauseCUSwitch			: Switch
	panelResetCUSwitch			: Switch
	panelLoadSwitch				: Switch
	panelSwitchSelectDemux		: Demux				, 2		, 1
	panelSwitchSet				: SwitchesSet		, 16
	panelValueBulbSet			: BulbSet			, 16
	panelAddressBulbSet			: BulbSet			, 12
	panelDestSelectSwitch		: NumberedSwitch	, 2
		# 0 - PC
		# 1 - MAR
		# 2 - Memory
		# other - TBD
	# These are connector to the panel chips.
	PC_load_or_gate				: OrGate			, 1
	PCInputFromPanelSelector	: Mux				, 1		, 12
	MAR_load_or_gate			: OrGate			, 1		, 2
	MARInputFromPanelSelector	: Mux				, 2		, 16
	Memory_load_or_gate			: OrGate			, 1
	MemoryInputFromPanelSelector: Mux				, 1		, 16
	MAR_adder					: Adder				, 12
}
{
	panelSwitchSet.output - panelValueBulbSet.input
	
	panelSwitchSelectDemux.sel - panelDestSelectSwitch.output
	panelLoadSwitch.output - panelSwitchSelectDemux.input
	PC.load - PC_load_or_gate.output
	PC_Adder.result - PCInputFromPanelSelector.input0
	panelSwitchSet.output - MARInputFromPanelSelector.input1 - PCInputFromPanelSelector.input1 - MemoryInputFromPanelSelector.input1
	PC.input - PCInputFromPanelSelector.output
	panelSwitchSelectDemux.output0 - PC_load_or_gate.input0 - PCInputFromPanelSelector.sel
	MARInputFromPanelSelector.sel - 
		panelSwitchSelectDemux.output1 - 
		MAR_load_or_gate.input0 - 
		MAR_load_or_gate.input2[0, 1] -
		panelSwitchSelectDemux.output2[0 ,1] - 
		Memory_load_or_gate.input0[0 ,1] - 
		MemoryInputFromPanelSelector.sel[0 ,1] - 
		MAR_adder.operand2[0 ,1]
	MAR.load - MAR_load_or_gate.output
	MARInputFromPanelSelector.input2 - MAR_adder.result
	
	IR.input
		- MBR_Gate.output 
		- MBR_input_mux.input1
		- GeneralPurposeRegisterFile.input
		- GPRF_Gate.output
		- EA_Gate.output
		- MARInputFromPanelSelector.input0
		- IndexRegisterFile.input
		- PC_Gate.output : bus

	CU.reset - panelResetCUSwitch.output
	CU.pause - panelPauseCUSwitch.output

	CU.opcode - decoder.opcode[0:5] - decoder.I[0, 6] : watching
	CU.PC_output - PC_Gate.transfer
	CU.PC_load - PC_load_or_gate.input1
	CU.MAR_load - MAR_load_or_gate.input1
	CU.MBR_input_sel - MBR_input_mux.sel
	CU.memory_read - MBR.load
	CU.memory_load - Memory_load_or_gate.input1
	CU.MBR_output - MBR_Gate.transfer
	CU.IR_load - IR.load
	CU.EA_Gate - EA_Gate.transfer
	CU.GPRF_load - GeneralPurposeRegisterFile.load
	CU.GPRF_output - GPRF_Gate.transfer
	CU.IRF_load - IndexRegisterFile.load
	CU.IRF_only - address_adder_operand_1_mux.sel
	
	memory.load - Memory_load_or_gate.output
	MAR.input - MARInputFromPanelSelector.output
	
	decoder.input - IR.output
	decoder.R - GeneralPurposeRegisterFile.address 
	decoder.IX - IndexRegisterFile.address
	
	PC_Gate.input - PC.output - PC_Adder.operand1
	PC_Adder.operand2 - Constant_one.output
	memory.address - MAR.output - panelAddressBulbSet.input - MAR_adder.operand1
	memory.output - MBR_input_mux.input0
	MBR_input_mux.output - MBR.input
	MBR_Gate.input - MBR.output - MemoryInputFromPanelSelector.input0
	MemoryInputFromPanelSelector.output - memory.input
	GPRF_Gate.input - GeneralPurposeRegisterFile.output
	address_adder.operand1 - address_adder_operand_1_mux.output
	address_adder_operand_1_mux.input0 - decoder.address
	address_adder.operand2 - IndexRegisterFile.output
	EA_Gate.input - address_adder.result
}