
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 7.34

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.23 source latency priority_ptr[1]$_DFFE_PN1P_/CLK ^
  -0.23 target latency grant[2]$_DFF_PN0_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: priority_ptr[1]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input5/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.03    0.18    0.62    0.82 ^ input5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net6 (net)
                  0.18    0.00    0.82 ^ priority_ptr[1]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  0.82   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.09    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.03    0.04    0.11    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.23 ^ priority_ptr[1]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                          0.00    0.23   clock reconvergence pessimism
                          0.07    0.30   library removal time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: request[1] (input port clocked by core_clock)
Endpoint: priority_ptr[1]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v request[1] (in)
                                         request[1] (net)
                  0.00    0.00    0.20 v input2/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     7    0.12    0.14    0.16    0.36 v input2/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net3 (net)
                  0.14    0.01    0.38 v _107_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.10    0.10    0.47 ^ _107_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _047_ (net)
                  0.10    0.00    0.47 ^ _108_/C2 (gf180mcu_fd_sc_mcu9t5v0__oai222_2)
     1    0.01    0.12    0.12    0.59 v _108_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai222_2)
                                         _048_ (net)
                  0.12    0.00    0.59 v _109_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     1    0.01    0.16    0.14    0.74 ^ _109_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _005_ (net)
                  0.16    0.00    0.74 ^ priority_ptr[1]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  0.74   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.09    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.03    0.04    0.11    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.23 ^ priority_ptr[1]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                          0.00    0.23   clock reconvergence pessimism
                         -0.02    0.21   library hold time
                                  0.21   data required time
-----------------------------------------------------------------------------
                                  0.21   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: grant[2]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input5/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.03    0.18    0.62    0.82 ^ input5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net6 (net)
                  0.18    0.00    0.82 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     4    0.04    0.18    0.22    1.05 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net1 (net)
                  0.18    0.00    1.05 ^ grant[2]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.05   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.09    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     3    0.02    0.04    0.11   10.23 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00   10.23 ^ grant[2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.23   clock reconvergence pessimism
                          0.10   10.33   library recovery time
                                 10.33   data required time
-----------------------------------------------------------------------------
                                 10.33   data required time
                                 -1.05   data arrival time
-----------------------------------------------------------------------------
                                  9.28   slack (MET)


Startpoint: priority_ptr[0]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: grant[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.09    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.03    0.04    0.11    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.23 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
    11    0.16    0.31    0.54    0.76 ^ priority_ptr[0]$_DFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                         priority_ptr[0] (net)
                  0.31    0.00    0.77 ^ _086_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     5    0.07    0.22    0.19    0.96 v _086_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _049_ (net)
                  0.22    0.00    0.96 v _111_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     8    0.11    0.24    0.51    1.47 ^ _111_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _052_ (net)
                  0.24    0.00    1.47 ^ _064_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.11    0.27    1.73 v _064_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _011_ (net)
                  0.11    0.00    1.73 v _066_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     6    0.09    0.19    0.37    2.11 v _066_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _013_ (net)
                  0.19    0.00    2.11 v _068_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     4    0.07    0.24    0.47    2.58 v _068_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _015_ (net)
                  0.24    0.00    2.58 v _074_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.27    0.15    2.72 ^ _074_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _000_ (net)
                  0.27    0.00    2.72 ^ grant[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.72   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.09    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     3    0.02    0.04    0.11   10.23 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00   10.23 ^ grant[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.23   clock reconvergence pessimism
                         -0.16   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -2.72   data arrival time
-----------------------------------------------------------------------------
                                  7.34   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: grant[2]$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input5/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     3    0.03    0.18    0.62    0.82 ^ input5/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net6 (net)
                  0.18    0.00    0.82 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     4    0.04    0.18    0.22    1.05 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net1 (net)
                  0.18    0.00    1.05 ^ grant[2]$_DFF_PN0_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.05   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.09    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     3    0.02    0.04    0.11   10.23 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00   10.23 ^ grant[2]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.23   clock reconvergence pessimism
                          0.10   10.33   library recovery time
                                 10.33   data required time
-----------------------------------------------------------------------------
                                 10.33   data required time
                                 -1.05   data arrival time
-----------------------------------------------------------------------------
                                  9.28   slack (MET)


Startpoint: priority_ptr[0]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: grant[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.05    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.09    0.07    0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00    0.12 ^ clkbuf_1_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     4    0.03    0.04    0.11    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_0__leaf_clk (net)
                  0.04    0.00    0.23 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
    11    0.16    0.31    0.54    0.76 ^ priority_ptr[0]$_DFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                         priority_ptr[0] (net)
                  0.31    0.00    0.77 ^ _086_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
     5    0.07    0.22    0.19    0.96 v _086_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
                                         _049_ (net)
                  0.22    0.00    0.96 v _111_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     8    0.11    0.24    0.51    1.47 ^ _111_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _052_ (net)
                  0.24    0.00    1.47 ^ _064_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     2    0.02    0.11    0.27    1.73 v _064_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _011_ (net)
                  0.11    0.00    1.73 v _066_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     6    0.09    0.19    0.37    2.11 v _066_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         _013_ (net)
                  0.19    0.00    2.11 v _068_/A3 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     4    0.07    0.24    0.47    2.58 v _068_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _015_ (net)
                  0.24    0.00    2.58 v _074_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.27    0.15    2.72 ^ _074_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _000_ (net)
                  0.27    0.00    2.72 ^ grant[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.72   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.05    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     2    0.09    0.07    0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_0_clk (net)
                  0.07    0.00   10.12 ^ clkbuf_1_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
     3    0.02    0.04    0.11   10.23 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         clknet_1_1__leaf_clk (net)
                  0.04    0.00   10.23 ^ grant[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.23   clock reconvergence pessimism
                         -0.16   10.06   library setup time
                                 10.06   data required time
-----------------------------------------------------------------------------
                                 10.06   data required time
                                 -2.72   data arrival time
-----------------------------------------------------------------------------
                                  7.34   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.340651273727417

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8359

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.20912860333919525

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9374

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: priority_ptr[0]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: grant[0]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.11    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.23 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.54    0.76 ^ priority_ptr[0]$_DFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.19    0.96 v _086_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_3)
   0.51    1.47 ^ _111_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
   0.27    1.73 v _064_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.37    2.11 v _066_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
   0.47    2.58 v _068_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.15    2.72 ^ _074_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    2.72 ^ grant[0]$_DFF_PN0_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.72   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.12   10.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.11   10.23 ^ clkbuf_1_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00   10.23 ^ grant[0]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.23   clock reconvergence pessimism
  -0.16   10.06   library setup time
          10.06   data required time
---------------------------------------------------------
          10.06   data required time
          -2.72   data arrival time
---------------------------------------------------------
           7.34   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: priority_ptr[0]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: priority_ptr[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.11    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.23 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.54    0.76 ^ priority_ptr[0]$_DFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.16    0.93 ^ _089_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
   0.00    0.93 ^ priority_ptr[0]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
           0.93   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.12    0.12 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.11    0.23 ^ clkbuf_1_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
   0.00    0.23 ^ priority_ptr[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.00    0.23   clock reconvergence pessimism
  -0.01    0.22   library hold time
           0.22   data required time
---------------------------------------------------------
           0.22   data required time
          -0.93   data arrival time
---------------------------------------------------------
           0.71   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2272

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2290

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.7247

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
7.3376

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
269.299372

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.55e-03   4.92e-04   3.84e-09   2.04e-03  16.9%
Combinational          5.11e-03   2.75e-03   1.62e-08   7.86e-03  65.2%
Clock                  1.73e-03   4.19e-04   2.90e-07   2.15e-03  17.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.39e-03   3.66e-03   3.10e-07   1.21e-02 100.0%
                          69.6%      30.4%       0.0%
