

================================================================
== Synthesis Summary Report of 'complex_matmul'
================================================================
+ General Information: 
    * Date:           Fri Feb  3 21:24:04 2023
    * Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
    * Project:        complex_proj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+-----------+-------------+-------------+-----+
    |                            Modules                            | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |           |           |             |             |     |
    |                            & Loops                            | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM    |    DSP    |      FF     |     LUT     | URAM|
    +---------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+-----------+-------------+-------------+-----+
    |+ complex_matmul                                               |     -|  0.00|   425777|  4.258e+06|         -|   425778|      -|        no|  265 (94%)|  153 (69%)|  30071 (28%)|  50209 (94%)|    -|
    | o VITIS_LOOP_33_1                                             |     -|  7.30|   425776|  4.258e+06|    106444|        -|      4|        no|          -|          -|            -|            -|    -|
    |  + complex_matmul_Pipeline_MAT_B_ROWS_I1_MAT_B_COLS_R2        |     -|  0.00|    30010|  3.001e+05|         -|    30010|      -|        no|          -|          -|    2513 (2%)|    3650 (6%)|    -|
    |   o MAT_B_ROWS_I1_MAT_B_COLS_R2                               |     -|  7.30|    30002|  3.000e+05|         4|        1|  30000|       yes|          -|          -|            -|            -|    -|
    |  + complex_matmul_Pipeline_MAT_B_ROWS_R1_MAT_B_COLS_R1        |     -|  0.00|    30010|  3.001e+05|         -|    30010|      -|        no|          -|          -|    2513 (2%)|    3650 (6%)|    -|
    |   o MAT_B_ROWS_R1_MAT_B_COLS_R1                               |     -|  7.30|    30002|  3.000e+05|         4|        1|  30000|       yes|          -|          -|            -|            -|    -|
    |  + complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS              |     -|  0.14|    20014|  2.001e+05|         -|    20014|      -|        no|          -|  151 (68%)|    5846 (5%)|    3986 (7%)|    -|
    |   o OUTER_ROWS_OUTER_COLS                                     |     -|  7.30|    20012|  2.001e+05|        14|        1|  20000|       yes|          -|          -|            -|            -|    -|
    |  + complex_matmul_Pipeline_VITIS_LOOP_113_3_VITIS_LOOP_114_4  |     -|  0.00|    40012|  4.001e+05|         -|    40012|      -|        no|          -|    2 (~0%)|    432 (~0%)|     748 (1%)|    -|
    |   o VITIS_LOOP_113_3_VITIS_LOOP_114_4                         |    II|  7.30|    40010|  4.001e+05|        13|        2|  20000|       yes|          -|          -|            -|            -|    -|
    |  o MAT_A_ROWS_R1                                              |     -|  7.30|    16400|  1.640e+05|       164|        -|    100|        no|          -|          -|            -|            -|    -|
    |   + complex_matmul_Pipeline_MAT_A_COLS_R1                     |     -|  0.00|      160|  1.600e+03|         -|      160|      -|        no|          -|          -|    4900 (4%)|  11797 (22%)|    -|
    |    o MAT_A_COLS_R1                                            |     -|  7.30|      152|  1.520e+03|         4|        1|    150|       yes|          -|          -|            -|            -|    -|
    |  o MAT_A_ROWS_I1                                              |     -|  7.30|    16400|  1.640e+05|       164|        -|    100|        no|          -|          -|            -|            -|    -|
    |   + complex_matmul_Pipeline_MAT_A_COLS_I1                     |     -|  0.00|      160|  1.600e+03|         -|      160|      -|        no|          -|          -|    4900 (4%)|  11797 (22%)|    -|
    |    o MAT_A_COLS_I1                                            |     -|  7.30|      152|  1.520e+03|         4|        1|    150|       yes|          -|          -|            -|            -|    -|
    |  o MAT_A_ROWS_R2                                              |     -|  7.30|    16400|  1.640e+05|       164|        -|    100|        no|          -|          -|            -|            -|    -|
    |   + complex_matmul_Pipeline_MAT_A_COLS_R2                     |     -|  0.00|      160|  1.600e+03|         -|      160|      -|        no|          -|          -|    4900 (4%)|  11797 (22%)|    -|
    |    o MAT_A_COLS_R2                                            |     -|  7.30|      152|  1.520e+03|         4|        1|    150|       yes|          -|          -|            -|            -|    -|
    +---------------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+-----------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register    | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL        | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER        | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER      | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR      | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | MatA_DRAM_1 | 0x10   | 32    | W      | Data signal of MatA_DRAM         |                                                                      |
| s_axi_control | MatA_DRAM_2 | 0x14   | 32    | W      | Data signal of MatA_DRAM         |                                                                      |
| s_axi_control | MatB_DRAM_1 | 0x1c   | 32    | W      | Data signal of MatB_DRAM         |                                                                      |
| s_axi_control | MatB_DRAM_2 | 0x20   | 32    | W      | Data signal of MatB_DRAM         |                                                                      |
| s_axi_control | MatC_DRAM_1 | 0x28   | 32    | W      | Data signal of MatC_DRAM         |                                                                      |
| s_axi_control | MatC_DRAM_2 | 0x2c   | 32    | W      | Data signal of MatC_DRAM         |                                                                      |
+---------------+-------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+------------+
| Argument  | Direction | Datatype   |
+-----------+-----------+------------+
| MatA_DRAM | inout     | complex_t* |
| MatB_DRAM | inout     | complex_t* |
| MatC_DRAM | inout     | complex_t* |
+-----------+-----------+------------+

* SW-to-HW Mapping
+-----------+---------------+-----------+----------+---------------------------------------+
| Argument  | HW Interface  | HW Type   | HW Usage | HW Info                               |
+-----------+---------------+-----------+----------+---------------------------------------+
| MatA_DRAM | m_axi_mem     | interface |          |                                       |
| MatA_DRAM | s_axi_control | register  | offset   | name=MatA_DRAM_1 offset=0x10 range=32 |
| MatA_DRAM | s_axi_control | register  | offset   | name=MatA_DRAM_2 offset=0x14 range=32 |
| MatB_DRAM | m_axi_mem     | interface |          |                                       |
| MatB_DRAM | s_axi_control | register  | offset   | name=MatB_DRAM_1 offset=0x1c range=32 |
| MatB_DRAM | s_axi_control | register  | offset   | name=MatB_DRAM_2 offset=0x20 range=32 |
| MatC_DRAM | m_axi_mem     | interface |          |                                       |
| MatC_DRAM | s_axi_control | register  | offset   | name=MatC_DRAM_1 offset=0x28 range=32 |
| MatC_DRAM | s_axi_control | register  | offset   | name=MatC_DRAM_2 offset=0x2c range=32 |
+-----------+---------------+-----------+----------+---------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Bursts and Widening Missed
+--------------+-----------+---------------+------------------------+------------+--------------------------+
| HW Interface | Variable  | Loop          | Problem                | Resolution | Location                 |
+--------------+-----------+---------------+------------------------+------------+--------------------------+
| m_axi_mem    | MatA_DRAM | MAT_A_COLS_R1 | Stride is incompatible | 214-230    | complex_matmul.cpp:42:15 |
| m_axi_mem    | MatB_DRAM | MAT_B_COLS_R1 | Stride is incompatible | 214-230    | complex_matmul.cpp:50:15 |
| m_axi_mem    | MatA_DRAM | MAT_A_COLS_I1 | Stride is incompatible | 214-230    | complex_matmul.cpp:60:15 |
| m_axi_mem    | MatB_DRAM | MAT_B_COLS_R2 | Stride is incompatible | 214-230    | complex_matmul.cpp:70:15 |
| m_axi_mem    | MatA_DRAM | MAT_A_COLS_R2 | Stride is incompatible | 214-230    | complex_matmul.cpp:80:15 |
+--------------+-----------+---------------+------------------------+------------+--------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------+-----+--------+---------------+-----+--------+---------+
| Name                                                         | DSP | Pragma | Variable      | Op  | Impl   | Latency |
+--------------------------------------------------------------+-----+--------+---------------+-----+--------+---------+
| + complex_matmul                                             | 153 |        |               |     |        |         |
|   add_ln61_fu_464_p2                                         | -   |        | add_ln61      | add | fabric | 0       |
|   add_ln71_fu_480_p2                                         | -   |        | add_ln71      | add | fabric | 0       |
|   step_2_fu_514_p2                                           | -   |        | step_2        | add | fabric | 0       |
|   add_ln58_1_fu_520_p2                                       | -   |        | add_ln58_1    | add | fabric | 0       |
|   add_ln58_fu_532_p2                                         | -   |        | add_ln58      | add | fabric | 0       |
|   add_ln61_1_fu_547_p2                                       | -   |        | add_ln61_1    | add | fabric | 0       |
|   add_ln78_1_fu_552_p2                                       | -   |        | add_ln78_1    | add | fabric | 0       |
|   add_ln78_fu_564_p2                                         | -   |        | add_ln78      | add | fabric | 0       |
|   add_ln40_1_fu_575_p2                                       | -   |        | add_ln40_1    | add | fabric | 0       |
|   add_ln40_fu_587_p2                                         | -   |        | add_ln40      | add | fabric | 0       |
|  + complex_matmul_Pipeline_MAT_B_ROWS_I1_MAT_B_COLS_R2       | 0   |        |               |     |        |         |
|    add_ln68_1_fu_177_p2                                      | -   |        | add_ln68_1    | add | fabric | 0       |
|    add_ln68_fu_194_p2                                        | -   |        | add_ln68      | add | fabric | 0       |
|    add_ln70_fu_222_p2                                        | -   |        | add_ln70      | add | fabric | 0       |
|  + complex_matmul_Pipeline_MAT_A_COLS_I1                     | 0   |        |               |     |        |         |
|    add_ln60_fu_178_p2                                        | -   |        | add_ln60      | add | fabric | 0       |
|  + complex_matmul_Pipeline_MAT_A_COLS_R2                     | 0   |        |               |     |        |         |
|    add_ln80_fu_188_p2                                        | -   |        | add_ln80      | add | fabric | 0       |
|  + complex_matmul_Pipeline_MAT_A_COLS_R1                     | 0   |        |               |     |        |         |
|    add_ln42_fu_188_p2                                        | -   |        | add_ln42      | add | fabric | 0       |
|  + complex_matmul_Pipeline_MAT_B_ROWS_R1_MAT_B_COLS_R1       | 0   |        |               |     |        |         |
|    add_ln48_1_fu_177_p2                                      | -   |        | add_ln48_1    | add | fabric | 0       |
|    add_ln48_fu_194_p2                                        | -   |        | add_ln48      | add | fabric | 0       |
|    add_ln50_fu_222_p2                                        | -   |        | add_ln50      | add | fabric | 0       |
|  + complex_matmul_Pipeline_OUTER_ROWS_OUTER_COLS             | 151 |        |               |     |        |         |
|    add_ln90_1_fu_778_p2                                      | -   |        | add_ln90_1    | add | fabric | 0       |
|    add_ln90_fu_787_p2                                        | -   |        | add_ln90      | add | fabric | 0       |
|    mac_muladd_7ns_8ns_8ns_15_4_1_U184                        | 1   |        | mul_ln102     | mul | dsp48  | 3       |
|    mac_muladd_7ns_8ns_8ns_15_4_1_U184                        | 1   |        | add_ln102     | add | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U34                                | 1   |        | cijLocal_V    | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U98                        | 1   |        | mul_ln886     | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U99                        | 1   |        | mul_ln886_1   | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U35                                | 1   |        | mul_ln886_2   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U100                       | 1   |        | mul_ln886_3   | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U36                                | 1   |        | mul_ln886_4   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U162                       | 1   |        | mul_ln886_5   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U101                       | 1   |        | mul_ln886_6   | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U37                                | 1   |        | mul_ln886_7   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U102                       | 1   |        | mul_ln886_8   | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U38                                | 1   |        | mul_ln886_9   | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U103                       | 1   |        | mul_ln886_10  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U39                                | 1   |        | mul_ln886_11  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U104                       | 1   |        | mul_ln886_12  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U40                                | 1   |        | mul_ln886_13  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U163                       | 1   |        | mul_ln886_14  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U105                       | 1   |        | mul_ln886_15  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U41                                | 1   |        | mul_ln886_16  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U106                       | 1   |        | mul_ln886_17  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U42                                | 1   |        | mul_ln886_18  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U107                       | 1   |        | mul_ln886_19  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U43                                | 1   |        | mul_ln886_20  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U108                       | 1   |        | mul_ln886_21  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U44                                | 1   |        | mul_ln886_22  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U164                       | 1   |        | mul_ln886_23  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U109                       | 1   |        | mul_ln886_24  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U45                                | 1   |        | mul_ln886_25  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U110                       | 1   |        | mul_ln886_26  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U46                                | 1   |        | mul_ln886_27  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U165                       | 1   |        | mul_ln886_28  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U111                       | 1   |        | mul_ln886_29  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U47                                | 1   |        | mul_ln886_30  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U112                       | 1   |        | mul_ln886_31  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U48                                | 1   |        | mul_ln886_32  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U166                       | 1   |        | mul_ln886_33  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U113                       | 1   |        | mul_ln886_34  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U49                                | 1   |        | mul_ln886_35  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U114                       | 1   |        | mul_ln886_36  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U50                                | 1   |        | mul_ln886_37  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U115                       | 1   |        | mul_ln886_38  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U51                                | 1   |        | mul_ln886_39  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U116                       | 1   |        | mul_ln886_40  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U52                                | 1   |        | mul_ln886_41  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U167                       | 1   |        | mul_ln886_42  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U117                       | 1   |        | mul_ln886_43  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U53                                | 1   |        | mul_ln886_44  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U118                       | 1   |        | mul_ln886_45  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U54                                | 1   |        | mul_ln886_46  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U55                                | 1   |        | mul_ln886_47  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U168                       | 1   |        | mul_ln886_48  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U56                                | 1   |        | mul_ln886_49  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U119                       | 1   |        | mul_ln886_50  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U120                       | 1   |        | mul_ln886_51  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U57                                | 1   |        | mul_ln886_52  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U169                       | 1   |        | mul_ln886_53  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U58                                | 1   |        | mul_ln886_54  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U121                       | 1   |        | mul_ln886_55  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U59                                | 1   |        | mul_ln886_56  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U122                       | 1   |        | mul_ln886_57  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U60                                | 1   |        | mul_ln886_58  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U123                       | 1   |        | mul_ln886_59  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U124                       | 1   |        | mul_ln886_60  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U61                                | 1   |        | mul_ln886_61  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U170                       | 1   |        | mul_ln886_62  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U62                                | 1   |        | mul_ln886_63  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U125                       | 1   |        | mul_ln886_64  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U126                       | 1   |        | mul_ln886_65  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U63                                | 1   |        | mul_ln886_66  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U171                       | 1   |        | mul_ln886_67  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U64                                | 1   |        | mul_ln886_68  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U127                       | 1   |        | mul_ln886_69  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U128                       | 1   |        | mul_ln886_70  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U65                                | 1   |        | mul_ln886_71  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U172                       | 1   |        | mul_ln886_72  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U66                                | 1   |        | mul_ln886_73  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U129                       | 1   |        | mul_ln886_74  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U67                                | 1   |        | mul_ln886_75  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U130                       | 1   |        | mul_ln886_76  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U173                       | 1   |        | mul_ln886_77  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U131                       | 1   |        | mul_ln886_78  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U68                                | 1   |        | mul_ln886_79  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U69                                | 1   |        | mul_ln886_80  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U132                       | 1   |        | mul_ln886_81  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U174                       | 1   |        | mul_ln886_82  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U133                       | 1   |        | mul_ln886_83  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U134                       | 1   |        | mul_ln886_84  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U70                                | 1   |        | mul_ln886_85  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U135                       | 1   |        | mul_ln886_86  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U71                                | 1   |        | mul_ln886_87  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U175                       | 1   |        | mul_ln886_88  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U136                       | 1   |        | mul_ln886_89  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U72                                | 1   |        | mul_ln886_90  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U137                       | 1   |        | mul_ln886_91  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U73                                | 1   |        | mul_ln886_92  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U138                       | 1   |        | mul_ln886_93  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U74                                | 1   |        | mul_ln886_94  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U139                       | 1   |        | mul_ln886_95  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U75                                | 1   |        | mul_ln886_96  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U176                       | 1   |        | mul_ln886_97  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U140                       | 1   |        | mul_ln886_98  | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U76                                | 1   |        | mul_ln886_99  | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U141                       | 1   |        | mul_ln886_100 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U77                                | 1   |        | mul_ln886_101 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U177                       | 1   |        | mul_ln886_102 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U142                       | 1   |        | mul_ln886_103 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U78                                | 1   |        | mul_ln886_104 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U143                       | 1   |        | mul_ln886_105 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U79                                | 1   |        | mul_ln886_106 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U178                       | 1   |        | mul_ln886_107 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U144                       | 1   |        | mul_ln886_108 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U80                                | 1   |        | mul_ln886_109 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U81                                | 1   |        | mul_ln886_110 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U145                       | 1   |        | mul_ln886_111 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U82                                | 1   |        | mul_ln886_112 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U146                       | 1   |        | mul_ln886_113 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U179                       | 1   |        | mul_ln886_114 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U147                       | 1   |        | mul_ln886_115 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U83                                | 1   |        | mul_ln886_116 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U84                                | 1   |        | mul_ln886_117 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U148                       | 1   |        | mul_ln886_118 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U180                       | 1   |        | mul_ln886_119 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U149                       | 1   |        | mul_ln886_120 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U85                                | 1   |        | mul_ln886_121 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U86                                | 1   |        | mul_ln886_122 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U150                       | 1   |        | mul_ln886_123 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U181                       | 1   |        | mul_ln886_124 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U151                       | 1   |        | mul_ln886_125 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U87                                | 1   |        | mul_ln886_126 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U88                                | 1   |        | mul_ln886_127 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U152                       | 1   |        | mul_ln886_128 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U89                                | 1   |        | mul_ln886_129 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U153                       | 1   |        | mul_ln886_130 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U90                                | 1   |        | mul_ln886_131 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U154                       | 1   |        | mul_ln886_132 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U182                       | 1   |        | mul_ln886_133 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U155                       | 1   |        | mul_ln886_134 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U91                                | 1   |        | mul_ln886_135 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U92                                | 1   |        | mul_ln886_136 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U156                       | 1   |        | mul_ln886_137 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U183                       | 1   |        | mul_ln886_138 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U157                       | 1   |        | mul_ln886_139 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U93                                | 1   |        | mul_ln886_140 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U94                                | 1   |        | mul_ln886_141 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U158                       | 1   |        | mul_ln886_142 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U95                                | 1   |        | mul_ln886_143 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U159                       | 1   |        | mul_ln886_144 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U96                                | 1   |        | mul_ln886_145 | mul | dsp48  | 3       |
|    mul_mul_16s_16s_16_4_1_U97                                | 1   |        | mul_ln886_146 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U160                       | 1   |        | mul_ln886_147 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U161                       | 1   |        | mul_ln886_148 | mul | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U160                       | 1   |        | add_ln886     | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U159                       | 1   |        | add_ln886_1   | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U157                       | 1   |        | add_ln886_3   | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U158                       | 1   |        | add_ln886_4   | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U183                       | 1   |        | add_ln886_5   | add | dsp48  | 3       |
|    add_ln886_6_fu_6398_p2                                    | -   |        | add_ln886_6   | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U153                       | 1   |        | add_ln886_8   | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U154                       | 1   |        | add_ln886_9   | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U155                       | 1   |        | add_ln886_11  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U156                       | 1   |        | add_ln886_12  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U182                       | 1   |        | add_ln886_13  | add | dsp48  | 3       |
|    add_ln886_14_fu_6402_p2                                   | -   |        | add_ln886_14  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U145                       | 1   |        | add_ln886_17  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U146                       | 1   |        | add_ln886_18  | add | dsp48  | 3       |
|    add_ln886_19_fu_6378_p2                                   | -   |        | add_ln886_19  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U147                       | 1   |        | add_ln886_20  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U148                       | 1   |        | add_ln886_21  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U179                       | 1   |        | add_ln886_22  | add | dsp48  | 3       |
|    add_ln886_23_fu_6406_p2                                   | -   |        | add_ln886_23  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U149                       | 1   |        | add_ln886_25  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U150                       | 1   |        | add_ln886_26  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U180                       | 1   |        | add_ln886_27  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U151                       | 1   |        | add_ln886_29  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U152                       | 1   |        | add_ln886_30  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U181                       | 1   |        | add_ln886_31  | add | dsp48  | 3       |
|    add_ln886_32_fu_6410_p2                                   | -   |        | add_ln886_32  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U129                       | 1   |        | add_ln886_36  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U130                       | 1   |        | add_ln886_37  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U131                       | 1   |        | add_ln886_39  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U132                       | 1   |        | add_ln886_40  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U173                       | 1   |        | add_ln886_41  | add | dsp48  | 3       |
|    add_ln886_42_fu_6414_p2                                   | -   |        | add_ln886_42  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U133                       | 1   |        | add_ln886_44  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U134                       | 1   |        | add_ln886_45  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U174                       | 1   |        | add_ln886_46  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U135                       | 1   |        | add_ln886_48  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U136                       | 1   |        | add_ln886_49  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U175                       | 1   |        | add_ln886_50  | add | dsp48  | 3       |
|    add_ln886_51_fu_6418_p2                                   | -   |        | add_ln886_51  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U137                       | 1   |        | add_ln886_54  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U138                       | 1   |        | add_ln886_55  | add | dsp48  | 3       |
|    add_ln886_56_fu_6382_p2                                   | -   |        | add_ln886_56  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U139                       | 1   |        | add_ln886_57  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U140                       | 1   |        | add_ln886_58  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U176                       | 1   |        | add_ln886_59  | add | dsp48  | 3       |
|    add_ln886_60_fu_6422_p2                                   | -   |        | add_ln886_60  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U141                       | 1   |        | add_ln886_62  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U142                       | 1   |        | add_ln886_63  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U177                       | 1   |        | add_ln886_64  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U143                       | 1   |        | add_ln886_66  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U144                       | 1   |        | add_ln886_67  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U178                       | 1   |        | add_ln886_68  | add | dsp48  | 3       |
|    add_ln886_69_fu_6426_p2                                   | -   |        | add_ln886_69  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U98                        | 1   |        | add_ln886_74  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U99                        | 1   |        | add_ln886_75  | add | dsp48  | 3       |
|    add_ln886_76_fu_6386_p2                                   | -   |        | add_ln886_76  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U100                       | 1   |        | add_ln886_77  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U101                       | 1   |        | add_ln886_78  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U162                       | 1   |        | add_ln886_79  | add | dsp48  | 3       |
|    add_ln886_80_fu_6430_p2                                   | -   |        | add_ln886_80  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U102                       | 1   |        | add_ln886_82  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U103                       | 1   |        | add_ln886_83  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U104                       | 1   |        | add_ln886_85  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U105                       | 1   |        | add_ln886_86  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U163                       | 1   |        | add_ln886_87  | add | dsp48  | 3       |
|    add_ln886_88_fu_6434_p2                                   | -   |        | add_ln886_88  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U106                       | 1   |        | add_ln886_91  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U107                       | 1   |        | add_ln886_92  | add | dsp48  | 3       |
|    add_ln886_93_fu_6390_p2                                   | -   |        | add_ln886_93  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U108                       | 1   |        | add_ln886_94  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U109                       | 1   |        | add_ln886_95  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U164                       | 1   |        | add_ln886_96  | add | dsp48  | 3       |
|    add_ln886_97_fu_6438_p2                                   | -   |        | add_ln886_97  | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U110                       | 1   |        | add_ln886_99  | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U111                       | 1   |        | add_ln886_100 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U165                       | 1   |        | add_ln886_101 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U112                       | 1   |        | add_ln886_103 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U113                       | 1   |        | add_ln886_104 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U166                       | 1   |        | add_ln886_105 | add | dsp48  | 3       |
|    add_ln886_106_fu_6442_p2                                  | -   |        | add_ln886_106 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U114                       | 1   |        | add_ln886_110 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U115                       | 1   |        | add_ln886_111 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U116                       | 1   |        | add_ln886_113 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U117                       | 1   |        | add_ln886_114 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U167                       | 1   |        | add_ln886_115 | add | dsp48  | 3       |
|    add_ln886_116_fu_6446_p2                                  | -   |        | add_ln886_116 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U118                       | 1   |        | add_ln886_118 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U119                       | 1   |        | add_ln886_119 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U168                       | 1   |        | add_ln886_120 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U120                       | 1   |        | add_ln886_122 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U121                       | 1   |        | add_ln886_123 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U169                       | 1   |        | add_ln886_124 | add | dsp48  | 3       |
|    add_ln886_125_fu_6450_p2                                  | -   |        | add_ln886_125 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U122                       | 1   |        | add_ln886_128 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U123                       | 1   |        | add_ln886_129 | add | dsp48  | 3       |
|    add_ln886_130_fu_6394_p2                                  | -   |        | add_ln886_130 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U124                       | 1   |        | add_ln886_131 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U125                       | 1   |        | add_ln886_132 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U170                       | 1   |        | add_ln886_133 | add | dsp48  | 3       |
|    add_ln886_134_fu_6454_p2                                  | -   |        | add_ln886_134 | add | fabric | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U126                       | 1   |        | add_ln886_136 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U127                       | 1   |        | add_ln886_137 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U171                       | 1   |        | add_ln886_138 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U128                       | 1   |        | add_ln886_140 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U161                       | 1   |        | add_ln886_141 | add | dsp48  | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U172                       | 1   |        | add_ln886_142 | add | dsp48  | 3       |
|    add_ln886_143_fu_6458_p2                                  | -   |        | add_ln886_143 | add | fabric | 0       |
|    sub_ln887_fu_6664_p2                                      | -   |        | sub_ln887     | sub | fabric | 0       |
|    add_ln886_149_fu_6669_p2                                  | -   |        | add_ln886_149 | add | fabric | 0       |
|    add_ln92_fu_825_p2                                        | -   |        | add_ln92      | add | fabric | 0       |
|  + complex_matmul_Pipeline_VITIS_LOOP_113_3_VITIS_LOOP_114_4 | 2   |        |               |     |        |         |
|    add_ln113_1_fu_226_p2                                     | -   |        | add_ln113_1   | add | fabric | 0       |
|    add_ln113_fu_238_p2                                       | -   |        | add_ln113     | add | fabric | 0       |
|    mac_muladd_7ns_8ns_8ns_15_4_1_U194                        | 1   |        | mul_ln115     | mul | dsp48  | 3       |
|    mul_mul_7ns_10ns_17_4_1_U193                              | 1   |        | mul_ln113     | mul | dsp48  | 3       |
|    mac_muladd_7ns_8ns_8ns_15_4_1_U194                        | 1   |        | add_ln115_2   | add | dsp48  | 3       |
|    add_ln116_fu_356_p2                                       | -   |        | add_ln116     | add | fabric | 0       |
|    add_ln114_fu_270_p2                                       | -   |        | add_ln114     | add | fabric | 0       |
+--------------------------------------------------------------+-----+--------+---------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------+------+------+--------+-------------+---------+------+---------+
| Name             | BRAM | URAM | Pragma | Variable    | Storage | Impl | Latency |
+------------------+------+------+--------+-------------+---------+------+---------+
| + complex_matmul | 265  | 0    |        |             |         |      |         |
|   MatA_V_U       | 134  | -    |        | MatA_V      | ram_s2p | auto | 1       |
|   MatB_V_U       | 134  | -    |        | MatB_V      | ram_1p  | auto | 1       |
|   MatC_real_V_U  | 32   | -    |        | MatC_real_V | ram_t2p | auto | 1       |
|   MatC_imag_V_U  | 32   | -    |        | MatC_imag_V | ram_t2p | auto | 1       |
+------------------+------+------+--------+-------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+---------------+------------------------------------------------------+----------------------------------------------------+
| Type          | Options                                              | Location                                           |
+---------------+------------------------------------------------------+----------------------------------------------------+
| interface     | m_axi depth=1 port=MatA_DRAM offset=slave bundle=mem | complex_matmul.cpp:18 in complex_matmul, MatA_DRAM |
| interface     | m_axi depth=1 port=MatB_DRAM offset=slave bundle=mem | complex_matmul.cpp:19 in complex_matmul, MatB_DRAM |
| interface     | m_axi depth=1 port=MatC_DRAM offset=slave bundle=mem | complex_matmul.cpp:20 in complex_matmul, MatC_DRAM |
| interface     | s_axilite port=return                                | complex_matmul.cpp:22 in complex_matmul, return    |
| array_reshape | variable=MatA complete dim=2                         | complex_matmul.cpp:30 in complex_matmul, MatA      |
| array_reshape | variable=MatB complete dim=1                         | complex_matmul.cpp:31 in complex_matmul, MatB      |
| pipeline      | II=1                                                 | complex_matmul.cpp:93 in complex_matmul            |
+---------------+------------------------------------------------------+----------------------------------------------------+


