# i281 CPU

![Architecture Diagram](docs/Multicycle%20Datapath.png)

A multicycle CPU, with GCD instruction implemented.

### Read the full report here: [report.pdf](report.pdf)

### Read the multicycle control FSM state tables here: [state_tables.xlsx](state_tables.xlsx) and [src/Control FSM/controlfsm.v](src/Control%20FSM/controlfsm.v)

Group Members: Shridhar Patil, Jai Bellare, Visharad Srivastava

An 8-bit multicycle CPU, made for the course project of IITB's EE224: Digital Systems, guided by Prof. Sachin Patkar.

Based on the course project of [CprE 2810](https://www.ece.iastate.edu/~alexs/classes/2024_Fall_2810/), taught by Prof. Alexander Stoytchev at Iowa State University.

References: 
1. [i281 CPU Architecture Slides](https://www.ece.iastate.edu/~alexs/classes/2024_Fall_2810/slides_PDF/41_i281_CPU_Architecture.pdf)
2. [i281 Hardware Desciption Video](https://www.youtube.com/watch?v=WbbeK8TZ0AM)
3. [i281 Simulator](https://www.ece.iastate.edu/~alexs/classes/i281_simulator/index.html)

