// Seed: 4054721245
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    output tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 module_0,
    output supply0 id_6
);
  assign id_2 = id_0;
  wire id_8;
endmodule
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input wor id_2,
    input tri0 module_1,
    input tri1 id_4,
    input wor id_5,
    output tri1 id_6,
    input supply0 id_7,
    input uwire id_8,
    input wor id_9,
    input uwire id_10,
    output tri0 id_11,
    input wand id_12,
    output wor id_13,
    output supply1 id_14,
    input tri0 id_15,
    output tri0 id_16,
    input supply0 id_17,
    output wor id_18
);
  assign id_18 = 1;
  always @(1 or id_9) begin
    id_11 = id_8;
  end
  module_0(
      id_4, id_16, id_6, id_4, id_8, id_2, id_6
  );
endmodule
