// Seed: 852294520
module module_0 (
    output tri   id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    output tri0  id_3,
    output uwire id_4,
    output tri   id_5,
    input  wire  id_6,
    output wor   id_7
);
  assign id_4 = id_6.sum - id_2;
  logic id_9 = 1;
endmodule
module module_1 #(
    parameter id_21 = 32'd2
) (
    input uwire id_0,
    input wor id_1,
    input tri1 id_2,
    output uwire id_3,
    input tri id_4,
    input supply1 id_5,
    output wor id_6,
    input supply1 id_7
    , id_24,
    input supply1 id_8,
    output tri id_9,
    input wor id_10,
    input tri id_11,
    input tri1 id_12,
    input tri1 id_13,
    output logic id_14,
    input supply0 id_15,
    input uwire id_16,
    input tri id_17,
    input supply0 id_18,
    output supply1 id_19,
    output tri0 id_20,
    output wand _id_21,
    output tri id_22
);
  always_ff id_14 = id_16;
  logic [-1 : id_21] id_25;
  assign id_14 = id_8 == id_4;
  assign id_22 = id_16;
  assign id_25 = 1;
  assign id_24 = 1'b0;
  wire [-1 'b0 ^  -1 : -1] id_26, id_27;
  module_0 modCall_1 (
      id_19,
      id_10,
      id_5,
      id_9,
      id_3,
      id_3,
      id_2,
      id_9
  );
  assign modCall_1.id_3 = 0;
endmodule
