# ============================================
# CACTI 配置檔 - 用於測試 iReg/oReg 和 SA 的 PPA
# 針對 CIM / Ising Machine 架構 (1024-bit 寬度)
# ============================================

# Cache size: 設一個小數字，重點是寬度不是容量
-size (bytes) 4096

# 關鍵！128 bytes = 1024 bits，強迫 CACTI 安排 1024 個 SA
-block size (bytes) 128

# Direct mapped，簡化結構
-associativity 1

# 單一讀寫端口
-read-write port 1
-exclusive read port 0
-exclusive write port 0
-single ended read ports 0

# 單一 bank
-UCA bank count 1

# 製程技術 - 設定成跟你的 RRAM 論文相近的製程
# 可選: 0.032 (32nm), 0.040 (40nm), 0.045 (45nm), 0.065 (65nm)
-technology (u) 0.065

# 以下參數對於 SRAM/Register 模式不太重要
-page size (bits) 8192 
-burst length 8
-internal prefetch width 8

# SRAM cell type (用於暫存器/SRAM)
# itrs-hp: 高性能
-Data array cell type - "itrs-hp"
-Data array peripheral type - "itrs-hp"
-Tag array cell type - "itrs-hp"
-Tag array peripheral type - "itrs-hp"

# 關鍵！輸出位寬 1024 bits，直接決定 iReg 和 oReg 的規模
-output/input bus width 1024

# 操作溫度
-operating temperature (K) 350

# 重要: 設為 "ram" 模式，結構比較單純（無 tag array）
-cache type "ram"

# Tag size
-tag size (b) "default"

# Access mode - fast 模式
-access mode (normal, sequential, fast) - "fast"

# 設計目標 - 面積優先
-design objective (weight delay, dynamic power, leakage power, cycle time, area) 0:0:0:0:100
-deviate (delay, dynamic power, leakage power, cycle time, area) 100:100000:100000:100000:100000

-Optimize ED or ED^2 (ED, ED^2, NONE): "NONE"

-Cache model (NUCA, UCA)  - "UCA"
-NUCA bank count 0

-Wire signalling (fullswing, lowswing, default) - "Global_10"
-Wire inside mat - "global"
-Wire outside mat - "global"

-Interconnect projection - "conservative"

-Core count 8
-Cache level (L2/L3) - "L3"

# 不加 ECC (純暫存器)
-Add ECC - "false"

# 詳細輸出 (會顯示 SA 的 PPA)
-Print level (DETAILED, CONCISE) - "DETAILED"
-Print input parameters - "true"

-Force cache config - "false"
-Ndwl 1
-Ndbl 1
-Nspd 1
-Ndcm 1
-Ndsam1 1
-Ndsam2 1

