INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/4bitMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twobitMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/CRA32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CRA32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/CRA48bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CRA48bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/eightBitCRA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eightBitCRA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/fourBitFullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBitFullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/fourBitVedic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBitVedic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/sixBitFullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sixBitFullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/sixteenBitCRA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sixteenBitCRA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/twelveBitCRA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twelveBitCRA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/twentyfourBitCRA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twentyfourBitCRA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/vedic16_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vedic16_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/vedic32_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vedic32_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sources_1/new/vedic8_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vedic8_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matthew/vedicMultiplier/vedicMultiplier.srcs/sim_1/new/vedic16-16_TB.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ThirtyTwobit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matthew/vedicMultiplier/vedicMultiplier.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
