library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity mux2sel is
	generic(n : integer := 4);
	port(	I1 : in std_logic_vector(n-1 downto 0);
			I2 : in std_logic_vector(n-1 downto 0);
			S	: in std_logic;
			O	: out std_logic_vector(n-1 downto 0));
end mux2sel;

architecture b_mux2sel of mux2sel is
begin
process(I1,I2,S)
	begin
		case S is
			when '0' => O <= IA;
			when '1' => O <= IB;
		end case;
	end process;
end b_mux2sel;