// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module ShuttleFetchBuffer(	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7]
  input         clock,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7]
  input         reset,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7]
  output        io_enq_ready,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input         io_enq_valid,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input         io_enq_bits_next_pc_valid,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input  [39:0] io_enq_bits_next_pc_bits,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input         io_enq_bits_edge_inst,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input  [31:0] io_enq_bits_insts_0,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input  [31:0] io_enq_bits_insts_1,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input  [31:0] io_enq_bits_insts_2,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input  [31:0] io_enq_bits_insts_3,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input  [31:0] io_enq_bits_exp_insts_0,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input  [31:0] io_enq_bits_exp_insts_1,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input  [31:0] io_enq_bits_exp_insts_2,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input  [31:0] io_enq_bits_exp_insts_3,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input  [39:0] io_enq_bits_pcs_0,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input  [39:0] io_enq_bits_pcs_1,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input  [39:0] io_enq_bits_pcs_2,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input  [39:0] io_enq_bits_pcs_3,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input  [3:0]  io_enq_bits_mask,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input         io_enq_bits_btb_resp_valid,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input  [5:0]  io_enq_bits_btb_resp_bits_entry,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input  [7:0]  io_enq_bits_btb_resp_bits_bht_history,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input  [2:0]  io_enq_bits_ras_head,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input         io_enq_bits_xcpt_pf_if,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input         io_enq_bits_xcpt_ae_if,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input         io_deq_0_ready,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output        io_deq_0_valid,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output [31:0] io_deq_0_bits_inst,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output [31:0] io_deq_0_bits_raw_inst,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output [39:0] io_deq_0_bits_pc,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output        io_deq_0_bits_edge_inst,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output        io_deq_0_bits_rvc,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output        io_deq_0_bits_btb_resp_valid,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output [5:0]  io_deq_0_bits_btb_resp_bits_entry,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output [7:0]  io_deq_0_bits_btb_resp_bits_bht_history,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output        io_deq_0_bits_sfb_br,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output        io_deq_0_bits_next_pc_valid,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output [39:0] io_deq_0_bits_next_pc_bits,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output [2:0]  io_deq_0_bits_ras_head,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output        io_deq_0_bits_xcpt,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output [63:0] io_deq_0_bits_xcpt_cause,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output [1:0]  io_deq_0_bits_mem_size,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input         io_deq_1_ready,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output        io_deq_1_valid,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output [31:0] io_deq_1_bits_inst,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output [31:0] io_deq_1_bits_raw_inst,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output [39:0] io_deq_1_bits_pc,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output        io_deq_1_bits_edge_inst,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output        io_deq_1_bits_rvc,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output        io_deq_1_bits_btb_resp_valid,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output [5:0]  io_deq_1_bits_btb_resp_bits_entry,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output [7:0]  io_deq_1_bits_btb_resp_bits_bht_history,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output        io_deq_1_bits_sfb_br,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output        io_deq_1_bits_next_pc_valid,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output [39:0] io_deq_1_bits_next_pc_bits,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output [2:0]  io_deq_1_bits_ras_head,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output        io_deq_1_bits_xcpt,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output [63:0] io_deq_1_bits_xcpt_cause,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  output [1:0]  io_deq_1_bits_mem_size,	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
  input         io_clear	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
);

  reg         ram_0_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [31:0] ram_0_bits_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [31:0] ram_0_bits_raw_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [39:0] ram_0_bits_pc;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_0_bits_edge_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_0_bits_rvc;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_0_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [5:0]  ram_0_bits_btb_resp_bits_entry;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [7:0]  ram_0_bits_btb_resp_bits_bht_history;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_0_bits_sfb_br;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_0_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [39:0] ram_0_bits_next_pc_bits;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [2:0]  ram_0_bits_ras_head;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_0_bits_xcpt;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [63:0] ram_0_bits_xcpt_cause;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [1:0]  ram_0_bits_mem_size;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_1_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [31:0] ram_1_bits_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [31:0] ram_1_bits_raw_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [39:0] ram_1_bits_pc;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_1_bits_edge_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_1_bits_rvc;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_1_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [5:0]  ram_1_bits_btb_resp_bits_entry;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [7:0]  ram_1_bits_btb_resp_bits_bht_history;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_1_bits_sfb_br;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_1_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [39:0] ram_1_bits_next_pc_bits;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [2:0]  ram_1_bits_ras_head;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_1_bits_xcpt;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [63:0] ram_1_bits_xcpt_cause;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [1:0]  ram_1_bits_mem_size;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_2_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [31:0] ram_2_bits_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [31:0] ram_2_bits_raw_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [39:0] ram_2_bits_pc;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_2_bits_edge_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_2_bits_rvc;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_2_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [5:0]  ram_2_bits_btb_resp_bits_entry;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [7:0]  ram_2_bits_btb_resp_bits_bht_history;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_2_bits_sfb_br;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_2_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [39:0] ram_2_bits_next_pc_bits;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [2:0]  ram_2_bits_ras_head;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_2_bits_xcpt;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [63:0] ram_2_bits_xcpt_cause;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [1:0]  ram_2_bits_mem_size;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_3_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [31:0] ram_3_bits_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [31:0] ram_3_bits_raw_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [39:0] ram_3_bits_pc;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_3_bits_edge_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_3_bits_rvc;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_3_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [5:0]  ram_3_bits_btb_resp_bits_entry;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [7:0]  ram_3_bits_btb_resp_bits_bht_history;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_3_bits_sfb_br;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_3_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [39:0] ram_3_bits_next_pc_bits;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [2:0]  ram_3_bits_ras_head;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_3_bits_xcpt;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [63:0] ram_3_bits_xcpt_cause;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [1:0]  ram_3_bits_mem_size;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_4_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [31:0] ram_4_bits_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [31:0] ram_4_bits_raw_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [39:0] ram_4_bits_pc;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_4_bits_edge_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_4_bits_rvc;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_4_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [5:0]  ram_4_bits_btb_resp_bits_entry;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [7:0]  ram_4_bits_btb_resp_bits_bht_history;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_4_bits_sfb_br;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_4_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [39:0] ram_4_bits_next_pc_bits;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [2:0]  ram_4_bits_ras_head;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_4_bits_xcpt;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [63:0] ram_4_bits_xcpt_cause;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [1:0]  ram_4_bits_mem_size;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_5_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [31:0] ram_5_bits_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [31:0] ram_5_bits_raw_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [39:0] ram_5_bits_pc;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_5_bits_edge_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_5_bits_rvc;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_5_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [5:0]  ram_5_bits_btb_resp_bits_entry;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [7:0]  ram_5_bits_btb_resp_bits_bht_history;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_5_bits_sfb_br;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_5_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [39:0] ram_5_bits_next_pc_bits;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [2:0]  ram_5_bits_ras_head;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_5_bits_xcpt;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [63:0] ram_5_bits_xcpt_cause;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [1:0]  ram_5_bits_mem_size;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_6_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [31:0] ram_6_bits_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [31:0] ram_6_bits_raw_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [39:0] ram_6_bits_pc;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_6_bits_edge_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_6_bits_rvc;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_6_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [5:0]  ram_6_bits_btb_resp_bits_entry;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [7:0]  ram_6_bits_btb_resp_bits_bht_history;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_6_bits_sfb_br;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_6_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [39:0] ram_6_bits_next_pc_bits;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [2:0]  ram_6_bits_ras_head;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg         ram_6_bits_xcpt;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [63:0] ram_6_bits_xcpt_cause;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [1:0]  ram_6_bits_mem_size;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16]
  reg  [6:0]  enq_ptr;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:29:24]
  reg  [6:0]  deq_ptr;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:30:24]
  wire [1:0]  _GEN = {1'h0, io_enq_bits_mask[0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:32:57, generators/shuttle/src/main/scala/util/Utils.scala:17:29]
  wire [1:0]  _GEN_0 = {1'h0, io_enq_bits_mask[1]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:32:57, generators/shuttle/src/main/scala/util/Utils.scala:17:29]
  wire [1:0]  _GEN_1 = {1'h0, io_enq_bits_mask[2]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:32:57, generators/shuttle/src/main/scala/util/Utils.scala:17:29]
  wire [1:0]  _GEN_2 = {1'h0, io_enq_bits_mask[3]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:32:57, generators/shuttle/src/main/scala/util/Utils.scala:17:29]
  wire [3:0]  _io_enq_ready_T_22 = {1'h0, {1'h0, {1'h0, ram_0_valid} + {1'h0, ram_1_valid} + {1'h0, ram_2_valid}} + {1'h0, {1'h0, ram_3_valid} + {1'h0, ram_4_valid}} + {1'h0, {1'h0, ram_5_valid} + {1'h0, ram_6_valid}}} + {1'h0, {1'h0, _GEN + _GEN_0} + {1'h0, _GEN_1 + _GEN_2}};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :32:{27,46,57}, generators/shuttle/src/main/scala/util/Utils.scala:17:29]
  wire        _out_uop_WIRE_114 = deq_ptr[0] & ram_0_valid | deq_ptr[1] & ram_1_valid | deq_ptr[2] & ram_2_valid | deq_ptr[3] & ram_3_valid | deq_ptr[4] & ram_4_valid | deq_ptr[5] & ram_5_valid | deq_ptr[6] & ram_6_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :30:24, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  wire        _out_uop_WIRE_229 = deq_ptr[6] & ram_0_valid | deq_ptr[0] & ram_1_valid | deq_ptr[1] & ram_2_valid | deq_ptr[2] & ram_3_valid | deq_ptr[3] & ram_4_valid | deq_ptr[4] & ram_5_valid | deq_ptr[5] & ram_6_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :30:24, :69:26, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  `ifndef SYNTHESIS	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:120:13]
    always @(posedge clock) begin	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:120:13]
      if (io_deq_1_ready & ~reset & ~io_deq_0_ready) begin	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:120:13]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:120:13]
          $error("Assertion failed\n    at FetchBuffer.scala:120 assert(io.deq.take(i).map(_.ready).reduce(_&&_))\n");	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:120:13]
        if (`STOP_COND_)	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:120:13]
          $fatal;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:120:13]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire [13:0] enq_ptr_full = {7'h0, enq_ptr} << {1'h0, _GEN + _GEN_0} + {1'h0, _GEN_1 + _GEN_2};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:29:24, :32:57, :75:16, :89:44, :103:45, generators/shuttle/src/main/scala/util/Utils.scala:17:29]
  wire [1:0]  _GEN_3 = io_enq_bits_mask[2:1] | io_enq_bits_mask[3:2];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:39:39, generators/shuttle/src/main/scala/util/Utils.scala:17:{29,45}]
  wire [9:0]  _GEN_4 = {io_enq_bits_exp_insts_0[14:12], io_enq_bits_exp_insts_0[6:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:43:61]
  wire        in_uops_0_valid = io_enq_valid & io_enq_bits_mask[0];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:32:57, :44:52]
  wire        in_uops_0_bits_sfb_br = (_GEN_4 == 10'hE3 | _GEN_4 == 10'h2E3 | _GEN_4 == 10'h3E3 | _GEN_4 == 10'h63 | _GEN_4 == 10'h263 | _GEN_4 == 10'h363) & {{20{io_enq_bits_exp_insts_0[31]}}, io_enq_bits_exp_insts_0[7], io_enq_bits_exp_insts_0[30:25], io_enq_bits_exp_insts_0[11:8]} == {30'h1, &(io_enq_bits_insts_0[1:0])} & ~io_enq_bits_next_pc_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1341:44, :1346:39, :1347:62, :1349:57, :1355:8, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:42:{35,41}, :43:61, :52:{91,114,117}]
  wire        in_uops_0_bits_next_pc_valid = io_enq_bits_next_pc_valid & io_enq_bits_mask[0] & ~(_GEN_3[0] | io_enq_bits_mask[3]);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:39:39, :40:{41,43}, :54:{65,82}, generators/shuttle/src/main/scala/util/Utils.scala:17:{29,45}]
  wire        in_uops_3_bits_xcpt = io_enq_bits_xcpt_pf_if | io_enq_bits_xcpt_ae_if;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:60:52]
  wire [63:0] in_uops_3_bits_xcpt_cause = {60'h0, io_enq_bits_xcpt_pf_if ? 4'hC : 4'h1};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:62:{32,38}]
  wire [9:0]  _GEN_5 = {io_enq_bits_exp_insts_1[14:12], io_enq_bits_exp_insts_1[6:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:43:61]
  wire        in_uops_1_valid = io_enq_valid & io_enq_bits_mask[1];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:32:57, :44:52]
  wire        in_uops_1_bits_sfb_br = (_GEN_5 == 10'hE3 | _GEN_5 == 10'h2E3 | _GEN_5 == 10'h3E3 | _GEN_5 == 10'h63 | _GEN_5 == 10'h263 | _GEN_5 == 10'h363) & {{20{io_enq_bits_exp_insts_1[31]}}, io_enq_bits_exp_insts_1[7], io_enq_bits_exp_insts_1[30:25], io_enq_bits_exp_insts_1[11:8]} == {30'h1, &(io_enq_bits_insts_1[1:0])} & ~io_enq_bits_next_pc_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1341:44, :1346:39, :1347:62, :1349:57, :1355:8, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:42:{35,41}, :43:61, :52:{91,114,117}]
  wire        in_uops_1_bits_next_pc_valid = io_enq_bits_next_pc_valid & io_enq_bits_mask[1] & ~(_GEN_3[1]);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:40:{41,43}, :54:{65,82}, generators/shuttle/src/main/scala/util/Utils.scala:17:{29,45}]
  wire [9:0]  _GEN_6 = {io_enq_bits_exp_insts_2[14:12], io_enq_bits_exp_insts_2[6:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:43:61]
  wire        in_uops_2_valid = io_enq_valid & io_enq_bits_mask[2];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:32:57, :44:52]
  wire        in_uops_2_bits_sfb_br = (_GEN_6 == 10'hE3 | _GEN_6 == 10'h2E3 | _GEN_6 == 10'h3E3 | _GEN_6 == 10'h63 | _GEN_6 == 10'h263 | _GEN_6 == 10'h363) & {{20{io_enq_bits_exp_insts_2[31]}}, io_enq_bits_exp_insts_2[7], io_enq_bits_exp_insts_2[30:25], io_enq_bits_exp_insts_2[11:8]} == {30'h1, &(io_enq_bits_insts_2[1:0])} & ~io_enq_bits_next_pc_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1341:44, :1346:39, :1347:62, :1349:57, :1355:8, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:42:{35,41}, :43:61, :52:{91,114,117}]
  wire        in_uops_2_bits_next_pc_valid = io_enq_bits_next_pc_valid & io_enq_bits_mask[2] & ~(io_enq_bits_mask[3]);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:39:39, :40:{41,43}, :54:{65,82}, generators/shuttle/src/main/scala/util/Utils.scala:17:29]
  wire [9:0]  _GEN_7 = {io_enq_bits_exp_insts_3[14:12], io_enq_bits_exp_insts_3[6:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:43:61]
  wire        in_uops_3_valid = io_enq_valid & io_enq_bits_mask[3];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:32:57, :44:52]
  wire        in_uops_3_bits_sfb_br = (_GEN_7 == 10'hE3 | _GEN_7 == 10'h2E3 | _GEN_7 == 10'h3E3 | _GEN_7 == 10'h63 | _GEN_7 == 10'h263 | _GEN_7 == 10'h363) & {{20{io_enq_bits_exp_insts_3[31]}}, io_enq_bits_exp_insts_3[7], io_enq_bits_exp_insts_3[30:25], io_enq_bits_exp_insts_3[11:8]} == {30'h1, &(io_enq_bits_insts_3[1:0])} & ~io_enq_bits_next_pc_valid;	// @[generators/rocket-chip/src/main/scala/rocket/RocketCore.scala:1341:44, :1346:39, :1347:62, :1349:57, :1355:8, generators/rocket-chip/src/main/scala/util/package.scala:81:59, generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:42:{35,41}, :43:61, :52:{91,114,117}]
  wire        in_uops_3_bits_next_pc_valid = io_enq_bits_next_pc_valid & io_enq_bits_mask[3];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:39:39, :54:65, generators/shuttle/src/main/scala/util/Utils.scala:17:29]
  wire        write_mask_0_0 = enq_ptr[0] & in_uops_0_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:29:24, :44:52, :84:{33,37}]
  wire        write_mask_1_0 = enq_ptr[1] & in_uops_0_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:29:24, :44:52, :84:{33,37}]
  wire        write_mask_2_0 = enq_ptr[2] & in_uops_0_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:29:24, :44:52, :84:{33,37}]
  wire        write_mask_3_0 = enq_ptr[3] & in_uops_0_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:29:24, :44:52, :84:{33,37}]
  wire        write_mask_4_0 = enq_ptr[4] & in_uops_0_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:29:24, :44:52, :84:{33,37}]
  wire        write_mask_5_0 = enq_ptr[5] & in_uops_0_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:29:24, :44:52, :84:{33,37}]
  wire        write_mask_6_0 = enq_ptr[6] & in_uops_0_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:29:24, :44:52, :84:{33,37}]
  wire [6:0]  _GEN_8 = in_uops_0_valid ? {enq_ptr[5:0], enq_ptr[6]} : enq_ptr;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:29:24, :44:52, :69:26, :84:33, :86:17]
  wire        write_mask_0_1 = _GEN_8[0] & in_uops_1_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:44:52, :84:{33,37}, :86:17]
  wire        write_mask_1_1 = _GEN_8[1] & in_uops_1_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:44:52, :84:{33,37}, :86:17]
  wire        write_mask_2_1 = _GEN_8[2] & in_uops_1_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:44:52, :84:{33,37}, :86:17]
  wire        write_mask_3_1 = _GEN_8[3] & in_uops_1_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:44:52, :84:{33,37}, :86:17]
  wire        write_mask_4_1 = _GEN_8[4] & in_uops_1_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:44:52, :84:{33,37}, :86:17]
  wire        write_mask_5_1 = _GEN_8[5] & in_uops_1_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:44:52, :84:{33,37}, :86:17]
  wire        write_mask_6_1 = _GEN_8[6] & in_uops_1_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:44:52, :84:{33,37}, :86:17]
  wire [6:0]  _GEN_9 = in_uops_1_valid ? {_GEN_8[5:0], _GEN_8[6]} : _GEN_8;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:44:52, :69:26, :84:33, :86:17]
  wire        write_mask_0_2 = _GEN_9[0] & in_uops_2_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:44:52, :84:{33,37}, :86:17]
  wire        write_mask_1_2 = _GEN_9[1] & in_uops_2_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:44:52, :84:{33,37}, :86:17]
  wire        write_mask_2_2 = _GEN_9[2] & in_uops_2_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:44:52, :84:{33,37}, :86:17]
  wire        write_mask_3_2 = _GEN_9[3] & in_uops_2_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:44:52, :84:{33,37}, :86:17]
  wire        write_mask_4_2 = _GEN_9[4] & in_uops_2_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:44:52, :84:{33,37}, :86:17]
  wire        write_mask_5_2 = _GEN_9[5] & in_uops_2_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:44:52, :84:{33,37}, :86:17]
  wire        write_mask_6_2 = _GEN_9[6] & in_uops_2_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:44:52, :84:{33,37}, :86:17]
  wire [6:0]  _GEN_10 = in_uops_2_valid ? {_GEN_9[5:0], _GEN_9[6]} : _GEN_9;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:44:52, :69:26, :84:33, :86:17]
  wire        write_mask_0_3 = _GEN_10[0] & in_uops_3_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:44:52, :84:{33,37}, :86:17]
  wire        write_mask_1_3 = _GEN_10[1] & in_uops_3_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:44:52, :84:{33,37}, :86:17]
  wire        write_mask_2_3 = _GEN_10[2] & in_uops_3_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:44:52, :84:{33,37}, :86:17]
  wire        write_mask_3_3 = _GEN_10[3] & in_uops_3_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:44:52, :84:{33,37}, :86:17]
  wire        write_mask_4_3 = _GEN_10[4] & in_uops_3_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:44:52, :84:{33,37}, :86:17]
  wire        write_mask_5_3 = _GEN_10[5] & in_uops_3_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:44:52, :84:{33,37}, :86:17]
  wire        write_mask_6_3 = _GEN_10[6] & in_uops_3_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:44:52, :84:{33,37}, :86:17]
  wire        _GEN_11 = ~(_io_enq_ready_T_22[3]) & io_enq_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:32:{46,76}, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_12 = _GEN_11 & ~ram_0_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :88:22, :91:{13,28}, :92:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_13 = _GEN_11 & ~ram_1_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :88:22, :91:{13,28}, :92:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_14 = _GEN_11 & ~ram_2_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :88:22, :91:{13,28}, :92:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_15 = _GEN_11 & ~ram_3_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :88:22, :91:{13,28}, :92:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_16 = _GEN_11 & ~ram_4_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :88:22, :91:{13,28}, :92:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_17 = _GEN_11 & ~ram_5_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :88:22, :91:{13,28}, :92:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _GEN_18 = _GEN_11 & ~ram_6_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :88:22, :91:{13,28}, :92:16, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  wire        _deq_ptr_T = io_deq_0_ready & _out_uop_WIRE_114;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire        _deq_ptr_T_1 = io_deq_1_ready & _out_uop_WIRE_229;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [6:0]  _GEN_19 = {7{_deq_ptr_T_1}} & {deq_ptr[5:0], deq_ptr[6]} | (_deq_ptr_T ? deq_ptr : 7'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:30:24, :69:26, :103:{19,45}, src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire        _GEN_20 = write_mask_0_0 | write_mask_0_1 | write_mask_0_2 | write_mask_0_3;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire        _GEN_21 = write_mask_1_0 | write_mask_1_1 | write_mask_1_2 | write_mask_1_3;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire        _GEN_22 = write_mask_2_0 | write_mask_2_1 | write_mask_2_2 | write_mask_2_3;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire        _GEN_23 = write_mask_3_0 | write_mask_3_1 | write_mask_3_2 | write_mask_3_3;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire        _GEN_24 = write_mask_4_0 | write_mask_4_1 | write_mask_4_2 | write_mask_4_3;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire        _GEN_25 = write_mask_5_0 | write_mask_5_1 | write_mask_5_2 | write_mask_5_3;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire        _GEN_26 = write_mask_6_0 | write_mask_6_1 | write_mask_6_2 | write_mask_6_3;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [9:0]  _deq_ptr_full_T = {3'h0, deq_ptr} << {1'h0, _deq_ptr_T} + {1'h0, _deq_ptr_T_1};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:30:24, :45:36, :75:16, :117:42, generators/shuttle/src/main/scala/util/Utils.scala:17:29, src/main/scala/chisel3/util/Decoupled.scala:51:35]
  always @(posedge clock) begin	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7]
    ram_0_valid <= ~(io_clear | _GEN_19[0]) & (_GEN_12 ? write_mask_0_0 & in_uops_0_valid | write_mask_0_1 & in_uops_1_valid | write_mask_0_2 & in_uops_2_valid | write_mask_0_3 & in_uops_3_valid : ram_0_valid);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :44:52, :84:37, :88:22, :91:28, :92:16, :103:19, :113:{19,24}, :114:20, :123:19, :126:25, src/main/scala/chisel3/util/Mux.scala:30:73]
    if (_GEN_12) begin	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :88:22, :91:28, :92:16]
      ram_0_bits_inst <= (write_mask_0_0 ? io_enq_bits_exp_insts_0 : 32'h0) | (write_mask_0_1 ? io_enq_bits_exp_insts_1 : 32'h0) | (write_mask_0_2 ? io_enq_bits_exp_insts_2 : 32'h0) | (write_mask_0_3 ? io_enq_bits_exp_insts_3 : 32'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_0_bits_raw_inst <= (write_mask_0_0 ? io_enq_bits_insts_0 : 32'h0) | (write_mask_0_1 ? io_enq_bits_insts_1 : 32'h0) | (write_mask_0_2 ? io_enq_bits_insts_2 : 32'h0) | (write_mask_0_3 ? io_enq_bits_insts_3 : 32'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_0_bits_pc <= (write_mask_0_0 ? io_enq_bits_pcs_0 : 40'h0) | (write_mask_0_1 ? io_enq_bits_pcs_1 : 40'h0) | (write_mask_0_2 ? io_enq_bits_pcs_2 : 40'h0) | (write_mask_0_3 ? io_enq_bits_pcs_3 : 40'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_0_bits_edge_inst <= write_mask_0_0 & io_enq_bits_edge_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_0_bits_rvc <= write_mask_0_0 & ~(&(io_enq_bits_insts_0[1:0])) | write_mask_0_1 & ~(&(io_enq_bits_insts_1[1:0])) | write_mask_0_2 & ~(&(io_enq_bits_insts_2[1:0])) | write_mask_0_3 & ~(&(io_enq_bits_insts_3[1:0]));	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :42:{35,41}, :51:65, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_0_bits_btb_resp_valid <= write_mask_0_0 & io_enq_bits_btb_resp_valid | write_mask_0_1 & io_enq_bits_btb_resp_valid | write_mask_0_2 & io_enq_bits_btb_resp_valid | write_mask_0_3 & io_enq_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_0_bits_btb_resp_bits_entry <= _GEN_20 ? io_enq_bits_btb_resp_bits_entry : 6'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_0_bits_btb_resp_bits_bht_history <= _GEN_20 ? io_enq_bits_btb_resp_bits_bht_history : 8'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_0_bits_sfb_br <= write_mask_0_0 & in_uops_0_bits_sfb_br | write_mask_0_1 & in_uops_1_bits_sfb_br | write_mask_0_2 & in_uops_2_bits_sfb_br | write_mask_0_3 & in_uops_3_bits_sfb_br;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :52:114, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_0_bits_next_pc_valid <= write_mask_0_0 & in_uops_0_bits_next_pc_valid | write_mask_0_1 & in_uops_1_bits_next_pc_valid | write_mask_0_2 & in_uops_2_bits_next_pc_valid | write_mask_0_3 & in_uops_3_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :54:65, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_0_bits_next_pc_bits <= _GEN_20 ? io_enq_bits_next_pc_bits : 40'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_0_bits_ras_head <= _GEN_20 ? io_enq_bits_ras_head : 3'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :45:36, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_0_bits_xcpt <= write_mask_0_0 & in_uops_3_bits_xcpt | write_mask_0_1 & in_uops_3_bits_xcpt | write_mask_0_2 & in_uops_3_bits_xcpt | write_mask_0_3 & in_uops_3_bits_xcpt;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :60:52, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_0_bits_xcpt_cause <= _GEN_20 ? in_uops_3_bits_xcpt_cause : 64'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :45:36, :62:32, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_0_bits_mem_size <= (write_mask_0_0 ? io_enq_bits_exp_insts_0[13:12] : 2'h0) | (write_mask_0_1 ? io_enq_bits_exp_insts_1[13:12] : 2'h0) | (write_mask_0_2 ? io_enq_bits_exp_insts_2[13:12] : 2'h0) | (write_mask_0_3 ? io_enq_bits_exp_insts_3[13:12] : 2'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :45:36, :57:63, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
    end
    ram_1_valid <= ~(io_clear | _GEN_19[1]) & (_GEN_13 ? write_mask_1_0 & in_uops_0_valid | write_mask_1_1 & in_uops_1_valid | write_mask_1_2 & in_uops_2_valid | write_mask_1_3 & in_uops_3_valid : ram_1_valid);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :44:52, :84:37, :88:22, :91:28, :92:16, :103:19, :113:{19,24}, :114:20, :123:19, :126:25, src/main/scala/chisel3/util/Mux.scala:30:73]
    if (_GEN_13) begin	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :88:22, :91:28, :92:16]
      ram_1_bits_inst <= (write_mask_1_0 ? io_enq_bits_exp_insts_0 : 32'h0) | (write_mask_1_1 ? io_enq_bits_exp_insts_1 : 32'h0) | (write_mask_1_2 ? io_enq_bits_exp_insts_2 : 32'h0) | (write_mask_1_3 ? io_enq_bits_exp_insts_3 : 32'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_1_bits_raw_inst <= (write_mask_1_0 ? io_enq_bits_insts_0 : 32'h0) | (write_mask_1_1 ? io_enq_bits_insts_1 : 32'h0) | (write_mask_1_2 ? io_enq_bits_insts_2 : 32'h0) | (write_mask_1_3 ? io_enq_bits_insts_3 : 32'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_1_bits_pc <= (write_mask_1_0 ? io_enq_bits_pcs_0 : 40'h0) | (write_mask_1_1 ? io_enq_bits_pcs_1 : 40'h0) | (write_mask_1_2 ? io_enq_bits_pcs_2 : 40'h0) | (write_mask_1_3 ? io_enq_bits_pcs_3 : 40'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_1_bits_edge_inst <= write_mask_1_0 & io_enq_bits_edge_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_1_bits_rvc <= write_mask_1_0 & ~(&(io_enq_bits_insts_0[1:0])) | write_mask_1_1 & ~(&(io_enq_bits_insts_1[1:0])) | write_mask_1_2 & ~(&(io_enq_bits_insts_2[1:0])) | write_mask_1_3 & ~(&(io_enq_bits_insts_3[1:0]));	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :42:{35,41}, :51:65, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_1_bits_btb_resp_valid <= write_mask_1_0 & io_enq_bits_btb_resp_valid | write_mask_1_1 & io_enq_bits_btb_resp_valid | write_mask_1_2 & io_enq_bits_btb_resp_valid | write_mask_1_3 & io_enq_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_1_bits_btb_resp_bits_entry <= _GEN_21 ? io_enq_bits_btb_resp_bits_entry : 6'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_1_bits_btb_resp_bits_bht_history <= _GEN_21 ? io_enq_bits_btb_resp_bits_bht_history : 8'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_1_bits_sfb_br <= write_mask_1_0 & in_uops_0_bits_sfb_br | write_mask_1_1 & in_uops_1_bits_sfb_br | write_mask_1_2 & in_uops_2_bits_sfb_br | write_mask_1_3 & in_uops_3_bits_sfb_br;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :52:114, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_1_bits_next_pc_valid <= write_mask_1_0 & in_uops_0_bits_next_pc_valid | write_mask_1_1 & in_uops_1_bits_next_pc_valid | write_mask_1_2 & in_uops_2_bits_next_pc_valid | write_mask_1_3 & in_uops_3_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :54:65, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_1_bits_next_pc_bits <= _GEN_21 ? io_enq_bits_next_pc_bits : 40'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_1_bits_ras_head <= _GEN_21 ? io_enq_bits_ras_head : 3'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :45:36, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_1_bits_xcpt <= write_mask_1_0 & in_uops_3_bits_xcpt | write_mask_1_1 & in_uops_3_bits_xcpt | write_mask_1_2 & in_uops_3_bits_xcpt | write_mask_1_3 & in_uops_3_bits_xcpt;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :60:52, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_1_bits_xcpt_cause <= _GEN_21 ? in_uops_3_bits_xcpt_cause : 64'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :45:36, :62:32, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_1_bits_mem_size <= (write_mask_1_0 ? io_enq_bits_exp_insts_0[13:12] : 2'h0) | (write_mask_1_1 ? io_enq_bits_exp_insts_1[13:12] : 2'h0) | (write_mask_1_2 ? io_enq_bits_exp_insts_2[13:12] : 2'h0) | (write_mask_1_3 ? io_enq_bits_exp_insts_3[13:12] : 2'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :45:36, :57:63, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
    end
    ram_2_valid <= ~(io_clear | _GEN_19[2]) & (_GEN_14 ? write_mask_2_0 & in_uops_0_valid | write_mask_2_1 & in_uops_1_valid | write_mask_2_2 & in_uops_2_valid | write_mask_2_3 & in_uops_3_valid : ram_2_valid);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :44:52, :84:37, :88:22, :91:28, :92:16, :103:19, :113:{19,24}, :114:20, :123:19, :126:25, src/main/scala/chisel3/util/Mux.scala:30:73]
    if (_GEN_14) begin	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :88:22, :91:28, :92:16]
      ram_2_bits_inst <= (write_mask_2_0 ? io_enq_bits_exp_insts_0 : 32'h0) | (write_mask_2_1 ? io_enq_bits_exp_insts_1 : 32'h0) | (write_mask_2_2 ? io_enq_bits_exp_insts_2 : 32'h0) | (write_mask_2_3 ? io_enq_bits_exp_insts_3 : 32'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_2_bits_raw_inst <= (write_mask_2_0 ? io_enq_bits_insts_0 : 32'h0) | (write_mask_2_1 ? io_enq_bits_insts_1 : 32'h0) | (write_mask_2_2 ? io_enq_bits_insts_2 : 32'h0) | (write_mask_2_3 ? io_enq_bits_insts_3 : 32'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_2_bits_pc <= (write_mask_2_0 ? io_enq_bits_pcs_0 : 40'h0) | (write_mask_2_1 ? io_enq_bits_pcs_1 : 40'h0) | (write_mask_2_2 ? io_enq_bits_pcs_2 : 40'h0) | (write_mask_2_3 ? io_enq_bits_pcs_3 : 40'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_2_bits_edge_inst <= write_mask_2_0 & io_enq_bits_edge_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_2_bits_rvc <= write_mask_2_0 & ~(&(io_enq_bits_insts_0[1:0])) | write_mask_2_1 & ~(&(io_enq_bits_insts_1[1:0])) | write_mask_2_2 & ~(&(io_enq_bits_insts_2[1:0])) | write_mask_2_3 & ~(&(io_enq_bits_insts_3[1:0]));	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :42:{35,41}, :51:65, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_2_bits_btb_resp_valid <= write_mask_2_0 & io_enq_bits_btb_resp_valid | write_mask_2_1 & io_enq_bits_btb_resp_valid | write_mask_2_2 & io_enq_bits_btb_resp_valid | write_mask_2_3 & io_enq_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_2_bits_btb_resp_bits_entry <= _GEN_22 ? io_enq_bits_btb_resp_bits_entry : 6'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_2_bits_btb_resp_bits_bht_history <= _GEN_22 ? io_enq_bits_btb_resp_bits_bht_history : 8'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_2_bits_sfb_br <= write_mask_2_0 & in_uops_0_bits_sfb_br | write_mask_2_1 & in_uops_1_bits_sfb_br | write_mask_2_2 & in_uops_2_bits_sfb_br | write_mask_2_3 & in_uops_3_bits_sfb_br;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :52:114, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_2_bits_next_pc_valid <= write_mask_2_0 & in_uops_0_bits_next_pc_valid | write_mask_2_1 & in_uops_1_bits_next_pc_valid | write_mask_2_2 & in_uops_2_bits_next_pc_valid | write_mask_2_3 & in_uops_3_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :54:65, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_2_bits_next_pc_bits <= _GEN_22 ? io_enq_bits_next_pc_bits : 40'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_2_bits_ras_head <= _GEN_22 ? io_enq_bits_ras_head : 3'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :45:36, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_2_bits_xcpt <= write_mask_2_0 & in_uops_3_bits_xcpt | write_mask_2_1 & in_uops_3_bits_xcpt | write_mask_2_2 & in_uops_3_bits_xcpt | write_mask_2_3 & in_uops_3_bits_xcpt;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :60:52, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_2_bits_xcpt_cause <= _GEN_22 ? in_uops_3_bits_xcpt_cause : 64'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :45:36, :62:32, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_2_bits_mem_size <= (write_mask_2_0 ? io_enq_bits_exp_insts_0[13:12] : 2'h0) | (write_mask_2_1 ? io_enq_bits_exp_insts_1[13:12] : 2'h0) | (write_mask_2_2 ? io_enq_bits_exp_insts_2[13:12] : 2'h0) | (write_mask_2_3 ? io_enq_bits_exp_insts_3[13:12] : 2'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :45:36, :57:63, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
    end
    ram_3_valid <= ~(io_clear | _GEN_19[3]) & (_GEN_15 ? write_mask_3_0 & in_uops_0_valid | write_mask_3_1 & in_uops_1_valid | write_mask_3_2 & in_uops_2_valid | write_mask_3_3 & in_uops_3_valid : ram_3_valid);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :44:52, :84:37, :88:22, :91:28, :92:16, :103:19, :113:{19,24}, :114:20, :123:19, :126:25, src/main/scala/chisel3/util/Mux.scala:30:73]
    if (_GEN_15) begin	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :88:22, :91:28, :92:16]
      ram_3_bits_inst <= (write_mask_3_0 ? io_enq_bits_exp_insts_0 : 32'h0) | (write_mask_3_1 ? io_enq_bits_exp_insts_1 : 32'h0) | (write_mask_3_2 ? io_enq_bits_exp_insts_2 : 32'h0) | (write_mask_3_3 ? io_enq_bits_exp_insts_3 : 32'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_3_bits_raw_inst <= (write_mask_3_0 ? io_enq_bits_insts_0 : 32'h0) | (write_mask_3_1 ? io_enq_bits_insts_1 : 32'h0) | (write_mask_3_2 ? io_enq_bits_insts_2 : 32'h0) | (write_mask_3_3 ? io_enq_bits_insts_3 : 32'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_3_bits_pc <= (write_mask_3_0 ? io_enq_bits_pcs_0 : 40'h0) | (write_mask_3_1 ? io_enq_bits_pcs_1 : 40'h0) | (write_mask_3_2 ? io_enq_bits_pcs_2 : 40'h0) | (write_mask_3_3 ? io_enq_bits_pcs_3 : 40'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_3_bits_edge_inst <= write_mask_3_0 & io_enq_bits_edge_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_3_bits_rvc <= write_mask_3_0 & ~(&(io_enq_bits_insts_0[1:0])) | write_mask_3_1 & ~(&(io_enq_bits_insts_1[1:0])) | write_mask_3_2 & ~(&(io_enq_bits_insts_2[1:0])) | write_mask_3_3 & ~(&(io_enq_bits_insts_3[1:0]));	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :42:{35,41}, :51:65, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_3_bits_btb_resp_valid <= write_mask_3_0 & io_enq_bits_btb_resp_valid | write_mask_3_1 & io_enq_bits_btb_resp_valid | write_mask_3_2 & io_enq_bits_btb_resp_valid | write_mask_3_3 & io_enq_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_3_bits_btb_resp_bits_entry <= _GEN_23 ? io_enq_bits_btb_resp_bits_entry : 6'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_3_bits_btb_resp_bits_bht_history <= _GEN_23 ? io_enq_bits_btb_resp_bits_bht_history : 8'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_3_bits_sfb_br <= write_mask_3_0 & in_uops_0_bits_sfb_br | write_mask_3_1 & in_uops_1_bits_sfb_br | write_mask_3_2 & in_uops_2_bits_sfb_br | write_mask_3_3 & in_uops_3_bits_sfb_br;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :52:114, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_3_bits_next_pc_valid <= write_mask_3_0 & in_uops_0_bits_next_pc_valid | write_mask_3_1 & in_uops_1_bits_next_pc_valid | write_mask_3_2 & in_uops_2_bits_next_pc_valid | write_mask_3_3 & in_uops_3_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :54:65, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_3_bits_next_pc_bits <= _GEN_23 ? io_enq_bits_next_pc_bits : 40'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_3_bits_ras_head <= _GEN_23 ? io_enq_bits_ras_head : 3'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :45:36, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_3_bits_xcpt <= write_mask_3_0 & in_uops_3_bits_xcpt | write_mask_3_1 & in_uops_3_bits_xcpt | write_mask_3_2 & in_uops_3_bits_xcpt | write_mask_3_3 & in_uops_3_bits_xcpt;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :60:52, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_3_bits_xcpt_cause <= _GEN_23 ? in_uops_3_bits_xcpt_cause : 64'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :45:36, :62:32, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_3_bits_mem_size <= (write_mask_3_0 ? io_enq_bits_exp_insts_0[13:12] : 2'h0) | (write_mask_3_1 ? io_enq_bits_exp_insts_1[13:12] : 2'h0) | (write_mask_3_2 ? io_enq_bits_exp_insts_2[13:12] : 2'h0) | (write_mask_3_3 ? io_enq_bits_exp_insts_3[13:12] : 2'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :45:36, :57:63, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
    end
    ram_4_valid <= ~(io_clear | _GEN_19[4]) & (_GEN_16 ? write_mask_4_0 & in_uops_0_valid | write_mask_4_1 & in_uops_1_valid | write_mask_4_2 & in_uops_2_valid | write_mask_4_3 & in_uops_3_valid : ram_4_valid);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :44:52, :84:37, :88:22, :91:28, :92:16, :103:19, :113:{19,24}, :114:20, :123:19, :126:25, src/main/scala/chisel3/util/Mux.scala:30:73]
    if (_GEN_16) begin	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :88:22, :91:28, :92:16]
      ram_4_bits_inst <= (write_mask_4_0 ? io_enq_bits_exp_insts_0 : 32'h0) | (write_mask_4_1 ? io_enq_bits_exp_insts_1 : 32'h0) | (write_mask_4_2 ? io_enq_bits_exp_insts_2 : 32'h0) | (write_mask_4_3 ? io_enq_bits_exp_insts_3 : 32'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_4_bits_raw_inst <= (write_mask_4_0 ? io_enq_bits_insts_0 : 32'h0) | (write_mask_4_1 ? io_enq_bits_insts_1 : 32'h0) | (write_mask_4_2 ? io_enq_bits_insts_2 : 32'h0) | (write_mask_4_3 ? io_enq_bits_insts_3 : 32'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_4_bits_pc <= (write_mask_4_0 ? io_enq_bits_pcs_0 : 40'h0) | (write_mask_4_1 ? io_enq_bits_pcs_1 : 40'h0) | (write_mask_4_2 ? io_enq_bits_pcs_2 : 40'h0) | (write_mask_4_3 ? io_enq_bits_pcs_3 : 40'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_4_bits_edge_inst <= write_mask_4_0 & io_enq_bits_edge_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_4_bits_rvc <= write_mask_4_0 & ~(&(io_enq_bits_insts_0[1:0])) | write_mask_4_1 & ~(&(io_enq_bits_insts_1[1:0])) | write_mask_4_2 & ~(&(io_enq_bits_insts_2[1:0])) | write_mask_4_3 & ~(&(io_enq_bits_insts_3[1:0]));	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :42:{35,41}, :51:65, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_4_bits_btb_resp_valid <= write_mask_4_0 & io_enq_bits_btb_resp_valid | write_mask_4_1 & io_enq_bits_btb_resp_valid | write_mask_4_2 & io_enq_bits_btb_resp_valid | write_mask_4_3 & io_enq_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_4_bits_btb_resp_bits_entry <= _GEN_24 ? io_enq_bits_btb_resp_bits_entry : 6'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_4_bits_btb_resp_bits_bht_history <= _GEN_24 ? io_enq_bits_btb_resp_bits_bht_history : 8'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_4_bits_sfb_br <= write_mask_4_0 & in_uops_0_bits_sfb_br | write_mask_4_1 & in_uops_1_bits_sfb_br | write_mask_4_2 & in_uops_2_bits_sfb_br | write_mask_4_3 & in_uops_3_bits_sfb_br;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :52:114, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_4_bits_next_pc_valid <= write_mask_4_0 & in_uops_0_bits_next_pc_valid | write_mask_4_1 & in_uops_1_bits_next_pc_valid | write_mask_4_2 & in_uops_2_bits_next_pc_valid | write_mask_4_3 & in_uops_3_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :54:65, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_4_bits_next_pc_bits <= _GEN_24 ? io_enq_bits_next_pc_bits : 40'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_4_bits_ras_head <= _GEN_24 ? io_enq_bits_ras_head : 3'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :45:36, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_4_bits_xcpt <= write_mask_4_0 & in_uops_3_bits_xcpt | write_mask_4_1 & in_uops_3_bits_xcpt | write_mask_4_2 & in_uops_3_bits_xcpt | write_mask_4_3 & in_uops_3_bits_xcpt;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :60:52, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_4_bits_xcpt_cause <= _GEN_24 ? in_uops_3_bits_xcpt_cause : 64'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :45:36, :62:32, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_4_bits_mem_size <= (write_mask_4_0 ? io_enq_bits_exp_insts_0[13:12] : 2'h0) | (write_mask_4_1 ? io_enq_bits_exp_insts_1[13:12] : 2'h0) | (write_mask_4_2 ? io_enq_bits_exp_insts_2[13:12] : 2'h0) | (write_mask_4_3 ? io_enq_bits_exp_insts_3[13:12] : 2'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :45:36, :57:63, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
    end
    ram_5_valid <= ~(io_clear | _GEN_19[5]) & (_GEN_17 ? write_mask_5_0 & in_uops_0_valid | write_mask_5_1 & in_uops_1_valid | write_mask_5_2 & in_uops_2_valid | write_mask_5_3 & in_uops_3_valid : ram_5_valid);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :44:52, :84:37, :88:22, :91:28, :92:16, :103:19, :113:{19,24}, :114:20, :123:19, :126:25, src/main/scala/chisel3/util/Mux.scala:30:73]
    if (_GEN_17) begin	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :88:22, :91:28, :92:16]
      ram_5_bits_inst <= (write_mask_5_0 ? io_enq_bits_exp_insts_0 : 32'h0) | (write_mask_5_1 ? io_enq_bits_exp_insts_1 : 32'h0) | (write_mask_5_2 ? io_enq_bits_exp_insts_2 : 32'h0) | (write_mask_5_3 ? io_enq_bits_exp_insts_3 : 32'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_5_bits_raw_inst <= (write_mask_5_0 ? io_enq_bits_insts_0 : 32'h0) | (write_mask_5_1 ? io_enq_bits_insts_1 : 32'h0) | (write_mask_5_2 ? io_enq_bits_insts_2 : 32'h0) | (write_mask_5_3 ? io_enq_bits_insts_3 : 32'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_5_bits_pc <= (write_mask_5_0 ? io_enq_bits_pcs_0 : 40'h0) | (write_mask_5_1 ? io_enq_bits_pcs_1 : 40'h0) | (write_mask_5_2 ? io_enq_bits_pcs_2 : 40'h0) | (write_mask_5_3 ? io_enq_bits_pcs_3 : 40'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_5_bits_edge_inst <= write_mask_5_0 & io_enq_bits_edge_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_5_bits_rvc <= write_mask_5_0 & ~(&(io_enq_bits_insts_0[1:0])) | write_mask_5_1 & ~(&(io_enq_bits_insts_1[1:0])) | write_mask_5_2 & ~(&(io_enq_bits_insts_2[1:0])) | write_mask_5_3 & ~(&(io_enq_bits_insts_3[1:0]));	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :42:{35,41}, :51:65, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_5_bits_btb_resp_valid <= write_mask_5_0 & io_enq_bits_btb_resp_valid | write_mask_5_1 & io_enq_bits_btb_resp_valid | write_mask_5_2 & io_enq_bits_btb_resp_valid | write_mask_5_3 & io_enq_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_5_bits_btb_resp_bits_entry <= _GEN_25 ? io_enq_bits_btb_resp_bits_entry : 6'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_5_bits_btb_resp_bits_bht_history <= _GEN_25 ? io_enq_bits_btb_resp_bits_bht_history : 8'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_5_bits_sfb_br <= write_mask_5_0 & in_uops_0_bits_sfb_br | write_mask_5_1 & in_uops_1_bits_sfb_br | write_mask_5_2 & in_uops_2_bits_sfb_br | write_mask_5_3 & in_uops_3_bits_sfb_br;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :52:114, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_5_bits_next_pc_valid <= write_mask_5_0 & in_uops_0_bits_next_pc_valid | write_mask_5_1 & in_uops_1_bits_next_pc_valid | write_mask_5_2 & in_uops_2_bits_next_pc_valid | write_mask_5_3 & in_uops_3_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :54:65, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_5_bits_next_pc_bits <= _GEN_25 ? io_enq_bits_next_pc_bits : 40'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_5_bits_ras_head <= _GEN_25 ? io_enq_bits_ras_head : 3'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :45:36, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_5_bits_xcpt <= write_mask_5_0 & in_uops_3_bits_xcpt | write_mask_5_1 & in_uops_3_bits_xcpt | write_mask_5_2 & in_uops_3_bits_xcpt | write_mask_5_3 & in_uops_3_bits_xcpt;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :60:52, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_5_bits_xcpt_cause <= _GEN_25 ? in_uops_3_bits_xcpt_cause : 64'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :45:36, :62:32, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_5_bits_mem_size <= (write_mask_5_0 ? io_enq_bits_exp_insts_0[13:12] : 2'h0) | (write_mask_5_1 ? io_enq_bits_exp_insts_1[13:12] : 2'h0) | (write_mask_5_2 ? io_enq_bits_exp_insts_2[13:12] : 2'h0) | (write_mask_5_3 ? io_enq_bits_exp_insts_3[13:12] : 2'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :45:36, :57:63, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
    end
    ram_6_valid <= ~(io_clear | _GEN_19[6]) & (_GEN_18 ? write_mask_6_0 & in_uops_0_valid | write_mask_6_1 & in_uops_1_valid | write_mask_6_2 & in_uops_2_valid | write_mask_6_3 & in_uops_3_valid : ram_6_valid);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :44:52, :84:37, :88:22, :91:28, :92:16, :103:19, :113:{19,24}, :114:20, :123:19, :126:25, src/main/scala/chisel3/util/Mux.scala:30:73]
    if (_GEN_18) begin	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :88:22, :91:28, :92:16]
      ram_6_bits_inst <= (write_mask_6_0 ? io_enq_bits_exp_insts_0 : 32'h0) | (write_mask_6_1 ? io_enq_bits_exp_insts_1 : 32'h0) | (write_mask_6_2 ? io_enq_bits_exp_insts_2 : 32'h0) | (write_mask_6_3 ? io_enq_bits_exp_insts_3 : 32'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_6_bits_raw_inst <= (write_mask_6_0 ? io_enq_bits_insts_0 : 32'h0) | (write_mask_6_1 ? io_enq_bits_insts_1 : 32'h0) | (write_mask_6_2 ? io_enq_bits_insts_2 : 32'h0) | (write_mask_6_3 ? io_enq_bits_insts_3 : 32'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_6_bits_pc <= (write_mask_6_0 ? io_enq_bits_pcs_0 : 40'h0) | (write_mask_6_1 ? io_enq_bits_pcs_1 : 40'h0) | (write_mask_6_2 ? io_enq_bits_pcs_2 : 40'h0) | (write_mask_6_3 ? io_enq_bits_pcs_3 : 40'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_6_bits_edge_inst <= write_mask_6_0 & io_enq_bits_edge_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_6_bits_rvc <= write_mask_6_0 & ~(&(io_enq_bits_insts_0[1:0])) | write_mask_6_1 & ~(&(io_enq_bits_insts_1[1:0])) | write_mask_6_2 & ~(&(io_enq_bits_insts_2[1:0])) | write_mask_6_3 & ~(&(io_enq_bits_insts_3[1:0]));	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :42:{35,41}, :51:65, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_6_bits_btb_resp_valid <= write_mask_6_0 & io_enq_bits_btb_resp_valid | write_mask_6_1 & io_enq_bits_btb_resp_valid | write_mask_6_2 & io_enq_bits_btb_resp_valid | write_mask_6_3 & io_enq_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_6_bits_btb_resp_bits_entry <= _GEN_26 ? io_enq_bits_btb_resp_bits_entry : 6'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_6_bits_btb_resp_bits_bht_history <= _GEN_26 ? io_enq_bits_btb_resp_bits_bht_history : 8'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_6_bits_sfb_br <= write_mask_6_0 & in_uops_0_bits_sfb_br | write_mask_6_1 & in_uops_1_bits_sfb_br | write_mask_6_2 & in_uops_2_bits_sfb_br | write_mask_6_3 & in_uops_3_bits_sfb_br;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :52:114, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_6_bits_next_pc_valid <= write_mask_6_0 & in_uops_0_bits_next_pc_valid | write_mask_6_1 & in_uops_1_bits_next_pc_valid | write_mask_6_2 & in_uops_2_bits_next_pc_valid | write_mask_6_3 & in_uops_3_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :54:65, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_6_bits_next_pc_bits <= _GEN_26 ? io_enq_bits_next_pc_bits : 40'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_6_bits_ras_head <= _GEN_26 ? io_enq_bits_ras_head : 3'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :45:36, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_6_bits_xcpt <= write_mask_6_0 & in_uops_3_bits_xcpt | write_mask_6_1 & in_uops_3_bits_xcpt | write_mask_6_2 & in_uops_3_bits_xcpt | write_mask_6_3 & in_uops_3_bits_xcpt;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :60:52, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_6_bits_xcpt_cause <= _GEN_26 ? in_uops_3_bits_xcpt_cause : 64'h0;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :45:36, :62:32, src/main/scala/chisel3/util/Mux.scala:30:73]
      ram_6_bits_mem_size <= (write_mask_6_0 ? io_enq_bits_exp_insts_0[13:12] : 2'h0) | (write_mask_6_1 ? io_enq_bits_exp_insts_1[13:12] : 2'h0) | (write_mask_6_2 ? io_enq_bits_exp_insts_2[13:12] : 2'h0) | (write_mask_6_3 ? io_enq_bits_exp_insts_3[13:12] : 2'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:28:16, :45:36, :57:63, :84:37, src/main/scala/chisel3/util/Mux.scala:30:73]
    end
    if (reset) begin	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7]
      enq_ptr <= 7'h1;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:29:24]
      deq_ptr <= 7'h1;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:29:24, :30:24]
    end
    else if (io_clear) begin	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
      enq_ptr <= 7'h1;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:29:24]
      deq_ptr <= 7'h1;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:29:24, :30:24]
    end
    else begin	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:21:14]
      if (_GEN_11)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
        enq_ptr <= enq_ptr_full[6:0] | enq_ptr_full[13:7];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:29:24, :75:16, :76:{10,18,26}]
      deq_ptr <= _deq_ptr_full_T[6:0] | {4'h0, _deq_ptr_full_T[9:7]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:30:24, :75:{10,16}, :76:{10,18,26}]
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7]
      `FIRRTL_BEFORE_INITIAL	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:186];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7]
    initial begin	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7]
        `INIT_RANDOM_PROLOG_	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7]
        for (logic [7:0] i = 8'h0; i < 8'hBB; i += 8'h1) begin
          _RANDOM[i] = `RANDOM;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7]
        end	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7]
        ram_0_valid = _RANDOM[8'h0][0];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_0_bits_inst = {_RANDOM[8'h0][31:1], _RANDOM[8'h1][0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_0_bits_raw_inst = {_RANDOM[8'h1][31:1], _RANDOM[8'h2][0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_0_bits_pc = {_RANDOM[8'h2][31:1], _RANDOM[8'h3][8:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_0_bits_edge_inst = _RANDOM[8'h3][9];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_0_bits_rvc = _RANDOM[8'h5][8];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_0_bits_btb_resp_valid = _RANDOM[8'h5][10];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_0_bits_btb_resp_bits_entry = {_RANDOM[8'h6][31:27], _RANDOM[8'h7][0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_0_bits_btb_resp_bits_bht_history = _RANDOM[8'h7][8:1];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_0_bits_sfb_br = _RANDOM[8'h7][10];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_0_bits_next_pc_valid = _RANDOM[8'h7][12];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_0_bits_next_pc_bits = {_RANDOM[8'h7][31:13], _RANDOM[8'h8][20:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_0_bits_ras_head = _RANDOM[8'h8][23:21];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_0_bits_xcpt = _RANDOM[8'h8][25];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_0_bits_xcpt_cause = {_RANDOM[8'h8][31:26], _RANDOM[8'h9], _RANDOM[8'hA][25:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_0_bits_mem_size = _RANDOM[8'h1A][17:16];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_1_valid = _RANDOM[8'h1A][19];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_1_bits_inst = {_RANDOM[8'h1A][31:20], _RANDOM[8'h1B][19:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_1_bits_raw_inst = {_RANDOM[8'h1B][31:20], _RANDOM[8'h1C][19:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_1_bits_pc = {_RANDOM[8'h1C][31:20], _RANDOM[8'h1D][27:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_1_bits_edge_inst = _RANDOM[8'h1D][28];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_1_bits_rvc = _RANDOM[8'h1F][27];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_1_bits_btb_resp_valid = _RANDOM[8'h1F][29];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_1_bits_btb_resp_bits_entry = _RANDOM[8'h21][19:14];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_1_bits_btb_resp_bits_bht_history = _RANDOM[8'h21][27:20];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_1_bits_sfb_br = _RANDOM[8'h21][29];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_1_bits_next_pc_valid = _RANDOM[8'h21][31];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_1_bits_next_pc_bits = {_RANDOM[8'h22], _RANDOM[8'h23][7:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_1_bits_ras_head = _RANDOM[8'h23][10:8];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_1_bits_xcpt = _RANDOM[8'h23][12];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_1_bits_xcpt_cause = {_RANDOM[8'h23][31:13], _RANDOM[8'h24], _RANDOM[8'h25][12:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_1_bits_mem_size = _RANDOM[8'h35][4:3];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_2_valid = _RANDOM[8'h35][6];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_2_bits_inst = {_RANDOM[8'h35][31:7], _RANDOM[8'h36][6:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_2_bits_raw_inst = {_RANDOM[8'h36][31:7], _RANDOM[8'h37][6:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_2_bits_pc = {_RANDOM[8'h37][31:7], _RANDOM[8'h38][14:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_2_bits_edge_inst = _RANDOM[8'h38][15];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_2_bits_rvc = _RANDOM[8'h3A][14];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_2_bits_btb_resp_valid = _RANDOM[8'h3A][16];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_2_bits_btb_resp_bits_entry = _RANDOM[8'h3C][6:1];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_2_bits_btb_resp_bits_bht_history = _RANDOM[8'h3C][14:7];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_2_bits_sfb_br = _RANDOM[8'h3C][16];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_2_bits_next_pc_valid = _RANDOM[8'h3C][18];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_2_bits_next_pc_bits = {_RANDOM[8'h3C][31:19], _RANDOM[8'h3D][26:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_2_bits_ras_head = _RANDOM[8'h3D][29:27];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_2_bits_xcpt = _RANDOM[8'h3D][31];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_2_bits_xcpt_cause = {_RANDOM[8'h3E], _RANDOM[8'h3F]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_2_bits_mem_size = _RANDOM[8'h4F][23:22];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_3_valid = _RANDOM[8'h4F][25];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_3_bits_inst = {_RANDOM[8'h4F][31:26], _RANDOM[8'h50][25:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_3_bits_raw_inst = {_RANDOM[8'h50][31:26], _RANDOM[8'h51][25:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_3_bits_pc = {_RANDOM[8'h51][31:26], _RANDOM[8'h52], _RANDOM[8'h53][1:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_3_bits_edge_inst = _RANDOM[8'h53][2];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_3_bits_rvc = _RANDOM[8'h55][1];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_3_bits_btb_resp_valid = _RANDOM[8'h55][3];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_3_bits_btb_resp_bits_entry = _RANDOM[8'h56][25:20];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_3_bits_btb_resp_bits_bht_history = {_RANDOM[8'h56][31:26], _RANDOM[8'h57][1:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_3_bits_sfb_br = _RANDOM[8'h57][3];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_3_bits_next_pc_valid = _RANDOM[8'h57][5];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_3_bits_next_pc_bits = {_RANDOM[8'h57][31:6], _RANDOM[8'h58][13:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_3_bits_ras_head = _RANDOM[8'h58][16:14];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_3_bits_xcpt = _RANDOM[8'h58][18];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_3_bits_xcpt_cause = {_RANDOM[8'h58][31:19], _RANDOM[8'h59], _RANDOM[8'h5A][18:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_3_bits_mem_size = _RANDOM[8'h6A][10:9];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_4_valid = _RANDOM[8'h6A][12];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_4_bits_inst = {_RANDOM[8'h6A][31:13], _RANDOM[8'h6B][12:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_4_bits_raw_inst = {_RANDOM[8'h6B][31:13], _RANDOM[8'h6C][12:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_4_bits_pc = {_RANDOM[8'h6C][31:13], _RANDOM[8'h6D][20:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_4_bits_edge_inst = _RANDOM[8'h6D][21];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_4_bits_rvc = _RANDOM[8'h6F][20];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_4_bits_btb_resp_valid = _RANDOM[8'h6F][22];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_4_bits_btb_resp_bits_entry = _RANDOM[8'h71][12:7];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_4_bits_btb_resp_bits_bht_history = _RANDOM[8'h71][20:13];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_4_bits_sfb_br = _RANDOM[8'h71][22];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_4_bits_next_pc_valid = _RANDOM[8'h71][24];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_4_bits_next_pc_bits = {_RANDOM[8'h71][31:25], _RANDOM[8'h72], _RANDOM[8'h73][0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_4_bits_ras_head = _RANDOM[8'h73][3:1];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_4_bits_xcpt = _RANDOM[8'h73][5];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_4_bits_xcpt_cause = {_RANDOM[8'h73][31:6], _RANDOM[8'h74], _RANDOM[8'h75][5:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_4_bits_mem_size = _RANDOM[8'h84][29:28];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_5_valid = _RANDOM[8'h84][31];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_5_bits_inst = _RANDOM[8'h85];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_5_bits_raw_inst = _RANDOM[8'h86];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_5_bits_pc = {_RANDOM[8'h87], _RANDOM[8'h88][7:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_5_bits_edge_inst = _RANDOM[8'h88][8];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_5_bits_rvc = _RANDOM[8'h8A][7];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_5_bits_btb_resp_valid = _RANDOM[8'h8A][9];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_5_bits_btb_resp_bits_entry = _RANDOM[8'h8B][31:26];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_5_bits_btb_resp_bits_bht_history = _RANDOM[8'h8C][7:0];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_5_bits_sfb_br = _RANDOM[8'h8C][9];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_5_bits_next_pc_valid = _RANDOM[8'h8C][11];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_5_bits_next_pc_bits = {_RANDOM[8'h8C][31:12], _RANDOM[8'h8D][19:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_5_bits_ras_head = _RANDOM[8'h8D][22:20];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_5_bits_xcpt = _RANDOM[8'h8D][24];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_5_bits_xcpt_cause = {_RANDOM[8'h8D][31:25], _RANDOM[8'h8E], _RANDOM[8'h8F][24:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_5_bits_mem_size = _RANDOM[8'h9F][16:15];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_6_valid = _RANDOM[8'h9F][18];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_6_bits_inst = {_RANDOM[8'h9F][31:19], _RANDOM[8'hA0][18:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_6_bits_raw_inst = {_RANDOM[8'hA0][31:19], _RANDOM[8'hA1][18:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_6_bits_pc = {_RANDOM[8'hA1][31:19], _RANDOM[8'hA2][26:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_6_bits_edge_inst = _RANDOM[8'hA2][27];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_6_bits_rvc = _RANDOM[8'hA4][26];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_6_bits_btb_resp_valid = _RANDOM[8'hA4][28];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_6_bits_btb_resp_bits_entry = _RANDOM[8'hA6][18:13];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_6_bits_btb_resp_bits_bht_history = _RANDOM[8'hA6][26:19];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_6_bits_sfb_br = _RANDOM[8'hA6][28];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_6_bits_next_pc_valid = _RANDOM[8'hA6][30];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_6_bits_next_pc_bits = {_RANDOM[8'hA6][31], _RANDOM[8'hA7], _RANDOM[8'hA8][6:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_6_bits_ras_head = _RANDOM[8'hA8][9:7];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_6_bits_xcpt = _RANDOM[8'hA8][11];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_6_bits_xcpt_cause = {_RANDOM[8'hA8][31:12], _RANDOM[8'hA9], _RANDOM[8'hAA][11:0]};	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        ram_6_bits_mem_size = _RANDOM[8'hBA][3:2];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16]
        enq_ptr = _RANDOM[8'hBA][11:5];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :29:24]
        deq_ptr = _RANDOM[8'hBA][18:12];	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7]
      `FIRRTL_AFTER_INITIAL	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_enq_ready = ~(_io_enq_ready_T_22[3]);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :32:{46,76}]
  assign io_deq_0_valid = _out_uop_WIRE_114;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_deq_0_bits_inst = (deq_ptr[0] ? ram_0_bits_inst : 32'h0) | (deq_ptr[1] ? ram_1_bits_inst : 32'h0) | (deq_ptr[2] ? ram_2_bits_inst : 32'h0) | (deq_ptr[3] ? ram_3_bits_inst : 32'h0) | (deq_ptr[4] ? ram_4_bits_inst : 32'h0) | (deq_ptr[5] ? ram_5_bits_inst : 32'h0) | (deq_ptr[6] ? ram_6_bits_inst : 32'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_0_bits_raw_inst = (deq_ptr[0] ? ram_0_bits_raw_inst : 32'h0) | (deq_ptr[1] ? ram_1_bits_raw_inst : 32'h0) | (deq_ptr[2] ? ram_2_bits_raw_inst : 32'h0) | (deq_ptr[3] ? ram_3_bits_raw_inst : 32'h0) | (deq_ptr[4] ? ram_4_bits_raw_inst : 32'h0) | (deq_ptr[5] ? ram_5_bits_raw_inst : 32'h0) | (deq_ptr[6] ? ram_6_bits_raw_inst : 32'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_0_bits_pc = (deq_ptr[0] ? ram_0_bits_pc : 40'h0) | (deq_ptr[1] ? ram_1_bits_pc : 40'h0) | (deq_ptr[2] ? ram_2_bits_pc : 40'h0) | (deq_ptr[3] ? ram_3_bits_pc : 40'h0) | (deq_ptr[4] ? ram_4_bits_pc : 40'h0) | (deq_ptr[5] ? ram_5_bits_pc : 40'h0) | (deq_ptr[6] ? ram_6_bits_pc : 40'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_0_bits_edge_inst = deq_ptr[0] & ram_0_bits_edge_inst | deq_ptr[1] & ram_1_bits_edge_inst | deq_ptr[2] & ram_2_bits_edge_inst | deq_ptr[3] & ram_3_bits_edge_inst | deq_ptr[4] & ram_4_bits_edge_inst | deq_ptr[5] & ram_5_bits_edge_inst | deq_ptr[6] & ram_6_bits_edge_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_0_bits_rvc = deq_ptr[0] & ram_0_bits_rvc | deq_ptr[1] & ram_1_bits_rvc | deq_ptr[2] & ram_2_bits_rvc | deq_ptr[3] & ram_3_bits_rvc | deq_ptr[4] & ram_4_bits_rvc | deq_ptr[5] & ram_5_bits_rvc | deq_ptr[6] & ram_6_bits_rvc;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_0_bits_btb_resp_valid = deq_ptr[0] & ram_0_bits_btb_resp_valid | deq_ptr[1] & ram_1_bits_btb_resp_valid | deq_ptr[2] & ram_2_bits_btb_resp_valid | deq_ptr[3] & ram_3_bits_btb_resp_valid | deq_ptr[4] & ram_4_bits_btb_resp_valid | deq_ptr[5] & ram_5_bits_btb_resp_valid | deq_ptr[6] & ram_6_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_0_bits_btb_resp_bits_entry = (deq_ptr[0] ? ram_0_bits_btb_resp_bits_entry : 6'h0) | (deq_ptr[1] ? ram_1_bits_btb_resp_bits_entry : 6'h0) | (deq_ptr[2] ? ram_2_bits_btb_resp_bits_entry : 6'h0) | (deq_ptr[3] ? ram_3_bits_btb_resp_bits_entry : 6'h0) | (deq_ptr[4] ? ram_4_bits_btb_resp_bits_entry : 6'h0) | (deq_ptr[5] ? ram_5_bits_btb_resp_bits_entry : 6'h0) | (deq_ptr[6] ? ram_6_bits_btb_resp_bits_entry : 6'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_0_bits_btb_resp_bits_bht_history = (deq_ptr[0] ? ram_0_bits_btb_resp_bits_bht_history : 8'h0) | (deq_ptr[1] ? ram_1_bits_btb_resp_bits_bht_history : 8'h0) | (deq_ptr[2] ? ram_2_bits_btb_resp_bits_bht_history : 8'h0) | (deq_ptr[3] ? ram_3_bits_btb_resp_bits_bht_history : 8'h0) | (deq_ptr[4] ? ram_4_bits_btb_resp_bits_bht_history : 8'h0) | (deq_ptr[5] ? ram_5_bits_btb_resp_bits_bht_history : 8'h0) | (deq_ptr[6] ? ram_6_bits_btb_resp_bits_bht_history : 8'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_0_bits_sfb_br = deq_ptr[0] & ram_0_bits_sfb_br | deq_ptr[1] & ram_1_bits_sfb_br | deq_ptr[2] & ram_2_bits_sfb_br | deq_ptr[3] & ram_3_bits_sfb_br | deq_ptr[4] & ram_4_bits_sfb_br | deq_ptr[5] & ram_5_bits_sfb_br | deq_ptr[6] & ram_6_bits_sfb_br;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_0_bits_next_pc_valid = deq_ptr[0] & ram_0_bits_next_pc_valid | deq_ptr[1] & ram_1_bits_next_pc_valid | deq_ptr[2] & ram_2_bits_next_pc_valid | deq_ptr[3] & ram_3_bits_next_pc_valid | deq_ptr[4] & ram_4_bits_next_pc_valid | deq_ptr[5] & ram_5_bits_next_pc_valid | deq_ptr[6] & ram_6_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_0_bits_next_pc_bits = (deq_ptr[0] ? ram_0_bits_next_pc_bits : 40'h0) | (deq_ptr[1] ? ram_1_bits_next_pc_bits : 40'h0) | (deq_ptr[2] ? ram_2_bits_next_pc_bits : 40'h0) | (deq_ptr[3] ? ram_3_bits_next_pc_bits : 40'h0) | (deq_ptr[4] ? ram_4_bits_next_pc_bits : 40'h0) | (deq_ptr[5] ? ram_5_bits_next_pc_bits : 40'h0) | (deq_ptr[6] ? ram_6_bits_next_pc_bits : 40'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_0_bits_ras_head = (deq_ptr[0] ? ram_0_bits_ras_head : 3'h0) | (deq_ptr[1] ? ram_1_bits_ras_head : 3'h0) | (deq_ptr[2] ? ram_2_bits_ras_head : 3'h0) | (deq_ptr[3] ? ram_3_bits_ras_head : 3'h0) | (deq_ptr[4] ? ram_4_bits_ras_head : 3'h0) | (deq_ptr[5] ? ram_5_bits_ras_head : 3'h0) | (deq_ptr[6] ? ram_6_bits_ras_head : 3'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, :45:36, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_0_bits_xcpt = deq_ptr[0] & ram_0_bits_xcpt | deq_ptr[1] & ram_1_bits_xcpt | deq_ptr[2] & ram_2_bits_xcpt | deq_ptr[3] & ram_3_bits_xcpt | deq_ptr[4] & ram_4_bits_xcpt | deq_ptr[5] & ram_5_bits_xcpt | deq_ptr[6] & ram_6_bits_xcpt;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_0_bits_xcpt_cause = (deq_ptr[0] ? ram_0_bits_xcpt_cause : 64'h0) | (deq_ptr[1] ? ram_1_bits_xcpt_cause : 64'h0) | (deq_ptr[2] ? ram_2_bits_xcpt_cause : 64'h0) | (deq_ptr[3] ? ram_3_bits_xcpt_cause : 64'h0) | (deq_ptr[4] ? ram_4_bits_xcpt_cause : 64'h0) | (deq_ptr[5] ? ram_5_bits_xcpt_cause : 64'h0) | (deq_ptr[6] ? ram_6_bits_xcpt_cause : 64'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, :45:36, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_0_bits_mem_size = (deq_ptr[0] ? ram_0_bits_mem_size : 2'h0) | (deq_ptr[1] ? ram_1_bits_mem_size : 2'h0) | (deq_ptr[2] ? ram_2_bits_mem_size : 2'h0) | (deq_ptr[3] ? ram_3_bits_mem_size : 2'h0) | (deq_ptr[4] ? ram_4_bits_mem_size : 2'h0) | (deq_ptr[5] ? ram_5_bits_mem_size : 2'h0) | (deq_ptr[6] ? ram_6_bits_mem_size : 2'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, :45:36, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_1_valid = _out_uop_WIRE_229;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign io_deq_1_bits_inst = (deq_ptr[6] ? ram_0_bits_inst : 32'h0) | (deq_ptr[0] ? ram_1_bits_inst : 32'h0) | (deq_ptr[1] ? ram_2_bits_inst : 32'h0) | (deq_ptr[2] ? ram_3_bits_inst : 32'h0) | (deq_ptr[3] ? ram_4_bits_inst : 32'h0) | (deq_ptr[4] ? ram_5_bits_inst : 32'h0) | (deq_ptr[5] ? ram_6_bits_inst : 32'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, :69:26, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_1_bits_raw_inst = (deq_ptr[6] ? ram_0_bits_raw_inst : 32'h0) | (deq_ptr[0] ? ram_1_bits_raw_inst : 32'h0) | (deq_ptr[1] ? ram_2_bits_raw_inst : 32'h0) | (deq_ptr[2] ? ram_3_bits_raw_inst : 32'h0) | (deq_ptr[3] ? ram_4_bits_raw_inst : 32'h0) | (deq_ptr[4] ? ram_5_bits_raw_inst : 32'h0) | (deq_ptr[5] ? ram_6_bits_raw_inst : 32'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, :69:26, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_1_bits_pc = (deq_ptr[6] ? ram_0_bits_pc : 40'h0) | (deq_ptr[0] ? ram_1_bits_pc : 40'h0) | (deq_ptr[1] ? ram_2_bits_pc : 40'h0) | (deq_ptr[2] ? ram_3_bits_pc : 40'h0) | (deq_ptr[3] ? ram_4_bits_pc : 40'h0) | (deq_ptr[4] ? ram_5_bits_pc : 40'h0) | (deq_ptr[5] ? ram_6_bits_pc : 40'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, :69:26, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_1_bits_edge_inst = deq_ptr[6] & ram_0_bits_edge_inst | deq_ptr[0] & ram_1_bits_edge_inst | deq_ptr[1] & ram_2_bits_edge_inst | deq_ptr[2] & ram_3_bits_edge_inst | deq_ptr[3] & ram_4_bits_edge_inst | deq_ptr[4] & ram_5_bits_edge_inst | deq_ptr[5] & ram_6_bits_edge_inst;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, :69:26, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_1_bits_rvc = deq_ptr[6] & ram_0_bits_rvc | deq_ptr[0] & ram_1_bits_rvc | deq_ptr[1] & ram_2_bits_rvc | deq_ptr[2] & ram_3_bits_rvc | deq_ptr[3] & ram_4_bits_rvc | deq_ptr[4] & ram_5_bits_rvc | deq_ptr[5] & ram_6_bits_rvc;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, :69:26, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_1_bits_btb_resp_valid = deq_ptr[6] & ram_0_bits_btb_resp_valid | deq_ptr[0] & ram_1_bits_btb_resp_valid | deq_ptr[1] & ram_2_bits_btb_resp_valid | deq_ptr[2] & ram_3_bits_btb_resp_valid | deq_ptr[3] & ram_4_bits_btb_resp_valid | deq_ptr[4] & ram_5_bits_btb_resp_valid | deq_ptr[5] & ram_6_bits_btb_resp_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, :69:26, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_1_bits_btb_resp_bits_entry = (deq_ptr[6] ? ram_0_bits_btb_resp_bits_entry : 6'h0) | (deq_ptr[0] ? ram_1_bits_btb_resp_bits_entry : 6'h0) | (deq_ptr[1] ? ram_2_bits_btb_resp_bits_entry : 6'h0) | (deq_ptr[2] ? ram_3_bits_btb_resp_bits_entry : 6'h0) | (deq_ptr[3] ? ram_4_bits_btb_resp_bits_entry : 6'h0) | (deq_ptr[4] ? ram_5_bits_btb_resp_bits_entry : 6'h0) | (deq_ptr[5] ? ram_6_bits_btb_resp_bits_entry : 6'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, :69:26, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_1_bits_btb_resp_bits_bht_history = (deq_ptr[6] ? ram_0_bits_btb_resp_bits_bht_history : 8'h0) | (deq_ptr[0] ? ram_1_bits_btb_resp_bits_bht_history : 8'h0) | (deq_ptr[1] ? ram_2_bits_btb_resp_bits_bht_history : 8'h0) | (deq_ptr[2] ? ram_3_bits_btb_resp_bits_bht_history : 8'h0) | (deq_ptr[3] ? ram_4_bits_btb_resp_bits_bht_history : 8'h0) | (deq_ptr[4] ? ram_5_bits_btb_resp_bits_bht_history : 8'h0) | (deq_ptr[5] ? ram_6_bits_btb_resp_bits_bht_history : 8'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, :69:26, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_1_bits_sfb_br = deq_ptr[6] & ram_0_bits_sfb_br | deq_ptr[0] & ram_1_bits_sfb_br | deq_ptr[1] & ram_2_bits_sfb_br | deq_ptr[2] & ram_3_bits_sfb_br | deq_ptr[3] & ram_4_bits_sfb_br | deq_ptr[4] & ram_5_bits_sfb_br | deq_ptr[5] & ram_6_bits_sfb_br;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, :69:26, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_1_bits_next_pc_valid = deq_ptr[6] & ram_0_bits_next_pc_valid | deq_ptr[0] & ram_1_bits_next_pc_valid | deq_ptr[1] & ram_2_bits_next_pc_valid | deq_ptr[2] & ram_3_bits_next_pc_valid | deq_ptr[3] & ram_4_bits_next_pc_valid | deq_ptr[4] & ram_5_bits_next_pc_valid | deq_ptr[5] & ram_6_bits_next_pc_valid;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, :69:26, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_1_bits_next_pc_bits = (deq_ptr[6] ? ram_0_bits_next_pc_bits : 40'h0) | (deq_ptr[0] ? ram_1_bits_next_pc_bits : 40'h0) | (deq_ptr[1] ? ram_2_bits_next_pc_bits : 40'h0) | (deq_ptr[2] ? ram_3_bits_next_pc_bits : 40'h0) | (deq_ptr[3] ? ram_4_bits_next_pc_bits : 40'h0) | (deq_ptr[4] ? ram_5_bits_next_pc_bits : 40'h0) | (deq_ptr[5] ? ram_6_bits_next_pc_bits : 40'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, :69:26, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_1_bits_ras_head = (deq_ptr[6] ? ram_0_bits_ras_head : 3'h0) | (deq_ptr[0] ? ram_1_bits_ras_head : 3'h0) | (deq_ptr[1] ? ram_2_bits_ras_head : 3'h0) | (deq_ptr[2] ? ram_3_bits_ras_head : 3'h0) | (deq_ptr[3] ? ram_4_bits_ras_head : 3'h0) | (deq_ptr[4] ? ram_5_bits_ras_head : 3'h0) | (deq_ptr[5] ? ram_6_bits_ras_head : 3'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, :45:36, :69:26, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_1_bits_xcpt = deq_ptr[6] & ram_0_bits_xcpt | deq_ptr[0] & ram_1_bits_xcpt | deq_ptr[1] & ram_2_bits_xcpt | deq_ptr[2] & ram_3_bits_xcpt | deq_ptr[3] & ram_4_bits_xcpt | deq_ptr[4] & ram_5_bits_xcpt | deq_ptr[5] & ram_6_bits_xcpt;	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, :69:26, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_1_bits_xcpt_cause = (deq_ptr[6] ? ram_0_bits_xcpt_cause : 64'h0) | (deq_ptr[0] ? ram_1_bits_xcpt_cause : 64'h0) | (deq_ptr[1] ? ram_2_bits_xcpt_cause : 64'h0) | (deq_ptr[2] ? ram_3_bits_xcpt_cause : 64'h0) | (deq_ptr[3] ? ram_4_bits_xcpt_cause : 64'h0) | (deq_ptr[4] ? ram_5_bits_xcpt_cause : 64'h0) | (deq_ptr[5] ? ram_6_bits_xcpt_cause : 64'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, :45:36, :69:26, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  assign io_deq_1_bits_mem_size = (deq_ptr[6] ? ram_0_bits_mem_size : 2'h0) | (deq_ptr[0] ? ram_1_bits_mem_size : 2'h0) | (deq_ptr[1] ? ram_2_bits_mem_size : 2'h0) | (deq_ptr[2] ? ram_3_bits_mem_size : 2'h0) | (deq_ptr[3] ? ram_4_bits_mem_size : 2'h0) | (deq_ptr[4] ? ram_5_bits_mem_size : 2'h0) | (deq_ptr[5] ? ram_6_bits_mem_size : 2'h0);	// @[generators/shuttle/src/main/scala/ifu/FetchBuffer.scala:16:7, :28:16, :30:24, :45:36, :69:26, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
endmodule

