5 18 181 9 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (mbit_sel10.vcd) 2 -o (mbit_sel10.cdd) 2 -v (mbit_sel10.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 mbit_sel10.v 9 45 1
2 1 3d 14 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 11 107000a 1 0 31 0 32 49 0 ffffffff 0 3 ffffffff 0
1 b 2 12 107000a 1 0 3 0 4 17 0 f 0 f f 0
4 1 14 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 mbit_sel10.v 0 34 1
2 2 0 15 60006 1 1008 0 0 32 48 2 0
2 3 4d 15 50005 1 1008 2 0 32 50 0 ffffffff 1 fffffffe 0 0
2 4 1 15 10001 0 1410 0 0 32 33 a
2 5 37 15 10006 1 1a 3 4
2 6 0 16 50008 1 61004 0 0 4 16 0 0
2 7 1 16 10001 0 1410 0 0 4 1 b
2 8 37 16 10008 1 16 6 7
2 9 0 17 20002 1 1008 0 0 32 48 5 0
2 10 2c 17 10002 2 900a 9 0 32 18 0 ffffffff 0 0 0 0
2 11 0 18 b000f 1 21008 0 0 2 16 2 0
2 12 0 18 20002 0 1018 0 0 32 48 2 0
2 13 1 18 30003 1 1418 0 0 32 33 a
2 14 49 18 10007 0 1430 12 13 2 18 0 3 0 0 0 0 b
2 15 37 18 1000f 1 1a 11 14
2 16 0 19 60006 1 1008 0 0 32 48 1 0
2 17 4d 19 50005 1 1008 16 0 32 50 0 ffffffff 0 ffffffff 0 0
2 18 1 19 10001 0 1410 0 0 32 33 a
2 19 37 19 10006 1 1a 17 18
2 20 0 20 20002 1 1008 0 0 32 48 5 0
2 21 2c 20 10002 2 900a 20 0 32 18 0 ffffffff 0 0 0 0
2 22 0 21 b000f 1 21008 0 0 2 16 2 0
2 23 0 21 20002 0 1018 0 0 32 48 2 0
2 24 1 21 30003 1 1418 0 0 32 33 a
2 25 49 21 10007 0 1430 23 24 2 18 0 3 0 0 0 0 b
2 26 37 21 1000f 1 1a 22 25
2 27 0 22 50005 1 1004 0 0 32 48 0 0
2 28 1 22 10001 0 1410 0 0 32 33 a
2 29 37 22 10005 1 16 27 28
2 30 0 23 20002 1 1008 0 0 32 48 5 0
2 31 2c 23 10002 2 900a 30 0 32 18 0 ffffffff 0 0 0 0
2 32 0 24 b000f 1 21008 0 0 2 16 2 0
2 33 0 24 20002 0 1018 0 0 32 48 2 0
2 34 1 24 30003 1 1414 0 0 32 33 a
2 35 49 24 10007 0 1430 33 34 2 18 0 3 0 0 0 0 b
2 36 37 24 1000f 1 1a 32 35
2 37 0 25 50005 1 1008 0 0 32 48 1 0
2 38 1 25 10001 0 1410 0 0 32 33 a
2 39 37 25 10005 1 1a 37 38
2 40 0 26 20002 1 1008 0 0 32 48 5 0
2 41 2c 26 10002 2 900a 40 0 32 18 0 ffffffff 0 0 0 0
2 42 0 27 b000f 1 21008 0 0 2 16 2 0
2 43 0 27 20002 0 1018 0 0 32 48 2 0
2 44 1 27 30003 1 1418 0 0 32 33 a
2 45 49 27 10007 0 1430 43 44 2 18 0 3 0 0 0 0 b
2 46 37 27 1000f 1 1a 42 45
2 47 0 28 c000c 1 1008 0 0 32 48 2 0
2 48 1 28 80008 0 1410 0 0 32 33 a
2 49 37 28 8000c 1 1a 47 48
2 50 0 29 20002 1 1008 0 0 32 48 5 0
2 51 2c 29 10002 2 900a 50 0 32 18 0 ffffffff 0 0 0 0
2 52 0 30 b000f 1 21008 0 0 2 16 2 0
2 53 0 30 20002 0 1018 0 0 32 48 2 0
2 54 1 30 30003 1 1418 0 0 32 33 a
2 55 49 30 10007 0 1430 53 54 2 18 0 3 0 0 0 0 b
2 56 37 30 1000f 1 1a 52 55
2 57 0 31 c000c 1 1008 0 0 32 48 3 0
2 58 1 31 80008 0 1410 0 0 32 33 a
2 59 37 31 8000c 1 1a 57 58
2 60 0 32 20002 1 1008 0 0 32 48 5 0
2 61 2c 32 10002 2 900a 60 0 32 18 0 ffffffff 0 0 0 0
2 62 0 33 b000f 1 21008 0 0 2 16 2 0
2 63 0 33 20002 0 1018 0 0 32 48 2 0
2 64 1 33 30003 1 1408 0 0 32 33 a
2 65 49 33 10007 0 1430 63 64 2 18 0 3 0 0 0 0 b
2 66 37 33 1000f 1 1a 62 65
4 5 15 1 11 8 8 5
4 8 16 1 0 10 10 5
4 10 17 1 0 15 0 5
4 15 18 1 0 19 19 5
4 19 19 1 0 21 21 5
4 21 20 1 0 26 0 5
4 26 21 1 0 29 29 5
4 29 22 1 0 31 31 5
4 31 23 1 0 36 0 5
4 36 24 1 0 39 39 5
4 39 25 1 0 41 41 5
4 41 26 1 0 46 0 5
4 46 27 1 0 49 49 5
4 49 28 8 0 51 51 5
4 51 29 1 0 56 0 5
4 56 30 1 0 59 59 5
4 59 31 8 0 61 61 5
4 61 32 1 0 66 0 5
4 66 33 1 0 0 0 5
3 1 main.$u1 "main.$u1" 0 mbit_sel10.v 0 43 1
