```verilog
module top_module( output one );

    // To ensure 'one' is always logically high, assign it to 1'b1.
    assign one = 1'b1;

endmodule
```