# SystemVerilog-project
Implements an up/down counter and a synchronous FIFO in SystemVerilog, including the RTL code, property files, and testbenches
