
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.57 (git sha1 3aca86049, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

1. Executing Verilog-2005 frontend: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-26_23-11-52/tmp/a037ce0a62bd460da759263f72119ae7.bb.v
Parsing SystemVerilog input from `/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-26_23-11-52/tmp/a037ce0a62bd460da759263f72119ae7.bb.v' to AST representation.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__addf_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__addf_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__addf_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__addf_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__addh_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__addh_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__addh_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__addh_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and2_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and2_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and2_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and2_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and3_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and3_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and3_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and3_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and4_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and4_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and4_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__and4_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__antenna'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__antenna_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi211_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi211_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi211_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi211_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi21_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi21_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi21_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi21_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi221_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi221_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi221_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi221_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi222_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi222_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi222_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi222_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi22_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi22_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi22_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__aoi22_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_12'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_16'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_20'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_3'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_8'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__buf_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__bufz_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__bufz_12'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__bufz_16'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__bufz_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__bufz_3'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__bufz_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__bufz_8'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__bufz_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_12'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_16'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_20'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_3'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_8'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkbuf_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_12'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_16'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_20'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_3'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_8'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__clkinv_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnrnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnrnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnrnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnrnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnrsnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnsnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnsnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnsnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffnsnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffrnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffrnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffrnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffrnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffrsnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffrsnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffrsnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffrsnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffsnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffsnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffsnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dffsnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlya_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlya_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlya_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlya_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyb_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyb_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyb_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyb_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyc_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyc_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyc_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyc_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyd_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyd_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyd_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__dlyd_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__endcap'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__endcap_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fill_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fill_16'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fill_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fill_32'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fill_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fill_64'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fill_8'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fill_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fillcap_16'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fillcap_32'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fillcap_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fillcap_64'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fillcap_8'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__fillcap_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__filltie'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__filltie_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__hold'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__hold_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__icgtn_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__icgtn_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__icgtn_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__icgtn_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__icgtp_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__icgtp_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__icgtp_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__icgtp_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_12'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_16'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_20'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_3'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_8'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__inv_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__invz_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__invz_12'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__invz_16'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__invz_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__invz_3'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__invz_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__invz_8'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__invz_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latrnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latrnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latrnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latrnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latrsnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latrsnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latrsnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latrsnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latsnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latsnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latsnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__latsnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__mux2_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__mux2_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__mux2_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__mux2_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__mux4_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__mux4_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__mux4_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__mux4_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand2_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand2_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand2_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand2_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand3_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand3_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand3_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand3_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand4_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand4_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand4_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nand4_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor2_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor2_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor2_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor2_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor3_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor3_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor3_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor3_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor4_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor4_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor4_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__nor4_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai211_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai211_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai211_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai211_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai21_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai21_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai21_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai21_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai221_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai221_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai221_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai221_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai222_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai222_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai222_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai222_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai22_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai22_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai22_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai22_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai31_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai31_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai31_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai31_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai32_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai32_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai32_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai32_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai33_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai33_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai33_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__oai33_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or2_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or2_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or2_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or2_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or3_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or3_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or3_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or3_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or4_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or4_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or4_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__or4_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffrnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffrnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffrnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffrnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffrsnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffrsnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffrsnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffrsnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffsnq_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffsnq_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffsnq_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__sdffsnq_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__tieh'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__tieh_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__tiel'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__tiel_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xnor2_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xnor2_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xnor2_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xnor2_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xnor3_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xnor3_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xnor3_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xnor3_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor2_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor2_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor2_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor2_func'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor3_1'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor3_2'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor3_4'.
Generating RTLIL representation for module `\gf180mcu_fd_sc_mcu7t5v0__xor3_func'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v
Parsing SystemVerilog input from `/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/tt_um_felixfeierabend.v' to AST representation.
Storing AST representation for module `$abstract\tonegen'.
Storing AST representation for module `$abstract\lfsr'.
Storing AST representation for module `$abstract\mixer'.
Storing AST representation for module `$abstract\pwm8'.
Storing AST representation for module `$abstract\vibrato'.
Storing AST representation for module `$abstract\adsr'.
Storing AST representation for module `$abstract\signal_generator'.
Storing AST representation for module `$abstract\clock_scale'.
Storing AST representation for module `$abstract\tt_um_felixfeierabend'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\tt_um_felixfeierabend'.
Generating RTLIL representation for module `\tt_um_felixfeierabend'.

4.1. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend

4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\signal_generator'.
Generating RTLIL representation for module `\signal_generator'.

4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\clock_scale'.
Generating RTLIL representation for module `\clock_scale'.

4.4. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Used module:     \signal_generator
Used module:     \clock_scale

4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\pwm8'.
Generating RTLIL representation for module `\pwm8'.

4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\mixer'.
Generating RTLIL representation for module `\mixer'.

4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\lfsr'.
Generating RTLIL representation for module `\lfsr'.

4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\adsr'.
Generating RTLIL representation for module `\adsr'.

4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\tonegen'.
Generating RTLIL representation for module `\tonegen'.

4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\vibrato'.
Generating RTLIL representation for module `\vibrato'.

4.11. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Used module:     \signal_generator
Used module:         \pwm8
Used module:         \mixer
Used module:         \lfsr
Used module:         \adsr
Used module:         \tonegen
Used module:         \vibrato
Used module:     \clock_scale

4.12. Analyzing design hierarchy..
Top module:  \tt_um_felixfeierabend
Used module:     \signal_generator
Used module:         \pwm8
Used module:         \mixer
Used module:         \lfsr
Used module:         \adsr
Used module:         \tonegen
Used module:         \vibrato
Used module:     \clock_scale
Removing unused module `$abstract\tt_um_felixfeierabend'.
Removing unused module `$abstract\clock_scale'.
Removing unused module `$abstract\signal_generator'.
Removing unused module `$abstract\adsr'.
Removing unused module `$abstract\vibrato'.
Removing unused module `$abstract\pwm8'.
Removing unused module `$abstract\mixer'.
Removing unused module `$abstract\lfsr'.
Removing unused module `$abstract\tonegen'.
Removed 9 unused modules.
Renaming module tt_um_felixfeierabend to tt_um_felixfeierabend.

5. Executing PROC pass (convert processes to netlists).

5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10$64 in module tonegen.
Marked 3 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$48 in module adsr.
Marked 1 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$40 in module lfsr.
Marked 2 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$27 in module mixer.
Marked 1 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$21 in module pwm8.
Marked 3 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$16 in module clock_scale.
Marked 4 switch rules as full_case in process $proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12$70 in module vibrato.
Removed a total of 0 dead cases.

5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 5 redundant assignments.
Promoted 25 assignments to connections.

5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:8$69'.
  Set init value: \cnt = 12'000000000000
Found init rule in `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:19$63'.
  Set init value: \timer = 4'0000
Found init rule in `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:17$62'.
  Set init value: \state = 2'00
Found init rule in `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:14$47'.
  Set init value: \feedback = 1'0
Found init rule in `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:13$46'.
  Set init value: \noise_out = 1'0
Found init rule in `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:12$45'.
  Set init value: \noise_reg = 16'1010110011100001
Found init rule in `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:26$39'.
  Set init value: \started = 1'0
Found init rule in `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7$26'.
  Set init value: \clk_cnt = 8'00000000
Found init rule in `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:5$25'.
  Set init value: \pwm_o = 1'0
Found init rule in `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8$20'.
  Set init value: \counter = 11'00000000000
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:39$14'.
  Set init value: \vib_depth = 4'0100
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:28$13'.
  Set init value: \enableVib = 1'1
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:27$12'.
  Set init value: \enableN = 1'1
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:26$11'.
  Set init value: \enableB = 1'0
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:25$10'.
  Set init value: \enableA = 1'1
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:23$9'.
  Set init value: \volN = 4'0011
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:22$8'.
  Set init value: \volB = 4'1000
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:21$7'.
  Set init value: \volA = 4'1000
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20$6'.
  Set init value: \periodB = 12'000100101100
Found init rule in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:19$5'.
  Set init value: \periodA = 12'000011001000
Found init rule in `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:10$81'.
  Set init value: \val = 4'0000
Found init rule in `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:9$80'.
  Set init value: \dir = 1'0
Found init rule in `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:8$79'.
  Set init value: \div = 8'00000000

5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10$64'.

5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~26 debug messages>

5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:8$69'.
Creating decoders for process `\tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10$64'.
     1/2: $0\cnt[11:0]
     2/2: $0\wave[0:0]
Creating decoders for process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:19$63'.
Creating decoders for process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:17$62'.
Creating decoders for process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$48'.
     1/3: $0\timer[3:0]
     2/3: $0\state[1:0]
     3/3: $0\level_o[3:0]
Creating decoders for process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:14$47'.
Creating decoders for process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:13$46'.
Creating decoders for process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:12$45'.
Creating decoders for process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$40'.
     1/2: $0\feedback[0:0]
     2/2: $0\noise_reg[15:0]
Creating decoders for process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:26$39'.
Creating decoders for process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$27'.
     1/8: $0\mixout[7:0]
     2/8: $0\started[0:0]
     3/8: $0\sum[5:0]
     4/8: $0\n_val[4:0]
     5/8: $0\b_val[4:0]
     6/8: $0\a_val[4:0]
     7/8: $0\multB[7:0]
     8/8: $0\multA[7:0]
Creating decoders for process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7$26'.
Creating decoders for process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:5$25'.
Creating decoders for process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$21'.
     1/2: $0\pwm_o[0:0]
     2/2: $0\clk_cnt[7:0]
Creating decoders for process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8$20'.
Creating decoders for process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$16'.
     1/2: $0\counter[10:0]
     2/2: $0\clk_out[0:0]
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:42$15'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:39$14'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:28$13'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:27$12'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:26$11'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:25$10'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:23$9'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:22$8'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:21$7'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20$6'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:19$5'.
Creating decoders for process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
     1/10: $0\enableA[0:0]
     2/10: $0\enableVib[0:0]
     3/10: $0\vib_depth[3:0]
     4/10: $0\enableN[0:0]
     5/10: $0\enableB[0:0]
     6/10: $0\volN[3:0]
     7/10: $0\volB[3:0]
     8/10: $0\volA[3:0]
     9/10: $0\periodB[11:0]
    10/10: $0\periodA[11:0]
Creating decoders for process `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:10$81'.
Creating decoders for process `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:9$80'.
Creating decoders for process `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:8$79'.
Creating decoders for process `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12$70'.
     1/4: $0\div[7:0]
     2/4: $0\val[3:0]
     3/4: $0\dir[0:0]
     4/4: $0\vibrato_o[3:0]

5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\signal_generator.\vib_speed' from process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:42$15'.

5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\tonegen.\wave' using process `\tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10$64'.
  created $adff cell `$procdff$327' with positive edge clock and positive level reset.
Creating register for signal `\tonegen.\cnt' using process `\tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10$64'.
  created $adff cell `$procdff$330' with positive edge clock and positive level reset.
Creating register for signal `\adsr.\level_o' using process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$48'.
  created $dff cell `$procdff$331' with positive edge clock.
Creating register for signal `\adsr.\state' using process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$48'.
  created $dff cell `$procdff$332' with positive edge clock.
Creating register for signal `\adsr.\timer' using process `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$48'.
  created $dff cell `$procdff$333' with positive edge clock.
Creating register for signal `\lfsr.\noise_out' using process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$40'.
  created $dff cell `$procdff$334' with positive edge clock.
Creating register for signal `\lfsr.\noise_reg' using process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$40'.
  created $dff cell `$procdff$335' with positive edge clock.
Creating register for signal `\lfsr.\feedback' using process `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$40'.
  created $dff cell `$procdff$336' with positive edge clock.
Creating register for signal `\mixer.\mixout' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$27'.
  created $dff cell `$procdff$337' with positive edge clock.
Creating register for signal `\mixer.\multA' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$27'.
  created $dff cell `$procdff$338' with positive edge clock.
Creating register for signal `\mixer.\multB' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$27'.
  created $dff cell `$procdff$339' with positive edge clock.
Creating register for signal `\mixer.\a_val' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$27'.
  created $dff cell `$procdff$340' with positive edge clock.
Creating register for signal `\mixer.\b_val' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$27'.
  created $dff cell `$procdff$341' with positive edge clock.
Creating register for signal `\mixer.\n_val' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$27'.
  created $dff cell `$procdff$342' with positive edge clock.
Creating register for signal `\mixer.\sum' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$27'.
  created $dff cell `$procdff$343' with positive edge clock.
Creating register for signal `\mixer.\started' using process `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$27'.
  created $dff cell `$procdff$344' with positive edge clock.
Creating register for signal `\pwm8.\pwm_o' using process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$21'.
  created $dff cell `$procdff$345' with positive edge clock.
Creating register for signal `\pwm8.\clk_cnt' using process `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$21'.
  created $dff cell `$procdff$346' with positive edge clock.
Creating register for signal `\clock_scale.\clk_out' using process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$16'.
  created $dff cell `$procdff$347' with positive edge clock.
Creating register for signal `\clock_scale.\counter' using process `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$16'.
  created $dff cell `$procdff$348' with positive edge clock.
Creating register for signal `\signal_generator.\periodA' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
  created $dff cell `$procdff$349' with positive edge clock.
Creating register for signal `\signal_generator.\periodB' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
  created $dff cell `$procdff$350' with positive edge clock.
Creating register for signal `\signal_generator.\volA' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
  created $dff cell `$procdff$351' with positive edge clock.
Creating register for signal `\signal_generator.\volB' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
  created $dff cell `$procdff$352' with positive edge clock.
Creating register for signal `\signal_generator.\volN' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
  created $dff cell `$procdff$353' with positive edge clock.
Creating register for signal `\signal_generator.\enableA' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
  created $dff cell `$procdff$354' with positive edge clock.
Creating register for signal `\signal_generator.\enableB' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
  created $dff cell `$procdff$355' with positive edge clock.
Creating register for signal `\signal_generator.\enableN' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
  created $dff cell `$procdff$356' with positive edge clock.
Creating register for signal `\signal_generator.\enableVib' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
  created $dff cell `$procdff$357' with positive edge clock.
Creating register for signal `\signal_generator.\vib_depth' using process `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
  created $dff cell `$procdff$358' with positive edge clock.
Creating register for signal `\vibrato.\vibrato_o' using process `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12$70'.
  created $dff cell `$procdff$359' with positive edge clock.
Creating register for signal `\vibrato.\div' using process `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12$70'.
  created $dff cell `$procdff$360' with positive edge clock.
Creating register for signal `\vibrato.\dir' using process `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12$70'.
  created $dff cell `$procdff$361' with positive edge clock.
Creating register for signal `\vibrato.\val' using process `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12$70'.
  created $dff cell `$procdff$362' with positive edge clock.

5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:8$69'.
Found and cleaned up 2 empty switches in `\tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10$64'.
Removing empty process `tonegen.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././tonegen.v:10$64'.
Removing empty process `adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:19$63'.
Removing empty process `adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:17$62'.
Found and cleaned up 9 empty switches in `\adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$48'.
Removing empty process `adsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././adsr.v:21$48'.
Removing empty process `lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:14$47'.
Removing empty process `lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:13$46'.
Removing empty process `lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:12$45'.
Found and cleaned up 2 empty switches in `\lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$40'.
Removing empty process `lfsr.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././lfsr.v:16$40'.
Removing empty process `mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:26$39'.
Found and cleaned up 2 empty switches in `\mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$27'.
Removing empty process `mixer.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././mixer.v:28$27'.
Removing empty process `pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:7$26'.
Removing empty process `pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:5$25'.
Found and cleaned up 1 empty switch in `\pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$21'.
Removing empty process `pwm8.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././pwm8.v:9$21'.
Removing empty process `clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:8$20'.
Found and cleaned up 3 empty switches in `\clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$16'.
Removing empty process `clock_scale.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./clock_scaler.v:10$16'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:42$15'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:39$14'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:28$13'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:27$12'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:26$11'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:25$10'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:23$9'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:22$8'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:21$7'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:20$6'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:19$5'.
Found and cleaned up 2 empty switches in `\signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
Removing empty process `signal_generator.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/./signal_gen.v:106$4'.
Removing empty process `vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:10$81'.
Removing empty process `vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:9$80'.
Removing empty process `vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:8$79'.
Found and cleaned up 5 empty switches in `\vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12$70'.
Removing empty process `vibrato.$proc$/foss/designs/kvic_336007_ws25-kvic_ws25_v6/verilog/src/././vibrato.v:12$70'.
Cleaned up 26 empty switches.

5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module tt_um_felixfeierabend.
Optimizing module tonegen.
<suppressed ~5 debug messages>
Optimizing module adsr.
<suppressed ~3 debug messages>
Optimizing module lfsr.
<suppressed ~1 debug messages>
Optimizing module mixer.
<suppressed ~8 debug messages>
Optimizing module pwm8.
Optimizing module clock_scale.
Optimizing module signal_generator.
<suppressed ~1 debug messages>
Optimizing module vibrato.
<suppressed ~6 debug messages>

6. Executing FLATTEN pass (flatten design).
Deleting now unused module tonegen.
Deleting now unused module adsr.
Deleting now unused module lfsr.
Deleting now unused module mixer.
Deleting now unused module pwm8.
Deleting now unused module clock_scale.
Deleting now unused module signal_generator.
Deleting now unused module vibrato.
<suppressed ~8 debug messages>

7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tt_um_felixfeierabend..
Removed 17 unused cells and 195 unused wires.
<suppressed ~70 debug messages>
