#! /opt/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-127-gdeeac2edf)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555555d4fa40 .scope module, "top_tb" "top_tb" 2 25;
 .timescale -12 -12;
L_0x7f1b87fd4018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555e436f0_0 .net/2u *"_ivl_0", 0 0, L_0x7f1b87fd4018;  1 drivers
v0x555555e437f0_0 .net *"_ivl_10", 0 0, L_0x555555e684e0;  1 drivers
L_0x7f1b87fd53c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555e438b0_0 .net/2u *"_ivl_12", 0 0, L_0x7f1b87fd53c8;  1 drivers
v0x555555e439a0_0 .net *"_ivl_15", 0 0, L_0x555555e68580;  1 drivers
L_0x7f1b87fd4060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555e43a80_0 .net/2u *"_ivl_4", 0 0, L_0x7f1b87fd4060;  1 drivers
L_0x7f1b87fd5380 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x555555e43bb0_0 .net/2u *"_ivl_8", 31 0, L_0x7f1b87fd5380;  1 drivers
v0x555555e43c90_0 .net "boot", 0 0, L_0x555555d3fbf0;  1 drivers
v0x555555e43d30_0 .var "clk", 0 0;
v0x555555e43dd0_0 .var "clk_48mhz", 0 0;
v0x555555e43e70_0 .var "crc16", 15 0;
v0x555555e43f30_0 .var "crc16_invert", 0 0;
v0x555555e43ff0_0 .var "crc5", 4 0;
v0x555555e440d0_0 .var "crc5_invert", 0 0;
v0x555555e44190_0 .var "eop", 1 0;
v0x555555e44270_0 .var/i "get_usb_bitstuff_count", 31 0;
v0x555555e44350_0 .var/i "i", 31 0;
v0x555555e44430_0 .net "led", 0 0, L_0x555555e56080;  1 drivers
v0x555555e44500_0 .var "miso_data", 8192 0;
v0x555555e445c0_0 .var "mosi_data", 8192 0;
v0x555555e446a0_0 .var "prev_usb_p_tx", 0 0;
v0x555555e44760_0 .var "raw_usb_data", 1023 0;
v0x555555e44840_0 .var "reset", 0 0;
v0x555555e448e0_0 .var/i "send_usb_bitstuff_count", 31 0;
v0x555555e449c0_0 .var "send_usb_nrzi_state", 0 0;
v0x555555e44a80_0 .net "spi_cs", 0 0, v0x555555e365a0_0;  1 drivers
v0x555555e44b20_0 .net "spi_miso", 0 0, L_0x555555e68670;  1 drivers
v0x555555e44c10_0 .var "spi_miso_length", 31 0;
v0x555555e44cf0_0 .net "spi_mosi", 0 0, L_0x555555e59ab0;  1 drivers
v0x555555e44de0_0 .var "spi_mosi_length", 31 0;
v0x555555e44ec0_0 .net "spi_sck", 0 0, v0x555555e36e20_0;  1 drivers
v0x555555e44fb0_0 .var "sync", 7 0;
v0x555555e45090_0 .var "usb_n_rx", 0 0;
v0x555555e45130_0 .net "usb_n_tx", 0 0, L_0x555555e459c0;  1 drivers
v0x555555e45400_0 .net "usb_n_tx_raw", 0 0, v0x555555e2f340_0;  1 drivers
v0x555555e454a0_0 .var "usb_p_rx", 0 0;
v0x555555e45540_0 .net "usb_p_tx", 0 0, L_0x555555e45900;  1 drivers
v0x555555e45600_0 .net "usb_p_tx_raw", 0 0, v0x555555e2f400_0;  1 drivers
v0x555555e456a0_0 .var "usb_tx_data", 1023 0;
v0x555555e45780_0 .net "usb_tx_en", 0 0, v0x555555e2f5a0_0;  1 drivers
v0x555555e45820_0 .var "usb_tx_len", 10 0;
E_0x555555b538d0 .event posedge, v0x555555e36e20_0;
E_0x555555b53430 .event negedge, v0x555555e36e20_0;
L_0x555555e45900 .functor MUXZ 1, L_0x7f1b87fd4018, v0x555555e2f400_0, v0x555555e2f5a0_0, C4<>;
L_0x555555e459c0 .functor MUXZ 1, L_0x7f1b87fd4060, v0x555555e2f340_0, v0x555555e2f5a0_0, C4<>;
L_0x555555e684e0 .cmp/eq 32, v0x555555e44c10_0, L_0x7f1b87fd5380;
L_0x555555e68580 .part/v v0x555555e44500_0, v0x555555e44c10_0, 1;
L_0x555555e68670 .functor MUXZ 1, L_0x555555e68580, L_0x7f1b87fd53c8, L_0x555555e684e0, C4<>;
S_0x555555dd3280 .scope task, "calc_crc16" "calc_crc16" 2 360, 2 360 0, S_0x555555d4fa40;
 .timescale -12 -12;
v0x555555d6cce0_0 .var "data", 511 0;
v0x555555d67fc0_0 .var "length", 10 0;
TD_top_tb.calc_crc16 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x555555e43e70_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e44350_0, 0, 32;
T_0.0 ; Top of for-loop 
    %load/vec4 v0x555555e44350_0;
    %load/vec4 v0x555555d67fc0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x555555d6cce0_0;
    %load/vec4 v0x555555e44350_0;
    %part/s 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 15, 5;
    %xor;
    %store/vec4 v0x555555e43f30_0, 0, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x555555e43f30_0;
    %xor;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e43e70_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e43e70_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e43e70_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e43e70_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e43e70_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e43e70_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e43e70_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e43e70_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e43e70_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e43e70_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e43e70_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e43e70_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e43e70_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555555e43f30_0;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e43e70_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e43e70_0, 4, 1;
    %load/vec4 v0x555555e43f30_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e43e70_0, 4, 1;
T_0.2 ; for-loop step statement
    %load/vec4 v0x555555e44350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e44350_0, 0, 32;
    %jmp T_0.0;
T_0.1 ; for-loop exit label
    %end;
S_0x555555dd4e00 .scope task, "calc_crc5" "calc_crc5" 2 298, 2 298 0, S_0x555555d4fa40;
 .timescale -12 -12;
v0x555555d38080_0 .var "data", 10 0;
TD_top_tb.calc_crc5 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x555555e43ff0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e44350_0, 0, 32;
T_1.3 ; Top of for-loop 
    %load/vec4 v0x555555e44350_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_1.4, 5;
    %load/vec4 v0x555555d38080_0;
    %load/vec4 v0x555555e44350_0;
    %part/s 1;
    %load/vec4 v0x555555e43ff0_0;
    %parti/s 1, 4, 4;
    %xor;
    %store/vec4 v0x555555e440d0_0, 0, 1;
    %load/vec4 v0x555555e43ff0_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e43ff0_0, 4, 1;
    %load/vec4 v0x555555e43ff0_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e43ff0_0, 4, 1;
    %load/vec4 v0x555555e43ff0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555555e440d0_0;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e43ff0_0, 4, 1;
    %load/vec4 v0x555555e43ff0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e43ff0_0, 4, 1;
    %load/vec4 v0x555555e440d0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e43ff0_0, 4, 1;
T_1.5 ; for-loop step statement
    %load/vec4 v0x555555e44350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e44350_0, 0, 32;
    %jmp T_1.3;
T_1.4 ; for-loop exit label
    %end;
S_0x555555dd52d0 .scope module, "dut" "tinyfpga_bootloader" 2 81, 3 1 0, S_0x555555d4fa40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_48mhz";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "usb_p_tx";
    .port_info 4 /OUTPUT 1 "usb_n_tx";
    .port_info 5 /INPUT 1 "usb_p_rx";
    .port_info 6 /INPUT 1 "usb_n_rx";
    .port_info 7 /OUTPUT 1 "usb_tx_en";
    .port_info 8 /OUTPUT 1 "led";
    .port_info 9 /OUTPUT 1 "spi_cs";
    .port_info 10 /OUTPUT 1 "spi_sck";
    .port_info 11 /OUTPUT 1 "spi_mosi";
    .port_info 12 /INPUT 1 "spi_miso";
    .port_info 13 /OUTPUT 1 "boot";
L_0x555555d3fbf0 .functor OR 1, v0x555555e391f0_0, v0x555555e34680_0, C4<0>, C4<0>;
v0x555555e375c0_0 .net *"_ivl_0", 31 0, L_0x555555e45af0;  1 drivers
L_0x7f1b87fd4138 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e376c0_0 .net *"_ivl_11", 21 0, L_0x7f1b87fd4138;  1 drivers
L_0x7f1b87fd4180 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0x555555e377a0_0 .net/2u *"_ivl_12", 31 0, L_0x7f1b87fd4180;  1 drivers
L_0x7f1b87fd40a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e37860_0 .net *"_ivl_3", 25 0, L_0x7f1b87fd40a8;  1 drivers
L_0x7f1b87fd5218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555e37940_0 .net/2u *"_ivl_38", 0 0, L_0x7f1b87fd5218;  1 drivers
L_0x7f1b87fd40f0 .functor BUFT 1, C4<00000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v0x555555e37a20_0 .net/2u *"_ivl_4", 31 0, L_0x7f1b87fd40f0;  1 drivers
L_0x7f1b87fd5260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555e37b00_0 .net/2u *"_ivl_50", 0 0, L_0x7f1b87fd5260;  1 drivers
L_0x7f1b87fd52a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555555e37be0_0 .net/2u *"_ivl_54", 7 0, L_0x7f1b87fd52a8;  1 drivers
L_0x7f1b87fd52f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555e37cc0_0 .net/2u *"_ivl_58", 0 0, L_0x7f1b87fd52f0;  1 drivers
L_0x7f1b87fd5338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555e37da0_0 .net/2u *"_ivl_62", 0 0, L_0x7f1b87fd5338;  1 drivers
v0x555555e37e80_0 .net *"_ivl_8", 31 0, L_0x555555e55da0;  1 drivers
v0x555555e37f60_0 .net "boot", 0 0, L_0x555555d3fbf0;  alias, 1 drivers
v0x555555e38020_0 .net "boot_to_user_design", 0 0, v0x555555e34680_0;  1 drivers
v0x555555e380c0_0 .net "clk", 0 0, v0x555555e43d30_0;  1 drivers
v0x555555e38160_0 .net "clk_48mhz", 0 0, v0x555555e43dd0_0;  1 drivers
v0x555555e38200_0 .var "count_down", 0 0;
v0x555555e382a0_0 .net "ctrl_in_ep_acked", 0 0, L_0x555555e68360;  1 drivers
v0x555555e38370_0 .net "ctrl_in_ep_data", 7 0, L_0x555555e593b0;  1 drivers
v0x555555e38440_0 .net "ctrl_in_ep_data_done", 0 0, L_0x555555e58570;  1 drivers
v0x555555e384e0_0 .net "ctrl_in_ep_data_free", 0 0, L_0x555555e67750;  1 drivers
v0x555555e385b0_0 .net "ctrl_in_ep_data_put", 0 0, L_0x555555e58f10;  1 drivers
v0x555555e38680_0 .net "ctrl_in_ep_grant", 0 0, L_0x555555e67510;  1 drivers
v0x555555e38750_0 .net "ctrl_in_ep_req", 0 0, L_0x555555e589d0;  1 drivers
v0x555555e38820_0 .net "ctrl_in_ep_stall", 0 0, v0x555555d9ade0_0;  1 drivers
v0x555555e388f0_0 .net "ctrl_out_ep_acked", 0 0, L_0x555555e66c60;  1 drivers
v0x555555e389c0_0 .net "ctrl_out_ep_data_avail", 0 0, L_0x555555e665f0;  1 drivers
v0x555555e38a60_0 .net "ctrl_out_ep_data_get", 0 0, L_0x555555c0f8f0;  1 drivers
v0x555555e38b30_0 .net "ctrl_out_ep_grant", 0 0, L_0x555555e66410;  1 drivers
v0x555555e38c00_0 .net "ctrl_out_ep_req", 0 0, L_0x555555de8b90;  1 drivers
v0x555555e38cd0_0 .net "ctrl_out_ep_setup", 0 0, L_0x555555e668a0;  1 drivers
L_0x7f1b87fd41c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555e38da0_0 .net "ctrl_out_ep_stall", 0 0, L_0x7f1b87fd41c8;  1 drivers
v0x555555e38e70_0 .net "dev_addr", 6 0, v0x555555da0ac0_0;  1 drivers
v0x555555e38f10_0 .net "frame_index", 10 0, L_0x555555e59fe0;  1 drivers
v0x555555e391f0_0 .var "host_presence_timeout", 0 0;
v0x555555e39290_0 .var "host_presence_timer", 31 0;
v0x555555e39330_0 .net "led", 0 0, L_0x555555e56080;  alias, 1 drivers
v0x555555e393d0_0 .var "led_pwm", 7 0;
v0x555555e39470_0 .net "nak_in_ep_acked", 0 0, L_0x555555e68090;  1 drivers
v0x555555e39510_0 .net "nak_in_ep_data_free", 0 0, L_0x555555e67600;  1 drivers
v0x555555e395b0_0 .net "nak_in_ep_grant", 0 0, L_0x555555e672e0;  1 drivers
v0x555555e39650_0 .var "ns_cnt", 5 0;
v0x555555e396f0_0 .net "ns_rst", 0 0, L_0x555555e55c30;  1 drivers
v0x555555e397b0_0 .net "out_ep_data", 7 0, v0x555555e08ee0_0;  1 drivers
v0x555555e39900_0 .var "pwm_cnt", 7 0;
v0x555555e399e0_0 .net "reset", 0 0, v0x555555e44840_0;  1 drivers
v0x555555e39a80_0 .net "serial_in_ep_acked", 0 0, L_0x555555e68180;  1 drivers
v0x555555e39b50_0 .net "serial_in_ep_data", 7 0, L_0x555555e599c0;  1 drivers
v0x555555e39c20_0 .net "serial_in_ep_data_done", 0 0, v0x555555e35010_0;  1 drivers
v0x555555e39cf0_0 .net "serial_in_ep_data_free", 0 0, L_0x555555e67470;  1 drivers
v0x555555e39dc0_0 .net "serial_in_ep_data_put", 0 0, v0x555555e35310_0;  1 drivers
v0x555555e39e90_0 .net "serial_in_ep_grant", 0 0, L_0x555555e673d0;  1 drivers
v0x555555e39f60_0 .net "serial_in_ep_req", 0 0, v0x555555e35490_0;  1 drivers
L_0x7f1b87fd4528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555e3a030_0 .net "serial_in_ep_stall", 0 0, L_0x7f1b87fd4528;  1 drivers
v0x555555e3a100_0 .net "serial_out_ep_acked", 0 0, L_0x555555e66aa0;  1 drivers
v0x555555e3a1d0_0 .net "serial_out_ep_data_avail", 0 0, L_0x555555e66550;  1 drivers
v0x555555e3a2a0_0 .net "serial_out_ep_data_get", 0 0, L_0x555555e598b0;  1 drivers
v0x555555e3a370_0 .net "serial_out_ep_grant", 0 0, L_0x555555e66320;  1 drivers
v0x555555e3a440_0 .net "serial_out_ep_req", 0 0, L_0x555555e59780;  1 drivers
v0x555555e3a510_0 .net "serial_out_ep_setup", 0 0, L_0x555555e66800;  1 drivers
L_0x7f1b87fd44e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555e3a5e0_0 .net "serial_out_ep_stall", 0 0, L_0x7f1b87fd44e0;  1 drivers
v0x555555e3a6b0_0 .net "sof_valid", 0 0, L_0x555555e59f20;  1 drivers
v0x555555e3a780_0 .net "spi_cs", 0 0, v0x555555e365a0_0;  alias, 1 drivers
v0x555555e3a850_0 .net "spi_miso", 0 0, L_0x555555e68670;  alias, 1 drivers
v0x555555e3a920_0 .net "spi_mosi", 0 0, L_0x555555e59ab0;  alias, 1 drivers
v0x555555e3a9f0_0 .net "spi_sck", 0 0, v0x555555e36e20_0;  alias, 1 drivers
v0x555555e3aed0_0 .var "us_cnt", 9 0;
v0x555555e3af70_0 .net "us_rst", 0 0, L_0x555555e55f10;  1 drivers
v0x555555e3b010_0 .net "usb_n_rx", 0 0, v0x555555e45090_0;  1 drivers
v0x555555e3b0b0_0 .net "usb_n_tx", 0 0, v0x555555e2f340_0;  alias, 1 drivers
v0x555555e3b150_0 .net "usb_p_rx", 0 0, v0x555555e454a0_0;  1 drivers
v0x555555e3b1f0_0 .net "usb_p_tx", 0 0, v0x555555e2f400_0;  alias, 1 drivers
v0x555555e3b290_0 .net "usb_tx_en", 0 0, v0x555555e2f5a0_0;  alias, 1 drivers
L_0x555555e45af0 .concat [ 6 26 0 0], v0x555555e39650_0, L_0x7f1b87fd40a8;
L_0x555555e55c30 .cmp/eq 32, L_0x555555e45af0, L_0x7f1b87fd40f0;
L_0x555555e55da0 .concat [ 10 22 0 0], v0x555555e3aed0_0, L_0x7f1b87fd4138;
L_0x555555e55f10 .cmp/eq 32, L_0x555555e55da0, L_0x7f1b87fd4180;
L_0x555555e56080 .cmp/gt 8, v0x555555e393d0_0, v0x555555e39900_0;
L_0x555555e66230 .concat [ 1 1 0 0], L_0x555555de8b90, L_0x555555e59780;
L_0x555555e66320 .part v0x555555e02850_0, 1, 1;
L_0x555555e66410 .part v0x555555e02850_0, 0, 1;
L_0x555555e66550 .part L_0x555555e5d210, 1, 1;
L_0x555555e665f0 .part L_0x555555e5d210, 0, 1;
L_0x555555e66800 .part v0x555555e21410_0, 1, 1;
L_0x555555e668a0 .part v0x555555e21410_0, 0, 1;
L_0x555555e669b0 .concat [ 1 1 0 0], L_0x555555c0f8f0, L_0x555555e598b0;
L_0x555555e66aa0 .part v0x555555e08e00_0, 1, 1;
L_0x555555e66c60 .part v0x555555e08e00_0, 0, 1;
L_0x555555e67160 .concat [ 1 1 1 0], L_0x555555e589d0, v0x555555e35490_0, L_0x7f1b87fd5218;
L_0x555555e672e0 .part v0x555555df6d40_0, 2, 1;
L_0x555555e673d0 .part v0x555555df6d40_0, 1, 1;
L_0x555555e67510 .part v0x555555df6d40_0, 0, 1;
L_0x555555e67600 .part v0x555555c66460_0, 2, 1;
L_0x555555e67470 .part v0x555555c66460_0, 1, 1;
L_0x555555e67750 .part v0x555555c66460_0, 0, 1;
L_0x555555e67940 .concat [ 1 1 1 0], L_0x555555e58f10, v0x555555e35310_0, L_0x7f1b87fd5260;
L_0x555555e67a80 .concat [ 8 8 8 0], L_0x555555e593b0, L_0x555555e599c0, L_0x7f1b87fd52a8;
L_0x555555e67c90 .concat [ 1 1 1 0], L_0x555555e58570, v0x555555e35010_0, L_0x7f1b87fd52f0;
L_0x555555e67e20 .concat [ 1 1 1 0], v0x555555d9ade0_0, L_0x7f1b87fd4528, L_0x7f1b87fd5338;
L_0x555555e68090 .part v0x555555c661d0_0, 2, 1;
L_0x555555e68180 .part v0x555555c661d0_0, 1, 1;
L_0x555555e68360 .part v0x555555c661d0_0, 0, 1;
S_0x555555d603b0 .scope module, "ctrl_ep_inst" "usb_serial_ctrl_ep" 3 139, 4 1 0, S_0x555555dd52d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 7 "dev_addr";
    .port_info 3 /OUTPUT 1 "out_ep_req";
    .port_info 4 /INPUT 1 "out_ep_grant";
    .port_info 5 /INPUT 1 "out_ep_data_avail";
    .port_info 6 /INPUT 1 "out_ep_setup";
    .port_info 7 /OUTPUT 1 "out_ep_data_get";
    .port_info 8 /INPUT 8 "out_ep_data";
    .port_info 9 /OUTPUT 1 "out_ep_stall";
    .port_info 10 /INPUT 1 "out_ep_acked";
    .port_info 11 /OUTPUT 1 "in_ep_req";
    .port_info 12 /INPUT 1 "in_ep_grant";
    .port_info 13 /INPUT 1 "in_ep_data_free";
    .port_info 14 /OUTPUT 1 "in_ep_data_put";
    .port_info 15 /OUTPUT 8 "in_ep_data";
    .port_info 16 /OUTPUT 1 "in_ep_data_done";
    .port_info 17 /OUTPUT 1 "in_ep_stall";
    .port_info 18 /INPUT 1 "in_ep_acked";
P_0x555555deae00 .param/l "DATA_IN" 1 4 35, +C4<00000000000000000000000000000010>;
P_0x555555deae40 .param/l "DATA_OUT" 1 4 36, +C4<00000000000000000000000000000011>;
P_0x555555deae80 .param/l "IDLE" 1 4 33, +C4<00000000000000000000000000000000>;
P_0x555555deaec0 .param/l "SETUP" 1 4 34, +C4<00000000000000000000000000000001>;
P_0x555555deaf00 .param/l "STATUS_IN" 1 4 37, +C4<00000000000000000000000000000100>;
P_0x555555deaf40 .param/l "STATUS_OUT" 1 4 38, +C4<00000000000000000000000000000101>;
L_0x555555de8b90 .functor BUFZ 1, L_0x555555e665f0, C4<0>, C4<0>, C4<0>;
L_0x555555c0f8f0 .functor BUFZ 1, L_0x555555e665f0, C4<0>, C4<0>, C4<0>;
L_0x555555e57140 .functor AND 1, L_0x555555df2d30, L_0x555555e668a0, C4<1>, C4<1>;
L_0x555555e57370 .functor AND 1, L_0x555555e57230, L_0x555555e574d0, C4<1>, C4<1>;
L_0x555555e57780 .functor AND 1, L_0x555555e57230, L_0x555555e576e0, C4<1>, C4<1>;
L_0x555555e57e00 .functor OR 1, L_0x555555e57a90, L_0x555555e57d10, C4<0>, C4<0>;
L_0x555555e58460 .functor AND 1, L_0x555555e580b0, L_0x555555e58260, C4<1>, C4<1>;
L_0x555555e58570 .functor OR 1, L_0x555555e58460, v0x555555d26e00_0, C4<0>, C4<0>;
L_0x555555e589d0 .functor AND 1, L_0x555555e587c0, L_0x555555e57f60, C4<1>, C4<1>;
L_0x555555e58e50 .functor AND 1, L_0x555555e58c30, L_0x555555e57f60, C4<1>, C4<1>;
L_0x555555e58f10 .functor AND 1, L_0x555555e58e50, L_0x555555e67750, C4<1>, C4<1>;
L_0x555555e593b0 .functor BUFZ 8, L_0x555555e590e0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555555db3990_0 .net *"_ivl_101", 0 0, L_0x555555e58e50;  1 drivers
v0x555555db3a50_0 .net *"_ivl_104", 7 0, L_0x555555e590e0;  1 drivers
v0x555555db27c0_0 .net *"_ivl_106", 9 0, L_0x555555e59180;  1 drivers
L_0x7f1b87fd4498 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555555db2880_0 .net *"_ivl_109", 2 0, L_0x7f1b87fd4498;  1 drivers
v0x555555dbecd0_0 .net *"_ivl_14", 7 0, L_0x555555e56430;  1 drivers
v0x555555db9240_0 .net *"_ivl_17", 7 0, L_0x555555e56530;  1 drivers
v0x555555db9320_0 .net *"_ivl_22", 7 0, L_0x555555e567d0;  1 drivers
v0x555555dbb510_0 .net *"_ivl_25", 7 0, L_0x555555e568b0;  1 drivers
v0x555555dbb5d0_0 .net *"_ivl_30", 7 0, L_0x555555e56b10;  1 drivers
v0x555555d96d00_0 .net *"_ivl_33", 7 0, L_0x555555e56bb0;  1 drivers
L_0x7f1b87fd4210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555d96de0_0 .net/2u *"_ivl_40", 15 0, L_0x7f1b87fd4210;  1 drivers
v0x555555d98020_0 .net *"_ivl_45", 0 0, L_0x555555e573e0;  1 drivers
v0x555555d98100_0 .net *"_ivl_47", 0 0, L_0x555555e574d0;  1 drivers
v0x555555d97620_0 .net *"_ivl_51", 0 0, L_0x555555e576e0;  1 drivers
v0x555555d97700_0 .net *"_ivl_54", 7 0, L_0x555555e57880;  1 drivers
L_0x7f1b87fd4258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555d8ea20_0 .net *"_ivl_57", 0 0, L_0x7f1b87fd4258;  1 drivers
v0x555555d8eae0_0 .net *"_ivl_58", 0 0, L_0x555555e57a90;  1 drivers
v0x555555d85770_0 .net *"_ivl_60", 15 0, L_0x555555e57b30;  1 drivers
L_0x7f1b87fd42a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555555d85830_0 .net *"_ivl_63", 7 0, L_0x7f1b87fd42a0;  1 drivers
v0x555555d86bd0_0 .net *"_ivl_64", 0 0, L_0x555555e57d10;  1 drivers
v0x555555d86c90_0 .net *"_ivl_70", 31 0, L_0x555555e581c0;  1 drivers
L_0x7f1b87fd42e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555d72570_0 .net *"_ivl_73", 25 0, L_0x7f1b87fd42e8;  1 drivers
L_0x7f1b87fd4330 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555d72650_0 .net/2u *"_ivl_74", 31 0, L_0x7f1b87fd4330;  1 drivers
v0x555555d72ee0_0 .net *"_ivl_76", 0 0, L_0x555555e58260;  1 drivers
v0x555555d72fa0_0 .net *"_ivl_79", 0 0, L_0x555555e58460;  1 drivers
v0x555555d23c50_0 .net *"_ivl_82", 31 0, L_0x555555e58680;  1 drivers
L_0x7f1b87fd4378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555d23d10_0 .net *"_ivl_85", 25 0, L_0x7f1b87fd4378;  1 drivers
L_0x7f1b87fd43c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555d22930_0 .net/2u *"_ivl_86", 31 0, L_0x7f1b87fd43c0;  1 drivers
v0x555555d22a10_0 .net *"_ivl_88", 0 0, L_0x555555e587c0;  1 drivers
v0x555555d4e3c0_0 .net *"_ivl_92", 31 0, L_0x555555e58b90;  1 drivers
L_0x7f1b87fd4408 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555d4e4a0_0 .net *"_ivl_95", 25 0, L_0x7f1b87fd4408;  1 drivers
L_0x7f1b87fd4450 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555d600d0_0 .net/2u *"_ivl_96", 31 0, L_0x7f1b87fd4450;  1 drivers
v0x555555d601b0_0 .net *"_ivl_98", 0 0, L_0x555555e58c30;  1 drivers
v0x555555dd6d40_0 .net "all_data_sent", 0 0, L_0x555555e57e00;  1 drivers
v0x555555dd6de0_0 .net "bRequest", 7 0, L_0x555555e56390;  1 drivers
v0x555555db70f0_0 .net "bmRequestType", 7 0, L_0x555555e562f0;  1 drivers
v0x555555db71d0_0 .var "bytes_sent", 7 0;
v0x555555db01c0_0 .net "clk", 0 0, v0x555555e43d30_0;  alias, 1 drivers
v0x555555db0260_0 .var "ctrl_xfr_state", 5 0;
v0x555555daeb50_0 .var "ctrl_xfr_state_next", 5 0;
v0x555555daec30_0 .var "data_stage_end", 0 0;
v0x555555da09e0_0 .net "dev_addr", 6 0, v0x555555da0ac0_0;  alias, 1 drivers
v0x555555da0ac0_0 .var "dev_addr_i", 6 0;
v0x555555d9f9e0 .array "ep_rom", 0 255, 7 0;
v0x555555d9faa0_0 .net "has_data_stage", 0 0, L_0x555555e57230;  1 drivers
v0x555555d9e6e0_0 .net "in_data_stage", 0 0, L_0x555555e57780;  1 drivers
v0x555555d9e7a0_0 .net "in_data_transfer_done", 0 0, L_0x555555e580b0;  1 drivers
v0x555555d9d350_0 .net "in_ep_acked", 0 0, L_0x555555e68360;  alias, 1 drivers
v0x555555d9d410_0 .net "in_ep_data", 7 0, L_0x555555e593b0;  alias, 1 drivers
v0x555555d9cd00_0 .net "in_ep_data_done", 0 0, L_0x555555e58570;  alias, 1 drivers
v0x555555d9cdc0_0 .net "in_ep_data_free", 0 0, L_0x555555e67750;  alias, 1 drivers
v0x555555d9bda0_0 .net "in_ep_data_put", 0 0, L_0x555555e58f10;  alias, 1 drivers
v0x555555d9be60_0 .net "in_ep_grant", 0 0, L_0x555555e67510;  alias, 1 drivers
v0x555555d9ad20_0 .net "in_ep_req", 0 0, L_0x555555e589d0;  alias, 1 drivers
v0x555555d9ade0_0 .var "in_ep_stall", 0 0;
v0x555555da33b0_0 .net "more_data_to_send", 0 0, L_0x555555e57f60;  1 drivers
v0x555555da3470_0 .var "new_dev_addr", 6 0;
v0x555555d7b750_0 .net "out_data_stage", 0 0, L_0x555555e57370;  1 drivers
v0x555555d7b810_0 .net "out_ep_acked", 0 0, L_0x555555e66c60;  alias, 1 drivers
v0x555555d78a10_0 .net "out_ep_data", 7 0, v0x555555e08ee0_0;  alias, 1 drivers
v0x555555d78af0_0 .net "out_ep_data_avail", 0 0, L_0x555555e665f0;  alias, 1 drivers
v0x555555d77b90_0 .net "out_ep_data_get", 0 0, L_0x555555c0f8f0;  alias, 1 drivers
v0x555555d77c50_0 .var "out_ep_data_valid", 0 0;
v0x555555d76c60_0 .net "out_ep_grant", 0 0, L_0x555555e66410;  alias, 1 drivers
v0x555555d76d20_0 .net "out_ep_req", 0 0, L_0x555555de8b90;  alias, 1 drivers
v0x555555d75be0_0 .net "out_ep_setup", 0 0, L_0x555555e668a0;  alias, 1 drivers
v0x555555d75ca0_0 .net "out_ep_stall", 0 0, L_0x7f1b87fd41c8;  alias, 1 drivers
v0x555555d34be0_0 .net "pkt_end", 0 0, L_0x555555e56fe0;  1 drivers
v0x555555d34c80_0 .net "pkt_start", 0 0, L_0x555555df2d30;  1 drivers
v0x555555d337f0 .array "raw_setup_data", 0 7, 9 0;
v0x555555d294e0_0 .net "reset", 0 0, v0x555555e44840_0;  alias, 1 drivers
v0x555555d295a0_0 .var "rom_addr", 6 0;
v0x555555d29170_0 .var "rom_length", 6 0;
v0x555555d29250_0 .var "save_dev_addr", 0 0;
v0x555555d26e00_0 .var "send_zero_length_data_pkt", 0 0;
v0x555555d26ec0_0 .var "setup_data_addr", 3 0;
v0x555555dbdf20_0 .net "setup_pkt_start", 0 0, L_0x555555e57140;  1 drivers
v0x555555dbdfe0_0 .var "setup_stage_end", 0 0;
v0x555555d7bae0_0 .var "status_stage_end", 0 0;
v0x555555d7bba0_0 .net "wIndex", 15 0, L_0x555555e56950;  1 drivers
v0x555555daf2c0_0 .net "wLength", 15 0, L_0x555555e56ce0;  1 drivers
v0x555555daf3a0_0 .net "wValue", 15 0, L_0x555555e56660;  1 drivers
E_0x555555b53c80/0 .event anyedge, v0x555555db0260_0, v0x555555dbdf20_0, v0x555555dea580_0, v0x555555d9e6e0_0;
E_0x555555b53c80/1 .event anyedge, v0x555555d7b750_0, v0x555555d9ade0_0, v0x555555d9d350_0, v0x555555d25390_0;
E_0x555555b53c80/2 .event anyedge, v0x555555d7b810_0;
E_0x555555b53c80 .event/or E_0x555555b53c80/0, E_0x555555b53c80/1, E_0x555555b53c80/2;
v0x555555d337f0_0 .array/port v0x555555d337f0, 0;
L_0x555555e562f0 .part v0x555555d337f0_0, 0, 8;
v0x555555d337f0_1 .array/port v0x555555d337f0, 1;
L_0x555555e56390 .part v0x555555d337f0_1, 0, 8;
v0x555555d337f0_3 .array/port v0x555555d337f0, 3;
L_0x555555e56430 .part v0x555555d337f0_3, 0, 8;
v0x555555d337f0_2 .array/port v0x555555d337f0, 2;
L_0x555555e56530 .part v0x555555d337f0_2, 0, 8;
L_0x555555e56660 .concat [ 8 8 0 0], L_0x555555e56530, L_0x555555e56430;
v0x555555d337f0_5 .array/port v0x555555d337f0, 5;
L_0x555555e567d0 .part v0x555555d337f0_5, 0, 8;
v0x555555d337f0_4 .array/port v0x555555d337f0, 4;
L_0x555555e568b0 .part v0x555555d337f0_4, 0, 8;
L_0x555555e56950 .concat [ 8 8 0 0], L_0x555555e568b0, L_0x555555e567d0;
v0x555555d337f0_7 .array/port v0x555555d337f0, 7;
L_0x555555e56b10 .part v0x555555d337f0_7, 0, 8;
v0x555555d337f0_6 .array/port v0x555555d337f0, 6;
L_0x555555e56bb0 .part v0x555555d337f0_6, 0, 8;
L_0x555555e56ce0 .concat [ 8 8 0 0], L_0x555555e56bb0, L_0x555555e56b10;
L_0x555555e57230 .cmp/ne 16, L_0x555555e56ce0, L_0x7f1b87fd4210;
L_0x555555e573e0 .part L_0x555555e562f0, 7, 1;
L_0x555555e574d0 .reduce/nor L_0x555555e573e0;
L_0x555555e576e0 .part L_0x555555e562f0, 7, 1;
L_0x555555e57880 .concat [ 7 1 0 0], v0x555555d29170_0, L_0x7f1b87fd4258;
L_0x555555e57a90 .cmp/ge 8, v0x555555db71d0_0, L_0x555555e57880;
L_0x555555e57b30 .concat [ 8 8 0 0], v0x555555db71d0_0, L_0x7f1b87fd42a0;
L_0x555555e57d10 .cmp/ge 16, L_0x555555e57b30, L_0x555555e56ce0;
L_0x555555e57f60 .reduce/nor L_0x555555e57e00;
L_0x555555e581c0 .concat [ 6 26 0 0], v0x555555db0260_0, L_0x7f1b87fd42e8;
L_0x555555e58260 .cmp/eq 32, L_0x555555e581c0, L_0x7f1b87fd4330;
L_0x555555e58680 .concat [ 6 26 0 0], v0x555555db0260_0, L_0x7f1b87fd4378;
L_0x555555e587c0 .cmp/eq 32, L_0x555555e58680, L_0x7f1b87fd43c0;
L_0x555555e58b90 .concat [ 6 26 0 0], v0x555555db0260_0, L_0x7f1b87fd4408;
L_0x555555e58c30 .cmp/eq 32, L_0x555555e58b90, L_0x7f1b87fd4450;
L_0x555555e590e0 .array/port v0x555555d9f9e0, L_0x555555e59180;
L_0x555555e59180 .concat [ 7 3 0 0], v0x555555d295a0_0, L_0x7f1b87fd4498;
S_0x555555d4e6d0 .scope module, "detect_in_data_transfer_done" "rising_edge_detector" 4 111, 5 1 0, S_0x555555d603b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
L_0x555555e580b0 .functor AND 1, L_0x555555e57c20, L_0x555555e57e00, C4<1>, C4<1>;
v0x555555d3fd00_0 .net *"_ivl_1", 0 0, L_0x555555e57c20;  1 drivers
v0x555555d24840_0 .net "clk", 0 0, v0x555555e43d30_0;  alias, 1 drivers
v0x555555d25390_0 .net "in", 0 0, L_0x555555e57e00;  alias, 1 drivers
v0x555555df06e0_0 .var "in_q", 0 0;
v0x555555df07a0_0 .net "out", 0 0, L_0x555555e580b0;  alias, 1 drivers
E_0x555555b536c0 .event posedge, v0x555555d24840_0;
L_0x555555e57c20 .reduce/nor v0x555555df06e0_0;
S_0x555555d4f5b0 .scope module, "detect_pkt_end" "falling_edge_detector" 4 81, 5 15 0, S_0x555555d603b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
L_0x555555e56fe0 .functor AND 1, v0x555555dea4e0_0, L_0x555555e56f40, C4<1>, C4<1>;
v0x555555deb9a0_0 .net *"_ivl_1", 0 0, L_0x555555e56f40;  1 drivers
v0x555555deb2f0_0 .net "clk", 0 0, v0x555555e43d30_0;  alias, 1 drivers
v0x555555deb3b0_0 .net "in", 0 0, L_0x555555e665f0;  alias, 1 drivers
v0x555555dea4e0_0 .var "in_q", 0 0;
v0x555555dea580_0 .net "out", 0 0, L_0x555555e56fe0;  alias, 1 drivers
L_0x555555e56f40 .reduce/nor L_0x555555e665f0;
S_0x555555dced50 .scope module, "detect_pkt_start" "rising_edge_detector" 4 75, 5 1 0, S_0x555555d603b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
L_0x555555df2d30 .functor AND 1, L_0x555555e56e00, L_0x555555e665f0, C4<1>, C4<1>;
v0x555555dd2df0_0 .net *"_ivl_1", 0 0, L_0x555555e56e00;  1 drivers
v0x555555dd2eb0_0 .net "clk", 0 0, v0x555555e43d30_0;  alias, 1 drivers
v0x555555dcfe40_0 .net "in", 0 0, L_0x555555e665f0;  alias, 1 drivers
v0x555555dcfee0_0 .var "in_q", 0 0;
v0x555555dd7d10_0 .net "out", 0 0, L_0x555555df2d30;  alias, 1 drivers
L_0x555555e56e00 .reduce/nor v0x555555dcfee0_0;
S_0x555555df69f0 .scope module, "usb_fs_pe_inst" "usb_fs_pe" 3 207, 6 1 0, S_0x555555dd52d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_48mhz";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 7 "dev_addr";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 2 "out_ep_req";
    .port_info 5 /OUTPUT 2 "out_ep_grant";
    .port_info 6 /OUTPUT 2 "out_ep_data_avail";
    .port_info 7 /OUTPUT 2 "out_ep_setup";
    .port_info 8 /INPUT 2 "out_ep_data_get";
    .port_info 9 /OUTPUT 8 "out_ep_data";
    .port_info 10 /INPUT 2 "out_ep_stall";
    .port_info 11 /OUTPUT 2 "out_ep_acked";
    .port_info 12 /INPUT 3 "in_ep_req";
    .port_info 13 /OUTPUT 3 "in_ep_grant";
    .port_info 14 /OUTPUT 3 "in_ep_data_free";
    .port_info 15 /INPUT 3 "in_ep_data_put";
    .port_info 16 /INPUT 24 "in_ep_data";
    .port_info 17 /INPUT 3 "in_ep_data_done";
    .port_info 18 /INPUT 3 "in_ep_stall";
    .port_info 19 /OUTPUT 3 "in_ep_acked";
    .port_info 20 /OUTPUT 1 "sof_valid";
    .port_info 21 /OUTPUT 11 "frame_index";
    .port_info 22 /OUTPUT 1 "usb_p_tx";
    .port_info 23 /OUTPUT 1 "usb_n_tx";
    .port_info 24 /INPUT 1 "usb_p_rx";
    .port_info 25 /INPUT 1 "usb_n_rx";
    .port_info 26 /OUTPUT 1 "usb_tx_en";
P_0x555555de8b00 .param/l "NUM_IN_EPS" 0 6 3, C4<00011>;
P_0x555555de8b40 .param/l "NUM_OUT_EPS" 0 6 2, C4<00010>;
L_0x555555e59d80 .functor AND 1, L_0x555555e63b30, L_0x555555e63480, C4<1>, C4<1>;
L_0x555555e59f20 .functor AND 1, L_0x555555e59d80, L_0x555555e59df0, C4<1>, C4<1>;
L_0x555555e59fe0 .functor BUFZ 11, L_0x555555e64210, C4<00000000000>, C4<00000000000>, C4<00000000000>;
v0x555555e30de0_0 .net *"_ivl_1", 0 0, L_0x555555e59d80;  1 drivers
L_0x7f1b87fd45b8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x555555e30ec0_0 .net/2u *"_ivl_2", 3 0, L_0x7f1b87fd45b8;  1 drivers
v0x555555e30fa0_0 .net *"_ivl_4", 0 0, L_0x555555e59df0;  1 drivers
v0x555555e31040_0 .net "arb_in_ep_data", 7 0, v0x555555d3c120_0;  1 drivers
v0x555555e31150_0 .net "bit_strobe", 0 0, L_0x555555e612b0;  1 drivers
v0x555555e31290_0 .net "clk", 0 0, v0x555555e43d30_0;  alias, 1 drivers
v0x555555e31330_0 .net "clk_48mhz", 0 0, v0x555555e43dd0_0;  alias, 1 drivers
v0x555555e313d0_0 .net "dev_addr", 6 0, v0x555555da0ac0_0;  alias, 1 drivers
v0x555555e31490_0 .net "frame_index", 10 0, L_0x555555e59fe0;  alias, 1 drivers
v0x555555e31570_0 .net "in_ep_acked", 2 0, v0x555555c661d0_0;  1 drivers
v0x555555e31630_0 .net "in_ep_data", 23 0, L_0x555555e67a80;  1 drivers
v0x555555e316d0_0 .net "in_ep_data_done", 2 0, L_0x555555e67c90;  1 drivers
v0x555555e31770_0 .net "in_ep_data_free", 2 0, v0x555555c66460_0;  1 drivers
v0x555555e31810_0 .net "in_ep_data_put", 2 0, L_0x555555e67940;  1 drivers
v0x555555e318b0_0 .net "in_ep_grant", 2 0, v0x555555df6d40_0;  1 drivers
v0x555555e31980_0 .net "in_ep_req", 2 0, L_0x555555e67160;  1 drivers
v0x555555e31a50_0 .net "in_ep_stall", 2 0, L_0x555555e67e20;  1 drivers
v0x555555e31b20_0 .net "in_tx_pid", 3 0, v0x555555df8eb0_0;  1 drivers
v0x555555e31bc0_0 .net "in_tx_pkt_start", 0 0, v0x555555e02040_0;  1 drivers
v0x555555e31cb0_0 .net "out_ep_acked", 1 0, v0x555555e08e00_0;  1 drivers
v0x555555e31d70_0 .net "out_ep_data", 7 0, v0x555555e08ee0_0;  alias, 1 drivers
v0x555555e31e60_0 .net "out_ep_data_avail", 1 0, L_0x555555e5d210;  1 drivers
v0x555555e31f20_0 .net "out_ep_data_get", 1 0, L_0x555555e669b0;  1 drivers
v0x555555e31fc0_0 .net "out_ep_grant", 1 0, v0x555555e02850_0;  1 drivers
v0x555555e32090_0 .net "out_ep_req", 1 0, L_0x555555e66230;  1 drivers
v0x555555e32160_0 .net "out_ep_setup", 1 0, v0x555555e21410_0;  1 drivers
L_0x7f1b87fd5410 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555555e32230_0 .net "out_ep_stall", 1 0, L_0x7f1b87fd5410;  1 drivers
v0x555555e32300_0 .net "out_tx_pid", 3 0, v0x555555e223f0_0;  1 drivers
v0x555555e323f0_0 .net "out_tx_pkt_start", 0 0, v0x555555e22560_0;  1 drivers
v0x555555e324e0_0 .net "reset", 0 0, v0x555555e44840_0;  alias, 1 drivers
v0x555555e32580_0 .net "rx_addr", 6 0, L_0x555555e63fe0;  1 drivers
v0x555555e32640_0 .net "rx_data", 7 0, L_0x555555e647c0;  1 drivers
v0x555555e32700_0 .net "rx_data_put", 0 0, L_0x555555e64700;  1 drivers
v0x555555e327a0_0 .net "rx_endp", 3 0, L_0x555555e64080;  1 drivers
v0x555555e32860_0 .net "rx_frame_num", 10 0, L_0x555555e64210;  1 drivers
v0x555555e32920_0 .net "rx_pid", 3 0, L_0x555555e63e10;  1 drivers
v0x555555e329e0_0 .net "rx_pkt_end", 0 0, L_0x555555e63b30;  1 drivers
v0x555555e32a80_0 .net "rx_pkt_start", 0 0, L_0x555555e63820;  1 drivers
v0x555555e32bb0_0 .net "rx_pkt_valid", 0 0, L_0x555555e63480;  1 drivers
v0x555555e32ce0_0 .net "sof_valid", 0 0, L_0x555555e59f20;  alias, 1 drivers
v0x555555e32da0_0 .net "tx_data", 7 0, v0x555555df8b90_0;  1 drivers
v0x555555e32e60_0 .net "tx_data_avail", 0 0, L_0x555555e5c6f0;  1 drivers
v0x555555e32f00_0 .net "tx_data_get", 0 0, L_0x555555e652a0;  1 drivers
v0x555555e32fa0_0 .net "tx_pid", 3 0, L_0x555555e64b70;  1 drivers
v0x555555e33060_0 .net "tx_pkt_end", 0 0, L_0x555555e65f00;  1 drivers
v0x555555e33190_0 .net "tx_pkt_start", 0 0, L_0x555555e64a70;  1 drivers
v0x555555e33230_0 .net "usb_n_rx", 0 0, v0x555555e45090_0;  alias, 1 drivers
v0x555555e332d0_0 .net "usb_n_tx", 0 0, v0x555555e2f340_0;  alias, 1 drivers
v0x555555e33370_0 .net "usb_p_rx", 0 0, v0x555555e454a0_0;  alias, 1 drivers
v0x555555e33410_0 .net "usb_p_tx", 0 0, v0x555555e2f400_0;  alias, 1 drivers
v0x555555e334e0_0 .net "usb_tx_en", 0 0, v0x555555e2f5a0_0;  alias, 1 drivers
L_0x555555e59df0 .cmp/eq 4, L_0x555555e63e10, L_0x7f1b87fd45b8;
S_0x555555b4c360 .scope module, "usb_fs_in_arb_inst" "usb_fs_in_arb" 6 104, 7 1 0, S_0x555555df69f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "in_ep_req";
    .port_info 1 /OUTPUT 3 "in_ep_grant";
    .port_info 2 /INPUT 24 "in_ep_data";
    .port_info 3 /OUTPUT 8 "arb_in_ep_data";
P_0x555555b4c540 .param/l "NUM_IN_EPS" 0 7 2, C4<00011>;
v0x555555d3c120_0 .var "arb_in_ep_data", 7 0;
v0x555555b4c6a0_0 .var "grant", 0 0;
v0x555555b4c760_0 .var/i "i", 31 0;
v0x555555df6c80_0 .net "in_ep_data", 23 0, L_0x555555e67a80;  alias, 1 drivers
v0x555555df6d40_0 .var "in_ep_grant", 2 0;
v0x555555b4ab10_0 .net "in_ep_req", 2 0, L_0x555555e67160;  alias, 1 drivers
E_0x555555b53910 .event anyedge, v0x555555b4ab10_0, v0x555555b4c6a0_0, v0x555555df6c80_0;
S_0x555555b4ac50 .scope module, "usb_fs_in_pe_inst" "usb_fs_in_pe" 6 124, 8 2 0, S_0x555555df69f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "reset_ep";
    .port_info 3 /INPUT 7 "dev_addr";
    .port_info 4 /OUTPUT 3 "in_ep_data_free";
    .port_info 5 /INPUT 3 "in_ep_data_put";
    .port_info 6 /INPUT 8 "in_ep_data";
    .port_info 7 /INPUT 3 "in_ep_data_done";
    .port_info 8 /INPUT 3 "in_ep_stall";
    .port_info 9 /OUTPUT 3 "in_ep_acked";
    .port_info 10 /INPUT 1 "rx_pkt_start";
    .port_info 11 /INPUT 1 "rx_pkt_end";
    .port_info 12 /INPUT 1 "rx_pkt_valid";
    .port_info 13 /INPUT 4 "rx_pid";
    .port_info 14 /INPUT 7 "rx_addr";
    .port_info 15 /INPUT 4 "rx_endp";
    .port_info 16 /INPUT 11 "rx_frame_num";
    .port_info 17 /OUTPUT 1 "tx_pkt_start";
    .port_info 18 /INPUT 1 "tx_pkt_end";
    .port_info 19 /OUTPUT 4 "tx_pid";
    .port_info 20 /OUTPUT 1 "tx_data_avail";
    .port_info 21 /INPUT 1 "tx_data_get";
    .port_info 22 /OUTPUT 8 "tx_data";
P_0x555555df5250 .param/l "GETTING_PKT" 1 8 70, +C4<00000000000000000000000000000010>;
P_0x555555df5290 .param/l "IDLE" 1 8 79, +C4<00000000000000000000000000000000>;
P_0x555555df52d0 .param/l "MAX_IN_PACKET_SIZE" 0 8 4, +C4<00000000000000000000000000100000>;
P_0x555555df5310 .param/l "NUM_IN_EPS" 0 8 3, C4<00011>;
P_0x555555df5350 .param/l "PUTTING_PKT" 1 8 69, +C4<00000000000000000000000000000001>;
P_0x555555df5390 .param/l "RCVD_IN" 1 8 80, +C4<00000000000000000000000000000001>;
P_0x555555df53d0 .param/l "READY_FOR_PKT" 1 8 68, +C4<00000000000000000000000000000000>;
P_0x555555df5410 .param/l "SEND_DATA" 1 8 81, +C4<00000000000000000000000000000010>;
P_0x555555df5450 .param/l "STALL" 1 8 71, +C4<00000000000000000000000000000011>;
P_0x555555df5490 .param/l "WAIT_ACK" 1 8 82, +C4<00000000000000000000000000000011>;
L_0x555555e5a1d0 .functor BUFZ 2, L_0x555555e5a130, C4<00>, C4<00>, C4<00>;
L_0x555555e5a820 .functor AND 1, L_0x555555e63b30, L_0x555555e63480, C4<1>, C4<1>;
L_0x555555e5aac0 .functor AND 1, L_0x555555e5a820, L_0x555555e5a980, C4<1>, C4<1>;
L_0x555555e5ad60 .functor AND 1, L_0x555555e5aac0, L_0x555555e5abd0, C4<1>, C4<1>;
L_0x555555e5b0b0 .functor AND 1, L_0x555555e5ad60, L_0x555555e5af00, C4<1>, C4<1>;
L_0x555555e5b040 .functor AND 1, L_0x555555e5b0b0, L_0x555555e5b260, C4<1>, C4<1>;
L_0x555555e5b770 .functor AND 1, L_0x555555e5b0b0, L_0x555555e5b5a0, C4<1>, C4<1>;
L_0x555555e5b830 .functor AND 1, L_0x555555e63b30, L_0x555555e63480, C4<1>, C4<1>;
L_0x555555e5baf0 .functor AND 1, L_0x555555e5b830, L_0x555555e5b8f0, C4<1>, C4<1>;
L_0x555555e5bf80 .functor BUFZ 6, L_0x555555e5bca0, C4<000000>, C4<000000>, C4<000000>;
L_0x555555e5c200 .functor BUFZ 6, L_0x555555e5c0a0, C4<000000>, C4<000000>, C4<000000>;
L_0x555555e5c570 .functor AND 1, L_0x555555e5c360, L_0x555555e5bde0, C4<1>, C4<1>;
L_0x555555e5c6f0 .functor BUFZ 1, L_0x555555e5c570, C4<0>, C4<0>, C4<0>;
v0x555555b6b990_0 .net *"_ivl_0", 1 0, L_0x555555e5a130;  1 drivers
v0x555555b6ba70_0 .net *"_ivl_10", 5 0, L_0x555555e5a510;  1 drivers
v0x555555b6bb50_0 .net *"_ivl_13", 4 0, L_0x555555e5a600;  1 drivers
v0x555555b6bc40_0 .net *"_ivl_17", 0 0, L_0x555555e5a820;  1 drivers
v0x555555b6f9e0_0 .net *"_ivl_19", 1 0, L_0x555555e5a890;  1 drivers
L_0x7f1b87fd4600 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555555b6fac0_0 .net/2u *"_ivl_20", 1 0, L_0x7f1b87fd4600;  1 drivers
v0x555555b6fba0_0 .net *"_ivl_22", 0 0, L_0x555555e5a980;  1 drivers
v0x555555b6fc60_0 .net *"_ivl_25", 0 0, L_0x555555e5aac0;  1 drivers
v0x555555b6fd20_0 .net *"_ivl_26", 0 0, L_0x555555e5abd0;  1 drivers
v0x555555b6fde0_0 .net *"_ivl_29", 0 0, L_0x555555e5ad60;  1 drivers
v0x555555b9d450_0 .net *"_ivl_30", 4 0, L_0x555555e5add0;  1 drivers
L_0x7f1b87fd4648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555b9d530_0 .net *"_ivl_33", 0 0, L_0x7f1b87fd4648;  1 drivers
L_0x7f1b87fd4690 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x555555b9d610_0 .net/2u *"_ivl_34", 4 0, L_0x7f1b87fd4690;  1 drivers
v0x555555b9d6f0_0 .net *"_ivl_36", 0 0, L_0x555555e5af00;  1 drivers
v0x555555b9d7b0_0 .net *"_ivl_4", 5 0, L_0x555555e5a240;  1 drivers
v0x555555ba0520_0 .net *"_ivl_41", 1 0, L_0x555555e5b1c0;  1 drivers
L_0x7f1b87fd46d8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x555555ba0600_0 .net/2u *"_ivl_42", 1 0, L_0x7f1b87fd46d8;  1 drivers
v0x555555ba06e0_0 .net *"_ivl_44", 0 0, L_0x555555e5b260;  1 drivers
v0x555555ba07a0_0 .net *"_ivl_49", 1 0, L_0x555555e5b500;  1 drivers
L_0x7f1b87fd4720 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x555555ba0880_0 .net/2u *"_ivl_50", 1 0, L_0x7f1b87fd4720;  1 drivers
v0x555555bd24b0_0 .net *"_ivl_52", 0 0, L_0x555555e5b5a0;  1 drivers
v0x555555bd2570_0 .net *"_ivl_57", 0 0, L_0x555555e5b830;  1 drivers
L_0x7f1b87fd4768 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x555555bd2630_0 .net/2u *"_ivl_58", 3 0, L_0x7f1b87fd4768;  1 drivers
v0x555555bd2710_0 .net *"_ivl_60", 0 0, L_0x555555e5b8f0;  1 drivers
v0x555555bd27d0_0 .net *"_ivl_64", 5 0, L_0x555555e5bc00;  1 drivers
v0x555555bd28b0_0 .net *"_ivl_66", 5 0, L_0x555555e5bd40;  1 drivers
v0x555555be3d60_0 .net *"_ivl_7", 4 0, L_0x555555e5a2e0;  1 drivers
v0x555555be3e40_0 .net *"_ivl_70", 5 0, L_0x555555e5bca0;  1 drivers
v0x555555be3f20_0 .net *"_ivl_74", 5 0, L_0x555555e5c0a0;  1 drivers
v0x555555be4000_0 .net *"_ivl_78", 31 0, L_0x555555e5c270;  1 drivers
L_0x7f1b87fd47b0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555be40e0_0 .net *"_ivl_81", 29 0, L_0x7f1b87fd47b0;  1 drivers
L_0x7f1b87fd47f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555c0ca70_0 .net/2u *"_ivl_82", 31 0, L_0x7f1b87fd47f8;  1 drivers
v0x555555c0cb50_0 .net *"_ivl_84", 0 0, L_0x555555e5c360;  1 drivers
v0x555555c0cc10_0 .net "ack_received", 0 0, L_0x555555e5baf0;  1 drivers
v0x555555c0ccd0_0 .net "buffer_get_addr", 8 0, L_0x555555e5a730;  1 drivers
v0x555555c0cdb0_0 .net "buffer_put_addr", 8 0, L_0x555555e5a3d0;  1 drivers
v0x555555c2d3e0_0 .net "clk", 0 0, v0x555555e43d30_0;  alias, 1 drivers
v0x555555c2d480_0 .var "current_endp", 3 0;
v0x555555c2d560_0 .net "current_ep_get_addr", 5 0, L_0x555555e5bf80;  1 drivers
v0x555555c2d640_0 .net "current_ep_put_addr", 5 0, L_0x555555e5c200;  1 drivers
v0x555555c2d720_0 .net "current_ep_state", 1 0, L_0x555555e5a1d0;  1 drivers
v0x555555c2f490_0 .var "data_toggle", 2 0;
v0x555555c2f570_0 .net "dev_addr", 6 0, v0x555555da0ac0_0;  alias, 1 drivers
v0x555555c2f630_0 .var "endp_free", 2 0;
v0x555555c2f6f0_0 .var "endp_ready_to_send", 2 0;
v0x555555c2f7d0 .array "ep_get_addr", 0 2, 5 0;
v0x555555c2f890_0 .var/i "ep_num_decoder", 31 0;
v0x555555c32d70 .array "ep_put_addr", 0 2, 5 0;
v0x555555c32eb0 .array "ep_state", 0 2, 1 0;
v0x555555c32ff0 .array "ep_state_next", 0 2, 1 0;
v0x555555c330b0_0 .var/i "i", 31 0;
v0x555555c66110 .array "in_data_buffer", 0 95, 7 0;
v0x555555c661d0_0 .var "in_ep_acked", 2 0;
v0x555555c662b0_0 .net "in_ep_data", 7 0, v0x555555d3c120_0;  alias, 1 drivers
v0x555555c663a0_0 .net "in_ep_data_done", 2 0, L_0x555555e67c90;  alias, 1 drivers
v0x555555c66460_0 .var "in_ep_data_free", 2 0;
v0x555555b42100_0 .net "in_ep_data_put", 2 0, L_0x555555e67940;  alias, 1 drivers
v0x555555b421e0_0 .var "in_ep_num", 3 0;
v0x555555b422c0_0 .net "in_ep_stall", 2 0, L_0x555555e67e20;  alias, 1 drivers
v0x555555b423a0_0 .net "in_token_received", 0 0, L_0x555555e5b770;  1 drivers
v0x555555b42460_0 .var "in_xfr_end", 0 0;
v0x555555b3eb20_0 .var "in_xfr_start", 0 0;
v0x555555b3ebe0_0 .var "in_xfr_state", 1 0;
v0x555555b3ecc0_0 .var "in_xfr_state_next", 1 0;
v0x555555b3eda0_0 .var/i "j", 31 0;
v0x555555b53190_0 .net "more_data_to_send", 0 0, L_0x555555e5bde0;  1 drivers
v0x555555b3ee40_0 .net "reset", 0 0, v0x555555e44840_0;  alias, 1 drivers
L_0x7f1b87fd4840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555555b3ef10_0 .net "reset_ep", 2 0, L_0x7f1b87fd4840;  1 drivers
v0x555555df8390_0 .var "rollback_in_xfr", 0 0;
v0x555555df8450_0 .net "rx_addr", 6 0, L_0x555555e63fe0;  alias, 1 drivers
v0x555555df8530_0 .net "rx_endp", 3 0, L_0x555555e64080;  alias, 1 drivers
v0x555555df8610_0 .net "rx_frame_num", 10 0, L_0x555555e64210;  alias, 1 drivers
v0x555555df86f0_0 .net "rx_pid", 3 0, L_0x555555e63e10;  alias, 1 drivers
v0x555555df87d0_0 .net "rx_pkt_end", 0 0, L_0x555555e63b30;  alias, 1 drivers
v0x555555df8890_0 .net "rx_pkt_start", 0 0, L_0x555555e63820;  alias, 1 drivers
v0x555555df8950_0 .net "rx_pkt_valid", 0 0, L_0x555555e63480;  alias, 1 drivers
v0x555555df8a10_0 .net "setup_token_received", 0 0, L_0x555555e5b040;  1 drivers
v0x555555df8ad0_0 .net "token_received", 0 0, L_0x555555e5b0b0;  1 drivers
v0x555555df8b90_0 .var "tx_data", 7 0;
v0x555555df8c70_0 .net "tx_data_avail", 0 0, L_0x555555e5c6f0;  alias, 1 drivers
v0x555555df8d30_0 .net "tx_data_avail_i", 0 0, L_0x555555e5c570;  1 drivers
v0x555555df8df0_0 .net "tx_data_get", 0 0, L_0x555555e652a0;  alias, 1 drivers
v0x555555df8eb0_0 .var "tx_pid", 3 0;
v0x555555e01f80_0 .net "tx_pkt_end", 0 0, L_0x555555e65f00;  alias, 1 drivers
v0x555555e02040_0 .var "tx_pkt_start", 0 0;
v0x555555c32eb0_0 .array/port v0x555555c32eb0, 0;
E_0x555555ac6140/0 .event anyedge, v0x555555b3ebe0_0, v0x555555b423a0_0, v0x555555c2d480_0, v0x555555c32eb0_0;
v0x555555c32eb0_1 .array/port v0x555555c32eb0, 1;
v0x555555c32eb0_2 .array/port v0x555555c32eb0, 2;
E_0x555555ac6140/1 .event anyedge, v0x555555c32eb0_1, v0x555555c32eb0_2, v0x555555c2f490_0, v0x555555b53190_0;
E_0x555555ac6140/2 .event anyedge, v0x555555c0cc10_0, v0x555555df87d0_0;
E_0x555555ac6140 .event/or E_0x555555ac6140/0, E_0x555555ac6140/1, E_0x555555ac6140/2;
E_0x555555de7c80 .event anyedge, v0x555555b42100_0;
L_0x555555e5a130 .array/port v0x555555c32eb0, v0x555555c2d480_0;
L_0x555555e5a240 .array/port v0x555555c32d70, v0x555555b421e0_0;
L_0x555555e5a2e0 .part L_0x555555e5a240, 0, 5;
L_0x555555e5a3d0 .concat [ 5 4 0 0], L_0x555555e5a2e0, v0x555555b421e0_0;
L_0x555555e5a510 .array/port v0x555555c2f7d0, v0x555555c2d480_0;
L_0x555555e5a600 .part L_0x555555e5a510, 0, 5;
L_0x555555e5a730 .concat [ 5 4 0 0], L_0x555555e5a600, v0x555555c2d480_0;
L_0x555555e5a890 .part L_0x555555e63e10, 0, 2;
L_0x555555e5a980 .cmp/eq 2, L_0x555555e5a890, L_0x7f1b87fd4600;
L_0x555555e5abd0 .cmp/eq 7, L_0x555555e63fe0, v0x555555da0ac0_0;
L_0x555555e5add0 .concat [ 4 1 0 0], L_0x555555e64080, L_0x7f1b87fd4648;
L_0x555555e5af00 .cmp/gt 5, L_0x7f1b87fd4690, L_0x555555e5add0;
L_0x555555e5b1c0 .part L_0x555555e63e10, 2, 2;
L_0x555555e5b260 .cmp/eq 2, L_0x555555e5b1c0, L_0x7f1b87fd46d8;
L_0x555555e5b500 .part L_0x555555e63e10, 2, 2;
L_0x555555e5b5a0 .cmp/eq 2, L_0x555555e5b500, L_0x7f1b87fd4720;
L_0x555555e5b8f0 .cmp/eq 4, L_0x555555e63e10, L_0x7f1b87fd4768;
L_0x555555e5bc00 .array/port v0x555555c2f7d0, v0x555555c2d480_0;
L_0x555555e5bd40 .array/port v0x555555c32d70, v0x555555c2d480_0;
L_0x555555e5bde0 .cmp/gt 6, L_0x555555e5bd40, L_0x555555e5bc00;
L_0x555555e5bca0 .array/port v0x555555c2f7d0, v0x555555c2d480_0;
L_0x555555e5c0a0 .array/port v0x555555c32d70, v0x555555c2d480_0;
L_0x555555e5c270 .concat [ 2 30 0 0], v0x555555b3ebe0_0, L_0x7f1b87fd47b0;
L_0x555555e5c360 .cmp/eq 32, L_0x555555e5c270, L_0x7f1b87fd47f8;
S_0x555555b54fd0 .scope generate, "genblk1[0]" "genblk1[0]" 8 165, 8 165 0, S_0x555555b4ac50;
 .timescale -12 -12;
P_0x555555b4df30 .param/l "ep_num" 1 8 165, +C4<00>;
E_0x555555b4e010/0 .event anyedge, v0x555555c32eb0_0, v0x555555c32eb0_1, v0x555555c32eb0_2, v0x555555b422c0_0;
v0x555555c32d70_0 .array/port v0x555555c32d70, 0;
v0x555555c32d70_1 .array/port v0x555555c32d70, 1;
v0x555555c32d70_2 .array/port v0x555555c32d70, 2;
E_0x555555b4e010/1 .event anyedge, v0x555555c663a0_0, v0x555555c32d70_0, v0x555555c32d70_1, v0x555555c32d70_2;
E_0x555555b4e010/2 .event anyedge, v0x555555b42460_0, v0x555555c2d480_0, v0x555555df8a10_0, v0x555555df8530_0;
E_0x555555b4e010/3 .event anyedge, v0x555555c2f630_0;
E_0x555555b4e010 .event/or E_0x555555b4e010/0, E_0x555555b4e010/1, E_0x555555b4e010/2, E_0x555555b4e010/3;
S_0x555555aa2d40 .scope generate, "genblk1[1]" "genblk1[1]" 8 165, 8 165 0, S_0x555555b4ac50;
 .timescale -12 -12;
P_0x555555aa2f40 .param/l "ep_num" 1 8 165, +C4<01>;
S_0x555555aa3000 .scope generate, "genblk1[2]" "genblk1[2]" 8 165, 8 165 0, S_0x555555b4ac50;
 .timescale -12 -12;
P_0x555555b6b8d0 .param/l "ep_num" 1 8 165, +C4<010>;
S_0x555555e023e0 .scope module, "usb_fs_out_arb_inst" "usb_fs_out_arb" 6 116, 9 1 0, S_0x555555df69f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 2 "out_ep_req";
    .port_info 1 /OUTPUT 2 "out_ep_grant";
P_0x555555b6bd00 .param/l "NUM_OUT_EPS" 0 9 2, C4<00010>;
v0x555555e02690_0 .var "grant", 0 0;
v0x555555e02770_0 .var/i "i", 31 0;
v0x555555e02850_0 .var "out_ep_grant", 1 0;
v0x555555e02940_0 .net "out_ep_req", 1 0, L_0x555555e66230;  alias, 1 drivers
E_0x555555e02610 .event anyedge, v0x555555e02940_0, v0x555555e02690_0;
S_0x555555e02a80 .scope module, "usb_fs_out_pe_inst" "usb_fs_out_pe" 6 158, 10 2 0, S_0x555555df69f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "reset_ep";
    .port_info 3 /INPUT 7 "dev_addr";
    .port_info 4 /OUTPUT 2 "out_ep_data_avail";
    .port_info 5 /OUTPUT 2 "out_ep_setup";
    .port_info 6 /INPUT 2 "out_ep_data_get";
    .port_info 7 /OUTPUT 8 "out_ep_data";
    .port_info 8 /INPUT 2 "out_ep_stall";
    .port_info 9 /OUTPUT 2 "out_ep_acked";
    .port_info 10 /INPUT 1 "rx_pkt_start";
    .port_info 11 /INPUT 1 "rx_pkt_end";
    .port_info 12 /INPUT 1 "rx_pkt_valid";
    .port_info 13 /INPUT 4 "rx_pid";
    .port_info 14 /INPUT 7 "rx_addr";
    .port_info 15 /INPUT 4 "rx_endp";
    .port_info 16 /INPUT 11 "rx_frame_num";
    .port_info 17 /INPUT 1 "rx_data_put";
    .port_info 18 /INPUT 8 "rx_data";
    .port_info 19 /OUTPUT 1 "tx_pkt_start";
    .port_info 20 /INPUT 1 "tx_pkt_end";
    .port_info 21 /OUTPUT 4 "tx_pid";
P_0x555555e02c60 .param/l "GETTING_PKT" 1 10 56, +C4<00000000000000000000000000000010>;
P_0x555555e02ca0 .param/l "IDLE" 1 10 66, +C4<00000000000000000000000000000000>;
P_0x555555e02ce0 .param/l "MAX_OUT_PACKET_SIZE" 0 10 4, +C4<00000000000000000000000000100000>;
P_0x555555e02d20 .param/l "NUM_OUT_EPS" 0 10 3, C4<00010>;
P_0x555555e02d60 .param/l "PUTTING_PKT" 1 10 55, +C4<00000000000000000000000000000001>;
P_0x555555e02da0 .param/l "RCVD_DATA_END" 1 10 69, +C4<00000000000000000000000000000011>;
P_0x555555e02de0 .param/l "RCVD_DATA_START" 1 10 68, +C4<00000000000000000000000000000010>;
P_0x555555e02e20 .param/l "RCVD_OUT" 1 10 67, +C4<00000000000000000000000000000001>;
P_0x555555e02e60 .param/l "READY_FOR_PKT" 1 10 54, +C4<00000000000000000000000000000000>;
P_0x555555e02ea0 .param/l "STALL" 1 10 57, +C4<00000000000000000000000000000011>;
L_0x555555e5dcb0 .functor BUFZ 2, L_0x555555e5dc10, C4<00>, C4<00>, C4<00>;
L_0x555555e5e3d0 .functor AND 1, L_0x555555e63b30, L_0x555555e63480, C4<1>, C4<1>;
L_0x555555e5e790 .functor AND 1, L_0x555555e5e3d0, L_0x555555e5e5f0, C4<1>, C4<1>;
L_0x555555e5e8f0 .functor AND 1, L_0x555555e5e790, L_0x555555e5e850, C4<1>, C4<1>;
L_0x555555e5ecd0 .functor AND 1, L_0x555555e5e8f0, L_0x555555e5eb90, C4<1>, C4<1>;
L_0x555555e5ead0 .functor AND 1, L_0x555555e5ecd0, L_0x555555e5ef00, C4<1>, C4<1>;
L_0x555555e5f390 .functor AND 1, L_0x555555e5ecd0, L_0x555555e5f250, C4<1>, C4<1>;
L_0x555555e5f590 .functor AND 1, L_0x555555e63b30, L_0x555555e5f450, C4<1>, C4<1>;
L_0x555555e5f6a0 .functor AND 1, L_0x555555e63b30, L_0x555555e63480, C4<1>, C4<1>;
L_0x555555e5fa00 .functor AND 1, L_0x555555e5f6a0, L_0x555555e5f7e0, C4<1>, C4<1>;
L_0x555555e5fb70 .functor AND 1, L_0x555555e63b30, L_0x555555e63480, C4<1>, C4<1>;
L_0x555555e5fdc0 .functor AND 1, L_0x555555e5fb70, L_0x555555e5fbe0, C4<1>, C4<1>;
L_0x555555e60150 .functor XOR 1, L_0x555555e5ff40, L_0x555555e5ffe0, C4<0>, C4<0>;
L_0x555555e60290 .functor AND 1, L_0x555555e5fa00, L_0x555555e60150, C4<1>, C4<1>;
L_0x555555e5fed0 .functor OR 1, L_0x555555e60690, L_0x555555e60aa0, C4<0>, C4<0>;
v0x555555e051d0_0 .net *"_ivl_101", 0 0, L_0x555555e60690;  1 drivers
v0x555555e052b0_0 .net *"_ivl_103", 1 0, L_0x555555e607d0;  1 drivers
v0x555555e05390_0 .net *"_ivl_105", 31 0, L_0x555555e60960;  1 drivers
L_0x7f1b87fd4de0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e05450_0 .net *"_ivl_108", 29 0, L_0x7f1b87fd4de0;  1 drivers
L_0x7f1b87fd4e28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e05530_0 .net/2u *"_ivl_109", 31 0, L_0x7f1b87fd4e28;  1 drivers
v0x555555e05610_0 .net *"_ivl_111", 0 0, L_0x555555e60aa0;  1 drivers
v0x555555e056d0_0 .net *"_ivl_12", 4 0, L_0x555555e5de60;  1 drivers
v0x555555e057b0_0 .net *"_ivl_15", 5 0, L_0x555555e5e070;  1 drivers
v0x555555e05890_0 .net *"_ivl_18", 4 0, L_0x555555e5e150;  1 drivers
v0x555555e05970_0 .net *"_ivl_22", 0 0, L_0x555555e5e3d0;  1 drivers
v0x555555e05a30_0 .net *"_ivl_24", 1 0, L_0x555555e5e550;  1 drivers
L_0x7f1b87fd4b58 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555555e05b10_0 .net/2u *"_ivl_25", 1 0, L_0x7f1b87fd4b58;  1 drivers
v0x555555e05bf0_0 .net *"_ivl_27", 0 0, L_0x555555e5e5f0;  1 drivers
v0x555555e05cb0_0 .net *"_ivl_30", 0 0, L_0x555555e5e790;  1 drivers
v0x555555e05d70_0 .net *"_ivl_31", 0 0, L_0x555555e5e850;  1 drivers
v0x555555e05e30_0 .net *"_ivl_34", 0 0, L_0x555555e5e8f0;  1 drivers
v0x555555e05ef0_0 .net *"_ivl_35", 4 0, L_0x555555e5ea30;  1 drivers
L_0x7f1b87fd4ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555e05fd0_0 .net *"_ivl_38", 0 0, L_0x7f1b87fd4ba0;  1 drivers
L_0x7f1b87fd4be8 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x555555e060b0_0 .net/2u *"_ivl_39", 4 0, L_0x7f1b87fd4be8;  1 drivers
v0x555555e06190_0 .net *"_ivl_41", 0 0, L_0x555555e5eb90;  1 drivers
v0x555555e06250_0 .net *"_ivl_46", 1 0, L_0x555555e5ede0;  1 drivers
L_0x7f1b87fd4c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555555e06330_0 .net/2u *"_ivl_47", 1 0, L_0x7f1b87fd4c30;  1 drivers
v0x555555e06410_0 .net *"_ivl_49", 0 0, L_0x555555e5ef00;  1 drivers
v0x555555e064d0_0 .net *"_ivl_5", 1 0, L_0x555555e5dc10;  1 drivers
v0x555555e065b0_0 .net *"_ivl_54", 1 0, L_0x555555e5f120;  1 drivers
L_0x7f1b87fd4c78 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x555555e06690_0 .net/2u *"_ivl_55", 1 0, L_0x7f1b87fd4c78;  1 drivers
v0x555555e06770_0 .net *"_ivl_57", 0 0, L_0x555555e5f250;  1 drivers
v0x555555e06830_0 .net *"_ivl_62", 0 0, L_0x555555e5f450;  1 drivers
v0x555555e068f0_0 .net *"_ivl_66", 0 0, L_0x555555e5f6a0;  1 drivers
v0x555555e069b0_0 .net *"_ivl_68", 2 0, L_0x555555e5f710;  1 drivers
L_0x7f1b87fd4cc0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x555555e06a90_0 .net/2u *"_ivl_69", 2 0, L_0x7f1b87fd4cc0;  1 drivers
v0x555555e06b70_0 .net *"_ivl_71", 0 0, L_0x555555e5f7e0;  1 drivers
v0x555555e06c30_0 .net *"_ivl_76", 0 0, L_0x555555e5fb70;  1 drivers
v0x555555e06cf0_0 .net *"_ivl_78", 2 0, L_0x555555e5f4f0;  1 drivers
L_0x7f1b87fd4d08 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x555555e06dd0_0 .net/2u *"_ivl_79", 2 0, L_0x7f1b87fd4d08;  1 drivers
v0x555555e06eb0_0 .net *"_ivl_81", 0 0, L_0x555555e5fbe0;  1 drivers
v0x555555e06f70_0 .net *"_ivl_86", 0 0, L_0x555555e5ff40;  1 drivers
v0x555555e07050_0 .net *"_ivl_88", 0 0, L_0x555555e5ffe0;  1 drivers
v0x555555e07130_0 .net *"_ivl_89", 0 0, L_0x555555e60150;  1 drivers
v0x555555e071f0_0 .net *"_ivl_9", 5 0, L_0x555555e5dd70;  1 drivers
v0x555555e072d0_0 .net *"_ivl_93", 1 0, L_0x555555e60420;  1 drivers
v0x555555e073b0_0 .net *"_ivl_95", 31 0, L_0x555555e604c0;  1 drivers
L_0x7f1b87fd4d50 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e07490_0 .net *"_ivl_98", 29 0, L_0x7f1b87fd4d50;  1 drivers
L_0x7f1b87fd4d98 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555e07570_0 .net/2u *"_ivl_99", 31 0, L_0x7f1b87fd4d98;  1 drivers
v0x555555e07650_0 .net "bad_data_toggle", 0 0, L_0x555555e60290;  1 drivers
v0x555555e07710_0 .net "buffer_get_addr", 8 0, L_0x555555e5e240;  1 drivers
v0x555555e077f0_0 .net "buffer_put_addr", 8 0, L_0x555555e5df80;  1 drivers
v0x555555e078d0_0 .net "clk", 0 0, v0x555555e43d30_0;  alias, 1 drivers
v0x555555e07970_0 .var "current_endp", 3 0;
v0x555555e07a50_0 .net "current_ep_busy", 0 0, L_0x555555e5fed0;  1 drivers
v0x555555e07b10_0 .net "current_ep_state", 1 0, L_0x555555e5dcb0;  1 drivers
v0x555555e07bf0_0 .net "data_packet_received", 0 0, L_0x555555e5fa00;  1 drivers
v0x555555e07cb0_0 .var "data_toggle", 1 0;
v0x555555e07d90_0 .net "dev_addr", 6 0, v0x555555da0ac0_0;  alias, 1 drivers
v0x555555e07e50 .array "ep_get_addr", 0 1, 5 0;
v0x555555e07f70 .array "ep_get_addr_next", 0 1, 5 0;
v0x555555e08030_0 .var/i "ep_num_decoder", 31 0;
v0x555555e08110 .array "ep_put_addr", 0 1, 5 0;
v0x555555e08230 .array "ep_state", 0 1, 1 0;
v0x555555e08350 .array "ep_state_next", 0 1, 1 0;
v0x555555e08470_0 .var/i "i", 31 0;
v0x555555e08550_0 .net "invalid_packet_received", 0 0, L_0x555555e5f590;  1 drivers
v0x555555e08610_0 .var/i "j", 31 0;
v0x555555e086f0_0 .var "nak_out_transfer", 0 0;
v0x555555e087b0_0 .var "new_pkt_end", 0 0;
v0x555555e08c80_0 .net "non_data_packet_received", 0 0, L_0x555555e5fdc0;  1 drivers
v0x555555e08d40 .array "out_data_buffer", 0 63, 7 0;
v0x555555e08e00_0 .var "out_ep_acked", 1 0;
v0x555555e08ee0_0 .var "out_ep_data", 7 0;
v0x555555e20fd0_0 .net "out_ep_data_avail", 1 0, L_0x555555e5d210;  alias, 1 drivers
v0x555555e21090_0 .var "out_ep_data_avail_i", 1 0;
v0x555555e21170_0 .var "out_ep_data_avail_j", 1 0;
v0x555555e21250_0 .net "out_ep_data_get", 1 0, L_0x555555e669b0;  alias, 1 drivers
v0x555555e21330_0 .var "out_ep_num", 3 0;
v0x555555e21410_0 .var "out_ep_setup", 1 0;
v0x555555e214f0_0 .net "out_ep_stall", 1 0, L_0x7f1b87fd5410;  alias, 1 drivers
v0x555555e215d0_0 .net "out_token_received", 0 0, L_0x555555e5ead0;  1 drivers
v0x555555e21690_0 .var "out_xfr_start", 0 0;
v0x555555e21750_0 .var "out_xfr_state", 1 0;
v0x555555e21830_0 .var "out_xfr_state_next", 1 0;
v0x555555e21910_0 .net "reset", 0 0, v0x555555e44840_0;  alias, 1 drivers
L_0x7f1b87fd4e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555555e21a00_0 .net "reset_ep", 1 0, L_0x7f1b87fd4e70;  1 drivers
v0x555555e21ae0_0 .var "rollback_data", 0 0;
v0x555555e21ba0_0 .net "rx_addr", 6 0, L_0x555555e63fe0;  alias, 1 drivers
v0x555555e21c60_0 .net "rx_data", 7 0, L_0x555555e647c0;  alias, 1 drivers
v0x555555e21d20_0 .net "rx_data_put", 0 0, L_0x555555e64700;  alias, 1 drivers
v0x555555e21de0_0 .net "rx_endp", 3 0, L_0x555555e64080;  alias, 1 drivers
v0x555555e21ea0_0 .net "rx_frame_num", 10 0, L_0x555555e64210;  alias, 1 drivers
v0x555555e21f70_0 .net "rx_pid", 3 0, L_0x555555e63e10;  alias, 1 drivers
v0x555555e22040_0 .net "rx_pkt_end", 0 0, L_0x555555e63b30;  alias, 1 drivers
v0x555555e22110_0 .net "rx_pkt_start", 0 0, L_0x555555e63820;  alias, 1 drivers
v0x555555e221e0_0 .net "rx_pkt_valid", 0 0, L_0x555555e63480;  alias, 1 drivers
v0x555555e222b0_0 .net "setup_token_received", 0 0, L_0x555555e5f390;  1 drivers
v0x555555e22350_0 .net "token_received", 0 0, L_0x555555e5ecd0;  1 drivers
v0x555555e223f0_0 .var "tx_pid", 3 0;
v0x555555e22490_0 .net "tx_pkt_end", 0 0, L_0x555555e65f00;  alias, 1 drivers
v0x555555e22560_0 .var "tx_pkt_start", 0 0;
E_0x555555e03600/0 .event anyedge, v0x555555e21750_0, v0x555555e215d0_0, v0x555555e222b0_0, v0x555555df8890_0;
E_0x555555e03600/1 .event anyedge, v0x555555e07650_0, v0x555555e08550_0, v0x555555e08c80_0, v0x555555e07bf0_0;
v0x555555e08230_0 .array/port v0x555555e08230, 0;
v0x555555e08230_1 .array/port v0x555555e08230, 1;
E_0x555555e03600/2 .event anyedge, v0x555555e07970_0, v0x555555e08230_0, v0x555555e08230_1, v0x555555e086f0_0;
E_0x555555e03600 .event/or E_0x555555e03600/0, E_0x555555e03600/1, E_0x555555e03600/2;
E_0x555555e036b0 .event anyedge, v0x555555e21250_0;
L_0x555555e5d210 .concat8 [ 1 1 0 0], L_0x555555e5cc20, L_0x555555e5d5d0;
L_0x555555e5dc10 .array/port v0x555555e08230, v0x555555e07970_0;
L_0x555555e5dd70 .array/port v0x555555e08110, v0x555555e07970_0;
L_0x555555e5de60 .part L_0x555555e5dd70, 0, 5;
L_0x555555e5df80 .concat [ 5 4 0 0], L_0x555555e5de60, v0x555555e07970_0;
L_0x555555e5e070 .array/port v0x555555e07e50, v0x555555e21330_0;
L_0x555555e5e150 .part L_0x555555e5e070, 0, 5;
L_0x555555e5e240 .concat [ 5 4 0 0], L_0x555555e5e150, v0x555555e21330_0;
L_0x555555e5e550 .part L_0x555555e63e10, 0, 2;
L_0x555555e5e5f0 .cmp/eq 2, L_0x555555e5e550, L_0x7f1b87fd4b58;
L_0x555555e5e850 .cmp/eq 7, L_0x555555e63fe0, v0x555555da0ac0_0;
L_0x555555e5ea30 .concat [ 4 1 0 0], L_0x555555e64080, L_0x7f1b87fd4ba0;
L_0x555555e5eb90 .cmp/gt 5, L_0x7f1b87fd4be8, L_0x555555e5ea30;
L_0x555555e5ede0 .part L_0x555555e63e10, 2, 2;
L_0x555555e5ef00 .cmp/eq 2, L_0x555555e5ede0, L_0x7f1b87fd4c30;
L_0x555555e5f120 .part L_0x555555e63e10, 2, 2;
L_0x555555e5f250 .cmp/eq 2, L_0x555555e5f120, L_0x7f1b87fd4c78;
L_0x555555e5f450 .reduce/nor L_0x555555e63480;
L_0x555555e5f710 .part L_0x555555e63e10, 0, 3;
L_0x555555e5f7e0 .cmp/eq 3, L_0x555555e5f710, L_0x7f1b87fd4cc0;
L_0x555555e5f4f0 .part L_0x555555e63e10, 0, 3;
L_0x555555e5fbe0 .cmp/ne 3, L_0x555555e5f4f0, L_0x7f1b87fd4d08;
L_0x555555e5ff40 .part L_0x555555e63e10, 3, 1;
L_0x555555e5ffe0 .part/v v0x555555e07cb0_0, L_0x555555e64080, 1;
L_0x555555e60420 .array/port v0x555555e08230, v0x555555e07970_0;
L_0x555555e604c0 .concat [ 2 30 0 0], L_0x555555e60420, L_0x7f1b87fd4d50;
L_0x555555e60690 .cmp/eq 32, L_0x555555e604c0, L_0x7f1b87fd4d98;
L_0x555555e607d0 .array/port v0x555555e08230, v0x555555e07970_0;
L_0x555555e60960 .concat [ 2 30 0 0], L_0x555555e607d0, L_0x7f1b87fd4de0;
L_0x555555e60aa0 .cmp/eq 32, L_0x555555e60960, L_0x7f1b87fd4e28;
S_0x555555e03710 .scope generate, "genblk1[0]" "genblk1[0]" 10 154, 10 154 0, S_0x555555e02a80;
 .timescale -12 -12;
P_0x555555e03930 .param/l "ep_num" 1 10 154, +C4<00>;
L_0x555555e5cc20 .functor AND 1, L_0x555555e5cd60, L_0x555555e5cfc0, C4<1>, C4<1>;
v0x555555e03a50_0 .net *"_ivl_1", 31 0, L_0x555555e5c760;  1 drivers
L_0x7f1b87fd4918 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555e03b50_0 .net/2u *"_ivl_10", 31 0, L_0x7f1b87fd4918;  1 drivers
v0x555555e03c30_0 .net *"_ivl_12", 31 0, L_0x555555e5cb80;  1 drivers
v0x555555e03d20_0 .net *"_ivl_14", 0 0, L_0x555555e5cd60;  1 drivers
v0x555555e03de0_0 .net *"_ivl_17", 31 0, L_0x555555e5ced0;  1 drivers
L_0x7f1b87fd4960 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e03f10_0 .net *"_ivl_20", 29 0, L_0x7f1b87fd4960;  1 drivers
L_0x7f1b87fd49a8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555e03ff0_0 .net/2u *"_ivl_21", 31 0, L_0x7f1b87fd49a8;  1 drivers
v0x555555e040d0_0 .net *"_ivl_23", 0 0, L_0x555555e5cfc0;  1 drivers
v0x555555e04190_0 .net *"_ivl_26", 0 0, L_0x555555e5cc20;  1 drivers
L_0x7f1b87fd4888 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e04250_0 .net *"_ivl_4", 25 0, L_0x7f1b87fd4888;  1 drivers
v0x555555e04330_0 .net *"_ivl_6", 31 0, L_0x555555e5c850;  1 drivers
L_0x7f1b87fd48d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e04410_0 .net *"_ivl_9", 25 0, L_0x7f1b87fd48d0;  1 drivers
E_0x555555e03a10/0 .event anyedge, v0x555555e08230_0, v0x555555e08230_1, v0x555555e214f0_0, v0x555555e21690_0;
E_0x555555e03a10/1 .event anyedge, v0x555555df8530_0, v0x555555e087b0_0, v0x555555e07970_0, v0x555555e21ae0_0;
v0x555555e07e50_0 .array/port v0x555555e07e50, 0;
v0x555555e07e50_1 .array/port v0x555555e07e50, 1;
v0x555555e08110_0 .array/port v0x555555e08110, 0;
v0x555555e08110_1 .array/port v0x555555e08110, 1;
E_0x555555e03a10/2 .event anyedge, v0x555555e07e50_0, v0x555555e07e50_1, v0x555555e08110_0, v0x555555e08110_1;
v0x555555e08350_0 .array/port v0x555555e08350, 0;
v0x555555e08350_1 .array/port v0x555555e08350, 1;
E_0x555555e03a10/3 .event anyedge, v0x555555e222b0_0, v0x555555e08350_0, v0x555555e08350_1, v0x555555e21250_0;
E_0x555555e03a10 .event/or E_0x555555e03a10/0, E_0x555555e03a10/1, E_0x555555e03a10/2, E_0x555555e03a10/3;
L_0x555555e5c760 .concat [ 6 26 0 0], v0x555555e07e50_0, L_0x7f1b87fd4888;
L_0x555555e5c850 .concat [ 6 26 0 0], v0x555555e08110_0, L_0x7f1b87fd48d0;
L_0x555555e5cb80 .arith/sub 32, L_0x555555e5c850, L_0x7f1b87fd4918;
L_0x555555e5cd60 .cmp/gt 32, L_0x555555e5cb80, L_0x555555e5c760;
L_0x555555e5ced0 .concat [ 2 30 0 0], v0x555555e08230_0, L_0x7f1b87fd4960;
L_0x555555e5cfc0 .cmp/eq 32, L_0x555555e5ced0, L_0x7f1b87fd49a8;
S_0x555555e044f0 .scope generate, "genblk1[1]" "genblk1[1]" 10 154, 10 154 0, S_0x555555e02a80;
 .timescale -12 -12;
P_0x555555e046c0 .param/l "ep_num" 1 10 154, +C4<01>;
L_0x555555e5d5d0 .functor AND 1, L_0x555555e5d710, L_0x555555e5d970, C4<1>, C4<1>;
v0x555555e04780_0 .net *"_ivl_1", 31 0, L_0x555555e5d350;  1 drivers
L_0x7f1b87fd4a80 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555e04860_0 .net/2u *"_ivl_10", 31 0, L_0x7f1b87fd4a80;  1 drivers
v0x555555e04940_0 .net *"_ivl_12", 31 0, L_0x555555e5d530;  1 drivers
v0x555555e04a00_0 .net *"_ivl_14", 0 0, L_0x555555e5d710;  1 drivers
v0x555555e04ac0_0 .net *"_ivl_17", 31 0, L_0x555555e5d880;  1 drivers
L_0x7f1b87fd4ac8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e04bf0_0 .net *"_ivl_20", 29 0, L_0x7f1b87fd4ac8;  1 drivers
L_0x7f1b87fd4b10 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555e04cd0_0 .net/2u *"_ivl_21", 31 0, L_0x7f1b87fd4b10;  1 drivers
v0x555555e04db0_0 .net *"_ivl_23", 0 0, L_0x555555e5d970;  1 drivers
v0x555555e04e70_0 .net *"_ivl_26", 0 0, L_0x555555e5d5d0;  1 drivers
L_0x7f1b87fd49f0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e04f30_0 .net *"_ivl_4", 25 0, L_0x7f1b87fd49f0;  1 drivers
v0x555555e05010_0 .net *"_ivl_6", 31 0, L_0x555555e5d440;  1 drivers
L_0x7f1b87fd4a38 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e050f0_0 .net *"_ivl_9", 25 0, L_0x7f1b87fd4a38;  1 drivers
L_0x555555e5d350 .concat [ 6 26 0 0], v0x555555e07e50_1, L_0x7f1b87fd49f0;
L_0x555555e5d440 .concat [ 6 26 0 0], v0x555555e08110_1, L_0x7f1b87fd4a38;
L_0x555555e5d530 .arith/sub 32, L_0x555555e5d440, L_0x7f1b87fd4a80;
L_0x555555e5d710 .cmp/gt 32, L_0x555555e5d530, L_0x555555e5d350;
L_0x555555e5d880 .concat [ 2 30 0 0], v0x555555e08230_1, L_0x7f1b87fd4ac8;
L_0x555555e5d970 .cmp/eq 32, L_0x555555e5d880, L_0x7f1b87fd4b10;
S_0x555555e228c0 .scope module, "usb_fs_rx_inst" "usb_fs_rx" 6 189, 11 1 0, S_0x555555df69f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_48mhz";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "dp";
    .port_info 4 /INPUT 1 "dn";
    .port_info 5 /OUTPUT 1 "bit_strobe";
    .port_info 6 /OUTPUT 1 "pkt_start";
    .port_info 7 /OUTPUT 1 "pkt_end";
    .port_info 8 /OUTPUT 4 "pid";
    .port_info 9 /OUTPUT 7 "addr";
    .port_info 10 /OUTPUT 4 "endp";
    .port_info 11 /OUTPUT 11 "frame_num";
    .port_info 12 /OUTPUT 1 "rx_data_put";
    .port_info 13 /OUTPUT 8 "rx_data";
    .port_info 14 /OUTPUT 1 "valid_packet";
P_0x555555e22af0 .param/l "DJ" 1 11 77, C4<010>;
P_0x555555e22b30 .param/l "DK" 1 11 78, C4<001>;
P_0x555555e22b70 .param/l "DT" 1 11 76, C4<100>;
P_0x555555e22bb0 .param/l "SE0" 1 11 79, C4<000>;
P_0x555555e22bf0 .param/l "SE1" 1 11 80, C4<011>;
L_0x555555e614d0 .functor AND 1, v0x555555e29190_0, L_0x555555e613f0, C4<1>, C4<1>;
L_0x555555e616d0 .functor AND 1, L_0x555555e615e0, v0x555555e29390_0, C4<1>, C4<1>;
L_0x555555e61a60 .functor AND 1, v0x555555e28990_0, L_0x555555e61970, C4<1>, C4<1>;
L_0x555555e61cc0 .functor NOT 4, L_0x555555e61c20, C4<0000>, C4<0000>, C4<0000>;
L_0x555555e61ef0 .functor XOR 1, v0x555555e284d0_0, L_0x555555e621d0, C4<0>, C4<0>;
L_0x555555e62610 .functor XOR 1, v0x555555e284d0_0, L_0x555555e62520, C4<0>, C4<0>;
L_0x555555e62e80 .functor AND 1, L_0x555555e62800, L_0x555555e62340, C4<1>, C4<1>;
L_0x555555e62f90 .functor OR 1, L_0x555555e62d10, L_0x555555e62e80, C4<0>, C4<0>;
L_0x555555e630f0 .functor AND 1, L_0x555555e628a0, L_0x555555e62000, C4<1>, C4<1>;
L_0x555555e63200 .functor OR 1, L_0x555555e62f90, L_0x555555e630f0, C4<0>, C4<0>;
L_0x555555e63370 .functor AND 1, L_0x555555e61db0, L_0x555555e63200, C4<1>, C4<1>;
v0x555555e26300_0 .net *"_ivl_10", 31 0, L_0x555555e61140;  1 drivers
L_0x7f1b87fd4f48 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e263e0_0 .net *"_ivl_13", 29 0, L_0x7f1b87fd4f48;  1 drivers
L_0x7f1b87fd4f90 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555555e264c0_0 .net/2u *"_ivl_14", 31 0, L_0x7f1b87fd4f90;  1 drivers
v0x555555e26580_0 .net *"_ivl_19", 0 0, L_0x555555e613f0;  1 drivers
v0x555555e26640_0 .net *"_ivl_2", 31 0, L_0x555555e60e50;  1 drivers
v0x555555e26770_0 .net *"_ivl_23", 0 0, L_0x555555e615e0;  1 drivers
L_0x7f1b87fd4fd8 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x555555e26830_0 .net/2u *"_ivl_26", 5 0, L_0x7f1b87fd4fd8;  1 drivers
v0x555555e26910_0 .net *"_ivl_28", 0 0, L_0x555555e61830;  1 drivers
v0x555555e269d0_0 .net *"_ivl_31", 0 0, L_0x555555e61970;  1 drivers
v0x555555e26a90_0 .net *"_ivl_35", 3 0, L_0x555555e61b20;  1 drivers
v0x555555e26b70_0 .net *"_ivl_37", 3 0, L_0x555555e61c20;  1 drivers
v0x555555e26c50_0 .net *"_ivl_38", 3 0, L_0x555555e61cc0;  1 drivers
L_0x7f1b87fd5020 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x555555e26d30_0 .net/2u *"_ivl_44", 4 0, L_0x7f1b87fd5020;  1 drivers
v0x555555e26e10_0 .net *"_ivl_49", 0 0, L_0x555555e621d0;  1 drivers
L_0x7f1b87fd4eb8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555e26ef0_0 .net *"_ivl_5", 29 0, L_0x7f1b87fd4eb8;  1 drivers
L_0x7f1b87fd5068 .functor BUFT 1, C4<1000000000001101>, C4<0>, C4<0>, C4<0>;
v0x555555e26fd0_0 .net/2u *"_ivl_52", 15 0, L_0x7f1b87fd5068;  1 drivers
v0x555555e270b0_0 .net *"_ivl_57", 0 0, L_0x555555e62520;  1 drivers
L_0x7f1b87fd4f00 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x555555e27190_0 .net/2u *"_ivl_6", 31 0, L_0x7f1b87fd4f00;  1 drivers
v0x555555e27270_0 .net *"_ivl_61", 1 0, L_0x555555e62760;  1 drivers
L_0x7f1b87fd50b0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555555e27350_0 .net/2u *"_ivl_62", 1 0, L_0x7f1b87fd50b0;  1 drivers
v0x555555e27430_0 .net *"_ivl_67", 1 0, L_0x555555e62990;  1 drivers
L_0x7f1b87fd50f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x555555e27510_0 .net/2u *"_ivl_68", 1 0, L_0x7f1b87fd50f8;  1 drivers
v0x555555e275f0_0 .net *"_ivl_73", 1 0, L_0x555555e62bb0;  1 drivers
L_0x7f1b87fd5140 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x555555e276d0_0 .net/2u *"_ivl_74", 1 0, L_0x7f1b87fd5140;  1 drivers
v0x555555e277b0_0 .net *"_ivl_79", 0 0, L_0x555555e62e80;  1 drivers
v0x555555e27870_0 .net *"_ivl_81", 0 0, L_0x555555e62f90;  1 drivers
v0x555555e27930_0 .net *"_ivl_83", 0 0, L_0x555555e630f0;  1 drivers
v0x555555e279f0_0 .net *"_ivl_85", 0 0, L_0x555555e63200;  1 drivers
v0x555555e27ab0_0 .net "addr", 6 0, L_0x555555e63fe0;  alias, 1 drivers
v0x555555e27b70_0 .var "addr_48", 6 0;
v0x555555e27c50_0 .var "bit_phase", 1 0;
v0x555555e27d30_0 .net "bit_strobe", 0 0, L_0x555555e612b0;  alias, 1 drivers
v0x555555e27df0_0 .var "bitstuff_history", 5 0;
v0x555555e27ed0_0 .net "clk", 0 0, v0x555555e43d30_0;  alias, 1 drivers
v0x555555e27f70_0 .net "clk_48mhz", 0 0, v0x555555e43dd0_0;  alias, 1 drivers
v0x555555e28010_0 .var "crc16", 15 0;
v0x555555e280f0_0 .net "crc16_invert", 0 0, L_0x555555e62610;  1 drivers
v0x555555e281b0_0 .net "crc16_valid", 0 0, L_0x555555e62340;  1 drivers
v0x555555e28270_0 .var "crc5", 4 0;
v0x555555e28350_0 .net "crc5_invert", 0 0, L_0x555555e61ef0;  1 drivers
v0x555555e28410_0 .net "crc5_valid", 0 0, L_0x555555e62000;  1 drivers
v0x555555e284d0_0 .var "din", 0 0;
v0x555555e28590_0 .net "dn", 0 0, v0x555555e45090_0;  alias, 1 drivers
v0x555555e28650_0 .net "dp", 0 0, v0x555555e454a0_0;  alias, 1 drivers
v0x555555e28710_0 .net "dpair", 1 0, L_0x555555e60db0;  1 drivers
v0x555555e287f0_0 .var "dpair_q", 3 0;
v0x555555e288d0_0 .net "dvalid", 0 0, L_0x555555e61a60;  1 drivers
v0x555555e28990_0 .var "dvalid_raw", 0 0;
v0x555555e28a50_0 .net "endp", 3 0, L_0x555555e64080;  alias, 1 drivers
v0x555555e28b60_0 .var "endp_48", 3 0;
v0x555555e28c40_0 .net "frame_num", 10 0, L_0x555555e64210;  alias, 1 drivers
v0x555555e28d50_0 .var "frame_num_48", 10 0;
v0x555555e28e30_0 .var "full_pid", 8 0;
v0x555555e28f10_0 .var "line_history", 5 0;
v0x555555e28ff0_0 .var "line_state", 2 0;
v0x555555e290d0_0 .net "line_state_valid", 0 0, L_0x555555e60fd0;  1 drivers
v0x555555e29190_0 .var "next_packet_valid", 0 0;
v0x555555e29250_0 .net "packet_end", 0 0, L_0x555555e616d0;  1 drivers
v0x555555e292f0_0 .net "packet_start", 0 0, L_0x555555e614d0;  1 drivers
v0x555555e29390_0 .var "packet_valid", 0 0;
v0x555555e29430_0 .net "pid", 3 0, L_0x555555e63e10;  alias, 1 drivers
v0x555555e29520_0 .net "pid_48", 3 0, L_0x555555e642b0;  1 drivers
v0x555555e29600_0 .net "pid_complete", 0 0, L_0x555555e61f60;  1 drivers
v0x555555e296c0_0 .net "pid_valid", 0 0, L_0x555555e61db0;  1 drivers
v0x555555e29780_0 .net "pkt_end", 0 0, L_0x555555e63b30;  alias, 1 drivers
v0x555555e29c30_0 .net "pkt_is_data", 0 0, L_0x555555e62800;  1 drivers
v0x555555e29cf0_0 .net "pkt_is_handshake", 0 0, L_0x555555e62d10;  1 drivers
v0x555555e29db0_0 .net "pkt_is_token", 0 0, L_0x555555e628a0;  1 drivers
v0x555555e29e70_0 .net "pkt_start", 0 0, L_0x555555e63820;  alias, 1 drivers
v0x555555e29f10_0 .net "reset", 0 0, v0x555555e44840_0;  alias, 1 drivers
v0x555555e29fb0_0 .net "rx_data", 7 0, L_0x555555e647c0;  alias, 1 drivers
v0x555555e2a0c0_0 .var "rx_data_buffer", 8 0;
v0x555555e2a1a0_0 .net "rx_data_buffer_full", 0 0, L_0x555555e64450;  1 drivers
v0x555555e2a240_0 .net "rx_data_put", 0 0, L_0x555555e64700;  alias, 1 drivers
v0x555555e2a330_0 .var "token_payload", 11 0;
v0x555555e2a3f0_0 .net "token_payload_done", 0 0, L_0x555555e63520;  1 drivers
v0x555555e2a4b0_0 .net "valid_packet", 0 0, L_0x555555e63480;  alias, 1 drivers
v0x555555e2a550_0 .net "valid_packet_48", 0 0, L_0x555555e63370;  1 drivers
E_0x555555e23000 .event anyedge, v0x555555e28f10_0, v0x555555e29390_0, v0x555555e290d0_0;
E_0x555555e23060 .event anyedge, v0x555555e290d0_0, v0x555555e29390_0, v0x555555e28f10_0;
L_0x555555e60db0 .part v0x555555e287f0_0, 2, 2;
L_0x555555e60e50 .concat [ 2 30 0 0], v0x555555e27c50_0, L_0x7f1b87fd4eb8;
L_0x555555e60fd0 .cmp/eq 32, L_0x555555e60e50, L_0x7f1b87fd4f00;
L_0x555555e61140 .concat [ 2 30 0 0], v0x555555e27c50_0, L_0x7f1b87fd4f48;
L_0x555555e612b0 .cmp/eq 32, L_0x555555e61140, L_0x7f1b87fd4f90;
L_0x555555e613f0 .reduce/nor v0x555555e29390_0;
L_0x555555e615e0 .reduce/nor v0x555555e29190_0;
L_0x555555e61830 .cmp/eq 6, v0x555555e27df0_0, L_0x7f1b87fd4fd8;
L_0x555555e61970 .reduce/nor L_0x555555e61830;
L_0x555555e61b20 .part v0x555555e28e30_0, 1, 4;
L_0x555555e61c20 .part v0x555555e28e30_0, 5, 4;
L_0x555555e61db0 .cmp/eq 4, L_0x555555e61b20, L_0x555555e61cc0;
L_0x555555e61f60 .part v0x555555e28e30_0, 0, 1;
L_0x555555e62000 .cmp/eq 5, v0x555555e28270_0, L_0x7f1b87fd5020;
L_0x555555e621d0 .part v0x555555e28270_0, 4, 1;
L_0x555555e62340 .cmp/eq 16, v0x555555e28010_0, L_0x7f1b87fd5068;
L_0x555555e62520 .part v0x555555e28010_0, 15, 1;
L_0x555555e62760 .part v0x555555e28e30_0, 1, 2;
L_0x555555e628a0 .cmp/eq 2, L_0x555555e62760, L_0x7f1b87fd50b0;
L_0x555555e62990 .part v0x555555e28e30_0, 1, 2;
L_0x555555e62800 .cmp/eq 2, L_0x555555e62990, L_0x7f1b87fd50f8;
L_0x555555e62bb0 .part v0x555555e28e30_0, 1, 2;
L_0x555555e62d10 .cmp/eq 2, L_0x555555e62bb0, L_0x7f1b87fd5140;
L_0x555555e63520 .part v0x555555e2a330_0, 0, 1;
L_0x555555e63cb0 .concat [ 11 4 7 4], v0x555555e28d50_0, v0x555555e28b60_0, v0x555555e27b70_0, L_0x555555e642b0;
L_0x555555e63e10 .part v0x555555e23840_0, 22, 4;
L_0x555555e63fe0 .part v0x555555e23840_0, 15, 7;
L_0x555555e64080 .part v0x555555e23840_0, 11, 4;
L_0x555555e64210 .part v0x555555e23840_0, 0, 11;
L_0x555555e642b0 .part v0x555555e28e30_0, 1, 4;
L_0x555555e64450 .part v0x555555e2a0c0_0, 0, 1;
L_0x555555e648c0 .part v0x555555e2a0c0_0, 1, 8;
S_0x555555e230c0 .scope module, "pkt_end_strobe" "strobe" 11 354, 12 1 0, S_0x555555e228c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 26 "data_in";
    .port_info 5 /OUTPUT 26 "data_out";
P_0x555555c2d800 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x555555c2d840 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000011010>;
L_0x555555e63b30 .functor XOR 1, L_0x555555e639a0, L_0x555555e63a40, C4<0>, C4<0>;
v0x555555e234f0_0 .net *"_ivl_1", 0 0, L_0x555555e639a0;  1 drivers
v0x555555e235f0_0 .net *"_ivl_3", 0 0, L_0x555555e63a40;  1 drivers
v0x555555e236d0_0 .net "clk_in", 0 0, v0x555555e43dd0_0;  alias, 1 drivers
v0x555555e237a0_0 .net "clk_out", 0 0, v0x555555e43d30_0;  alias, 1 drivers
v0x555555e23840_0 .var "data", 25 0;
v0x555555e23970_0 .net "data_in", 25 0, L_0x555555e63cb0;  1 drivers
v0x555555e23a50_0 .net "data_out", 25 0, v0x555555e23840_0;  1 drivers
v0x555555e23b30_0 .var "flag", 0 0;
v0x555555e23bf0_0 .var "prev_strobe", 0 0;
v0x555555e23cb0_0 .net "strobe_in", 0 0, L_0x555555e616d0;  alias, 1 drivers
v0x555555e23d70_0 .net "strobe_out", 0 0, L_0x555555e63b30;  alias, 1 drivers
v0x555555e23e10_0 .var "sync", 2 0;
E_0x555555e23470 .event posedge, v0x555555e236d0_0;
L_0x555555e639a0 .part v0x555555e23e10_0, 2, 1;
L_0x555555e63a40 .part v0x555555e23e10_0, 1, 1;
S_0x555555e23ff0 .scope module, "pkt_start_strobe" "strobe" 11 346, 12 1 0, S_0x555555e228c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x555555b7dec0 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x555555b7df00 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000000001>;
L_0x555555e63820 .functor XOR 1, L_0x555555e63690, L_0x555555e63730, C4<0>, C4<0>;
L_0x555555e63930 .functor BUFZ 1, v0x555555e24690_0, C4<0>, C4<0>, C4<0>;
v0x555555e24330_0 .net *"_ivl_1", 0 0, L_0x555555e63690;  1 drivers
v0x555555e24410_0 .net *"_ivl_3", 0 0, L_0x555555e63730;  1 drivers
v0x555555e244f0_0 .net "clk_in", 0 0, v0x555555e43dd0_0;  alias, 1 drivers
v0x555555e245f0_0 .net "clk_out", 0 0, v0x555555e43d30_0;  alias, 1 drivers
v0x555555e24690_0 .var "data", 0 0;
o0x7f1b88021ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555e24780_0 .net "data_in", 0 0, o0x7f1b88021ab8;  0 drivers
v0x555555e24860_0 .net "data_out", 0 0, L_0x555555e63930;  1 drivers
v0x555555e24940_0 .var "flag", 0 0;
v0x555555e24a00_0 .var "prev_strobe", 0 0;
v0x555555e24ac0_0 .net "strobe_in", 0 0, L_0x555555e614d0;  alias, 1 drivers
v0x555555e24b80_0 .net "strobe_out", 0 0, L_0x555555e63820;  alias, 1 drivers
v0x555555e24c20_0 .var "sync", 2 0;
L_0x555555e63690 .part v0x555555e24c20_0, 2, 1;
L_0x555555e63730 .part v0x555555e24c20_0, 1, 1;
S_0x555555e24e00 .scope module, "rx_data_strobe" "strobe" 11 374, 12 1 0, S_0x555555e228c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
P_0x555555e24fe0 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x555555e25020 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000001000>;
L_0x555555e64700 .functor XOR 1, L_0x555555e64540, L_0x555555e645e0, C4<0>, C4<0>;
L_0x555555e647c0 .functor BUFZ 8, v0x555555e255f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555555e25270_0 .net *"_ivl_1", 0 0, L_0x555555e64540;  1 drivers
v0x555555e25350_0 .net *"_ivl_3", 0 0, L_0x555555e645e0;  1 drivers
v0x555555e25430_0 .net "clk_in", 0 0, v0x555555e43dd0_0;  alias, 1 drivers
v0x555555e25550_0 .net "clk_out", 0 0, v0x555555e43d30_0;  alias, 1 drivers
v0x555555e255f0_0 .var "data", 7 0;
v0x555555e25700_0 .net "data_in", 7 0, L_0x555555e648c0;  1 drivers
v0x555555e257e0_0 .net "data_out", 7 0, L_0x555555e647c0;  alias, 1 drivers
v0x555555e258a0_0 .var "flag", 0 0;
v0x555555e25940_0 .var "prev_strobe", 0 0;
v0x555555e25a00_0 .net "strobe_in", 0 0, L_0x555555e64450;  alias, 1 drivers
v0x555555e25ac0_0 .net "strobe_out", 0 0, L_0x555555e64700;  alias, 1 drivers
v0x555555e25b60_0 .var "sync", 2 0;
L_0x555555e64540 .part v0x555555e25b60_0, 2, 1;
L_0x555555e645e0 .part v0x555555e25b60_0, 1, 1;
S_0x555555e25d20 .scope module, "valid_buffer" "dflip" 11 322, 12 51 0, S_0x555555e228c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
v0x555555e25f20_0 .net "clk", 0 0, v0x555555e43d30_0;  alias, 1 drivers
v0x555555e25fe0_0 .var "d", 2 0;
v0x555555e260c0_0 .net "in", 0 0, L_0x555555e63370;  alias, 1 drivers
v0x555555e26190_0 .net "out", 0 0, L_0x555555e63480;  alias, 1 drivers
L_0x555555e63480 .part v0x555555e25fe0_0, 2, 1;
S_0x555555e2a7b0 .scope module, "usb_fs_tx_inst" "usb_fs_tx" 6 221, 13 1 0, S_0x555555df69f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_48mhz";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "bit_strobe";
    .port_info 4 /OUTPUT 1 "oe";
    .port_info 5 /OUTPUT 1 "dp";
    .port_info 6 /OUTPUT 1 "dn";
    .port_info 7 /INPUT 1 "pkt_start";
    .port_info 8 /OUTPUT 1 "pkt_end";
    .port_info 9 /INPUT 4 "pid";
    .port_info 10 /INPUT 1 "tx_data_avail";
    .port_info 11 /OUTPUT 1 "tx_data_get";
    .port_info 12 /INPUT 8 "tx_data";
P_0x555555e2a990 .param/l "CRC16_1" 1 13 102, +C4<00000000000000000000000000000100>;
P_0x555555e2a9d0 .param/l "DATA_OR_CRC16_0" 1 13 101, +C4<00000000000000000000000000000011>;
P_0x555555e2aa10 .param/l "EOP" 1 13 103, +C4<00000000000000000000000000000101>;
P_0x555555e2aa50 .param/l "IDLE" 1 13 98, +C4<00000000000000000000000000000000>;
P_0x555555e2aa90 .param/l "PID" 1 13 100, +C4<00000000000000000000000000000010>;
P_0x555555e2aad0 .param/l "SYNC" 1 13 99, +C4<00000000000000000000000000000001>;
L_0x555555e65c20 .functor AND 1, L_0x555555e612b0, L_0x555555e65ae0, C4<1>, C4<1>;
L_0x555555e66170 .functor XOR 1, L_0x555555e65460, L_0x555555e66080, C4<0>, C4<0>;
v0x555555e2e220_0 .net *"_ivl_13", 1 0, L_0x555555e659f0;  1 drivers
L_0x7f1b87fd51d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555555e2e320_0 .net/2u *"_ivl_14", 1 0, L_0x7f1b87fd51d0;  1 drivers
v0x555555e2e400_0 .net *"_ivl_16", 0 0, L_0x555555e65ae0;  1 drivers
v0x555555e2e4d0_0 .net *"_ivl_21", 0 0, L_0x555555e66080;  1 drivers
L_0x7f1b87fd5188 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x555555e2e5b0_0 .net/2u *"_ivl_8", 5 0, L_0x7f1b87fd5188;  1 drivers
v0x555555e2e690_0 .var "bit_count", 2 0;
v0x555555e2e770_0 .net "bit_history", 5 0, L_0x555555e65700;  1 drivers
v0x555555e2e850_0 .var "bit_history_q", 4 0;
v0x555555e2e930_0 .net "bit_strobe", 0 0, L_0x555555e612b0;  alias, 1 drivers
v0x555555e2ea60_0 .net "bitstuff", 0 0, L_0x555555e65880;  1 drivers
v0x555555e2eb00_0 .var "bitstuff_q", 0 0;
v0x555555e2ebc0_0 .var "bitstuff_qq", 0 0;
v0x555555e2ec80_0 .var "bitstuff_qqq", 0 0;
v0x555555e2ed40_0 .var "bitstuff_qqqq", 0 0;
v0x555555e2ee00_0 .var "byte_strobe", 0 0;
v0x555555e2eec0_0 .net "clk", 0 0, v0x555555e43d30_0;  alias, 1 drivers
v0x555555e2ef60_0 .net "clk_48mhz", 0 0, v0x555555e43dd0_0;  alias, 1 drivers
v0x555555e2f000_0 .var "crc16", 15 0;
v0x555555e2f0e0_0 .net "crc16_invert", 0 0, L_0x555555e66170;  1 drivers
v0x555555e2f1a0_0 .var "data_payload", 0 0;
v0x555555e2f260_0 .var "data_shift_reg", 7 0;
v0x555555e2f340_0 .var "dn", 0 0;
v0x555555e2f400_0 .var "dp", 0 0;
v0x555555e2f4c0_0 .var "dp_eop", 2 0;
v0x555555e2f5a0_0 .var "oe", 0 0;
v0x555555e2f660_0 .var "oe_shift_reg", 7 0;
v0x555555e2f740_0 .net "pid", 3 0, L_0x555555e64b70;  alias, 1 drivers
v0x555555e2f830_0 .net "pidq", 3 0, L_0x555555e64f60;  1 drivers
v0x555555e2f900_0 .net "pkt_end", 0 0, L_0x555555e65f00;  alias, 1 drivers
v0x555555e2f9a0_0 .net "pkt_end_48", 0 0, L_0x555555e65c20;  1 drivers
v0x555555e2fa70_0 .net "pkt_start", 0 0, L_0x555555e64a70;  alias, 1 drivers
v0x555555e2fb40_0 .net "pkt_start_48", 0 0, L_0x555555e64ea0;  1 drivers
v0x555555e2fc10_0 .var "pkt_state", 31 0;
v0x555555e2fcb0_0 .net "reset", 0 0, v0x555555e44840_0;  alias, 1 drivers
v0x555555e2fd50_0 .var "se0_shift_reg", 7 0;
v0x555555e2fdf0_0 .net "serial_tx_data", 0 0, L_0x555555e65460;  1 drivers
v0x555555e2feb0_0 .net "serial_tx_oe", 0 0, L_0x555555e65500;  1 drivers
v0x555555e2ff70_0 .net "serial_tx_se0", 0 0, L_0x555555e65600;  1 drivers
v0x555555e30030_0 .net "tx_data", 7 0, v0x555555df8b90_0;  alias, 1 drivers
v0x555555e30120_0 .net "tx_data_avail", 0 0, L_0x555555e5c6f0;  alias, 1 drivers
v0x555555e301c0_0 .net "tx_data_avail_48", 0 0, L_0x555555e65020;  1 drivers
v0x555555e30260_0 .net "tx_data_get", 0 0, L_0x555555e652a0;  alias, 1 drivers
v0x555555e30300_0 .var "tx_data_get_48", 0 0;
L_0x555555e65460 .part v0x555555e2f260_0, 0, 1;
L_0x555555e65500 .part v0x555555e2f660_0, 0, 1;
L_0x555555e65600 .part v0x555555e2fd50_0, 0, 1;
L_0x555555e65700 .concat [ 5 1 0 0], v0x555555e2e850_0, L_0x555555e65460;
L_0x555555e65880 .cmp/eq 6, L_0x555555e65700, L_0x7f1b87fd5188;
L_0x555555e659f0 .part v0x555555e2fd50_0, 0, 2;
L_0x555555e65ae0 .cmp/eq 2, L_0x555555e659f0, L_0x7f1b87fd51d0;
L_0x555555e66080 .part v0x555555e2f000_0, 15, 1;
S_0x555555e2aed0 .scope module, "pkt_end_strobe" "strobe" 13 88, 12 1 0, S_0x555555e2a7b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x555555e250c0 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x555555e25100 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000000001>;
L_0x555555e65f00 .functor XOR 1, L_0x555555e65d70, L_0x555555e65e10, C4<0>, C4<0>;
L_0x555555e66010 .functor BUFZ 1, v0x555555e2b650_0, C4<0>, C4<0>, C4<0>;
v0x555555e2b300_0 .net *"_ivl_1", 0 0, L_0x555555e65d70;  1 drivers
v0x555555e2b400_0 .net *"_ivl_3", 0 0, L_0x555555e65e10;  1 drivers
v0x555555e2b4e0_0 .net "clk_in", 0 0, v0x555555e43dd0_0;  alias, 1 drivers
v0x555555e2b5b0_0 .net "clk_out", 0 0, v0x555555e43d30_0;  alias, 1 drivers
v0x555555e2b650_0 .var "data", 0 0;
o0x7f1b88022f88 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555e2b710_0 .net "data_in", 0 0, o0x7f1b88022f88;  0 drivers
v0x555555e2b7f0_0 .net "data_out", 0 0, L_0x555555e66010;  1 drivers
v0x555555e2b8d0_0 .var "flag", 0 0;
v0x555555e2b990_0 .var "prev_strobe", 0 0;
v0x555555e2bae0_0 .net "strobe_in", 0 0, L_0x555555e65c20;  alias, 1 drivers
v0x555555e2bba0_0 .net "strobe_out", 0 0, L_0x555555e65f00;  alias, 1 drivers
v0x555555e2bc40_0 .var "sync", 2 0;
L_0x555555e65d70 .part v0x555555e2bc40_0, 2, 1;
L_0x555555e65e10 .part v0x555555e2bc40_0, 1, 1;
S_0x555555e2be20 .scope module, "pkt_start_strobe" "strobe" 13 34, 12 1 0, S_0x555555e2a7b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x555555e2c020 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x555555e2c060 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000000100>;
L_0x555555e64ea0 .functor XOR 1, L_0x555555e64d30, L_0x555555e64dd0, C4<0>, C4<0>;
L_0x555555e64f60 .functor BUFZ 4, v0x555555e2c5b0_0, C4<0000>, C4<0000>, C4<0000>;
v0x555555e2c280_0 .net *"_ivl_1", 0 0, L_0x555555e64d30;  1 drivers
v0x555555e2c360_0 .net *"_ivl_3", 0 0, L_0x555555e64dd0;  1 drivers
v0x555555e2c440_0 .net "clk_in", 0 0, v0x555555e43d30_0;  alias, 1 drivers
v0x555555e2c510_0 .net "clk_out", 0 0, v0x555555e43dd0_0;  alias, 1 drivers
v0x555555e2c5b0_0 .var "data", 3 0;
v0x555555e2c6c0_0 .net "data_in", 3 0, L_0x555555e64b70;  alias, 1 drivers
v0x555555e2c7a0_0 .net "data_out", 3 0, L_0x555555e64f60;  alias, 1 drivers
v0x555555e2c880_0 .var "flag", 0 0;
v0x555555e2c940_0 .var "prev_strobe", 0 0;
v0x555555e2ca00_0 .net "strobe_in", 0 0, L_0x555555e64a70;  alias, 1 drivers
v0x555555e2cac0_0 .net "strobe_out", 0 0, L_0x555555e64ea0;  alias, 1 drivers
v0x555555e2cb80_0 .var "sync", 2 0;
L_0x555555e64d30 .part v0x555555e2cb80_0, 2, 1;
L_0x555555e64dd0 .part v0x555555e2cb80_0, 1, 1;
S_0x555555e2cd60 .scope module, "tx_data_avail_buffer" "dflip" 13 41, 12 51 0, S_0x555555e2a7b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /OUTPUT 1 "out";
v0x555555e2cf40_0 .net "clk", 0 0, v0x555555e43dd0_0;  alias, 1 drivers
v0x555555e2d000_0 .var "d", 2 0;
v0x555555e2d0e0_0 .net "in", 0 0, L_0x555555e5c6f0;  alias, 1 drivers
v0x555555e2d1e0_0 .net "out", 0 0, L_0x555555e65020;  alias, 1 drivers
L_0x555555e65020 .part v0x555555e2d000_0, 2, 1;
S_0x555555e2d2e0 .scope module, "tx_data_get_strobe" "strobe" 13 50, 12 1 0, S_0x555555e2a7b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "clk_out";
    .port_info 2 /INPUT 1 "strobe_in";
    .port_info 3 /OUTPUT 1 "strobe_out";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x555555e2d4c0 .param/l "DELAY" 0 12 10, +C4<00000000000000000000000000000010>;
P_0x555555e2d500 .param/l "WIDTH" 0 12 9, +C4<00000000000000000000000000000001>;
L_0x555555e652a0 .functor XOR 1, L_0x555555e65110, L_0x555555e651b0, C4<0>, C4<0>;
L_0x555555e653f0 .functor BUFZ 1, v0x555555e2dab0_0, C4<0>, C4<0>, C4<0>;
v0x555555e2d780_0 .net *"_ivl_1", 0 0, L_0x555555e65110;  1 drivers
v0x555555e2d860_0 .net *"_ivl_3", 0 0, L_0x555555e651b0;  1 drivers
v0x555555e2d940_0 .net "clk_in", 0 0, v0x555555e43dd0_0;  alias, 1 drivers
v0x555555e2da10_0 .net "clk_out", 0 0, v0x555555e43d30_0;  alias, 1 drivers
v0x555555e2dab0_0 .var "data", 0 0;
o0x7f1b88023648 .functor BUFZ 1, C4<z>; HiZ drive
v0x555555e2dbc0_0 .net "data_in", 0 0, o0x7f1b88023648;  0 drivers
v0x555555e2dca0_0 .net "data_out", 0 0, L_0x555555e653f0;  1 drivers
v0x555555e2dd80_0 .var "flag", 0 0;
v0x555555e2de40_0 .var "prev_strobe", 0 0;
v0x555555e2df00_0 .net "strobe_in", 0 0, v0x555555e30300_0;  1 drivers
v0x555555e2dfc0_0 .net "strobe_out", 0 0, L_0x555555e652a0;  alias, 1 drivers
v0x555555e2e060_0 .var "sync", 2 0;
L_0x555555e65110 .part v0x555555e2e060_0, 2, 1;
L_0x555555e651b0 .part v0x555555e2e060_0, 1, 1;
S_0x555555e304e0 .scope module, "usb_fs_tx_mux_inst" "usb_fs_tx_mux" 6 207, 14 1 0, S_0x555555df69f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in_tx_pkt_start";
    .port_info 1 /INPUT 4 "in_tx_pid";
    .port_info 2 /INPUT 1 "out_tx_pkt_start";
    .port_info 3 /INPUT 4 "out_tx_pid";
    .port_info 4 /OUTPUT 1 "tx_pkt_start";
    .port_info 5 /OUTPUT 4 "tx_pid";
L_0x555555e64a70 .functor OR 1, v0x555555e02040_0, v0x555555e22560_0, C4<0>, C4<0>;
v0x555555e30760_0 .net "in_tx_pid", 3 0, v0x555555df8eb0_0;  alias, 1 drivers
v0x555555e30870_0 .net "in_tx_pkt_start", 0 0, v0x555555e02040_0;  alias, 1 drivers
v0x555555e30940_0 .net "out_tx_pid", 3 0, v0x555555e223f0_0;  alias, 1 drivers
v0x555555e30a40_0 .net "out_tx_pkt_start", 0 0, v0x555555e22560_0;  alias, 1 drivers
v0x555555e30b10_0 .net "tx_pid", 3 0, L_0x555555e64b70;  alias, 1 drivers
v0x555555e30c50_0 .net "tx_pkt_start", 0 0, L_0x555555e64a70;  alias, 1 drivers
L_0x555555e64b70 .functor MUXZ 4, v0x555555df8eb0_0, v0x555555e223f0_0, v0x555555e22560_0, C4<>;
S_0x555555e33870 .scope module, "usb_spi_bridge_ep_inst" "usb_spi_bridge_ep" 3 166, 15 1 0, S_0x555555dd52d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "out_ep_req";
    .port_info 3 /INPUT 1 "out_ep_grant";
    .port_info 4 /INPUT 1 "out_ep_data_avail";
    .port_info 5 /INPUT 1 "out_ep_setup";
    .port_info 6 /OUTPUT 1 "out_ep_data_get";
    .port_info 7 /INPUT 8 "out_ep_data";
    .port_info 8 /OUTPUT 1 "out_ep_stall";
    .port_info 9 /INPUT 1 "out_ep_acked";
    .port_info 10 /OUTPUT 1 "in_ep_req";
    .port_info 11 /INPUT 1 "in_ep_grant";
    .port_info 12 /INPUT 1 "in_ep_data_free";
    .port_info 13 /OUTPUT 1 "in_ep_data_put";
    .port_info 14 /OUTPUT 8 "in_ep_data";
    .port_info 15 /OUTPUT 1 "in_ep_data_done";
    .port_info 16 /OUTPUT 1 "in_ep_stall";
    .port_info 17 /INPUT 1 "in_ep_acked";
    .port_info 18 /OUTPUT 1 "spi_cs_b";
    .port_info 19 /OUTPUT 1 "spi_sck";
    .port_info 20 /OUTPUT 1 "spi_mosi";
    .port_info 21 /INPUT 1 "spi_miso";
    .port_info 22 /OUTPUT 1 "boot_to_user_design";
P_0x555555cf8e30 .param/l "CMD_DO_IN" 1 15 77, +C4<00000000000000000000000000001001>;
P_0x555555cf8e70 .param/l "CMD_DO_OUT" 1 15 76, +C4<00000000000000000000000000000111>;
P_0x555555cf8eb0 .param/l "CMD_IDLE" 1 15 67, +C4<00000000000000000000000000000000>;
P_0x555555cf8ef0 .param/l "CMD_OP_BOOT" 1 15 69, +C4<00000000000000000000000000000010>;
P_0x555555cf8f30 .param/l "CMD_PRE" 1 15 68, +C4<00000000000000000000000000000001>;
P_0x555555cf8f70 .param/l "CMD_SAVE_DIL_HI" 1 15 75, +C4<00000000000000000000000000000110>;
P_0x555555cf8fb0 .param/l "CMD_SAVE_DIL_LO" 1 15 74, +C4<00000000000000000000000000000101>;
P_0x555555cf8ff0 .param/l "CMD_SAVE_DOL_HI" 1 15 73, +C4<00000000000000000000000000000100>;
P_0x555555cf9030 .param/l "CMD_SAVE_DOL_LO" 1 15 72, +C4<00000000000000000000000000000011>;
P_0x555555cf9070 .param/l "SPI_END" 1 15 96, +C4<00000000000000000000000000000100>;
P_0x555555cf90b0 .param/l "SPI_GET_BIT" 1 15 95, +C4<00000000000000000000000000000011>;
P_0x555555cf90f0 .param/l "SPI_IDLE" 1 15 92, +C4<00000000000000000000000000000000>;
P_0x555555cf9130 .param/l "SPI_SEND_BIT" 1 15 94, +C4<00000000000000000000000000000010>;
P_0x555555cf9170 .param/l "SPI_START" 1 15 93, +C4<00000000000000000000000000000001>;
L_0x555555e59560 .functor AND 1, L_0x555555e66320, L_0x555555e66550, C4<1>, C4<1>;
L_0x555555e59670 .functor AND 1, L_0x555555e673d0, L_0x555555e67470, C4<1>, C4<1>;
L_0x555555e59780 .functor BUFZ 1, L_0x555555e66550, C4<0>, C4<0>, C4<0>;
L_0x555555e59840 .functor OR 1, v0x555555e34cf0_0, v0x555555e34b70_0, C4<0>, C4<0>;
L_0x555555e598b0 .functor AND 1, L_0x555555e59840, L_0x555555e66320, C4<1>, C4<1>;
L_0x555555e59c40 .functor AND 1, L_0x555555e66320, L_0x555555e66550, C4<1>, C4<1>;
v0x555555e344c0_0 .net *"_ivl_11", 0 0, L_0x555555e59840;  1 drivers
L_0x7f1b87fd4570 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x555555e345a0_0 .net/2u *"_ivl_18", 3 0, L_0x7f1b87fd4570;  1 drivers
v0x555555e34680_0 .var "boot_to_user_design", 0 0;
v0x555555e34750_0 .net "clk", 0 0, v0x555555e43d30_0;  alias, 1 drivers
v0x555555e347f0_0 .var "cmd_state", 3 0;
v0x555555e348d0_0 .var "cmd_state_next", 3 0;
v0x555555e349b0_0 .var "data_in_length", 15 0;
v0x555555e34a90_0 .var "data_out_length", 15 0;
v0x555555e34b70_0 .var "get_cmd_out_data", 0 0;
v0x555555e34c30_0 .var "get_cmd_out_data_q", 0 0;
v0x555555e34cf0_0 .var "get_spi_out_data", 0 0;
v0x555555e34db0_0 .var "get_spi_out_data_q", 0 0;
v0x555555e34e70_0 .net "in_ep_acked", 0 0, L_0x555555e68180;  alias, 1 drivers
v0x555555e34f30_0 .net "in_ep_data", 7 0, L_0x555555e599c0;  alias, 1 drivers
v0x555555e35010_0 .var "in_ep_data_done", 0 0;
v0x555555e350d0_0 .var "in_ep_data_done_i", 0 0;
v0x555555e35190_0 .var "in_ep_data_done_q", 0 0;
v0x555555e35250_0 .net "in_ep_data_free", 0 0, L_0x555555e67470;  alias, 1 drivers
v0x555555e35310_0 .var "in_ep_data_put", 0 0;
v0x555555e353d0_0 .net "in_ep_grant", 0 0, L_0x555555e673d0;  alias, 1 drivers
v0x555555e35490_0 .var "in_ep_req", 0 0;
v0x555555e35550_0 .var "in_ep_req_i", 0 0;
v0x555555e35610_0 .net "in_ep_stall", 0 0, L_0x7f1b87fd4528;  alias, 1 drivers
v0x555555e356d0_0 .net "out_data_ready", 0 0, L_0x555555e59c40;  1 drivers
v0x555555e35790_0 .var "out_data_valid", 0 0;
v0x555555e35850_0 .net "out_ep_acked", 0 0, L_0x555555e66aa0;  alias, 1 drivers
v0x555555e35910_0 .net "out_ep_data", 7 0, v0x555555e08ee0_0;  alias, 1 drivers
v0x555555e359d0_0 .net "out_ep_data_avail", 0 0, L_0x555555e66550;  alias, 1 drivers
v0x555555e35a90_0 .net "out_ep_data_get", 0 0, L_0x555555e598b0;  alias, 1 drivers
v0x555555e35b50_0 .net "out_ep_grant", 0 0, L_0x555555e66320;  alias, 1 drivers
v0x555555e35c10_0 .net "out_ep_req", 0 0, L_0x555555e59780;  alias, 1 drivers
v0x555555e35cd0_0 .net "out_ep_setup", 0 0, L_0x555555e66800;  alias, 1 drivers
v0x555555e35d90_0 .net "out_ep_stall", 0 0, L_0x7f1b87fd44e0;  alias, 1 drivers
v0x555555e36060_0 .var "put_spi_in_data", 0 0;
v0x555555e36120_0 .net "reset", 0 0, v0x555555e44840_0;  alias, 1 drivers
v0x555555e361c0_0 .var "reset_spi_bit_counter", 0 0;
v0x555555e36280_0 .var "spi_bit_counter", 3 0;
v0x555555e36360_0 .net "spi_byte_done", 0 0, L_0x555555e59b50;  1 drivers
v0x555555e36420_0 .net "spi_byte_in_xfr_ready", 0 0, L_0x555555e59670;  1 drivers
v0x555555e364e0_0 .net "spi_byte_out_xfr_ready", 0 0, L_0x555555e59560;  1 drivers
v0x555555e365a0_0 .var "spi_cs_b", 0 0;
v0x555555e36660_0 .var "spi_dir_transition", 0 0;
v0x555555e36720_0 .var "spi_get_bit", 0 0;
v0x555555e367e0_0 .var "spi_get_bit_q", 0 0;
v0x555555e368a0_0 .var "spi_has_more_in_bytes", 0 0;
v0x555555e36960_0 .var "spi_has_more_out_bytes", 0 0;
v0x555555e36a20_0 .var "spi_in_data", 8 0;
v0x555555e36b00_0 .net "spi_miso", 0 0, L_0x555555e68670;  alias, 1 drivers
v0x555555e36bc0_0 .net "spi_mosi", 0 0, L_0x555555e59ab0;  alias, 1 drivers
v0x555555e36c80_0 .var "spi_out_data", 8 0;
v0x555555e36d60_0 .var "spi_put_last_in_byte", 0 0;
v0x555555e36e20_0 .var "spi_sck", 0 0;
v0x555555e36ee0_0 .var "spi_send_bit", 0 0;
v0x555555e36fa0_0 .var "spi_start_new_xfr", 0 0;
v0x555555e37060_0 .var "spi_state", 2 0;
v0x555555e37140_0 .var "spi_state_next", 2 0;
v0x555555e37220_0 .var "update_spi_byte_counters", 0 0;
E_0x555555e23390/0 .event anyedge, v0x555555e37060_0, v0x555555e36fa0_0, v0x555555e36960_0, v0x555555e368a0_0;
E_0x555555e23390/1 .event anyedge, v0x555555e36660_0, v0x555555e36360_0, v0x555555e364e0_0, v0x555555e36420_0;
E_0x555555e23390/2 .event anyedge, v0x555555e36d60_0;
E_0x555555e23390 .event/or E_0x555555e23390/0, E_0x555555e23390/1, E_0x555555e23390/2;
E_0x555555e34440/0 .event anyedge, v0x555555e347f0_0, v0x555555e356d0_0, v0x555555e35790_0, v0x555555d78a10_0;
E_0x555555e34440/1 .event anyedge, v0x555555e34a90_0, v0x555555e349b0_0;
E_0x555555e34440 .event/or E_0x555555e34440/0, E_0x555555e34440/1;
L_0x555555e599c0 .part v0x555555e36a20_0, 0, 8;
L_0x555555e59ab0 .part v0x555555e36c80_0, 8, 1;
L_0x555555e59b50 .cmp/eq 4, v0x555555e36280_0, L_0x7f1b87fd4570;
S_0x555555e3b380 .scope task, "expect_usb_ack" "expect_usb_ack" 2 531, 2 531 0, S_0x555555d4fa40;
 .timescale -12 -12;
TD_top_tb.expect_usb_ack ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555555e3c350_0, 0, 4;
    %fork TD_top_tb.expect_usb_handshake, S_0x555555e3c170;
    %join;
    %end;
S_0x555555e3b560 .scope task, "expect_usb_data" "expect_usb_data" 2 549, 2 549 0, S_0x555555d4fa40;
 .timescale -12 -12;
v0x555555e3b790_0 .var "data", 1023 0;
v0x555555e3b850_0 .var "length", 10 0;
v0x555555e3b930_0 .var "pid", 3 0;
TD_top_tb.expect_usb_data ;
    %load/vec4 v0x555555e3b790_0;
    %pad/u 512;
    %store/vec4 v0x555555d6cce0_0, 0, 512;
    %load/vec4 v0x555555e3b850_0;
    %store/vec4 v0x555555d67fc0_0, 0, 11;
    %fork TD_top_tb.calc_crc16, S_0x555555dd3280;
    %join;
    %load/vec4 v0x555555e3b930_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e44760_0, 4, 4;
    %load/vec4 v0x555555e3b930_0;
    %inv;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e44760_0, 4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e44350_0, 0, 32;
T_3.6 ; Top of for-loop 
    %load/vec4 v0x555555e44350_0;
    %load/vec4 v0x555555e3b850_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v0x555555e3b790_0;
    %load/vec4 v0x555555e44350_0;
    %part/s 1;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e44350_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
T_3.8 ; for-loop step statement
    %load/vec4 v0x555555e44350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e44350_0, 0, 32;
    %jmp T_3.6;
T_3.7 ; for-loop exit label
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 15, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3b850_0;
    %pad/u 32;
    %add;
    %addi 0, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 14, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3b850_0;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 13, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3b850_0;
    %pad/u 32;
    %add;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 12, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3b850_0;
    %pad/u 32;
    %add;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 11, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3b850_0;
    %pad/u 32;
    %add;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 10, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3b850_0;
    %pad/u 32;
    %add;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 9, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3b850_0;
    %pad/u 32;
    %add;
    %addi 6, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 8, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3b850_0;
    %pad/u 32;
    %add;
    %addi 7, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 7, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3b850_0;
    %pad/u 32;
    %add;
    %addi 8, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 6, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3b850_0;
    %pad/u 32;
    %add;
    %addi 9, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 5, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3b850_0;
    %pad/u 32;
    %add;
    %addi 10, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 4, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3b850_0;
    %pad/u 32;
    %add;
    %addi 11, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 3, 3;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3b850_0;
    %pad/u 32;
    %add;
    %addi 12, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 2, 3;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3b850_0;
    %pad/u 32;
    %add;
    %addi 13, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 1, 2;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3b850_0;
    %pad/u 32;
    %add;
    %addi 14, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 0, 2;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3b850_0;
    %pad/u 32;
    %add;
    %addi 15, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3b850_0;
    %pad/u 32;
    %add;
    %addi 16, 0, 32;
    %store/vec4 v0x555555e44350_0, 0, 32;
T_3.9 ; Top of for-loop 
    %load/vec4 v0x555555e44350_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.10, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x555555e44350_0;
    %store/vec4 v0x555555e44760_0, 4, 1;
T_3.11 ; for-loop step statement
    %load/vec4 v0x555555e44350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e44350_0, 0, 32;
    %jmp T_3.9;
T_3.10 ; for-loop exit label
    %fork TD_top_tb.get_usb_raw, S_0x555555e3c850;
    %join;
    %load/vec4 v0x555555e3ca30_0;
    %store/vec4 v0x555555e456a0_0, 0, 1024;
    %load/vec4 v0x555555e3cb30_0;
    %store/vec4 v0x555555e45820_0, 0, 11;
    %load/vec4 v0x555555e45820_0;
    %pad/u 32;
    %load/vec4 v0x555555e3b850_0;
    %pad/u 32;
    %addi 24, 0, 32;
    %cmp/ne;
    %jmp/0xz  T_3.12, 6;
    %vpi_call 2 589 "$display", "%d ERROR (%m): %s. usb_tx_len != length + 24", $time, "data length" {0 0 0};
    %vpi_call 2 590 "$display", "    actual:   %x", v0x555555e45820_0 {0 0 0};
    %load/vec4 v0x555555e3b850_0;
    %pad/u 32;
    %addi 24, 0, 32;
    %vpi_call 2 591 "$display", "    expected: %x", S<0,vec4,u32> {1 0 0};
T_3.12 ;
    %load/vec4 v0x555555e456a0_0;
    %load/vec4 v0x555555e44760_0;
    %cmp/ne;
    %jmp/0xz  T_3.14, 6;
    %vpi_call 2 590 "$display", "%d ERROR (%m): %s. usb_tx_data != raw_usb_data", $time, "data mismatch" {0 0 0};
    %vpi_call 2 591 "$display", "    actual:   %x", v0x555555e456a0_0 {0 0 0};
    %vpi_call 2 592 "$display", "    expected: %x", v0x555555e44760_0 {0 0 0};
T_3.14 ;
    %load/vec4 v0x555555e45820_0;
    %parti/s 3, 0, 2;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_3.16, 6;
    %vpi_call 2 591 "$display", "%d ERROR (%m): %s. usb_tx_len[2:0] != 3'b000", $time, "data packet lengths are a multiple of 8 bits" {0 0 0};
    %vpi_call 2 592 "$display", "    actual:   %x", &PV<v0x555555e45820_0, 0, 3> {0 0 0};
    %vpi_call 2 593 "$display", "    expected: %x", 3'b000 {0 0 0};
T_3.16 ;
    %load/vec4 v0x555555e456a0_0;
    %parti/s 4, 4, 4;
    %load/vec4 v0x555555e456a0_0;
    %parti/s 4, 0, 2;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_3.18, 6;
    %vpi_call 2 592 "$display", "%d ERROR (%m): %s. usb_tx_data[7:4] != ~usb_tx_data[3:0]", $time, "pid complement mismatch" {0 0 0};
    %vpi_call 2 593 "$display", "    actual:   %x", &PV<v0x555555e456a0_0, 4, 4> {0 0 0};
    %load/vec4 v0x555555e456a0_0;
    %parti/s 4, 0, 2;
    %inv;
    %vpi_call 2 594 "$display", "    expected: %x", S<0,vec4,u4> {1 0 0};
T_3.18 ;
    %load/vec4 v0x555555e456a0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x555555e3b930_0;
    %cmp/ne;
    %jmp/0xz  T_3.20, 6;
    %vpi_call 2 593 "$display", "%d ERROR (%m): %s. usb_tx_data[3:0] != pid", $time, "data pid mismatch" {0 0 0};
    %vpi_call 2 594 "$display", "    actual:   %x", &PV<v0x555555e456a0_0, 0, 4> {0 0 0};
    %vpi_call 2 595 "$display", "    expected: %x", v0x555555e3b930_0 {0 0 0};
T_3.20 ;
    %end;
S_0x555555e3b9f0 .scope task, "expect_usb_data0" "expect_usb_data0" 2 603, 2 603 0, S_0x555555d4fa40;
 .timescale -12 -12;
v0x555555e3bbd0_0 .var "data", 1023 0;
v0x555555e3bcd0_0 .var "length", 10 0;
TD_top_tb.expect_usb_data0 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555555e3b930_0, 0, 4;
    %load/vec4 v0x555555e3bbd0_0;
    %store/vec4 v0x555555e3b790_0, 0, 1024;
    %load/vec4 v0x555555e3bcd0_0;
    %store/vec4 v0x555555e3b850_0, 0, 11;
    %fork TD_top_tb.expect_usb_data, S_0x555555e3b560;
    %join;
    %end;
S_0x555555e3bdb0 .scope task, "expect_usb_data1" "expect_usb_data1" 2 595, 2 595 0, S_0x555555d4fa40;
 .timescale -12 -12;
v0x555555e3bf90_0 .var "data", 1023 0;
v0x555555e3c090_0 .var "length", 10 0;
TD_top_tb.expect_usb_data1 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x555555e3b930_0, 0, 4;
    %load/vec4 v0x555555e3bf90_0;
    %store/vec4 v0x555555e3b790_0, 0, 1024;
    %load/vec4 v0x555555e3c090_0;
    %store/vec4 v0x555555e3b850_0, 0, 11;
    %fork TD_top_tb.expect_usb_data, S_0x555555e3b560;
    %join;
    %end;
S_0x555555e3c170 .scope task, "expect_usb_handshake" "expect_usb_handshake" 2 521, 2 521 0, S_0x555555d4fa40;
 .timescale -12 -12;
v0x555555e3c350_0 .var "pid", 3 0;
TD_top_tb.expect_usb_handshake ;
    %fork TD_top_tb.get_usb_raw, S_0x555555e3c850;
    %join;
    %load/vec4 v0x555555e3ca30_0;
    %store/vec4 v0x555555e456a0_0, 0, 1024;
    %load/vec4 v0x555555e3cb30_0;
    %store/vec4 v0x555555e45820_0, 0, 11;
    %load/vec4 v0x555555e45820_0;
    %pad/u 32;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_6.22, 6;
    %vpi_call 2 527 "$display", "%d ERROR (%m): %s. usb_tx_len != 8", $time, "handshake packets are 8 bits long" {0 0 0};
    %vpi_call 2 528 "$display", "    actual:   %x", v0x555555e45820_0 {0 0 0};
    %vpi_call 2 529 "$display", "    expected: %x", 32'sb00000000000000000000000000001000 {0 0 0};
T_6.22 ;
    %load/vec4 v0x555555e456a0_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x555555e3c350_0;
    %cmp/ne;
    %jmp/0xz  T_6.24, 6;
    %vpi_call 2 528 "$display", "%d ERROR (%m): %s. usb_tx_data[3:0] != pid", $time, "handshake pid mismatch" {0 0 0};
    %vpi_call 2 529 "$display", "    actual:   %x", &PV<v0x555555e456a0_0, 0, 4> {0 0 0};
    %vpi_call 2 530 "$display", "    expected: %x", v0x555555e3c350_0 {0 0 0};
T_6.24 ;
    %load/vec4 v0x555555e456a0_0;
    %parti/s 4, 4, 4;
    %load/vec4 v0x555555e456a0_0;
    %parti/s 4, 0, 2;
    %inv;
    %cmp/ne;
    %jmp/0xz  T_6.26, 6;
    %vpi_call 2 529 "$display", "%d ERROR (%m): %s. usb_tx_data[7:4] != ~usb_tx_data[3:0]", $time, "pid complement mismatch" {0 0 0};
    %vpi_call 2 530 "$display", "    actual:   %x", &PV<v0x555555e456a0_0, 4, 4> {0 0 0};
    %load/vec4 v0x555555e456a0_0;
    %parti/s 4, 0, 2;
    %inv;
    %vpi_call 2 531 "$display", "    expected: %x", S<0,vec4,u4> {1 0 0};
T_6.26 ;
    %end;
S_0x555555e3c450 .scope task, "expect_usb_nak" "expect_usb_nak" 2 537, 2 537 0, S_0x555555d4fa40;
 .timescale -12 -12;
TD_top_tb.expect_usb_nak ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x555555e3c350_0, 0, 4;
    %fork TD_top_tb.expect_usb_handshake, S_0x555555e3c170;
    %join;
    %end;
S_0x555555e3c6c0 .scope task, "expect_usb_stall" "expect_usb_stall" 2 543, 2 543 0, S_0x555555d4fa40;
 .timescale -12 -12;
TD_top_tb.expect_usb_stall ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x555555e3c350_0, 0, 4;
    %fork TD_top_tb.expect_usb_handshake, S_0x555555e3c170;
    %join;
    %end;
S_0x555555e3c850 .scope task, "get_usb_raw" "get_usb_raw" 2 462, 2 462 0, S_0x555555d4fa40;
 .timescale -12 -12;
v0x555555e3ca30_0 .var "data", 1023 0;
v0x555555e3cb30_0 .var "length", 10 0;
TD_top_tb.get_usb_raw ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x555555e3cb30_0, 0, 11;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555e44fb0_0, 0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x555555e44190_0, 0, 2;
T_9.28 ;
    %load/vec4 v0x555555e44fb0_0;
    %cmpi/ne 84, 0, 8;
    %jmp/0xz T_9.29, 4;
    %load/vec4 v0x555555e44fb0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x555555e45540_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555e44fb0_0, 0, 8;
    %load/vec4 v0x555555e45540_0;
    %store/vec4 v0x555555e446a0_0, 0, 1;
    %delay 83328, 0;
    %jmp T_9.28;
T_9.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e44270_0, 0, 32;
T_9.30 ;
    %load/vec4 v0x555555e44190_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz T_9.31, 4;
    %load/vec4 v0x555555e45540_0;
    %load/vec4 v0x555555e45130_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555e44190_0, 0, 2;
    %load/vec4 v0x555555e44190_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_9.32, 4;
    %jmp T_9.33;
T_9.32 ;
    %load/vec4 v0x555555e44270_0;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_9.34, 4;
    %load/vec4 v0x555555e45540_0;
    %load/vec4 v0x555555e446a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.36, 8;
    %vpi_call 2 490 "$display", "%d ERROR (%m): %s. (usb_p_tx != prev_usb_p_tx) == FALSE", $time, "one '0' must follow six '1's" {0 0 0};
T_9.36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e44270_0, 0, 32;
    %jmp T_9.35;
T_9.34 ;
    %load/vec4 v0x555555e3cb30_0;
    %addi 1, 0, 11;
    %store/vec4 v0x555555e3cb30_0, 0, 11;
    %load/vec4 v0x555555e45540_0;
    %load/vec4 v0x555555e446a0_0;
    %cmp/e;
    %jmp/0xz  T_9.38, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x555555e3ca30_0;
    %parti/s 1023, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555e3ca30_0, 0, 1024;
    %load/vec4 v0x555555e44270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e44270_0, 0, 32;
    %jmp T_9.39;
T_9.38 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x555555e3ca30_0;
    %parti/s 1023, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555e3ca30_0, 0, 1024;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e44270_0, 0, 32;
T_9.39 ;
T_9.35 ;
T_9.33 ;
    %load/vec4 v0x555555e45540_0;
    %store/vec4 v0x555555e446a0_0, 0, 1;
    %delay 83328, 0;
    %jmp T_9.30;
T_9.31 ;
    %load/vec4 v0x555555e45540_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_9.42, 4;
    %load/vec4 v0x555555e45130_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.42;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.40, 8;
    %vpi_call 2 511 "$display", "%d ERROR (%m): %s. (usb_p_tx == 1'b0 && usb_n_tx == 1'b0) == FALSE", $time, "eop must have two se0 bits" {0 0 0};
T_9.40 ;
    %load/vec4 v0x555555e3ca30_0;
    %pushi/vec4 1024, 0, 32;
    %load/vec4 v0x555555e3cb30_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x555555e3ca30_0, 0, 1024;
    %fork TD_top_tb.wait_usb_interpacket_delay, S_0x555555e43510;
    %join;
    %end;
S_0x555555e3cc10 .scope task, "prepare_spi_xfer" "prepare_spi_xfer" 2 118, 2 118 0, S_0x555555d4fa40;
 .timescale -12 -12;
v0x555555e3cdf0_0 .var "new_length", 31 0;
v0x555555e3cef0_0 .var "new_miso_data", 8192 0;
v0x555555e3cfd0_0 .var "new_mosi_data", 8192 0;
TD_top_tb.prepare_spi_xfer ;
    %load/vec4 v0x555555e3cfd0_0;
    %store/vec4 v0x555555e445c0_0, 0, 8193;
    %load/vec4 v0x555555e3cef0_0;
    %store/vec4 v0x555555e44500_0, 0, 8193;
    %load/vec4 v0x555555e3cdf0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x555555e44de0_0, 0;
    %load/vec4 v0x555555e3cdf0_0;
    %assign/vec4 v0x555555e44c10_0, 0;
    %end;
S_0x555555e3d090 .scope task, "send_usb_ack" "send_usb_ack" 2 272, 2 272 0, S_0x555555d4fa40;
 .timescale -12 -12;
TD_top_tb.send_usb_ack ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555555e3eb90_0, 0, 4;
    %fork TD_top_tb.send_usb_handshake, S_0x555555e3e9b0;
    %join;
    %end;
S_0x555555e3d270 .scope task, "send_usb_address_device" "send_usb_address_device" 2 628, 2 628 0, S_0x555555d4fa40;
 .timescale -12 -12;
v0x555555e3d450_0 .var "new_addr", 7 0;
v0x555555e3d550_0 .var "old_addr", 7 0;
TD_top_tb.send_usb_address_device ;
    %load/vec4 v0x555555e3d550_0;
    %store/vec4 v0x555555e3d810_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x555555e3d450_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 5, 0, 8;
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x555555e3d910_0, 0, 64;
    %fork TD_top_tb.send_usb_ctrl_xfer, S_0x555555e3d630;
    %join;
    %load/vec4 v0x555555e38e70_0;
    %cmpi/ne 30, 0, 7;
    %jmp/0xz  T_12.43, 6;
    %vpi_call 2 635 "$display", "%d ERROR (%m): %s. dut.dev_addr != 7'h1e", $time, "new device address" {0 0 0};
    %vpi_call 2 636 "$display", "    actual:   %x", v0x555555e38e70_0 {0 0 0};
    %vpi_call 2 637 "$display", "    expected: %x", 7'b0011110 {0 0 0};
T_12.43 ;
    %end;
S_0x555555e3d630 .scope task, "send_usb_ctrl_xfer" "send_usb_ctrl_xfer" 2 611, 2 611 0, S_0x555555d4fa40;
 .timescale -12 -12;
v0x555555e3d810_0 .var "addr", 7 0;
v0x555555e3d910_0 .var "setup_data", 63 0;
TD_top_tb.send_usb_ctrl_xfer ;
    %load/vec4 v0x555555e3d810_0;
    %pad/u 7;
    %store/vec4 v0x555555e40c30_0, 0, 7;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e40d30_0, 0, 4;
    %fork TD_top_tb.send_usb_setup, S_0x555555e40a50;
    %join;
    %load/vec4 v0x555555e3d910_0;
    %pad/u 512;
    %store/vec4 v0x555555e3e050_0, 0, 512;
    %pushi/vec4 64, 0, 11;
    %store/vec4 v0x555555e3e150_0, 0, 11;
    %fork TD_top_tb.send_usb_data0, S_0x555555e3de70;
    %join;
    %fork TD_top_tb.expect_usb_ack, S_0x555555e3b380;
    %join;
    %load/vec4 v0x555555e3d810_0;
    %pad/u 7;
    %store/vec4 v0x555555e3ee70_0, 0, 7;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e3ef70_0, 0, 4;
    %fork TD_top_tb.send_usb_in, S_0x555555e3ec90;
    %join;
    %pushi/vec4 0, 0, 1024;
    %store/vec4 v0x555555e3bf90_0, 0, 1024;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x555555e3c090_0, 0, 11;
    %fork TD_top_tb.expect_usb_data1, S_0x555555e3bdb0;
    %join;
    %fork TD_top_tb.send_usb_ack, S_0x555555e3d090;
    %join;
    %end;
S_0x555555e3d9f0 .scope task, "send_usb_data" "send_usb_data" 2 390, 2 390 0, S_0x555555d4fa40;
 .timescale -12 -12;
v0x555555e3dbd0_0 .var "data", 511 0;
v0x555555e3dcd0_0 .var "length", 10 0;
v0x555555e3ddb0_0 .var "pid", 3 0;
TD_top_tb.send_usb_data ;
    %load/vec4 v0x555555e3dbd0_0;
    %store/vec4 v0x555555d6cce0_0, 0, 512;
    %load/vec4 v0x555555e3dcd0_0;
    %store/vec4 v0x555555d67fc0_0, 0, 11;
    %fork TD_top_tb.calc_crc16, S_0x555555dd3280;
    %join;
    %load/vec4 v0x555555e3ddb0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e44760_0, 4, 4;
    %load/vec4 v0x555555e3ddb0_0;
    %inv;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555e44760_0, 4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e44350_0, 0, 32;
T_14.45 ; Top of for-loop 
    %load/vec4 v0x555555e44350_0;
    %load/vec4 v0x555555e3dcd0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_14.46, 5;
    %load/vec4 v0x555555e3dbd0_0;
    %load/vec4 v0x555555e44350_0;
    %part/s 1;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e44350_0;
    %add;
    %ix/vec4/s 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
T_14.47 ; for-loop step statement
    %load/vec4 v0x555555e44350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e44350_0, 0, 32;
    %jmp T_14.45;
T_14.46 ; for-loop exit label
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 15, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3dcd0_0;
    %pad/u 32;
    %add;
    %addi 0, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 14, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3dcd0_0;
    %pad/u 32;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 13, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3dcd0_0;
    %pad/u 32;
    %add;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 12, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3dcd0_0;
    %pad/u 32;
    %add;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 11, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3dcd0_0;
    %pad/u 32;
    %add;
    %addi 4, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 10, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3dcd0_0;
    %pad/u 32;
    %add;
    %addi 5, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 9, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3dcd0_0;
    %pad/u 32;
    %add;
    %addi 6, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 8, 5;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3dcd0_0;
    %pad/u 32;
    %add;
    %addi 7, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 7, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3dcd0_0;
    %pad/u 32;
    %add;
    %addi 8, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 6, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3dcd0_0;
    %pad/u 32;
    %add;
    %addi 9, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 5, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3dcd0_0;
    %pad/u 32;
    %add;
    %addi 10, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 4, 4;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3dcd0_0;
    %pad/u 32;
    %add;
    %addi 11, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 3, 3;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3dcd0_0;
    %pad/u 32;
    %add;
    %addi 12, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 2, 3;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3dcd0_0;
    %pad/u 32;
    %add;
    %addi 13, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 1, 2;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3dcd0_0;
    %pad/u 32;
    %add;
    %addi 14, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e43e70_0;
    %parti/s 1, 0, 2;
    %inv;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x555555e3dcd0_0;
    %pad/u 32;
    %add;
    %addi 15, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x555555e44760_0, 4, 1;
    %load/vec4 v0x555555e44760_0;
    %store/vec4 v0x555555e40410_0, 0, 1024;
    %pushi/vec4 8, 0, 11;
    %load/vec4 v0x555555e3dcd0_0;
    %add;
    %addi 16, 0, 11;
    %store/vec4 v0x555555e40310_0, 0, 11;
    %fork TD_top_tb.send_usb_raw, S_0x555555e40130;
    %join;
    %end;
S_0x555555e3de70 .scope task, "send_usb_data0" "send_usb_data0" 2 424, 2 424 0, S_0x555555d4fa40;
 .timescale -12 -12;
v0x555555e3e050_0 .var "data", 511 0;
v0x555555e3e150_0 .var "length", 10 0;
TD_top_tb.send_usb_data0 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555555e3ddb0_0, 0, 4;
    %load/vec4 v0x555555e3e050_0;
    %store/vec4 v0x555555e3dbd0_0, 0, 512;
    %load/vec4 v0x555555e3e150_0;
    %store/vec4 v0x555555e3dcd0_0, 0, 11;
    %fork TD_top_tb.send_usb_data, S_0x555555e3d9f0;
    %join;
    %end;
S_0x555555e3e230 .scope task, "send_usb_data1" "send_usb_data1" 2 432, 2 432 0, S_0x555555d4fa40;
 .timescale -12 -12;
v0x555555e3e410_0 .var "data", 511 0;
v0x555555e3e510_0 .var "length", 10 0;
TD_top_tb.send_usb_data1 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x555555e3ddb0_0, 0, 4;
    %load/vec4 v0x555555e3e410_0;
    %store/vec4 v0x555555e3dbd0_0, 0, 512;
    %load/vec4 v0x555555e3e510_0;
    %store/vec4 v0x555555e3dcd0_0, 0, 11;
    %fork TD_top_tb.send_usb_data, S_0x555555e3d9f0;
    %join;
    %end;
S_0x555555e3e5f0 .scope task, "send_usb_data2" "send_usb_data2" 2 440, 2 440 0, S_0x555555d4fa40;
 .timescale -12 -12;
v0x555555e3e7d0_0 .var "data", 511 0;
v0x555555e3e8d0_0 .var "length", 10 0;
TD_top_tb.send_usb_data2 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x555555e3ddb0_0, 0, 4;
    %load/vec4 v0x555555e3e7d0_0;
    %store/vec4 v0x555555e3dbd0_0, 0, 512;
    %load/vec4 v0x555555e3e8d0_0;
    %store/vec4 v0x555555e3dcd0_0, 0, 11;
    %fork TD_top_tb.send_usb_data, S_0x555555e3d9f0;
    %join;
    %end;
S_0x555555e3e9b0 .scope task, "send_usb_handshake" "send_usb_handshake" 2 265, 2 265 0, S_0x555555d4fa40;
 .timescale -12 -12;
v0x555555e3eb90_0 .var "pid", 3 0;
TD_top_tb.send_usb_handshake ;
    %load/vec4 v0x555555e3eb90_0;
    %inv;
    %load/vec4 v0x555555e3eb90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1024;
    %store/vec4 v0x555555e40410_0, 0, 1024;
    %pushi/vec4 8, 0, 11;
    %store/vec4 v0x555555e40310_0, 0, 11;
    %fork TD_top_tb.send_usb_raw, S_0x555555e40130;
    %join;
    %end;
S_0x555555e3ec90 .scope task, "send_usb_in" "send_usb_in" 2 324, 2 324 0, S_0x555555d4fa40;
 .timescale -12 -12;
v0x555555e3ee70_0 .var "addr", 6 0;
v0x555555e3ef70_0 .var "endp", 3 0;
TD_top_tb.send_usb_in ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x555555e415b0_0, 0, 4;
    %load/vec4 v0x555555e3ef70_0;
    %load/vec4 v0x555555e3ee70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555e414b0_0, 0, 11;
    %fork TD_top_tb.send_usb_token, S_0x555555e412d0;
    %join;
    %end;
S_0x555555e3f050 .scope task, "send_usb_j" "send_usb_j" 2 189, 2 189 0, S_0x555555d4fa40;
 .timescale -12 -12;
TD_top_tb.send_usb_j ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555e407b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e406d0_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x555555e404f0;
    %join;
    %end;
S_0x555555e3f230 .scope task, "send_usb_k" "send_usb_k" 2 183, 2 183 0, S_0x555555d4fa40;
 .timescale -12 -12;
TD_top_tb.send_usb_k ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e407b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555e406d0_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x555555e404f0;
    %join;
    %end;
S_0x555555e3f410 .scope task, "send_usb_mdata" "send_usb_mdata" 2 448, 2 448 0, S_0x555555d4fa40;
 .timescale -12 -12;
v0x555555e3f5f0_0 .var "data", 511 0;
v0x555555e3f6f0_0 .var "length", 10 0;
TD_top_tb.send_usb_mdata ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x555555e3ddb0_0, 0, 4;
    %load/vec4 v0x555555e3f5f0_0;
    %store/vec4 v0x555555e3dbd0_0, 0, 512;
    %load/vec4 v0x555555e3f6f0_0;
    %store/vec4 v0x555555e3dcd0_0, 0, 11;
    %fork TD_top_tb.send_usb_data, S_0x555555e3d9f0;
    %join;
    %end;
S_0x555555e3f7d0 .scope task, "send_usb_nak" "send_usb_nak" 2 278, 2 278 0, S_0x555555d4fa40;
 .timescale -12 -12;
TD_top_tb.send_usb_nak ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x555555e3eb90_0, 0, 4;
    %fork TD_top_tb.send_usb_handshake, S_0x555555e3e9b0;
    %join;
    %end;
S_0x555555e3f9b0 .scope task, "send_usb_nyet" "send_usb_nyet" 2 290, 2 290 0, S_0x555555d4fa40;
 .timescale -12 -12;
TD_top_tb.send_usb_nyet ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x555555e3eb90_0, 0, 4;
    %fork TD_top_tb.send_usb_handshake, S_0x555555e3e9b0;
    %join;
    %end;
S_0x555555e3fb90 .scope task, "send_usb_out" "send_usb_out" 2 332, 2 332 0, S_0x555555d4fa40;
 .timescale -12 -12;
v0x555555e3fd70_0 .var "addr", 6 0;
v0x555555e3fe70_0 .var "endp", 3 0;
TD_top_tb.send_usb_out ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555e415b0_0, 0, 4;
    %load/vec4 v0x555555e3fe70_0;
    %load/vec4 v0x555555e3fd70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555e414b0_0, 0, 11;
    %fork TD_top_tb.send_usb_token, S_0x555555e412d0;
    %join;
    %end;
S_0x555555e3ff50 .scope task, "send_usb_port_reset" "send_usb_port_reset" 2 201, 2 201 0, S_0x555555d4fa40;
 .timescale -12 -12;
TD_top_tb.send_usb_port_reset ;
    %fork TD_top_tb.send_usb_se0, S_0x555555e40870;
    %join;
    %delay 1250000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555e44840_0, 0, 1;
    %fork TD_top_tb.send_usb_j, S_0x555555e3f050;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e44840_0, 0, 1;
    %end;
S_0x555555e40130 .scope task, "send_usb_raw" "send_usb_raw" 2 214, 2 214 0, S_0x555555d4fa40;
 .timescale -12 -12;
v0x555555e40310_0 .var "length", 10 0;
v0x555555e40410_0 .var "payload", 1023 0;
TD_top_tb.send_usb_raw ;
    %fork TD_top_tb.send_usb_k, S_0x555555e3f230;
    %join;
    %fork TD_top_tb.send_usb_j, S_0x555555e3f050;
    %join;
    %fork TD_top_tb.send_usb_k, S_0x555555e3f230;
    %join;
    %fork TD_top_tb.send_usb_j, S_0x555555e3f050;
    %join;
    %fork TD_top_tb.send_usb_k, S_0x555555e3f230;
    %join;
    %fork TD_top_tb.send_usb_j, S_0x555555e3f050;
    %join;
    %fork TD_top_tb.send_usb_k, S_0x555555e3f230;
    %join;
    %fork TD_top_tb.send_usb_k, S_0x555555e3f230;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e449c0_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555555e448e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e44350_0, 0, 32;
T_27.48 ; Top of for-loop 
    %load/vec4 v0x555555e44350_0;
    %load/vec4 v0x555555e40310_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_27.49, 5;
    %load/vec4 v0x555555e40410_0;
    %load/vec4 v0x555555e44350_0;
    %part/s 1;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.51, 8;
    %load/vec4 v0x555555e449c0_0;
    %nor/r;
    %store/vec4 v0x555555e449c0_0, 0, 1;
T_27.51 ;
    %load/vec4 v0x555555e449c0_0;
    %store/vec4 v0x555555e407b0_0, 0, 1;
    %load/vec4 v0x555555e449c0_0;
    %nor/r;
    %store/vec4 v0x555555e406d0_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x555555e404f0;
    %join;
    %load/vec4 v0x555555e40410_0;
    %load/vec4 v0x555555e44350_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.53, 8;
    %load/vec4 v0x555555e448e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e448e0_0, 0, 32;
    %jmp T_27.54;
T_27.53 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e448e0_0, 0, 32;
T_27.54 ;
    %load/vec4 v0x555555e448e0_0;
    %cmpi/s 6, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_27.55, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e448e0_0, 0, 32;
    %load/vec4 v0x555555e449c0_0;
    %nor/r;
    %store/vec4 v0x555555e449c0_0, 0, 1;
    %load/vec4 v0x555555e449c0_0;
    %store/vec4 v0x555555e407b0_0, 0, 1;
    %load/vec4 v0x555555e449c0_0;
    %nor/r;
    %store/vec4 v0x555555e406d0_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x555555e404f0;
    %join;
T_27.55 ;
T_27.50 ; for-loop step statement
    %load/vec4 v0x555555e44350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e44350_0, 0, 32;
    %jmp T_27.48;
T_27.49 ; for-loop exit label
    %fork TD_top_tb.send_usb_se0, S_0x555555e40870;
    %join;
    %fork TD_top_tb.send_usb_se0, S_0x555555e40870;
    %join;
    %fork TD_top_tb.send_usb_j, S_0x555555e3f050;
    %join;
    %fork TD_top_tb.wait_usb_interpacket_delay, S_0x555555e43510;
    %join;
    %end;
S_0x555555e404f0 .scope task, "send_usb_raw_bit" "send_usb_raw_bit" 2 173, 2 173 0, S_0x555555d4fa40;
 .timescale -12 -12;
v0x555555e406d0_0 .var "usbn", 0 0;
v0x555555e407b0_0 .var "usbp", 0 0;
TD_top_tb.send_usb_raw_bit ;
    %load/vec4 v0x555555e407b0_0;
    %assign/vec4 v0x555555e454a0_0, 0;
    %load/vec4 v0x555555e406d0_0;
    %assign/vec4 v0x555555e45090_0, 0;
    %delay 83328, 0;
    %end;
S_0x555555e40870 .scope task, "send_usb_se0" "send_usb_se0" 2 195, 2 195 0, S_0x555555d4fa40;
 .timescale -12 -12;
TD_top_tb.send_usb_se0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e407b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e406d0_0, 0, 1;
    %fork TD_top_tb.send_usb_raw_bit, S_0x555555e404f0;
    %join;
    %end;
S_0x555555e40a50 .scope task, "send_usb_setup" "send_usb_setup" 2 340, 2 340 0, S_0x555555d4fa40;
 .timescale -12 -12;
v0x555555e40c30_0 .var "addr", 6 0;
v0x555555e40d30_0 .var "endp", 3 0;
TD_top_tb.send_usb_setup ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x555555e415b0_0, 0, 4;
    %load/vec4 v0x555555e40d30_0;
    %load/vec4 v0x555555e40c30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555555e414b0_0, 0, 11;
    %fork TD_top_tb.send_usb_token, S_0x555555e412d0;
    %join;
    %end;
S_0x555555e40e10 .scope task, "send_usb_sof" "send_usb_sof" 2 348, 2 348 0, S_0x555555d4fa40;
 .timescale -12 -12;
v0x555555e40ff0_0 .var "frame", 10 0;
TD_top_tb.send_usb_sof ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x555555e415b0_0, 0, 4;
    %load/vec4 v0x555555e40ff0_0;
    %store/vec4 v0x555555e414b0_0, 0, 11;
    %fork TD_top_tb.send_usb_token, S_0x555555e412d0;
    %join;
    %end;
S_0x555555e410f0 .scope task, "send_usb_stall" "send_usb_stall" 2 284, 2 284 0, S_0x555555d4fa40;
 .timescale -12 -12;
TD_top_tb.send_usb_stall ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x555555e3eb90_0, 0, 4;
    %fork TD_top_tb.send_usb_handshake, S_0x555555e3e9b0;
    %join;
    %end;
S_0x555555e412d0 .scope task, "send_usb_token" "send_usb_token" 2 315, 2 315 0, S_0x555555d4fa40;
 .timescale -12 -12;
v0x555555e414b0_0 .var "data", 10 0;
v0x555555e415b0_0 .var "pid", 3 0;
TD_top_tb.send_usb_token ;
    %load/vec4 v0x555555e414b0_0;
    %store/vec4 v0x555555d38080_0, 0, 11;
    %fork TD_top_tb.calc_crc5, S_0x555555dd4e00;
    %join;
    %load/vec4 v0x555555e43ff0_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x555555e43ff0_0;
    %parti/s 1, 1, 2;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e43ff0_0;
    %parti/s 1, 2, 3;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e43ff0_0;
    %parti/s 1, 3, 3;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e43ff0_0;
    %parti/s 1, 4, 4;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e414b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e415b0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e415b0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1024;
    %store/vec4 v0x555555e40410_0, 0, 1024;
    %pushi/vec4 24, 0, 11;
    %store/vec4 v0x555555e40310_0, 0, 11;
    %fork TD_top_tb.send_usb_raw, S_0x555555e40130;
    %join;
    %end;
S_0x555555e41690 .scope module, "vtg" "vlog_tap_generator" 2 42, 16 19 0, S_0x555555d4fa40;
 .timescale -12 -12;
P_0x555555c59110 .param/l "MAX_FILENAME_LEN" 0 16 23, +C4<00000000000000000000010000000000>;
P_0x555555c59150 .param/l "MAX_STRING_LEN" 0 16 22, +C4<00000000000000000000000001010000>;
P_0x555555c59190 .param/l "NUM_TESTS" 0 16 21, +C4<00000000000000000000000000000000>;
P_0x555555c591d0 .param/str "TAPFILE" 0 16 20, "test.tap";
v0x555555e42970_0 .var/i "cur_tc", 31 0;
v0x555555e42a70_0 .var/i "f", 31 0;
v0x555555e42b50_0 .var/i "numtests", 31 0;
v0x555555e42c10_0 .var "tapfile", 8191 0;
S_0x555555e419d0 .scope task, "nok" "nok" 16 89, 16 89 0, S_0x555555e41690;
 .timescale -12 -12;
v0x555555e41bd0_0 .var "description", 639 0;
TD_top_tb.vtg.nok ;
    %load/vec4 v0x555555e41bd0_0;
    %store/vec4 v0x555555e427b0_0, 0, 640;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e428b0_0, 0, 1;
    %fork TD_top_tb.vtg.write_tc, S_0x555555e42580;
    %join;
    %end;
S_0x555555e41cd0 .scope task, "ok" "ok" 16 82, 16 82 0, S_0x555555e41690;
 .timescale -12 -12;
v0x555555e41ed0_0 .var "description", 639 0;
TD_top_tb.vtg.ok ;
    %load/vec4 v0x555555e41ed0_0;
    %store/vec4 v0x555555e427b0_0, 0, 640;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555e428b0_0, 0, 1;
    %fork TD_top_tb.vtg.write_tc, S_0x555555e42580;
    %join;
    %end;
S_0x555555e41fb0 .scope task, "set_file" "set_file" 16 37, 16 37 0, S_0x555555e41690;
 .timescale -12 -12;
v0x555555e421c0_0 .var "f", 8191 0;
TD_top_tb.vtg.set_file ;
    %load/vec4 v0x555555e42970_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_36.57, 4;
    %vpi_call 16 41 "$display", "Error: Can't change file. Already started writing to %0s", v0x555555e42c10_0 {0 0 0};
    %jmp T_36.58;
T_36.57 ;
    %load/vec4 v0x555555e421c0_0;
    %store/vec4 v0x555555e42c10_0, 0, 8192;
T_36.58 ;
    %end;
S_0x555555e422a0 .scope task, "set_numtests" "set_numtests" 16 47, 16 47 0, S_0x555555e41690;
 .timescale -12 -12;
v0x555555e42480_0 .var/i "i", 31 0;
TD_top_tb.vtg.set_numtests ;
    %load/vec4 v0x555555e42970_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_37.59, 4;
    %vpi_call 16 51 "$display", "Error: Can't change number of tests. Already started writing to %0s", v0x555555e42c10_0 {0 0 0};
    %jmp T_37.60;
T_37.59 ;
    %load/vec4 v0x555555e42480_0;
    %store/vec4 v0x555555e42b50_0, 0, 32;
T_37.60 ;
    %end;
S_0x555555e42580 .scope task, "write_tc" "write_tc" 16 57, 16 57 0, S_0x555555e41690;
 .timescale -12 -12;
v0x555555e427b0_0 .var "description", 639 0;
v0x555555e428b0_0 .var "ok_i", 0 0;
TD_top_tb.vtg.write_tc ;
    %load/vec4 v0x555555e42a70_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_38.61, 6;
    %load/vec4 v0x555555e42c10_0;
    %cmpi/e 0, 0, 8192;
    %jmp/0xz  T_38.63, 4;
    %vpi_call 16 63 "$display", "No TAP file specified" {0 0 0};
    %jmp T_38.64;
T_38.63 ;
    %load/vec4 v0x555555e42b50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.65, 4;
    %vpi_call 16 65 "$display", "Number of tests must be specified" {0 0 0};
    %jmp T_38.66;
T_38.65 ;
    %vpi_func 16 67 "$fopen" 32, v0x555555e42c10_0, "w" {0 0 0};
    %store/vec4 v0x555555e42a70_0, 0, 32;
    %vpi_call 16 68 "$fwrite", v0x555555e42a70_0, "1..%0d\012", v0x555555e42b50_0 {0 0 0};
T_38.66 ;
T_38.64 ;
T_38.61 ;
    %load/vec4 v0x555555e42a70_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_38.67, 4;
    %load/vec4 v0x555555e42970_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e42970_0, 0, 32;
    %load/vec4 v0x555555e428b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.69, 8;
    %vpi_call 16 76 "$fwrite", v0x555555e42a70_0, "not " {0 0 0};
T_38.69 ;
    %vpi_call 16 77 "$fwrite", v0x555555e42a70_0, "ok %0d - %0s\012", v0x555555e42970_0, v0x555555e427b0_0 {0 0 0};
T_38.67 ;
    %end;
S_0x555555e42cf0 .scope module, "vtu" "vlog_tb_utils" 2 32, 17 19 0, S_0x555555d4fa40;
 .timescale -12 -12;
P_0x555555e3c630 .param/l "CHAR_WIDTH" 1 17 21, +C4<00000000000000000000000000001000>;
P_0x555555e3c670 .param/l "MAX_STRING_LEN" 0 17 20, +C4<00000000000000000000000010000000>;
v0x555555e43060_0 .var "heartbeat", 63 0;
v0x555555e43160_0 .var "testcase", 1023 0;
v0x555555e43240_0 .var "timeout", 63 0;
S_0x555555e43330 .scope task, "wait_usb_eop" "wait_usb_eop" 2 165, 2 165 0, S_0x555555d4fa40;
 .timescale -12 -12;
TD_top_tb.wait_usb_eop ;
T_39.71 ;
    %load/vec4 v0x555555e45780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_39.72, 8;
    %delay 83328, 0;
    %jmp T_39.71;
T_39.72 ;
T_39.73 ;
    %load/vec4 v0x555555e45780_0;
    %flag_set/vec4 8;
    %jmp/0xz T_39.74, 8;
    %delay 83328, 0;
    %jmp T_39.73;
T_39.74 ;
    %fork TD_top_tb.wait_usb_interpacket_delay, S_0x555555e43510;
    %join;
    %end;
S_0x555555e43510 .scope task, "wait_usb_interpacket_delay" "wait_usb_interpacket_delay" 2 154, 2 154 0, S_0x555555d4fa40;
 .timescale -12 -12;
TD_top_tb.wait_usb_interpacket_delay ;
    %delay 83328, 0;
    %delay 83328, 0;
    %delay 83328, 0;
    %delay 83328, 0;
    %delay 83328, 0;
    %delay 83328, 0;
    %end;
    .scope S_0x555555e42cf0;
T_41 ;
    %vpi_func 17 26 "$value$plusargs" 32, "timeout=%d", v0x555555e43240_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_41.0, 4;
    %load/vec4 v0x555555e43240_0;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 17 27 "$display", "Timeout: Forcing end of simulation" {0 0 0};
    %vpi_call 17 28 "$finish" {0 0 0};
T_41.0 ;
    %end;
    .thread T_41;
    .scope S_0x555555e42cf0;
T_42 ;
    %vpi_func 17 35 "$test$plusargs" 32, "vcd" {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_42.0, 4;
    %vpi_func 17 36 "$value$plusargs" 32, "testcase=%s", v0x555555e43160_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_42.2, 4;
    %load/vec4 v0x555555e43160_0;
    %pushi/vec4 779510628, 0, 32; draw_string_vec4
    %concat/vec4; draw_concat_vec4
    %vpi_call 17 37 "$dumpfile", S<0,vec4,u1056> {1 0 0};
    %jmp T_42.3;
T_42.2 ;
    %vpi_call 17 39 "$dumpfile", "testlog.vcd" {0 0 0};
T_42.3 ;
    %vpi_call 17 40 "$dumpvars" {0 0 0};
T_42.0 ;
    %end;
    .thread T_42;
    .scope S_0x555555e42cf0;
T_43 ;
    %vpi_func 17 47 "$value$plusargs" 32, "heartbeat=%d", v0x555555e43060_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_43.0, 4;
T_43.2 ;
    %load/vec4 v0x555555e43060_0;
    %muli 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %vpi_call 17 48 "$display", "Heartbeat : Time=%0t", $time {0 0 0};
    %jmp T_43.2;
T_43.3 ;
T_43.0 ;
    %end;
    .thread T_43;
    .scope S_0x555555e41690;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e42970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e42b50_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_0x555555e41690;
T_45 ;
    %vpi_func 16 33 "$value$plusargs" 32, "tapfile=%s", v0x555555e42c10_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 3905611496, 0, 8161;
    %concati/vec4 779379056, 0, 31;
    %store/vec4 v0x555555e42c10_0, 0, 8192;
T_45.0 ;
    %end;
    .thread T_45;
    .scope S_0x555555dced50;
T_46 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555dcfe40_0;
    %assign/vec4 v0x555555dcfee0_0, 0;
    %jmp T_46;
    .thread T_46;
    .scope S_0x555555d4f5b0;
T_47 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555deb3b0_0;
    %assign/vec4 v0x555555dea4e0_0, 0;
    %jmp T_47;
    .thread T_47;
    .scope S_0x555555d4e6d0;
T_48 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555d25390_0;
    %assign/vec4 v0x555555df06e0_0, 0;
    %jmp T_48;
    .thread T_48;
    .scope S_0x555555d603b0;
T_49 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555555db0260_0, 0, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555da0ac0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555d77c50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555db71d0_0, 0, 8;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555d29170_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555d295a0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555d29250_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555da3470_0, 0, 7;
    %end;
    .thread T_49;
    .scope S_0x555555d603b0;
T_50 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555d78af0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_50.0, 8;
    %load/vec4 v0x555555d76c60_0;
    %and;
T_50.0;
    %assign/vec4 v0x555555d77c50_0, 0;
    %jmp T_50;
    .thread T_50;
    .scope S_0x555555d603b0;
T_51 ;
    %wait E_0x555555b53c80;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555dbdfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555daec30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555d7bae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555d26e00_0, 0;
    %load/vec4 v0x555555db0260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555daeb50_0, 0;
    %jmp T_51.7;
T_51.0 ;
    %load/vec4 v0x555555dbdf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.8, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x555555daeb50_0, 0;
    %jmp T_51.9;
T_51.8 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555daeb50_0, 0;
T_51.9 ;
    %jmp T_51.7;
T_51.1 ;
    %load/vec4 v0x555555d34be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555dbdfe0_0, 0;
    %load/vec4 v0x555555d9e6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.12, 8;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x555555daeb50_0, 0;
    %jmp T_51.13;
T_51.12 ;
    %load/vec4 v0x555555d7b750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.14, 8;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x555555daeb50_0, 0;
    %jmp T_51.15;
T_51.14 ;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x555555daeb50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555d26e00_0, 0;
T_51.15 ;
T_51.13 ;
    %jmp T_51.11;
T_51.10 ;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x555555daeb50_0, 0;
T_51.11 ;
    %jmp T_51.7;
T_51.2 ;
    %load/vec4 v0x555555d9ade0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.16, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555daeb50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555daec30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555d7bae0_0, 0;
    %jmp T_51.17;
T_51.16 ;
    %load/vec4 v0x555555d9d350_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_51.20, 9;
    %load/vec4 v0x555555dd6d40_0;
    %and;
T_51.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.18, 8;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x555555daeb50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555daec30_0, 0;
    %jmp T_51.19;
T_51.18 ;
    %pushi/vec4 2, 0, 6;
    %assign/vec4 v0x555555daeb50_0, 0;
T_51.19 ;
T_51.17 ;
    %jmp T_51.7;
T_51.3 ;
    %load/vec4 v0x555555d7b810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.21, 8;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x555555daeb50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555d26e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555daec30_0, 0;
    %jmp T_51.22;
T_51.21 ;
    %pushi/vec4 3, 0, 6;
    %assign/vec4 v0x555555daeb50_0, 0;
T_51.22 ;
    %jmp T_51.7;
T_51.4 ;
    %load/vec4 v0x555555d9d350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.23, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555daeb50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555d7bae0_0, 0;
    %jmp T_51.24;
T_51.23 ;
    %pushi/vec4 4, 0, 6;
    %assign/vec4 v0x555555daeb50_0, 0;
T_51.24 ;
    %jmp T_51.7;
T_51.5 ;
    %load/vec4 v0x555555d7b810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.25, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555daeb50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555d7bae0_0, 0;
    %jmp T_51.26;
T_51.25 ;
    %pushi/vec4 5, 0, 6;
    %assign/vec4 v0x555555daeb50_0, 0;
T_51.26 ;
    %jmp T_51.7;
T_51.7 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x555555d603b0;
T_52 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555d294e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555db0260_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x555555daeb50_0;
    %assign/vec4 v0x555555db0260_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x555555d603b0;
T_53 ;
    %wait E_0x555555b536c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555d9ade0_0, 0;
    %load/vec4 v0x555555d75be0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.2, 9;
    %load/vec4 v0x555555d77c50_0;
    %and;
T_53.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x555555d78a10_0;
    %pad/u 10;
    %load/vec4 v0x555555d26ec0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d337f0, 0, 4;
    %load/vec4 v0x555555d26ec0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555555d26ec0_0, 0;
T_53.0 ;
    %load/vec4 v0x555555dbdfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.3, 8;
    %load/vec4 v0x555555dd6de0_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_53.8, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_53.9, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_53.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 8;
    %cmp/u;
    %jmp/1 T_53.11, 6;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d295a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d29170_0, 0;
    %jmp T_53.13;
T_53.5 ;
    %load/vec4 v0x555555daf3a0_0;
    %parti/s 8, 8, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_53.16, 6;
    %jmp T_53.17;
T_53.14 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d295a0_0, 0;
    %pushi/vec4 18, 0, 7;
    %assign/vec4 v0x555555d29170_0, 0;
    %jmp T_53.17;
T_53.15 ;
    %pushi/vec4 18, 0, 7;
    %assign/vec4 v0x555555d295a0_0, 0;
    %pushi/vec4 67, 0, 7;
    %assign/vec4 v0x555555d29170_0, 0;
    %jmp T_53.17;
T_53.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555d9ade0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d295a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d29170_0, 0;
    %jmp T_53.17;
T_53.17 ;
    %pop/vec4 1;
    %jmp T_53.13;
T_53.6 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d295a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d29170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555d29250_0, 0;
    %load/vec4 v0x555555daf3a0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x555555da3470_0, 0;
    %jmp T_53.13;
T_53.7 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d295a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d29170_0, 0;
    %jmp T_53.13;
T_53.8 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d295a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d29170_0, 0;
    %jmp T_53.13;
T_53.9 ;
    %pushi/vec4 85, 0, 7;
    %assign/vec4 v0x555555d295a0_0, 0;
    %pushi/vec4 7, 0, 7;
    %assign/vec4 v0x555555d29170_0, 0;
    %jmp T_53.13;
T_53.10 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d295a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d29170_0, 0;
    %jmp T_53.13;
T_53.11 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d295a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d29170_0, 0;
    %jmp T_53.13;
T_53.13 ;
    %pop/vec4 1;
T_53.3 ;
    %load/vec4 v0x555555db0260_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_53.22, 4;
    %load/vec4 v0x555555da33b0_0;
    %and;
T_53.22;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_53.21, 10;
    %load/vec4 v0x555555d9be60_0;
    %and;
T_53.21;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.20, 9;
    %load/vec4 v0x555555d9cdc0_0;
    %and;
T_53.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.18, 8;
    %load/vec4 v0x555555d295a0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x555555d295a0_0, 0;
    %load/vec4 v0x555555db71d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555555db71d0_0, 0;
T_53.18 ;
    %load/vec4 v0x555555d7bae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.23, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555d26ec0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555db71d0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d295a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555d29170_0, 0;
    %load/vec4 v0x555555d29250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.25, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555d29250_0, 0;
    %load/vec4 v0x555555da3470_0;
    %assign/vec4 v0x555555da0ac0_0, 0;
T_53.25 ;
T_53.23 ;
    %load/vec4 v0x555555d294e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.27, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x555555da0ac0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555d26ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555d29250_0, 0;
T_53.27 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x555555d603b0;
T_54 ;
    %pushi/vec4 18, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 80, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 29, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 48, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 97, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 67, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 192, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 50, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 6, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 6, 0, 8;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 56, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 130, 0, 8;
    %ix/load 3, 57, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 58, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 59, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 60, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 61, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 9, 0, 8;
    %ix/load 3, 62, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 63, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 64, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 65, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 66, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 10, 0, 8;
    %ix/load 3, 67, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 68, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 69, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 70, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 71, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 72, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 73, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 74, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 75, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 76, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 77, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 78, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 79, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 129, 0, 8;
    %ix/load 3, 80, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 81, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 32, 0, 8;
    %ix/load 3, 82, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 83, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 84, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 128, 0, 8;
    %ix/load 3, 85, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 37, 0, 8;
    %ix/load 3, 86, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 87, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 88, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 89, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 90, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %pushi/vec4 8, 0, 8;
    %ix/load 3, 91, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555d9f9e0, 0, 4;
    %end;
    .thread T_54;
    .scope S_0x555555e33870;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e35490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e35310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e35010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e34680_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555555e34a90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555555e349b0_0, 0, 16;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555555e36c80_0, 0, 9;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e347f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e348d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e34b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e34c30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e368a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e36fa0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e37060_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e37140_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e34cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e36060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e37220_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e36280_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e36d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e35550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e350d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e35190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e35790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e36660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e34db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e367e0_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0x555555e33870;
T_56 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e368a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_56.1, 8;
    %load/vec4 v0x555555e36d60_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_56.1;
    %flag_get/vec4 8;
    %jmp/0 T_56.0, 8;
    %load/vec4 v0x555555e35250_0;
    %and;
T_56.0;
    %assign/vec4 v0x555555e35550_0, 0;
    %jmp T_56;
    .thread T_56;
    .scope S_0x555555e33870;
T_57 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e35550_0;
    %assign/vec4 v0x555555e35490_0, 0;
    %jmp T_57;
    .thread T_57;
    .scope S_0x555555e33870;
T_58 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e36060_0;
    %assign/vec4 v0x555555e35310_0, 0;
    %jmp T_58;
    .thread T_58;
    .scope S_0x555555e33870;
T_59 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e350d0_0;
    %assign/vec4 v0x555555e35190_0, 0;
    %jmp T_59;
    .thread T_59;
    .scope S_0x555555e33870;
T_60 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e35190_0;
    %assign/vec4 v0x555555e35010_0, 0;
    %jmp T_60;
    .thread T_60;
    .scope S_0x555555e33870;
T_61 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e356d0_0;
    %assign/vec4 v0x555555e35790_0, 0;
    %jmp T_61;
    .thread T_61;
    .scope S_0x555555e33870;
T_62 ;
    %wait E_0x555555e34440;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e34b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e34680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e36d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e368a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e36660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e36960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e350d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e36fa0_0, 0;
    %load/vec4 v0x555555e347f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_62.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_62.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555e348d0_0, 0;
    %jmp T_62.9;
T_62.0 ;
    %load/vec4 v0x555555e356d0_0;
    %assign/vec4 v0x555555e34b70_0, 0;
    %load/vec4 v0x555555e35790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.12, 9;
    %load/vec4 v0x555555e35910_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_62.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.10, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555555e348d0_0, 0;
    %jmp T_62.11;
T_62.10 ;
    %load/vec4 v0x555555e35790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.15, 9;
    %load/vec4 v0x555555e35910_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_62.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.13, 8;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555555e348d0_0, 0;
    %jmp T_62.14;
T_62.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555e348d0_0, 0;
T_62.14 ;
T_62.11 ;
    %jmp T_62.9;
T_62.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555555e348d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e34680_0, 0;
    %jmp T_62.9;
T_62.2 ;
    %load/vec4 v0x555555e356d0_0;
    %assign/vec4 v0x555555e34b70_0, 0;
    %load/vec4 v0x555555e35790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.16, 8;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x555555e348d0_0, 0;
    %jmp T_62.17;
T_62.16 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555555e348d0_0, 0;
T_62.17 ;
    %jmp T_62.9;
T_62.3 ;
    %load/vec4 v0x555555e356d0_0;
    %assign/vec4 v0x555555e34b70_0, 0;
    %load/vec4 v0x555555e35790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.18, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x555555e348d0_0, 0;
    %jmp T_62.19;
T_62.18 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x555555e348d0_0, 0;
T_62.19 ;
    %jmp T_62.9;
T_62.4 ;
    %load/vec4 v0x555555e356d0_0;
    %assign/vec4 v0x555555e34b70_0, 0;
    %load/vec4 v0x555555e35790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x555555e348d0_0, 0;
    %jmp T_62.21;
T_62.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x555555e348d0_0, 0;
T_62.21 ;
    %jmp T_62.9;
T_62.5 ;
    %load/vec4 v0x555555e35790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.22, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x555555e348d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e36fa0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %load/vec4 v0x555555e356d0_0;
    %assign/vec4 v0x555555e34b70_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x555555e348d0_0, 0;
T_62.23 ;
    %jmp T_62.9;
T_62.6 ;
    %load/vec4 v0x555555e34a90_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_62.24, 4;
    %load/vec4 v0x555555e349b0_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_62.26, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555e348d0_0, 0;
    %jmp T_62.27;
T_62.26 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x555555e348d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e36660_0, 0;
T_62.27 ;
    %jmp T_62.25;
T_62.24 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x555555e348d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e36960_0, 0;
T_62.25 ;
    %jmp T_62.9;
T_62.7 ;
    %load/vec4 v0x555555e349b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_62.28, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555e348d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e36d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e350d0_0, 0;
    %jmp T_62.29;
T_62.28 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x555555e348d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e368a0_0, 0;
T_62.29 ;
    %jmp T_62.9;
T_62.9 ;
    %pop/vec4 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x555555e33870;
T_63 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e348d0_0;
    %assign/vec4 v0x555555e347f0_0, 0;
    %load/vec4 v0x555555e34b70_0;
    %assign/vec4 v0x555555e34c30_0, 0;
    %load/vec4 v0x555555e34c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v0x555555e347f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %jmp T_63.6;
T_63.2 ;
    %load/vec4 v0x555555e35910_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e34a90_0, 4, 5;
    %jmp T_63.6;
T_63.3 ;
    %load/vec4 v0x555555e35910_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e34a90_0, 4, 5;
    %jmp T_63.6;
T_63.4 ;
    %load/vec4 v0x555555e35910_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e349b0_0, 4, 5;
    %jmp T_63.6;
T_63.5 ;
    %load/vec4 v0x555555e35910_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e349b0_0, 4, 5;
    %jmp T_63.6;
T_63.6 ;
    %pop/vec4 1;
T_63.0 ;
    %load/vec4 v0x555555e37220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.7, 8;
    %load/vec4 v0x555555e347f0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %jmp T_63.11;
T_63.9 ;
    %load/vec4 v0x555555e34a90_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x555555e34a90_0, 0;
    %jmp T_63.11;
T_63.10 ;
    %load/vec4 v0x555555e349b0_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x555555e349b0_0, 0;
    %jmp T_63.11;
T_63.11 ;
    %pop/vec4 1;
T_63.7 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x555555e33870;
T_64 ;
    %wait E_0x555555e23390;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e36ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e36720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e34cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e36060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e361c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e37220_0, 0;
    %load/vec4 v0x555555e37060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_64.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_64.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_64.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_64.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e365a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e36e20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555e37140_0, 0;
    %jmp T_64.6;
T_64.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e365a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e36e20_0, 0;
    %load/vec4 v0x555555e36fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.7, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555e37140_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e361c0_0, 0;
    %jmp T_64.8;
T_64.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555e37140_0, 0;
T_64.8 ;
    %jmp T_64.6;
T_64.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e365a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e36e20_0, 0;
    %load/vec4 v0x555555e36960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e34cf0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555555e37140_0, 0;
    %jmp T_64.10;
T_64.9 ;
    %load/vec4 v0x555555e368a0_0;
    %flag_set/vec4 8;
    %jmp/1 T_64.13, 8;
    %load/vec4 v0x555555e36660_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_64.13;
    %jmp/0xz  T_64.11, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555555e37140_0, 0;
    %jmp T_64.12;
T_64.11 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555e37140_0, 0;
T_64.12 ;
T_64.10 ;
    %jmp T_64.6;
T_64.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e365a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e36e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e36ee0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555555e37140_0, 0;
    %jmp T_64.6;
T_64.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e365a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e36e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e36720_0, 0;
    %load/vec4 v0x555555e36360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e37220_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555e37140_0, 0;
    %jmp T_64.15;
T_64.14 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555555e37140_0, 0;
T_64.15 ;
    %jmp T_64.6;
T_64.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e365a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e36e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e361c0_0, 0;
    %load/vec4 v0x555555e36960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.16, 8;
    %load/vec4 v0x555555e364e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.18, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555e37140_0, 0;
    %jmp T_64.19;
T_64.18 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555e37140_0, 0;
T_64.19 ;
    %jmp T_64.17;
T_64.16 ;
    %load/vec4 v0x555555e36660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.20, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555e37140_0, 0;
    %jmp T_64.21;
T_64.20 ;
    %load/vec4 v0x555555e368a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.22, 8;
    %load/vec4 v0x555555e36420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e36060_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555e37140_0, 0;
    %jmp T_64.25;
T_64.24 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555e37140_0, 0;
T_64.25 ;
    %jmp T_64.23;
T_64.22 ;
    %load/vec4 v0x555555e36d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.26, 8;
    %load/vec4 v0x555555e36420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.28, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e36060_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555e37140_0, 0;
    %jmp T_64.29;
T_64.28 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555e37140_0, 0;
T_64.29 ;
    %jmp T_64.27;
T_64.26 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555e37140_0, 0;
T_64.27 ;
T_64.23 ;
T_64.21 ;
T_64.17 ;
    %jmp T_64.6;
T_64.6 ;
    %pop/vec4 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x555555e33870;
T_65 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e34cf0_0;
    %assign/vec4 v0x555555e34db0_0, 0;
    %jmp T_65;
    .thread T_65;
    .scope S_0x555555e33870;
T_66 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e36720_0;
    %assign/vec4 v0x555555e367e0_0, 0;
    %jmp T_66;
    .thread T_66;
    .scope S_0x555555e33870;
T_67 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e37140_0;
    %assign/vec4 v0x555555e37060_0, 0;
    %load/vec4 v0x555555e367e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %load/vec4 v0x555555e36a20_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x555555e36b00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e36a20_0, 0;
    %load/vec4 v0x555555e36280_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555555e36280_0, 0;
T_67.0 ;
    %load/vec4 v0x555555e361c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555e36280_0, 0;
T_67.2 ;
    %load/vec4 v0x555555e36ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.4, 8;
    %load/vec4 v0x555555e34db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.6, 8;
    %load/vec4 v0x555555e35910_0;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x555555e36c80_0, 0;
    %jmp T_67.7;
T_67.6 ;
    %load/vec4 v0x555555e36c80_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x555555e36c80_0, 0;
T_67.7 ;
    %jmp T_67.5;
T_67.4 ;
    %load/vec4 v0x555555e34db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.8, 8;
    %load/vec4 v0x555555e35910_0;
    %pad/u 9;
    %assign/vec4 v0x555555e36c80_0, 0;
T_67.8 ;
T_67.5 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x555555b4c360;
T_68 ;
    %wait E_0x555555b53910;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555b4c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555d3c120_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555b4c760_0, 0, 32;
T_68.0 ; Top of for-loop 
    %load/vec4 v0x555555b4c760_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz T_68.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555555b4c760_0;
    %assign/vec4/off/d v0x555555df6d40_0, 4, 5;
    %load/vec4 v0x555555b4ab10_0;
    %load/vec4 v0x555555b4c760_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_68.5, 9;
    %load/vec4 v0x555555b4c6a0_0;
    %nor/r;
    %and;
T_68.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.3, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555555b4c760_0;
    %assign/vec4/off/d v0x555555df6d40_0, 4, 5;
    %load/vec4 v0x555555df6c80_0;
    %load/vec4 v0x555555b4c760_0;
    %muli 8, 0, 32;
    %part/s 8;
    %assign/vec4 v0x555555d3c120_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555b4c6a0_0, 0, 1;
T_68.3 ;
T_68.2 ; for-loop step statement
    %load/vec4 v0x555555b4c760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555b4c760_0, 0, 32;
    %jmp T_68.0;
T_68.1 ; for-loop exit label
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x555555e023e0;
T_69 ;
    %wait E_0x555555e02610;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e02690_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e02770_0, 0, 32;
T_69.0 ; Top of for-loop 
    %load/vec4 v0x555555e02770_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555555e02770_0;
    %assign/vec4/off/d v0x555555e02850_0, 4, 5;
    %load/vec4 v0x555555e02940_0;
    %load/vec4 v0x555555e02770_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_69.5, 9;
    %load/vec4 v0x555555e02690_0;
    %nor/r;
    %and;
T_69.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.3, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555555e02770_0;
    %assign/vec4/off/d v0x555555e02850_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555e02690_0, 0, 1;
T_69.3 ;
T_69.2 ; for-loop step statement
    %load/vec4 v0x555555e02770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e02770_0, 0, 32;
    %jmp T_69.0;
T_69.1 ; for-loop exit label
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x555555b54fd0;
T_70 ;
    %wait E_0x555555b4e010;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555c661d0_0, 4, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c32eb0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
    %load/vec4 v0x555555b422c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
    %jmp T_70.1;
T_70.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c32eb0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_70.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_70.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_70.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_70.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
    %jmp T_70.7;
T_70.2 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
    %jmp T_70.7;
T_70.3 ;
    %load/vec4 v0x555555c663a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/1 T_70.10, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c32d70, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_70.10;
    %jmp/0xz  T_70.8, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
    %jmp T_70.9;
T_70.8 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
T_70.9 ;
    %jmp T_70.7;
T_70.4 ;
    %load/vec4 v0x555555b42460_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_70.13, 9;
    %load/vec4 v0x555555c2d480_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_70.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.11, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555c661d0_0, 4, 5;
    %jmp T_70.12;
T_70.11 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
T_70.12 ;
    %jmp T_70.7;
T_70.5 ;
    %load/vec4 v0x555555df8a10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_70.16, 9;
    %load/vec4 v0x555555df8530_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_70.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
    %jmp T_70.15;
T_70.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
T_70.15 ;
    %jmp T_70.7;
T_70.7 ;
    %pop/vec4 1;
T_70.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c32d70, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555c2f630_0, 4, 1;
    %load/vec4 v0x555555c2f630_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_70.17, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c32eb0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_70.17;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555c66460_0, 4, 1;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x555555b54fd0;
T_71 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555b3ee40_0;
    %flag_set/vec4 8;
    %jmp/1 T_71.2, 8;
    %load/vec4 v0x555555b3ef10_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_71.2;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32eb0, 0, 4;
    %jmp T_71.1;
T_71.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c32ff0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32eb0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c32eb0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_71.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_71.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_71.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_71.6, 6;
    %jmp T_71.7;
T_71.3 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32d70, 0, 4;
    %jmp T_71.7;
T_71.4 ;
    %load/vec4 v0x555555b42100_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.8, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c32d70, 4;
    %addi 1, 0, 6;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32d70, 0, 4;
T_71.8 ;
    %jmp T_71.7;
T_71.5 ;
    %jmp T_71.7;
T_71.6 ;
    %jmp T_71.7;
T_71.7 ;
    %pop/vec4 1;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x555555aa2d40;
T_72 ;
    %wait E_0x555555b4e010;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555c661d0_0, 4, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c32eb0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
    %load/vec4 v0x555555b422c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
    %jmp T_72.1;
T_72.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c32eb0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_72.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_72.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
    %jmp T_72.7;
T_72.2 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
    %jmp T_72.7;
T_72.3 ;
    %load/vec4 v0x555555c663a0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/1 T_72.10, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c32d70, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.10;
    %jmp/0xz  T_72.8, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
    %jmp T_72.9;
T_72.8 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
T_72.9 ;
    %jmp T_72.7;
T_72.4 ;
    %load/vec4 v0x555555b42460_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_72.13, 9;
    %load/vec4 v0x555555c2d480_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.11, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555c661d0_0, 4, 5;
    %jmp T_72.12;
T_72.11 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
T_72.12 ;
    %jmp T_72.7;
T_72.5 ;
    %load/vec4 v0x555555df8a10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_72.16, 9;
    %load/vec4 v0x555555df8530_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
    %jmp T_72.15;
T_72.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
T_72.15 ;
    %jmp T_72.7;
T_72.7 ;
    %pop/vec4 1;
T_72.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c32d70, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555c2f630_0, 4, 1;
    %load/vec4 v0x555555c2f630_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.17, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c32eb0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555c66460_0, 4, 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x555555aa2d40;
T_73 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555b3ee40_0;
    %flag_set/vec4 8;
    %jmp/1 T_73.2, 8;
    %load/vec4 v0x555555b3ef10_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_73.2;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32eb0, 0, 4;
    %jmp T_73.1;
T_73.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c32ff0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32eb0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c32eb0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_73.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_73.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_73.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_73.6, 6;
    %jmp T_73.7;
T_73.3 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32d70, 0, 4;
    %jmp T_73.7;
T_73.4 ;
    %load/vec4 v0x555555b42100_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.8, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c32d70, 4;
    %addi 1, 0, 6;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32d70, 0, 4;
T_73.8 ;
    %jmp T_73.7;
T_73.5 ;
    %jmp T_73.7;
T_73.6 ;
    %jmp T_73.7;
T_73.7 ;
    %pop/vec4 1;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x555555aa3000;
T_74 ;
    %wait E_0x555555b4e010;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555c661d0_0, 4, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c32eb0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
    %load/vec4 v0x555555b422c0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
    %jmp T_74.1;
T_74.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c32eb0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
    %jmp T_74.7;
T_74.2 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
    %jmp T_74.7;
T_74.3 ;
    %load/vec4 v0x555555c663a0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/1 T_74.10, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c32d70, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_74.10;
    %jmp/0xz  T_74.8, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
    %jmp T_74.9;
T_74.8 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
T_74.9 ;
    %jmp T_74.7;
T_74.4 ;
    %load/vec4 v0x555555b42460_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_74.13, 9;
    %load/vec4 v0x555555c2d480_0;
    %pad/u 5;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.11, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555c661d0_0, 4, 5;
    %jmp T_74.12;
T_74.11 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
T_74.12 ;
    %jmp T_74.7;
T_74.5 ;
    %load/vec4 v0x555555df8a10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_74.16, 9;
    %load/vec4 v0x555555df8530_0;
    %pad/u 5;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
    %jmp T_74.15;
T_74.14 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32ff0, 0, 4;
T_74.15 ;
    %jmp T_74.7;
T_74.7 ;
    %pop/vec4 1;
T_74.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c32d70, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555c2f630_0, 4, 1;
    %load/vec4 v0x555555c2f630_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_74.17, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c32eb0, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.17;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555555c66460_0, 4, 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x555555aa3000;
T_75 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555b3ee40_0;
    %flag_set/vec4 8;
    %jmp/1 T_75.2, 8;
    %load/vec4 v0x555555b3ef10_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_75.2;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32eb0, 0, 4;
    %jmp T_75.1;
T_75.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c32ff0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32eb0, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c32eb0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_75.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_75.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_75.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_75.6, 6;
    %jmp T_75.7;
T_75.3 ;
    %pushi/vec4 0, 0, 6;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32d70, 0, 4;
    %jmp T_75.7;
T_75.4 ;
    %load/vec4 v0x555555b42100_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.8, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555c32d70, 4;
    %addi 1, 0, 6;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32d70, 0, 4;
T_75.8 ;
    %jmp T_75.7;
T_75.5 ;
    %jmp T_75.7;
T_75.6 ;
    %jmp T_75.7;
T_75.7 ;
    %pop/vec4 1;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x555555b4ac50;
T_76 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555c66460_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555c661d0_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555c2d480_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555b3ebe0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555b3eb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555b42460_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555c2f490_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c330b0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555c2f6f0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555c2f630_0, 0, 3;
    %end;
    .thread T_76;
    .scope S_0x555555b4ac50;
T_77 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c330b0_0, 0, 32;
T_77.0 ; Top of for-loop 
    %load/vec4 v0x555555c330b0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz T_77.1, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x555555c330b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32d70, 0, 4;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x555555c330b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c2f7d0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %ix/getv/s 3, v0x555555c330b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c32eb0, 0, 4;
T_77.2 ; for-loop step statement
    %load/vec4 v0x555555c330b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555c330b0_0, 0, 32;
    %jmp T_77.0;
T_77.1 ; for-loop exit label
    %end;
    .thread T_77;
    .scope S_0x555555b4ac50;
T_78 ;
    %wait E_0x555555de7c80;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555b421e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555c2f890_0, 0, 32;
T_78.0 ; Top of for-loop 
    %load/vec4 v0x555555c2f890_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz T_78.1, 5;
    %load/vec4 v0x555555b42100_0;
    %load/vec4 v0x555555c2f890_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.3, 8;
    %load/vec4 v0x555555c2f890_0;
    %pad/s 4;
    %assign/vec4 v0x555555b421e0_0, 0;
T_78.3 ;
T_78.2 ; for-loop step statement
    %load/vec4 v0x555555c2f890_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555c2f890_0, 0, 32;
    %jmp T_78.0;
T_78.1 ; for-loop exit label
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x555555b4ac50;
T_79 ;
    %wait E_0x555555b536c0;
    %ix/getv 4, v0x555555b421e0_0;
    %load/vec4a v0x555555c32eb0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x555555b42100_0;
    %load/vec4 v0x555555b421e0_0;
    %part/u 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %ix/getv 4, v0x555555b421e0_0;
    %load/vec4a v0x555555c32d70, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x555555c662b0_0;
    %ix/getv 3, v0x555555c0cdb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c66110, 0, 4;
T_79.2 ;
    %jmp T_79.1;
T_79.1 ;
    %pop/vec4 1;
    %jmp T_79;
    .thread T_79;
    .scope S_0x555555b4ac50;
T_80 ;
    %wait E_0x555555ac6140;
    %load/vec4 v0x555555b3ebe0_0;
    %assign/vec4 v0x555555b3ecc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555b3eb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555b42460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e02040_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555df8eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555df8390_0, 0;
    %load/vec4 v0x555555b3ebe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_80.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_80.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_80.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_80.3, 6;
    %jmp T_80.4;
T_80.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555df8390_0, 0;
    %load/vec4 v0x555555b423a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555555b3ecc0_0, 0;
    %jmp T_80.6;
T_80.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555b3ecc0_0, 0;
T_80.6 ;
    %jmp T_80.4;
T_80.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e02040_0, 0;
    %ix/getv 4, v0x555555c2d480_0;
    %load/vec4a v0x555555c32eb0, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_80.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555b3ecc0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x555555df8eb0_0, 0;
    %jmp T_80.8;
T_80.7 ;
    %ix/getv 4, v0x555555c2d480_0;
    %load/vec4a v0x555555c32eb0, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_80.9, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555555b3ecc0_0, 0;
    %load/vec4 v0x555555c2f490_0;
    %load/vec4 v0x555555c2d480_0;
    %part/u 1;
    %concati/vec4 3, 0, 3;
    %assign/vec4 v0x555555df8eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555b3eb20_0, 0;
    %jmp T_80.10;
T_80.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555b3ecc0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x555555df8eb0_0, 0;
T_80.10 ;
T_80.8 ;
    %jmp T_80.4;
T_80.2 ;
    %load/vec4 v0x555555b53190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.11, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555555b3ecc0_0, 0;
    %jmp T_80.12;
T_80.11 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555555b3ecc0_0, 0;
T_80.12 ;
    %jmp T_80.4;
T_80.3 ;
    %load/vec4 v0x555555c0cc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.13, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555b3ecc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555b42460_0, 0;
    %jmp T_80.14;
T_80.13 ;
    %load/vec4 v0x555555b423a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.15, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555555b3ecc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555df8390_0, 0;
    %jmp T_80.16;
T_80.15 ;
    %load/vec4 v0x555555df87d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.17, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555b3ecc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555df8390_0, 0;
    %jmp T_80.18;
T_80.17 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555555b3ecc0_0, 0;
T_80.18 ;
T_80.16 ;
T_80.14 ;
    %jmp T_80.4;
T_80.4 ;
    %pop/vec4 1;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x555555b4ac50;
T_81 ;
    %wait E_0x555555b536c0;
    %ix/getv 4, v0x555555c0ccd0_0;
    %load/vec4a v0x555555c66110, 4;
    %assign/vec4 v0x555555df8b90_0, 0;
    %jmp T_81;
    .thread T_81;
    .scope S_0x555555b4ac50;
T_82 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555b3ee40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555b3ebe0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x555555b3ecc0_0;
    %assign/vec4 v0x555555b3ebe0_0, 0;
    %load/vec4 v0x555555df8a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555555df8530_0;
    %assign/vec4/off/d v0x555555c2f490_0, 4, 5;
T_82.2 ;
    %load/vec4 v0x555555b423a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.4, 8;
    %load/vec4 v0x555555df8530_0;
    %assign/vec4 v0x555555c2d480_0, 0;
T_82.4 ;
    %load/vec4 v0x555555df8390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.6, 8;
    %pushi/vec4 0, 0, 6;
    %ix/getv 3, v0x555555c2d480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c2f7d0, 0, 4;
T_82.6 ;
    %load/vec4 v0x555555b3ebe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_82.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_82.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_82.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_82.11, 6;
    %jmp T_82.12;
T_82.8 ;
    %jmp T_82.12;
T_82.9 ;
    %jmp T_82.12;
T_82.10 ;
    %load/vec4 v0x555555df8df0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_82.15, 9;
    %load/vec4 v0x555555df8d30_0;
    %and;
T_82.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.13, 8;
    %ix/getv 4, v0x555555c2d480_0;
    %load/vec4a v0x555555c2f7d0, 4;
    %addi 1, 0, 6;
    %ix/getv 3, v0x555555c2d480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c2f7d0, 0, 4;
T_82.13 ;
    %jmp T_82.12;
T_82.11 ;
    %load/vec4 v0x555555c0cc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.16, 8;
    %load/vec4 v0x555555c2f490_0;
    %load/vec4 v0x555555c2d480_0;
    %part/u 1;
    %nor/r;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555555c2d480_0;
    %assign/vec4/off/d v0x555555c2f490_0, 4, 5;
T_82.16 ;
    %jmp T_82.12;
T_82.12 ;
    %pop/vec4 1;
T_82.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555b3eda0_0, 0, 32;
T_82.18 ; Top of for-loop 
    %load/vec4 v0x555555b3eda0_0;
    %cmpi/u 3, 0, 32;
    %jmp/0xz T_82.19, 5;
    %load/vec4 v0x555555b3ee40_0;
    %flag_set/vec4 8;
    %jmp/1 T_82.23, 8;
    %load/vec4 v0x555555b3ef10_0;
    %load/vec4 v0x555555b3eda0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_82.23;
    %jmp/0xz  T_82.21, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555555b3eda0_0;
    %assign/vec4/off/d v0x555555c2f490_0, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x555555b3eda0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555c2f7d0, 0, 4;
T_82.21 ;
T_82.20 ; for-loop step statement
    %load/vec4 v0x555555b3eda0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555b3eda0_0, 0, 32;
    %jmp T_82.18;
T_82.19 ; for-loop exit label
    %jmp T_82;
    .thread T_82;
    .scope S_0x555555e03710;
T_83 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08230, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e07f70, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e07e50, 4, 0;
    %end;
    .thread T_83;
    .scope S_0x555555e03710;
T_84 ;
    %wait E_0x555555e03a10;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e08230, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
    %load/vec4 v0x555555e214f0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
    %jmp T_84.1;
T_84.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e08230, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_84.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_84.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_84.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_84.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
    %jmp T_84.7;
T_84.2 ;
    %load/vec4 v0x555555e21690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.10, 9;
    %load/vec4 v0x555555e21de0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.8, 8;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
    %jmp T_84.9;
T_84.8 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
T_84.9 ;
    %jmp T_84.7;
T_84.3 ;
    %load/vec4 v0x555555e087b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.13, 9;
    %load/vec4 v0x555555e07970_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.11, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
    %jmp T_84.12;
T_84.11 ;
    %load/vec4 v0x555555e21ae0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.16, 9;
    %load/vec4 v0x555555e07970_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
    %jmp T_84.15;
T_84.14 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
T_84.15 ;
T_84.12 ;
    %jmp T_84.7;
T_84.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e08110, 4;
    %pad/u 32;
    %subi 2, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e07e50, 4;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_84.17, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
    %jmp T_84.18;
T_84.17 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
T_84.18 ;
    %jmp T_84.7;
T_84.5 ;
    %load/vec4 v0x555555e222b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.21, 9;
    %load/vec4 v0x555555e21de0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.19, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
    %jmp T_84.20;
T_84.19 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
T_84.20 ;
    %jmp T_84.7;
T_84.7 ;
    %pop/vec4 1;
T_84.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e08350, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_84.22, 4;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e07f70, 4, 0;
    %jmp T_84.23;
T_84.22 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e08350, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_84.26, 4;
    %load/vec4 v0x555555e21250_0;
    %parti/s 1, 0, 2;
    %and;
T_84.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.24, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e07e50, 4;
    %addi 1, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e07f70, 4, 0;
    %jmp T_84.25;
T_84.24 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e07e50, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e07f70, 4, 0;
T_84.25 ;
T_84.23 ;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x555555e03710;
T_85 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e21910_0;
    %flag_set/vec4 8;
    %jmp/1 T_85.2, 8;
    %load/vec4 v0x555555e21a00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_85.2;
    %jmp/0xz  T_85.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555e08230, 0, 4;
    %jmp T_85.1;
T_85.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e08350, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555e08230, 0, 4;
T_85.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e07f70, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555e07e50, 0, 4;
    %jmp T_85;
    .thread T_85;
    .scope S_0x555555e044f0;
T_86 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08230, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e07f70, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e07e50, 4, 0;
    %end;
    .thread T_86;
    .scope S_0x555555e044f0;
T_87 ;
    %wait E_0x555555e03a10;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e08230, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
    %load/vec4 v0x555555e214f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
    %jmp T_87.1;
T_87.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e08230, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_87.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_87.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_87.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_87.5, 6;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
    %jmp T_87.7;
T_87.2 ;
    %load/vec4 v0x555555e21690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.10, 9;
    %load/vec4 v0x555555e21de0_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.8, 8;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
    %jmp T_87.9;
T_87.8 ;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
T_87.9 ;
    %jmp T_87.7;
T_87.3 ;
    %load/vec4 v0x555555e087b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.13, 9;
    %load/vec4 v0x555555e07970_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.11, 8;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
    %jmp T_87.12;
T_87.11 ;
    %load/vec4 v0x555555e21ae0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.16, 9;
    %load/vec4 v0x555555e07970_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.14, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
    %jmp T_87.15;
T_87.14 ;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
T_87.15 ;
T_87.12 ;
    %jmp T_87.7;
T_87.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e08110, 4;
    %pad/u 32;
    %subi 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e07e50, 4;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_87.17, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
    %jmp T_87.18;
T_87.17 ;
    %pushi/vec4 2, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
T_87.18 ;
    %jmp T_87.7;
T_87.5 ;
    %load/vec4 v0x555555e222b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.21, 9;
    %load/vec4 v0x555555e21de0_0;
    %pad/u 5;
    %pushi/vec4 1, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_87.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.19, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
    %jmp T_87.20;
T_87.19 ;
    %pushi/vec4 3, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e08350, 4, 0;
T_87.20 ;
    %jmp T_87.7;
T_87.7 ;
    %pop/vec4 1;
T_87.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e08350, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_87.22, 4;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e07f70, 4, 0;
    %jmp T_87.23;
T_87.22 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e08350, 4;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_87.26, 4;
    %load/vec4 v0x555555e21250_0;
    %parti/s 1, 1, 2;
    %and;
T_87.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.24, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e07e50, 4;
    %addi 1, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e07f70, 4, 0;
    %jmp T_87.25;
T_87.24 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e07e50, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x555555e07f70, 4, 0;
T_87.25 ;
T_87.23 ;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x555555e044f0;
T_88 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e21910_0;
    %flag_set/vec4 8;
    %jmp/1 T_88.2, 8;
    %load/vec4 v0x555555e21a00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_88.2;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555e08230, 0, 4;
    %jmp T_88.1;
T_88.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e08350, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555e08230, 0, 4;
T_88.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x555555e07f70, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555e07e50, 0, 4;
    %jmp T_88;
    .thread T_88;
    .scope S_0x555555e02a80;
T_89 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555e08e00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555e21750_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e087b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e21ae0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555e21090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555e21170_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e086f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555e07cb0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e07970_0, 0, 4;
    %end;
    .thread T_89;
    .scope S_0x555555e02a80;
T_90 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e21910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555e21410_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x555555e222b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555555e21de0_0;
    %assign/vec4/off/d v0x555555e21410_0, 4, 5;
    %jmp T_90.3;
T_90.2 ;
    %load/vec4 v0x555555e215d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.4, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555555e21de0_0;
    %assign/vec4/off/d v0x555555e21410_0, 4, 5;
T_90.4 ;
T_90.3 ;
T_90.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e08470_0, 0, 32;
T_90.6 ; Top of for-loop 
    %load/vec4 v0x555555e08470_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_90.7, 5;
    %load/vec4 v0x555555e21a00_0;
    %load/vec4 v0x555555e08470_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.9, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555555e08470_0;
    %assign/vec4/off/d v0x555555e21410_0, 4, 5;
T_90.9 ;
T_90.8 ; for-loop step statement
    %load/vec4 v0x555555e08470_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e08470_0, 0, 32;
    %jmp T_90.6;
T_90.7 ; for-loop exit label
    %jmp T_90;
    .thread T_90;
    .scope S_0x555555e02a80;
T_91 ;
    %wait E_0x555555b536c0;
    %ix/getv 4, v0x555555e07710_0;
    %load/vec4a v0x555555e08d40, 4;
    %assign/vec4 v0x555555e08ee0_0, 0;
    %jmp T_91;
    .thread T_91;
    .scope S_0x555555e02a80;
T_92 ;
    %wait E_0x555555e036b0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555e21330_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e08030_0, 0, 32;
T_92.0 ; Top of for-loop 
    %load/vec4 v0x555555e08030_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_92.1, 5;
    %load/vec4 v0x555555e21250_0;
    %load/vec4 v0x555555e08030_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.3, 8;
    %load/vec4 v0x555555e08030_0;
    %pad/s 4;
    %assign/vec4 v0x555555e21330_0, 0;
T_92.3 ;
T_92.2 ; for-loop step statement
    %load/vec4 v0x555555e08030_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e08030_0, 0, 32;
    %jmp T_92.0;
T_92.1 ; for-loop exit label
    %jmp T_92;
    .thread T_92, $push;
    .scope S_0x555555e02a80;
T_93 ;
    %wait E_0x555555e03600;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555e08e00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e21690_0, 0;
    %load/vec4 v0x555555e21750_0;
    %assign/vec4 v0x555555e21830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e22560_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555555e223f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e087b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e21ae0_0, 0;
    %load/vec4 v0x555555e21750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_93.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_93.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_93.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_93.3, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555e21830_0, 0;
    %jmp T_93.5;
T_93.0 ;
    %load/vec4 v0x555555e215d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_93.8, 8;
    %load/vec4 v0x555555e222b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_93.8;
    %jmp/0xz  T_93.6, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555555e21830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e21690_0, 0;
    %jmp T_93.7;
T_93.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555e21830_0, 0;
T_93.7 ;
    %jmp T_93.5;
T_93.1 ;
    %load/vec4 v0x555555e22110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.9, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555555e21830_0, 0;
    %jmp T_93.10;
T_93.9 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555555e21830_0, 0;
T_93.10 ;
    %jmp T_93.5;
T_93.2 ;
    %load/vec4 v0x555555e07650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.11, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555e21830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e21ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e22560_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555555e223f0_0, 0;
    %jmp T_93.12;
T_93.11 ;
    %load/vec4 v0x555555e08550_0;
    %flag_set/vec4 8;
    %jmp/1 T_93.15, 8;
    %load/vec4 v0x555555e08c80_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_93.15;
    %jmp/0xz  T_93.13, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555e21830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e21ae0_0, 0;
    %jmp T_93.14;
T_93.13 ;
    %load/vec4 v0x555555e07bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.16, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x555555e21830_0, 0;
    %jmp T_93.17;
T_93.16 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555555e21830_0, 0;
T_93.17 ;
T_93.14 ;
T_93.12 ;
    %jmp T_93.5;
T_93.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555e21830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e22560_0, 0;
    %ix/getv 4, v0x555555e07970_0;
    %load/vec4a v0x555555e08230, 4;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_93.18, 4;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x555555e223f0_0, 0;
    %jmp T_93.19;
T_93.18 ;
    %load/vec4 v0x555555e086f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.20, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x555555e223f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e21ae0_0, 0;
    %jmp T_93.21;
T_93.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555555e223f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e087b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555555e07970_0;
    %assign/vec4/off/d v0x555555e08e00_0, 4, 5;
T_93.21 ;
T_93.19 ;
    %jmp T_93.5;
T_93.5 ;
    %pop/vec4 1;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_0x555555e02a80;
T_94 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e21910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555e21750_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x555555e21830_0;
    %assign/vec4 v0x555555e21750_0, 0;
    %load/vec4 v0x555555e21690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0x555555e21de0_0;
    %assign/vec4 v0x555555e07970_0, 0;
T_94.2 ;
    %load/vec4 v0x555555e087b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.4, 8;
    %load/vec4 v0x555555e07cb0_0;
    %load/vec4 v0x555555e07970_0;
    %part/u 1;
    %nor/r;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555555e07970_0;
    %assign/vec4/off/d v0x555555e07cb0_0, 4, 5;
T_94.4 ;
    %load/vec4 v0x555555e222b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.6, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x555555e21de0_0;
    %assign/vec4/off/d v0x555555e07cb0_0, 4, 5;
T_94.6 ;
    %load/vec4 v0x555555e21750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_94.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_94.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_94.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_94.11, 6;
    %jmp T_94.12;
T_94.8 ;
    %jmp T_94.12;
T_94.9 ;
    %load/vec4 v0x555555e07a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e086f0_0, 0;
    %jmp T_94.14;
T_94.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e086f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %ix/getv 3, v0x555555e07970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555e08110, 0, 4;
T_94.14 ;
    %jmp T_94.12;
T_94.10 ;
    %load/vec4 v0x555555e086f0_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_94.18, 10;
    %load/vec4 v0x555555e21d20_0;
    %and;
T_94.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_94.17, 9;
    %ix/getv 4, v0x555555e07970_0;
    %load/vec4a v0x555555e08110, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %and;
T_94.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.15, 8;
    %load/vec4 v0x555555e21c60_0;
    %ix/getv 3, v0x555555e077f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555e08d40, 0, 4;
T_94.15 ;
    %load/vec4 v0x555555e086f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_94.21, 9;
    %load/vec4 v0x555555e21d20_0;
    %and;
T_94.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.19, 8;
    %ix/getv 4, v0x555555e07970_0;
    %load/vec4a v0x555555e08110, 4;
    %addi 1, 0, 6;
    %ix/getv 3, v0x555555e07970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555e08110, 0, 4;
T_94.19 ;
    %jmp T_94.12;
T_94.11 ;
    %jmp T_94.12;
T_94.12 ;
    %pop/vec4 1;
T_94.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e08610_0, 0, 32;
T_94.22 ; Top of for-loop 
    %load/vec4 v0x555555e08610_0;
    %cmpi/u 2, 0, 32;
    %jmp/0xz T_94.23, 5;
    %load/vec4 v0x555555e21910_0;
    %flag_set/vec4 8;
    %jmp/1 T_94.27, 8;
    %load/vec4 v0x555555e21a00_0;
    %load/vec4 v0x555555e08610_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_94.27;
    %jmp/0xz  T_94.25, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x555555e08610_0;
    %assign/vec4/off/d v0x555555e07cb0_0, 4, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x555555e08610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555555e08110, 0, 4;
T_94.25 ;
T_94.24 ; for-loop step statement
    %load/vec4 v0x555555e08610_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555555e08610_0, 0, 32;
    %jmp T_94.22;
T_94.23 ; for-loop exit label
    %jmp T_94;
    .thread T_94;
    .scope S_0x555555e25d20;
T_95 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e25fe0_0, 0, 3;
    %end;
    .thread T_95;
    .scope S_0x555555e25d20;
T_96 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e25fe0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555e260c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e25fe0_0, 0;
    %jmp T_96;
    .thread T_96;
    .scope S_0x555555e23ff0;
T_97 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e24940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e24a00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e24c20_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e24690_0, 0, 1;
    %end;
    .thread T_97;
    .scope S_0x555555e23ff0;
T_98 ;
    %wait E_0x555555e23470;
    %load/vec4 v0x555555e24940_0;
    %load/vec4 v0x555555e24ac0_0;
    %xor;
    %assign/vec4 v0x555555e24940_0, 0;
    %load/vec4 v0x555555e24ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %load/vec4 v0x555555e24780_0;
    %assign/vec4 v0x555555e24690_0, 0;
T_98.0 ;
    %load/vec4 v0x555555e24ac0_0;
    %assign/vec4 v0x555555e24a00_0, 0;
    %jmp T_98;
    .thread T_98;
    .scope S_0x555555e23ff0;
T_99 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e24c20_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555e24940_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e24c20_0, 0;
    %jmp T_99;
    .thread T_99;
    .scope S_0x555555e230c0;
T_100 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e23b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e23bf0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e23e10_0, 0, 3;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x555555e23840_0, 0, 26;
    %end;
    .thread T_100;
    .scope S_0x555555e230c0;
T_101 ;
    %wait E_0x555555e23470;
    %load/vec4 v0x555555e23b30_0;
    %load/vec4 v0x555555e23cb0_0;
    %xor;
    %assign/vec4 v0x555555e23b30_0, 0;
    %load/vec4 v0x555555e23cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %load/vec4 v0x555555e23970_0;
    %assign/vec4 v0x555555e23840_0, 0;
T_101.0 ;
    %load/vec4 v0x555555e23cb0_0;
    %assign/vec4 v0x555555e23bf0_0, 0;
    %jmp T_101;
    .thread T_101;
    .scope S_0x555555e230c0;
T_102 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e23e10_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555e23b30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e23e10_0, 0;
    %jmp T_102;
    .thread T_102;
    .scope S_0x555555e24e00;
T_103 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e258a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e25940_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e25b60_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555e255f0_0, 0, 8;
    %end;
    .thread T_103;
    .scope S_0x555555e24e00;
T_104 ;
    %wait E_0x555555e23470;
    %load/vec4 v0x555555e258a0_0;
    %load/vec4 v0x555555e25a00_0;
    %xor;
    %assign/vec4 v0x555555e258a0_0, 0;
    %load/vec4 v0x555555e25a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %load/vec4 v0x555555e25700_0;
    %assign/vec4 v0x555555e255f0_0, 0;
T_104.0 ;
    %load/vec4 v0x555555e25a00_0;
    %assign/vec4 v0x555555e25940_0, 0;
    %jmp T_104;
    .thread T_104;
    .scope S_0x555555e24e00;
T_105 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e25b60_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555e258a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e25b60_0, 0;
    %jmp T_105;
    .thread T_105;
    .scope S_0x555555e228c0;
T_106 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e287f0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e28ff0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555e27c50_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555555e28f10_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e29390_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555555e27df0_0, 0, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555555e28e30_0, 0, 9;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555555e28270_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555555e28010_0, 0, 16;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x555555e2a330_0, 0, 12;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555555e2a0c0_0, 0, 9;
    %end;
    .thread T_106;
    .scope S_0x555555e228c0;
T_107 ;
    %wait E_0x555555e23470;
    %load/vec4 v0x555555e287f0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555e28650_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e28590_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e287f0_0, 0;
    %jmp T_107;
    .thread T_107;
    .scope S_0x555555e228c0;
T_108 ;
    %wait E_0x555555e23470;
    %load/vec4 v0x555555e28ff0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_108.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_108.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_108.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_108.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_108.4, 6;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555e28ff0_0, 0;
    %jmp T_108.6;
T_108.0 ;
    %load/vec4 v0x555555e28710_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_108.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_108.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_108.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_108.10, 6;
    %jmp T_108.11;
T_108.7 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x555555e28ff0_0, 0;
    %jmp T_108.11;
T_108.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555e28ff0_0, 0;
    %jmp T_108.11;
T_108.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555555e28ff0_0, 0;
    %jmp T_108.11;
T_108.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555555e28ff0_0, 0;
    %jmp T_108.11;
T_108.11 ;
    %pop/vec4 1;
    %jmp T_108.6;
T_108.1 ;
    %load/vec4 v0x555555e28710_0;
    %cmpi/ne 2, 0, 2;
    %jmp/0xz  T_108.12, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555e28ff0_0, 0;
T_108.12 ;
    %jmp T_108.6;
T_108.2 ;
    %load/vec4 v0x555555e28710_0;
    %cmpi/ne 1, 0, 2;
    %jmp/0xz  T_108.14, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555e28ff0_0, 0;
T_108.14 ;
    %jmp T_108.6;
T_108.3 ;
    %load/vec4 v0x555555e28710_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_108.16, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555e28ff0_0, 0;
T_108.16 ;
    %jmp T_108.6;
T_108.4 ;
    %load/vec4 v0x555555e28710_0;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_108.18, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555e28ff0_0, 0;
T_108.18 ;
    %jmp T_108.6;
T_108.6 ;
    %pop/vec4 1;
    %jmp T_108;
    .thread T_108;
    .scope S_0x555555e228c0;
T_109 ;
    %wait E_0x555555e23470;
    %load/vec4 v0x555555e28ff0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_109.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555e27c50_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x555555e27c50_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555555e27c50_0, 0;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x555555e228c0;
T_110 ;
    %wait E_0x555555e23060;
    %load/vec4 v0x555555e290d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %load/vec4 v0x555555e29390_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_110.4, 9;
    %load/vec4 v0x555555e28f10_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_110.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e29190_0, 0;
    %jmp T_110.3;
T_110.2 ;
    %load/vec4 v0x555555e29390_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_110.7, 9;
    %load/vec4 v0x555555e28f10_0;
    %parti/s 4, 0, 2;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_110.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e29190_0, 0;
    %jmp T_110.6;
T_110.5 ;
    %load/vec4 v0x555555e29390_0;
    %assign/vec4 v0x555555e29190_0, 0;
T_110.6 ;
T_110.3 ;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x555555e29390_0;
    %assign/vec4 v0x555555e29190_0, 0;
T_110.1 ;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x555555e228c0;
T_111 ;
    %wait E_0x555555e23470;
    %load/vec4 v0x555555e29f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 42, 0, 6;
    %assign/vec4 v0x555555e28f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e29390_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x555555e290d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0x555555e28f10_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x555555e28ff0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e28f10_0, 0;
T_111.2 ;
T_111.1 ;
    %load/vec4 v0x555555e29190_0;
    %assign/vec4 v0x555555e29390_0, 0;
    %jmp T_111;
    .thread T_111;
    .scope S_0x555555e228c0;
T_112 ;
    %wait E_0x555555e23000;
    %load/vec4 v0x555555e28f10_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_112.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_112.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_112.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_112.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e284d0_0, 0;
    %jmp T_112.5;
T_112.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e284d0_0, 0;
    %jmp T_112.5;
T_112.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e284d0_0, 0;
    %jmp T_112.5;
T_112.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e284d0_0, 0;
    %jmp T_112.5;
T_112.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e284d0_0, 0;
    %jmp T_112.5;
T_112.5 ;
    %pop/vec4 1;
    %load/vec4 v0x555555e29390_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_112.8, 9;
    %load/vec4 v0x555555e290d0_0;
    %and;
T_112.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.6, 8;
    %load/vec4 v0x555555e28f10_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_112.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_112.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_112.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_112.12, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e28990_0, 0;
    %jmp T_112.14;
T_112.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e28990_0, 0;
    %jmp T_112.14;
T_112.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e28990_0, 0;
    %jmp T_112.14;
T_112.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e28990_0, 0;
    %jmp T_112.14;
T_112.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e28990_0, 0;
    %jmp T_112.14;
T_112.14 ;
    %pop/vec4 1;
    %jmp T_112.7;
T_112.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e28990_0, 0;
T_112.7 ;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x555555e228c0;
T_113 ;
    %wait E_0x555555e23470;
    %load/vec4 v0x555555e29f10_0;
    %flag_set/vec4 8;
    %jmp/1 T_113.2, 8;
    %load/vec4 v0x555555e29250_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_113.2;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555e27df0_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x555555e28990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.3, 8;
    %load/vec4 v0x555555e27df0_0;
    %parti/s 5, 0, 2;
    %load/vec4 v0x555555e284d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e27df0_0, 0;
T_113.3 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x555555e228c0;
T_114 ;
    %wait E_0x555555e23470;
    %load/vec4 v0x555555e292f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0x555555e28e30_0, 0;
T_114.0 ;
    %load/vec4 v0x555555e288d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_114.4, 9;
    %load/vec4 v0x555555e29600_0;
    %nor/r;
    %and;
T_114.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0x555555e284d0_0;
    %load/vec4 v0x555555e28e30_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e28e30_0, 0;
T_114.2 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x555555e228c0;
T_115 ;
    %wait E_0x555555e23470;
    %load/vec4 v0x555555e292f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0x555555e28270_0, 0;
T_115.0 ;
    %load/vec4 v0x555555e288d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_115.4, 9;
    %load/vec4 v0x555555e29600_0;
    %and;
T_115.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.2, 8;
    %load/vec4 v0x555555e28270_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e28270_0, 4, 5;
    %load/vec4 v0x555555e28270_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e28270_0, 4, 5;
    %load/vec4 v0x555555e28270_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555555e28350_0;
    %xor;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e28270_0, 4, 5;
    %load/vec4 v0x555555e28270_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e28270_0, 4, 5;
    %load/vec4 v0x555555e28350_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e28270_0, 4, 5;
T_115.2 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x555555e228c0;
T_116 ;
    %wait E_0x555555e23470;
    %load/vec4 v0x555555e292f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x555555e28010_0, 0;
T_116.0 ;
    %load/vec4 v0x555555e288d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_116.4, 9;
    %load/vec4 v0x555555e29600_0;
    %and;
T_116.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.2, 8;
    %load/vec4 v0x555555e28010_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x555555e280f0_0;
    %xor;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e28010_0, 4, 5;
    %load/vec4 v0x555555e28010_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e28010_0, 4, 5;
    %load/vec4 v0x555555e28010_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e28010_0, 4, 5;
    %load/vec4 v0x555555e28010_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e28010_0, 4, 5;
    %load/vec4 v0x555555e28010_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e28010_0, 4, 5;
    %load/vec4 v0x555555e28010_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e28010_0, 4, 5;
    %load/vec4 v0x555555e28010_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e28010_0, 4, 5;
    %load/vec4 v0x555555e28010_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e28010_0, 4, 5;
    %load/vec4 v0x555555e28010_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e28010_0, 4, 5;
    %load/vec4 v0x555555e28010_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e28010_0, 4, 5;
    %load/vec4 v0x555555e28010_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e28010_0, 4, 5;
    %load/vec4 v0x555555e28010_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e28010_0, 4, 5;
    %load/vec4 v0x555555e28010_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e28010_0, 4, 5;
    %load/vec4 v0x555555e28010_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555555e280f0_0;
    %xor;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e28010_0, 4, 5;
    %load/vec4 v0x555555e28010_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e28010_0, 4, 5;
    %load/vec4 v0x555555e280f0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e28010_0, 4, 5;
T_116.2 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x555555e228c0;
T_117 ;
    %wait E_0x555555e23470;
    %load/vec4 v0x555555e292f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %pushi/vec4 2048, 0, 12;
    %assign/vec4 v0x555555e2a330_0, 0;
T_117.0 ;
    %load/vec4 v0x555555e288d0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_117.6, 11;
    %load/vec4 v0x555555e29600_0;
    %and;
T_117.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_117.5, 10;
    %load/vec4 v0x555555e29db0_0;
    %and;
T_117.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_117.4, 9;
    %load/vec4 v0x555555e2a3f0_0;
    %nor/r;
    %and;
T_117.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x555555e284d0_0;
    %load/vec4 v0x555555e2a330_0;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e2a330_0, 0;
T_117.2 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x555555e228c0;
T_118 ;
    %wait E_0x555555e23470;
    %load/vec4 v0x555555e2a3f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_118.2, 9;
    %load/vec4 v0x555555e29db0_0;
    %and;
T_118.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_118.0, 8;
    %load/vec4 v0x555555e2a330_0;
    %parti/s 7, 1, 2;
    %assign/vec4 v0x555555e27b70_0, 0;
    %load/vec4 v0x555555e2a330_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x555555e28b60_0, 0;
    %load/vec4 v0x555555e2a330_0;
    %parti/s 11, 1, 2;
    %assign/vec4 v0x555555e28d50_0, 0;
T_118.0 ;
    %jmp T_118;
    .thread T_118;
    .scope S_0x555555e228c0;
T_119 ;
    %wait E_0x555555e23470;
    %load/vec4 v0x555555e292f0_0;
    %flag_set/vec4 8;
    %jmp/1 T_119.2, 8;
    %load/vec4 v0x555555e2a1a0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_119.2;
    %jmp/0xz  T_119.0, 8;
    %pushi/vec4 256, 0, 9;
    %assign/vec4 v0x555555e2a0c0_0, 0;
T_119.0 ;
    %load/vec4 v0x555555e288d0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_119.6, 10;
    %load/vec4 v0x555555e29600_0;
    %and;
T_119.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_119.5, 9;
    %load/vec4 v0x555555e29c30_0;
    %and;
T_119.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.3, 8;
    %load/vec4 v0x555555e284d0_0;
    %load/vec4 v0x555555e2a0c0_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e2a0c0_0, 0;
T_119.3 ;
    %jmp T_119;
    .thread T_119;
    .scope S_0x555555e2be20;
T_120 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e2c880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e2c940_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e2cb80_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555555e2c5b0_0, 0, 4;
    %end;
    .thread T_120;
    .scope S_0x555555e2be20;
T_121 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e2c880_0;
    %load/vec4 v0x555555e2ca00_0;
    %xor;
    %assign/vec4 v0x555555e2c880_0, 0;
    %load/vec4 v0x555555e2ca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %load/vec4 v0x555555e2c6c0_0;
    %assign/vec4 v0x555555e2c5b0_0, 0;
T_121.0 ;
    %load/vec4 v0x555555e2ca00_0;
    %assign/vec4 v0x555555e2c940_0, 0;
    %jmp T_121;
    .thread T_121;
    .scope S_0x555555e2be20;
T_122 ;
    %wait E_0x555555e23470;
    %load/vec4 v0x555555e2cb80_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555e2c880_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e2cb80_0, 0;
    %jmp T_122;
    .thread T_122;
    .scope S_0x555555e2cd60;
T_123 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e2d000_0, 0, 3;
    %end;
    .thread T_123;
    .scope S_0x555555e2cd60;
T_124 ;
    %wait E_0x555555e23470;
    %load/vec4 v0x555555e2d000_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555e2d0e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e2d000_0, 0;
    %jmp T_124;
    .thread T_124;
    .scope S_0x555555e2d2e0;
T_125 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e2dd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e2de40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e2e060_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e2dab0_0, 0, 1;
    %end;
    .thread T_125;
    .scope S_0x555555e2d2e0;
T_126 ;
    %wait E_0x555555e23470;
    %load/vec4 v0x555555e2dd80_0;
    %load/vec4 v0x555555e2df00_0;
    %xor;
    %assign/vec4 v0x555555e2dd80_0, 0;
    %load/vec4 v0x555555e2df00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %load/vec4 v0x555555e2dbc0_0;
    %assign/vec4 v0x555555e2dab0_0, 0;
T_126.0 ;
    %load/vec4 v0x555555e2df00_0;
    %assign/vec4 v0x555555e2de40_0, 0;
    %jmp T_126;
    .thread T_126;
    .scope S_0x555555e2d2e0;
T_127 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e2e060_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555e2dd80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e2e060_0, 0;
    %jmp T_127;
    .thread T_127;
    .scope S_0x555555e2aed0;
T_128 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e2b8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e2b990_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e2bc40_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e2b650_0, 0, 1;
    %end;
    .thread T_128;
    .scope S_0x555555e2aed0;
T_129 ;
    %wait E_0x555555e23470;
    %load/vec4 v0x555555e2b8d0_0;
    %load/vec4 v0x555555e2bae0_0;
    %xor;
    %assign/vec4 v0x555555e2b8d0_0, 0;
    %load/vec4 v0x555555e2bae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_129.0, 8;
    %load/vec4 v0x555555e2b710_0;
    %assign/vec4 v0x555555e2b650_0, 0;
T_129.0 ;
    %load/vec4 v0x555555e2bae0_0;
    %assign/vec4 v0x555555e2b990_0, 0;
    %jmp T_129;
    .thread T_129;
    .scope S_0x555555e2aed0;
T_130 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e2bc40_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x555555e2b8d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e2bc40_0, 0;
    %jmp T_130;
    .thread T_130;
    .scope S_0x555555e2a7b0;
T_131 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e2f5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e2f400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e2f340_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555e2f260_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555e2f660_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555e2fd50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e2ee00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e2e690_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x555555e2e850_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e2eb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e2ebc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e2ec80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e2ed40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e2f1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e2fc10_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x555555e2f000_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555555e2f4c0_0, 0, 3;
    %end;
    .thread T_131;
    .scope S_0x555555e2a7b0;
T_132 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e30300_0, 0, 1;
    %end;
    .thread T_132;
    .scope S_0x555555e2a7b0;
T_133 ;
    %wait E_0x555555e23470;
    %load/vec4 v0x555555e2ea60_0;
    %assign/vec4 v0x555555e2eb00_0, 0;
    %load/vec4 v0x555555e2eb00_0;
    %assign/vec4 v0x555555e2ebc0_0, 0;
    %load/vec4 v0x555555e2ebc0_0;
    %assign/vec4 v0x555555e2ec80_0, 0;
    %load/vec4 v0x555555e2ec80_0;
    %assign/vec4 v0x555555e2ed40_0, 0;
    %jmp T_133;
    .thread T_133;
    .scope S_0x555555e2a7b0;
T_134 ;
    %wait E_0x555555e23470;
    %load/vec4 v0x555555e2fc10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_134.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_134.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_134.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_134.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_134.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_134.5, 6;
    %jmp T_134.6;
T_134.0 ;
    %load/vec4 v0x555555e2fb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.7, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x555555e2fc10_0, 0;
T_134.7 ;
    %jmp T_134.6;
T_134.1 ;
    %load/vec4 v0x555555e2ee00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.9, 8;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v0x555555e2fc10_0, 0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x555555e2f260_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555555e2f660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555e2fd50_0, 0;
T_134.9 ;
    %jmp T_134.6;
T_134.2 ;
    %load/vec4 v0x555555e2ee00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.11, 8;
    %load/vec4 v0x555555e2f830_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_134.13, 4;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x555555e2fc10_0, 0;
    %jmp T_134.14;
T_134.13 ;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x555555e2fc10_0, 0;
T_134.14 ;
    %load/vec4 v0x555555e2f830_0;
    %inv;
    %load/vec4 v0x555555e2f830_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555555e2f260_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555555e2f660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555e2fd50_0, 0;
T_134.11 ;
    %jmp T_134.6;
T_134.3 ;
    %load/vec4 v0x555555e2ee00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.15, 8;
    %load/vec4 v0x555555e301c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.17, 8;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v0x555555e2fc10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e2f1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e30300_0, 0;
    %load/vec4 v0x555555e30030_0;
    %assign/vec4 v0x555555e2f260_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555555e2f660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555e2fd50_0, 0;
    %jmp T_134.18;
T_134.17 ;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0x555555e2fc10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e2f1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e30300_0, 0;
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 10, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 14, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %inv;
    %assign/vec4 v0x555555e2f260_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555555e2f660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555e2fd50_0, 0;
T_134.18 ;
    %jmp T_134.16;
T_134.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e30300_0, 0;
T_134.16 ;
    %jmp T_134.6;
T_134.4 ;
    %load/vec4 v0x555555e2ee00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.19, 8;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v0x555555e2fc10_0, 0;
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %inv;
    %assign/vec4 v0x555555e2f260_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x555555e2f660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555555e2fd50_0, 0;
T_134.19 ;
    %jmp T_134.6;
T_134.5 ;
    %load/vec4 v0x555555e2ee00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.21, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555555e2fc10_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x555555e2f660_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x555555e2fd50_0, 0;
T_134.21 ;
    %jmp T_134.6;
T_134.6 ;
    %pop/vec4 1;
    %load/vec4 v0x555555e2e930_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_134.25, 9;
    %load/vec4 v0x555555e2ea60_0;
    %nor/r;
    %and;
T_134.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.23, 8;
    %load/vec4 v0x555555e2e690_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x555555e2ee00_0, 0;
    %jmp T_134.24;
T_134.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e2ee00_0, 0;
T_134.24 ;
    %load/vec4 v0x555555e2fb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.26, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555555e2e690_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555555e2e850_0, 0;
    %jmp T_134.27;
T_134.26 ;
    %load/vec4 v0x555555e2e930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.28, 8;
    %load/vec4 v0x555555e2ea60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_134.30, 8;
    %load/vec4 v0x555555e2e770_0;
    %parti/s 5, 1, 2;
    %assign/vec4 v0x555555e2e850_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e2f260_0, 4, 5;
    %jmp T_134.31;
T_134.30 ;
    %load/vec4 v0x555555e2e690_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x555555e2e690_0, 0;
    %load/vec4 v0x555555e2f260_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555555e2f260_0, 0;
    %load/vec4 v0x555555e2f660_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555555e2f660_0, 0;
    %load/vec4 v0x555555e2fd50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555555e2fd50_0, 0;
    %load/vec4 v0x555555e2e770_0;
    %parti/s 5, 1, 2;
    %assign/vec4 v0x555555e2e850_0, 0;
T_134.31 ;
T_134.28 ;
T_134.27 ;
    %jmp T_134;
    .thread T_134;
    .scope S_0x555555e2a7b0;
T_135 ;
    %wait E_0x555555e23470;
    %load/vec4 v0x555555e2fb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x555555e2f000_0, 0;
T_135.0 ;
    %load/vec4 v0x555555e2e930_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_135.6, 11;
    %load/vec4 v0x555555e2f1a0_0;
    %and;
T_135.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_135.5, 10;
    %load/vec4 v0x555555e2ed40_0;
    %nor/r;
    %and;
T_135.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_135.4, 9;
    %load/vec4 v0x555555e2fb40_0;
    %nor/r;
    %and;
T_135.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x555555e2f0e0_0;
    %xor;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e2f000_0, 4, 5;
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 13, 5;
    %ix/load 4, 14, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e2f000_0, 4, 5;
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 12, 5;
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e2f000_0, 4, 5;
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 11, 5;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e2f000_0, 4, 5;
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 10, 5;
    %ix/load 4, 11, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e2f000_0, 4, 5;
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 9, 5;
    %ix/load 4, 10, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e2f000_0, 4, 5;
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e2f000_0, 4, 5;
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e2f000_0, 4, 5;
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 7, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e2f000_0, 4, 5;
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e2f000_0, 4, 5;
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e2f000_0, 4, 5;
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 3, 3;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e2f000_0, 4, 5;
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 2, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e2f000_0, 4, 5;
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x555555e2f0e0_0;
    %xor;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e2f000_0, 4, 5;
    %load/vec4 v0x555555e2f000_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e2f000_0, 4, 5;
    %load/vec4 v0x555555e2f0e0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555555e2f000_0, 4, 5;
T_135.2 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x555555e2a7b0;
T_136 ;
    %wait E_0x555555e23470;
    %load/vec4 v0x555555e2fb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e2f400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e2f340_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x555555e2f4c0_0, 0;
    %jmp T_136.1;
T_136.0 ;
    %load/vec4 v0x555555e2e930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.2, 8;
    %load/vec4 v0x555555e2feb0_0;
    %assign/vec4 v0x555555e2f5a0_0, 0;
    %load/vec4 v0x555555e2ff70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.4, 8;
    %load/vec4 v0x555555e2f4c0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x555555e2f400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e2f340_0, 0;
    %load/vec4 v0x555555e2f4c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v0x555555e2f4c0_0, 0;
    %jmp T_136.5;
T_136.4 ;
    %load/vec4 v0x555555e2fdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_136.6, 8;
    %jmp T_136.7;
T_136.6 ;
    %load/vec4 v0x555555e2f400_0;
    %nor/r;
    %assign/vec4 v0x555555e2f400_0, 0;
    %load/vec4 v0x555555e2f340_0;
    %nor/r;
    %assign/vec4 v0x555555e2f340_0, 0;
T_136.7 ;
T_136.5 ;
T_136.2 ;
T_136.1 ;
    %jmp T_136;
    .thread T_136;
    .scope S_0x555555dd52d0;
T_137 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555e393d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555e39900_0, 0, 8;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555555e39650_0, 0, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x555555e3aed0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e38200_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e39290_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e391f0_0, 0, 1;
    %end;
    .thread T_137;
    .scope S_0x555555dd52d0;
T_138 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e396f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555555e39650_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x555555e39650_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555555e39650_0, 0;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x555555dd52d0;
T_139 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e3af70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x555555e3aed0_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x555555e396f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.2, 8;
    %load/vec4 v0x555555e3aed0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x555555e3aed0_0, 0;
T_139.2 ;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x555555dd52d0;
T_140 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e3af70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %load/vec4 v0x555555e38200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.2, 8;
    %load/vec4 v0x555555e393d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_140.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e38200_0, 0;
    %jmp T_140.5;
T_140.4 ;
    %load/vec4 v0x555555e393d0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x555555e393d0_0, 0;
T_140.5 ;
    %jmp T_140.3;
T_140.2 ;
    %load/vec4 v0x555555e393d0_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_140.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e38200_0, 0;
    %jmp T_140.7;
T_140.6 ;
    %load/vec4 v0x555555e393d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555555e393d0_0, 0;
T_140.7 ;
T_140.3 ;
T_140.0 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x555555dd52d0;
T_141 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e39900_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x555555e39900_0, 0;
    %jmp T_141;
    .thread T_141;
    .scope S_0x555555dd52d0;
T_142 ;
    %wait E_0x555555b536c0;
    %load/vec4 v0x555555e3a6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555555e39290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e391f0_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x555555e39290_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555555e39290_0, 0;
T_142.1 ;
    %load/vec4 v0x555555e39290_0;
    %cmpi/u 196000000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_142.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555e391f0_0, 0;
T_142.2 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x555555d4fa40;
T_143 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e43d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e44840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555555e454a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555e45090_0, 0, 1;
    %pushi/vec4 0, 0, 8193;
    %store/vec4 v0x555555e445c0_0, 0, 8193;
    %pushi/vec4 0, 0, 8193;
    %store/vec4 v0x555555e44500_0, 0, 8193;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e44de0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555e44c10_0, 0, 32;
    %end;
    .thread T_143;
    .scope S_0x555555d4fa40;
T_144 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555e43dd0_0, 0;
T_144.0 ;
    %delay 10416, 0;
    %load/vec4 v0x555555e43dd0_0;
    %nor/r;
    %assign/vec4 v0x555555e43dd0_0, 0;
    %jmp T_144.0;
T_144.1 ;
    %end;
    .thread T_144;
    .scope S_0x555555d4fa40;
T_145 ;
    %wait E_0x555555e23470;
    %load/vec4 v0x555555e43d30_0;
    %nor/r;
    %assign/vec4 v0x555555e43d30_0, 0;
    %jmp T_145;
    .thread T_145;
    .scope S_0x555555d4fa40;
T_146 ;
    %wait E_0x555555b53430;
    %load/vec4 v0x555555e44a80_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_146.2, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555555e44c10_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_146.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_146.0, 8;
    %load/vec4 v0x555555e44c10_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x555555e44c10_0, 0;
T_146.0 ;
    %jmp T_146;
    .thread T_146;
    .scope S_0x555555d4fa40;
T_147 ;
    %wait E_0x555555b538d0;
    %load/vec4 v0x555555e44a80_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_147.2, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x555555e44de0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_147.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %load/vec4 v0x555555e44cf0_0;
    %load/vec4 v0x555555e445c0_0;
    %load/vec4 v0x555555e44de0_0;
    %part/u 1;
    %cmp/ne;
    %jmp/0xz  T_147.3, 6;
    %vpi_call 2 142 "$display", "%d ERROR (%m): %s. spi_mosi != mosi_data[spi_mosi_length]", $time, "SPI MOSI data" {0 0 0};
    %vpi_call 2 143 "$display", "    actual:   %x", v0x555555e44cf0_0 {0 0 0};
    %vpi_call 2 144 "$display", "    expected: %x", &PV<v0x555555e445c0_0, v0x555555e44de0_0, 1> {0 0 0};
T_147.3 ;
    %load/vec4 v0x555555e44de0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x555555e44de0_0, 0;
T_147.0 ;
    %jmp T_147;
    .thread T_147;
    .scope S_0x555555d4fa40;
T_148 ;
    %pushi/vec4 3405691582, 0, 8065;
    %concati/vec4 0, 0, 128;
    %store/vec4 v0x555555e3cfd0_0, 0, 8193;
    %pushi/vec4 2164359682, 0, 8104;
    %concati/vec4 2198045700, 0, 32;
    %concati/vec4 2282260745, 0, 32;
    %concati/vec4 18093334, 0, 25;
    %store/vec4 v0x555555e3cef0_0, 0, 8193;
    %pushi/vec4 160, 0, 32;
    %store/vec4 v0x555555e3cdf0_0, 0, 32;
    %fork TD_top_tb.prepare_spi_xfer, S_0x555555e3cc10;
    %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555e3fd70_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555e3fe70_0, 0, 4;
    %fork TD_top_tb.send_usb_out, S_0x555555e3fb90;
    %join;
    %pushi/vec4 3137260032, 0, 480;
    %concati/vec4 268436481, 0, 32;
    %store/vec4 v0x555555e3e050_0, 0, 512;
    %pushi/vec4 64, 0, 11;
    %store/vec4 v0x555555e3e150_0, 0, 11;
    %fork TD_top_tb.send_usb_data0, S_0x555555e3de70;
    %join;
    %fork TD_top_tb.expect_usb_ack, S_0x555555e3b380;
    %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555e3fd70_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555e3fe70_0, 0, 4;
    %fork TD_top_tb.send_usb_out, S_0x555555e3fb90;
    %join;
    %pushi/vec4 190, 0, 512;
    %store/vec4 v0x555555e3e410_0, 0, 512;
    %pushi/vec4 8, 0, 11;
    %store/vec4 v0x555555e3e510_0, 0, 11;
    %fork TD_top_tb.send_usb_data1, S_0x555555e3e230;
    %join;
    %fork TD_top_tb.expect_usb_ack, S_0x555555e3b380;
    %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555e3ee70_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555e3ef70_0, 0, 4;
    %fork TD_top_tb.send_usb_in, S_0x555555e3ec90;
    %join;
    %fork TD_top_tb.expect_usb_nak, S_0x555555e3c450;
    %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555e3ee70_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555e3ef70_0, 0, 4;
    %fork TD_top_tb.send_usb_in, S_0x555555e3ec90;
    %join;
    %pushi/vec4 2963841176, 0, 931;
    %concati/vec4 2424864840, 0, 32;
    %concati/vec4 2154848336, 0, 33;
    %concati/vec4 67305985, 0, 28;
    %store/vec4 v0x555555e3bbd0_0, 0, 1024;
    %pushi/vec4 128, 0, 11;
    %store/vec4 v0x555555e3bcd0_0, 0, 11;
    %fork TD_top_tb.expect_usb_data0, S_0x555555e3b9f0;
    %join;
    %fork TD_top_tb.send_usb_ack, S_0x555555e3d090;
    %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x555555e3ee70_0, 0, 7;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555555e3ef70_0, 0, 4;
    %fork TD_top_tb.send_usb_in, S_0x555555e3ec90;
    %join;
    %fork TD_top_tb.expect_usb_nak, S_0x555555e3c450;
    %join;
    %vpi_call 18 30 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_148;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "../top_tb_header.vh";
    "../../common/tinyfpga_bootloader.v";
    "../../common/usb_serial_ctrl_ep.v";
    "../../common/edge_detect.v";
    "../../common/usb_fs_pe.v";
    "../../common/usb_fs_in_arb.v";
    "../../common/usb_fs_in_pe.v";
    "../../common/usb_fs_out_arb.v";
    "../../common/usb_fs_out_pe.v";
    "../../common/usb_fs_rx.v";
    "../../common/strobe.v";
    "../../common/usb_fs_tx.v";
    "../../common/usb_fs_tx_mux.v";
    "../../common/usb_spi_bridge_ep.v";
    "../vlog_tb_utils/vlog_tap_generator.v";
    "../vlog_tb_utils/vlog_tb_utils.v";
    "test.v";
