#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Jan 11 20:32:04 2020
# Process ID: 10956
# Current directory: C:/Users/linh9/Desktop/src/dc11m/project_1/project_1.runs/design_1_SwitchCOntroller_0_0_synth_1
# Command line: vivado.exe -log design_1_SwitchCOntroller_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_SwitchCOntroller_0_0.tcl
# Log file: C:/Users/linh9/Desktop/src/dc11m/project_1/project_1.runs/design_1_SwitchCOntroller_0_0_synth_1/design_1_SwitchCOntroller_0_0.vds
# Journal file: C:/Users/linh9/Desktop/src/dc11m/project_1/project_1.runs/design_1_SwitchCOntroller_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_SwitchCOntroller_0_0.tcl -notrace
Command: synth_design -top design_1_SwitchCOntroller_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5964 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 317.520 ; gain = 107.195
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_SwitchCOntroller_0_0' [c:/Users/linh9/Desktop/src/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_SwitchCOntroller_0_0/synth/design_1_SwitchCOntroller_0_0.vhd:65]
INFO: [Synth 8-3491] module 'SwitchCOntroller' declared at 'C:/Users/linh9/Desktop/src/switch/SwitchController.vhd:5' bound to instance 'U0' of component 'SwitchCOntroller' [c:/Users/linh9/Desktop/src/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_SwitchCOntroller_0_0/synth/design_1_SwitchCOntroller_0_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'SwitchCOntroller' [C:/Users/linh9/Desktop/src/switch/SwitchController.vhd:15]
INFO: [Synth 8-3491] module 'StateLevel11' declared at 'C:/Users/linh9/Desktop/src/switch/StateLevel11.vhd:5' bound to instance 'uut1' of component 'StateLevel11' [C:/Users/linh9/Desktop/src/switch/SwitchController.vhd:38]
INFO: [Synth 8-638] synthesizing module 'StateLevel11' [C:/Users/linh9/Desktop/src/switch/StateLevel11.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'StateLevel11' (1#1) [C:/Users/linh9/Desktop/src/switch/StateLevel11.vhd:15]
INFO: [Synth 8-3491] module 'GateState' declared at 'C:/Users/linh9/Desktop/src/switch/GateState.vhd:5' bound to instance 'uutA' of component 'GateState' [C:/Users/linh9/Desktop/src/switch/SwitchController.vhd:41]
INFO: [Synth 8-638] synthesizing module 'GateState' [C:/Users/linh9/Desktop/src/switch/GateState.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'GateState' (2#1) [C:/Users/linh9/Desktop/src/switch/GateState.vhd:13]
INFO: [Synth 8-3491] module 'GateState' declared at 'C:/Users/linh9/Desktop/src/switch/GateState.vhd:5' bound to instance 'uutB' of component 'GateState' [C:/Users/linh9/Desktop/src/switch/SwitchController.vhd:42]
INFO: [Synth 8-3491] module 'GateState' declared at 'C:/Users/linh9/Desktop/src/switch/GateState.vhd:5' bound to instance 'uutC' of component 'GateState' [C:/Users/linh9/Desktop/src/switch/SwitchController.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'SwitchCOntroller' (3#1) [C:/Users/linh9/Desktop/src/switch/SwitchController.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'design_1_SwitchCOntroller_0_0' (4#1) [c:/Users/linh9/Desktop/src/dc11m/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_SwitchCOntroller_0_0/synth/design_1_SwitchCOntroller_0_0.vhd:65]
WARNING: [Synth 8-3331] design StateLevel11 has unconnected port Vno[15]
WARNING: [Synth 8-3331] design StateLevel11 has unconnected port Vno[14]
WARNING: [Synth 8-3331] design StateLevel11 has unconnected port Vno[13]
WARNING: [Synth 8-3331] design StateLevel11 has unconnected port Vno[12]
WARNING: [Synth 8-3331] design StateLevel11 has unconnected port Vno[11]
WARNING: [Synth 8-3331] design StateLevel11 has unconnected port Vno[10]
WARNING: [Synth 8-3331] design StateLevel11 has unconnected port Vno[9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 355.699 ; gain = 145.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 355.699 ; gain = 145.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 611.348 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 611.348 ; gain = 401.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 611.348 ; gain = 401.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 611.348 ; gain = 401.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 611.348 ; gain = 401.023
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_SwitchCOntroller_0_0 has unconnected port Vno[15]
WARNING: [Synth 8-3331] design design_1_SwitchCOntroller_0_0 has unconnected port Vno[14]
WARNING: [Synth 8-3331] design design_1_SwitchCOntroller_0_0 has unconnected port Vno[13]
WARNING: [Synth 8-3331] design design_1_SwitchCOntroller_0_0 has unconnected port Vno[12]
WARNING: [Synth 8-3331] design design_1_SwitchCOntroller_0_0 has unconnected port Vno[11]
WARNING: [Synth 8-3331] design design_1_SwitchCOntroller_0_0 has unconnected port Vno[10]
WARNING: [Synth 8-3331] design design_1_SwitchCOntroller_0_0 has unconnected port Vno[9]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 611.348 ; gain = 401.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------+-------------------+---------------+----------------+
|Module Name                   | RTL Object        | Depth x Width | Implemented As | 
+------------------------------+-------------------+---------------+----------------+
|StateLevel11                  | StateA[0]         | 512x4         | LUT            | 
|StateLevel11                  | StateB[0]         | 512x4         | LUT            | 
|StateLevel11                  | StateC[0]         | 512x4         | LUT            | 
|design_1_SwitchCOntroller_0_0 | U0/uut1/StateA[0] | 512x4         | LUT            | 
|design_1_SwitchCOntroller_0_0 | U0/uut1/StateB[0] | 512x4         | LUT            | 
|design_1_SwitchCOntroller_0_0 | U0/uut1/StateC[0] | 512x4         | LUT            | 
+------------------------------+-------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 636.625 ; gain = 426.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 637.621 ; gain = 427.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 648.211 ; gain = 437.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 648.211 ; gain = 437.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 648.211 ; gain = 437.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 648.211 ; gain = 437.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 648.211 ; gain = 437.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 648.211 ; gain = 437.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 648.211 ; gain = 437.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     6|
|2     |LUT3  |     6|
|3     |LUT4  |     7|
|4     |LUT5  |    13|
|5     |LUT6  |    81|
|6     |MUXF7 |    27|
|7     |MUXF8 |     4|
+------+------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |   144|
|2     |  U0     |SwitchCOntroller |   144|
|3     |    uut1 |StateLevel11     |    85|
|4     |    uutA |GateState        |    49|
|5     |    uutB |GateState_0      |     5|
|6     |    uutC |GateState_1      |     5|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 648.211 ; gain = 437.887
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 648.211 ; gain = 154.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:48 . Memory (MB): peak = 648.211 ; gain = 437.887
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 661.832 ; gain = 426.133
INFO: [Common 17-1381] The checkpoint 'C:/Users/linh9/Desktop/src/dc11m/project_1/project_1.runs/design_1_SwitchCOntroller_0_0_synth_1/design_1_SwitchCOntroller_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/linh9/Desktop/src/dc11m/project_1/project_1.runs/design_1_SwitchCOntroller_0_0_synth_1/design_1_SwitchCOntroller_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 661.832 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 11 20:32:55 2020...
