// Seed: 3785496174
module module_0 (
    output wand  id_0,
    input  wand  id_1,
    input  uwire id_2,
    input  tri   id_3
);
  wire id_5;
  module_2(
      id_3,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_2,
      id_2,
      id_1,
      id_0,
      id_3,
      id_0,
      id_1,
      id_3,
      id_3,
      id_0,
      id_1,
      id_1,
      id_3,
      id_2,
      id_0,
      id_0,
      id_2,
      id_3,
      id_1
  );
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    input tri1 id_2
);
  wire id_4;
  wire id_5;
  module_0(
      id_0, id_2, id_2, id_2
  );
endmodule
module module_2 (
    input wire id_0,
    output tri id_1,
    output wand id_2,
    input tri id_3,
    output tri1 id_4,
    output tri1 id_5,
    output wand id_6,
    output uwire id_7,
    input tri0 id_8,
    input uwire id_9,
    input supply0 id_10,
    input tri id_11,
    output uwire id_12,
    input wire id_13,
    output tri1 id_14,
    input uwire id_15,
    input supply1 id_16,
    input supply1 id_17,
    output tri0 id_18,
    input wor id_19,
    input uwire id_20,
    input tri1 id_21,
    input tri0 id_22,
    output supply1 id_23,
    output supply0 id_24,
    input uwire id_25,
    input supply0 id_26,
    input tri0 id_27
);
  assign id_24 = 1 == 1;
  assign id_6  = 1;
endmodule
