<html><body><samp><pre>
<!@TC:1521569696>
#Build: Synplify Pro L-2016.09M-2, Build 065R, Nov 16 2016
#install: C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
#OS: Windows 8 6.2
#Hostname: GCALLSEN

# Tue Mar 20 14:14:56 2018

#Implementation: rev_12

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1521569697> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016</a>
@N: : <!@TM:1521569697> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std.vhd:146:18:146:22:@N:CD720:@XP_MSG">std.vhd(146)</a><!@TM:1521569697> | Setting time resolution to ps
@N: : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som\m2s010_som.vhd:20:7:20:17:@N::@XP_MSG">m2s010_som.vhd(20)</a><!@TM:1521569697> | Top entity is set to m2s010_som.
VHDL syntax check successful!
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std1164.vhd:890:16:890:18:@N:CD231:@XP_MSG">std1164.vhd(890)</a><!@TM:1521569697> | Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som\m2s010_som.vhd:20:7:20:17:@N:CD630:@XP_MSG">m2s010_som.vhd(20)</a><!@TM:1521569697> | Synthesizing work.m2s010_som.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:434:10:434:15:@N:CD630:@XP_MSG">smartfusion2.vhd(434)</a><!@TM:1521569697> | Synthesizing smartfusion2.bibuf.syn_black_box.
Post processing for smartfusion2.bibuf.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb\m2s010_som_sb.vhd:17:7:17:20:@N:CD630:@XP_MSG">m2s010_som_sb.vhd(17)</a><!@TM:1521569697> | Synthesizing work.m2s010_som_sb.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:786:10:786:18:@N:CD630:@XP_MSG">smartfusion2.vhd(786)</a><!@TM:1521569697> | Synthesizing smartfusion2.sysreset.syn_black_box.
Post processing for smartfusion2.sysreset.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS.vhd:17:7:17:24:@N:CD630:@XP_MSG">m2s010_som_sb_MSS.vhd(17)</a><!@TM:1521569697> | Synthesizing work.m2s010_som_sb_mss.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:413:10:413:16:@N:CD630:@XP_MSG">smartfusion2.vhd(413)</a><!@TM:1521569697> | Synthesizing smartfusion2.outbuf.syn_black_box.
Post processing for smartfusion2.outbuf.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:503:10:503:21:@N:CD630:@XP_MSG">smartfusion2.vhd(503)</a><!@TM:1521569697> | Synthesizing smartfusion2.outbuf_diff.syn_black_box.
Post processing for smartfusion2.outbuf_diff.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:403:10:403:15:@N:CD630:@XP_MSG">smartfusion2.vhd(403)</a><!@TM:1521569697> | Synthesizing smartfusion2.inbuf.syn_black_box.
Post processing for smartfusion2.inbuf.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:423:10:423:17:@N:CD630:@XP_MSG">smartfusion2.vhd(423)</a><!@TM:1521569697> | Synthesizing smartfusion2.tribuff.syn_black_box.
Post processing for smartfusion2.tribuff.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb_MSS\m2s010_som_sb_MSS_syn.vhd:10:7:10:14:@N:CD630:@XP_MSG">m2s010_som_sb_MSS_syn.vhd(10)</a><!@TM:1521569697> | Synthesizing work.mss_060.def_arch.
Post processing for work.mss_060.def_arch
Post processing for work.m2s010_som_sb_mss.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd:8:7:8:33:@N:CD630:@XP_MSG">m2s010_som_sb_FABOSC_0_OSC.vhd(8)</a><!@TM:1521569697> | Synthesizing work.m2s010_som_sb_fabosc_0_osc.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:562:10:562:16:@N:CD630:@XP_MSG">smartfusion2.vhd(562)</a><!@TM:1521569697> | Synthesizing smartfusion2.clkint.syn_black_box.
Post processing for smartfusion2.clkint.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:39:7:39:13:@N:CD630:@XP_MSG">osc_comps.vhd(39)</a><!@TM:1521569697> | Synthesizing work.xtlosc.def_arch.
Post processing for work.xtlosc.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:19:7:19:21:@N:CD630:@XP_MSG">osc_comps.vhd(19)</a><!@TM:1521569697> | Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd:79:7:79:25:@N:CD630:@XP_MSG">osc_comps.vhd(79)</a><!@TM:1521569697> | Synthesizing work.rcosc_25_50mhz_fab.def_arch.
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.m2s010_som_sb_fabosc_0_osc.def_arch
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd:16:10:16:20:@W:CL240:@XP_MSG">m2s010_som_sb_FABOSC_0_OSC.vhd(16)</a><!@TM:1521569697> | Signal XTLOSC_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd:14:10:14:24:@W:CL240:@XP_MSG">m2s010_som_sb_FABOSC_0_OSC.vhd(14)</a><!@TM:1521569697> | Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd:13:10:13:24:@W:CL240:@XP_MSG">m2s010_som_sb_FABOSC_0_OSC.vhd(13)</a><!@TM:1521569697> | Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd:11:10:11:28:@W:CL240:@XP_MSG">m2s010_som_sb_FABOSC_0_OSC.vhd(11)</a><!@TM:1521569697> | Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:27:7:27:17:@N:CD630:@XP_MSG">coreresetp.vhd(27)</a><!@TM:1521569697> | Synthesizing work.coreresetp.rtl.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:477:8:477:26:@W:CD434:@XP_MSG">coreresetp.vhd(477)</a><!@TM:1521569697> | Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:478:8:478:22:@W:CD434:@XP_MSG">coreresetp.vhd(478)</a><!@TM:1521569697> | Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:479:8:479:21:@W:CD434:@XP_MSG">coreresetp.vhd(479)</a><!@TM:1521569697> | Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:480:8:480:38:@W:CD434:@XP_MSG">coreresetp.vhd(480)</a><!@TM:1521569697> | Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:481:8:481:28:@W:CD434:@XP_MSG">coreresetp.vhd(481)</a><!@TM:1521569697> | Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:482:8:482:28:@W:CD434:@XP_MSG">coreresetp.vhd(482)</a><!@TM:1521569697> | Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:483:8:483:29:@W:CD434:@XP_MSG">coreresetp.vhd(483)</a><!@TM:1521569697> | Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:484:8:484:28:@W:CD434:@XP_MSG">coreresetp.vhd(484)</a><!@TM:1521569697> | Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:485:8:485:29:@W:CD434:@XP_MSG">coreresetp.vhd(485)</a><!@TM:1521569697> | Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:486:8:486:28:@W:CD434:@XP_MSG">coreresetp.vhd(486)</a><!@TM:1521569697> | Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:487:8:487:29:@W:CD434:@XP_MSG">coreresetp.vhd(487)</a><!@TM:1521569697> | Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:488:8:488:28:@W:CD434:@XP_MSG">coreresetp.vhd(488)</a><!@TM:1521569697> | Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:489:8:489:29:@W:CD434:@XP_MSG">coreresetp.vhd(489)</a><!@TM:1521569697> | Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:490:8:490:31:@W:CD434:@XP_MSG">coreresetp.vhd(490)</a><!@TM:1521569697> | Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:491:8:491:31:@W:CD434:@XP_MSG">coreresetp.vhd(491)</a><!@TM:1521569697> | Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
Post processing for work.coreresetp.rtl
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1495:8:1495:10:@W:CL169:@XP_MSG">coreresetp.vhd(1495)</a><!@TM:1521569697> | Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1471:8:1471:10:@W:CL169:@XP_MSG">coreresetp.vhd(1471)</a><!@TM:1521569697> | Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1447:8:1447:10:@W:CL169:@XP_MSG">coreresetp.vhd(1447)</a><!@TM:1521569697> | Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1423:8:1423:10:@W:CL169:@XP_MSG">coreresetp.vhd(1423)</a><!@TM:1521569697> | Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1521569697> | Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1521569697> | Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1521569697> | Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1521569697> | Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1521569697> | Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1521569697> | Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1521569697> | Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1521569697> | Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@W:CL169:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1521569697> | Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@W:CL169:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1521569697> | Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@W:CL169:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1521569697> | Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@W:CL169:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1521569697> | Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1331:8:1331:10:@W:CL177:@XP_MSG">coreresetp.vhd(1331)</a><!@TM:1521569697> | Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1521569697> | Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1521569697> | Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1521569697> | Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1521569697> | Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd:26:7:26:18:@N:CD630:@XP_MSG">coreconfigp.vhd(26)</a><!@TM:1521569697> | Synthesizing work.coreconfigp.rtl.
Post processing for work.coreconfigp.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som_sb\CCC_0\m2s010_som_sb_CCC_0_FCCC.vhd:8:7:8:31:@N:CD630:@XP_MSG">m2s010_som_sb_CCC_0_FCCC.vhd(8)</a><!@TM:1521569697> | Synthesizing work.m2s010_som_sb_ccc_0_fccc.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:794:10:794:13:@N:CD630:@XP_MSG">smartfusion2.vhd(794)</a><!@TM:1521569697> | Synthesizing smartfusion2.ccc.syn_black_box.
Post processing for smartfusion2.ccc.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:576:10:576:13:@N:CD630:@XP_MSG">smartfusion2.vhd(576)</a><!@TM:1521569697> | Synthesizing smartfusion2.gnd.syn_black_box.
Post processing for smartfusion2.gnd.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:582:10:582:13:@N:CD630:@XP_MSG">smartfusion2.vhd(582)</a><!@TM:1521569697> | Synthesizing smartfusion2.vcc.syn_black_box.
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.m2s010_som_sb_ccc_0_fccc.def_arch
Post processing for work.m2s010_som_sb.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:34:7:34:15:@N:CD630:@XP_MSG">coreapb3.vhd(34)</a><!@TM:1521569697> | Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:665:16:665:30:@N:CD604:@XP_MSG">coreapb3.vhd(665)</a><!@TM:1521569697> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:1453:41:1453:47:@W:CD434:@XP_MSG">coreapb3.vhd(1453)</a><!@TM:1521569697> | Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:616:7:616:16:@W:CD638:@XP_MSG">coreapb3.vhd(616)</a><!@TM:1521569697> | Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd:33:7:33:24:@N:CD630:@XP_MSG">coreapb3_muxptob3.vhd(33)</a><!@TM:1521569697> | Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:51:7:51:20:@N:CD630:@XP_MSG">CommsFPGA_top.vhd(51)</a><!@TM:1521569697> | Synthesizing work.commsfpga_top.behavioral.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:288:10:288:25:@N:CD364:@XP_MSG">CommsFPGA_top.vhd(288)</a><!@TM:1521569697> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:151:9:151:15:@W:CD638:@XP_MSG">CommsFPGA_top.vhd(151)</a><!@TM:1521569697> | Signal rx_s2p is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:157:9:157:19:@W:CD638:@XP_MSG">CommsFPGA_top.vhd(157)</a><!@TM:1521569697> | Signal mii_tx_clk is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:159:9:159:22:@W:CD638:@XP_MSG">CommsFPGA_top.vhd(159)</a><!@TM:1521569697> | Signal control_reg_6 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:186:9:186:14:@W:CD638:@XP_MSG">CommsFPGA_top.vhd(186)</a><!@TM:1521569697> | Signal f_crs is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:192:9:192:16:@W:CD638:@XP_MSG">CommsFPGA_top.vhd(192)</a><!@TM:1521569697> | Signal i_f_txd is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:193:9:193:17:@W:CD638:@XP_MSG">CommsFPGA_top.vhd(193)</a><!@TM:1521569697> | Signal i_f_txen is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:194:9:194:16:@W:CD638:@XP_MSG">CommsFPGA_top.vhd(194)</a><!@TM:1521569697> | Signal t_f_txd is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:195:9:195:17:@W:CD638:@XP_MSG">CommsFPGA_top.vhd(195)</a><!@TM:1521569697> | Signal t_f_txen is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:199:9:199:18:@W:CD638:@XP_MSG">CommsFPGA_top.vhd(199)</a><!@TM:1521569697> | Signal mii_tx_en is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:200:9:200:17:@W:CD638:@XP_MSG">CommsFPGA_top.vhd(200)</a><!@TM:1521569697> | Signal mii_tx_d is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:201:9:201:18:@W:CD638:@XP_MSG">CommsFPGA_top.vhd(201)</a><!@TM:1521569697> | Signal mii_error is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:205:9:205:19:@W:CD638:@XP_MSG">CommsFPGA_top.vhd(205)</a><!@TM:1521569697> | Signal mii_rx_clk is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:206:9:206:18:@W:CD638:@XP_MSG">CommsFPGA_top.vhd(206)</a><!@TM:1521569697> | Signal mii_rx_en is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:207:9:207:17:@W:CD638:@XP_MSG">CommsFPGA_top.vhd(207)</a><!@TM:1521569697> | Signal mii_rx_d is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:232:9:232:17:@W:CD638:@XP_MSG">CommsFPGA_top.vhd(232)</a><!@TM:1521569697> | Signal maninvec is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:236:9:236:20:@W:CD638:@XP_MSG">CommsFPGA_top.vhd(236)</a><!@TM:1521569697> | Signal force_error is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:22:7:22:27:@N:CD630:@XP_MSG">mdio_slave_interface.vhd(22)</a><!@TM:1521569697> | Synthesizing work.mdio_slave_interface.translated.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:99:29:99:31:@N:CD231:@XP_MSG">mdio_slave_interface.vhd(99)</a><!@TM:1521569697> | Using onehot encoding for type mdio_slave_state_type. For example, enumeration sm_st_0 is mapped to "100000000".
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:166:1:166:8:@W:CG296:@XP_MSG">mdio_slave_interface.vhd(166)</a><!@TM:1521569697> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:168:7:168:18:@W:CG290:@XP_MSG">mdio_slave_interface.vhd(168)</a><!@TM:1521569697> | Referenced variable pmad_rst_in is not in sensitivity list.</font>
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:442:10:442:25:@N:CD604:@XP_MSG">mdio_slave_interface.vhd(442)</a><!@TM:1521569697> | OTHERS clause is not synthesized.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:452:3:452:10:@W:CG296:@XP_MSG">mdio_slave_interface.vhd(452)</a><!@TM:1521569697> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:457:42:457:61:@W:CG290:@XP_MSG">mdio_slave_interface.vhd(457)</a><!@TM:1521569697> | Referenced variable register_bus_out is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:69:10:69:24:@W:CD638:@XP_MSG">mdio_slave_interface.vhd(69)</a><!@TM:1521569697> | Signal status_bit15_9 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:70:10:70:21:@W:CD638:@XP_MSG">mdio_slave_interface.vhd(70)</a><!@TM:1521569697> | Signal status_bit8 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:71:10:71:23:@W:CD638:@XP_MSG">mdio_slave_interface.vhd(71)</a><!@TM:1521569697> | Signal status_bit6_0 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:73:10:73:17:@W:CD638:@XP_MSG">mdio_slave_interface.vhd(73)</a><!@TM:1521569697> | Signal phy_id1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:75:10:75:17:@W:CD638:@XP_MSG">mdio_slave_interface.vhd(75)</a><!@TM:1521569697> | Signal phy_id2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:76:10:76:18:@W:CD638:@XP_MSG">mdio_slave_interface.vhd(76)</a><!@TM:1521569697> | Signal phy_addr is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.mdio_slave_interface.translated
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:296:6:296:8:@W:CL169:@XP_MSG">mdio_slave_interface.vhd(296)</a><!@TM:1521569697> | Pruning unused register respond_to_all_phy_addr_1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:239:8:239:10:@W:CL169:@XP_MSG">mdio_slave_interface.vhd(239)</a><!@TM:1521569697> | Pruning unused register reg_data_out_1(15 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:222:6:222:8:@W:CL169:@XP_MSG">mdio_slave_interface.vhd(222)</a><!@TM:1521569697> | Pruning unused register status_regClear_d_8(2 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:208:6:208:8:@W:CL169:@XP_MSG">mdio_slave_interface.vhd(208)</a><!@TM:1521569697> | Pruning unused register PMAD_link_status_d_1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:194:6:194:8:@W:CL169:@XP_MSG">mdio_slave_interface.vhd(194)</a><!@TM:1521569697> | Pruning unused register PMAD_jabber_det_d_1. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:180:6:180:8:@W:CL169:@XP_MSG">mdio_slave_interface.vhd(180)</a><!@TM:1521569697> | Pruning unused register PMAD_fault_status_d_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:566:4:566:6:@W:CL190:@XP_MSG">mdio_slave_interface.vhd(566)</a><!@TM:1521569697> | Optimizing register bit Register0(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:566:4:566:6:@W:CL190:@XP_MSG">mdio_slave_interface.vhd(566)</a><!@TM:1521569697> | Optimizing register bit Register0(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:566:4:566:6:@W:CL190:@XP_MSG">mdio_slave_interface.vhd(566)</a><!@TM:1521569697> | Optimizing register bit Register0(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:566:4:566:6:@W:CL190:@XP_MSG">mdio_slave_interface.vhd(566)</a><!@TM:1521569697> | Optimizing register bit Register0(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:566:4:566:6:@W:CL190:@XP_MSG">mdio_slave_interface.vhd(566)</a><!@TM:1521569697> | Optimizing register bit Register0(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:566:4:566:6:@W:CL190:@XP_MSG">mdio_slave_interface.vhd(566)</a><!@TM:1521569697> | Optimizing register bit Register0(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:566:4:566:6:@W:CL190:@XP_MSG">mdio_slave_interface.vhd(566)</a><!@TM:1521569697> | Optimizing register bit Register0(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:566:4:566:6:@W:CL190:@XP_MSG">mdio_slave_interface.vhd(566)</a><!@TM:1521569697> | Optimizing register bit Register0(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:566:4:566:6:@W:CL190:@XP_MSG">mdio_slave_interface.vhd(566)</a><!@TM:1521569697> | Optimizing register bit Register0(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:566:4:566:6:@W:CL190:@XP_MSG">mdio_slave_interface.vhd(566)</a><!@TM:1521569697> | Optimizing register bit Register0(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:566:4:566:6:@W:CL190:@XP_MSG">mdio_slave_interface.vhd(566)</a><!@TM:1521569697> | Optimizing register bit Register0(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:566:4:566:6:@W:CL279:@XP_MSG">mdio_slave_interface.vhd(566)</a><!@TM:1521569697> | Pruning register bits 13 to 12 of Register0(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:566:4:566:6:@W:CL260:@XP_MSG">mdio_slave_interface.vhd(566)</a><!@TM:1521569697> | Pruning register bit 10 of Register0(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:566:4:566:6:@W:CL260:@XP_MSG">mdio_slave_interface.vhd(566)</a><!@TM:1521569697> | Pruning register bit 8 of Register0(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:566:4:566:6:@W:CL279:@XP_MSG">mdio_slave_interface.vhd(566)</a><!@TM:1521569697> | Pruning register bits 6 to 0 of Register0(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:22:7:22:14:@N:CD630:@XP_MSG">Phy_Mux.vhd(22)</a><!@TM:1521569697> | Synthesizing work.phy_mux.translated.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:140:28:140:37:@W:CD434:@XP_MSG">Phy_Mux.vhd(140)</a><!@TM:1521569697> | Signal clk_25mhz in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
Post processing for work.phy_mux.translated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:65:4:65:10:@W:CL240:@XP_MSG">Phy_Mux.vhd(65)</a><!@TM:1521569697> | Signal H_RXER is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal H_RXD(3 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal H_TXC; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal H_RXDV; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal H_RXC; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal H_CRS; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal H_COL; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal MAC_MII_RXD(3 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal D_TXD(3 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal MAC_MII_TX_CLK; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal MAC_MII_RX_DV; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal MAC_MII_RX_CLK; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal MAC_MII_MDI; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal MAC_MII_CRS; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal H_MDO_EN; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal H_MDO; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal F_MDC; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal D_TXEN; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal D_MDO_EN; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal D_MDO; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal D_MDC; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal F_TXD(3 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal MAC_MII_RX_ER; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal MAC_MII_COL; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal F_TXEN; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal F_MDI; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal T_RXD(3 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal T_TXC; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal T_RXER; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal T_RXDV; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal T_RXC; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal T_CRS; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL117:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch generated from process for signal T_COL; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL238:@XP_HELP">CL238</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL238:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch T_COL enable evaluates to constant 0, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL238:@XP_HELP">CL238</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL238:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch T_CRS enable evaluates to constant 0, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL238:@XP_HELP">CL238</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL238:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch T_RXC enable evaluates to constant 0, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL238:@XP_HELP">CL238</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL238:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch T_RXDV enable evaluates to constant 0, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL238:@XP_HELP">CL238</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL238:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch T_RXER enable evaluates to constant 0, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL238:@XP_HELP">CL238</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL238:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch T_TXC enable evaluates to constant 0, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL238:@XP_HELP">CL238</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL238:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch T_RXD(3 downto 0) enable evaluates to constant 0, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL239:@XP_HELP">CL239</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL239:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch F_MDI enable evaluates to constant 1, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL239:@XP_HELP">CL239</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL239:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch F_TXEN enable evaluates to constant 1, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL239:@XP_HELP">CL239</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL239:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch F_TXD(3 downto 0) enable evaluates to constant 1, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL239:@XP_HELP">CL239</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL239:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch D_MDC enable evaluates to constant 1, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL239:@XP_HELP">CL239</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL239:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch D_TXEN enable evaluates to constant 1, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL239:@XP_HELP">CL239</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL239:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch F_MDC enable evaluates to constant 1, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL239:@XP_HELP">CL239</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL239:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch MAC_MII_CRS enable evaluates to constant 1, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL239:@XP_HELP">CL239</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL239:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch MAC_MII_MDI enable evaluates to constant 1, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL239:@XP_HELP">CL239</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL239:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch MAC_MII_RX_CLK enable evaluates to constant 1, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL239:@XP_HELP">CL239</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL239:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch MAC_MII_RX_DV enable evaluates to constant 1, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL239:@XP_HELP">CL239</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL239:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch MAC_MII_TX_CLK enable evaluates to constant 1, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL239:@XP_HELP">CL239</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL239:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch D_TXD(3 downto 0) enable evaluates to constant 1, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL239:@XP_HELP">CL239</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL239:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch MAC_MII_RXD(3 downto 0) enable evaluates to constant 1, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL239:@XP_HELP">CL239</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL239:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch H_COL enable evaluates to constant 1, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL239:@XP_HELP">CL239</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL239:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch H_CRS enable evaluates to constant 1, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL239:@XP_HELP">CL239</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL239:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch H_RXC enable evaluates to constant 1, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL239:@XP_HELP">CL239</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL239:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch H_RXDV enable evaluates to constant 1, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL239:@XP_HELP">CL239</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL239:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch H_TXC enable evaluates to constant 1, optimized</font>
<font color=#A52A2A>@W:<a href="@W:CL239:@XP_HELP">CL239</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:148:10:148:14:@W:CL239:@XP_MSG">Phy_Mux.vhd(148)</a><!@TM:1521569697> | Latch H_RXD(3 downto 0) enable evaluates to constant 1, optimized</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\TX_Collision_Detector2.vhd:42:7:42:29:@N:CD630:@XP_MSG">TX_Collision_Detector2.vhd(42)</a><!@TM:1521569697> | Synthesizing work.tx_collision_detector2.behavioral.
Post processing for work.tx_collision_detector2.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder2.vhd:43:7:43:22:@N:CD630:@XP_MSG">ManchesDecoder2.vhd(43)</a><!@TM:1521569697> | Synthesizing work.manchesdecoder2.v1.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder2.vhd:95:9:95:27:@W:CD638:@XP_MSG">ManchesDecoder2.vhd(95)</a><!@TM:1521569697> | Signal packetlength_bytes is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder2.vhd:96:9:96:22:@W:CD638:@XP_MSG">ManchesDecoder2.vhd(96)</a><!@TM:1521569697> | Signal mii_rx_d_fail is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER.vhd:19:7:19:26:@N:CD630:@XP_MSG">CLOCK_DOMAIN_BUFFER.vhd(19)</a><!@TM:1521569697> | Synthesizing work.clock_domain_buffer.rtl.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:34:7:34:57:@N:CD630:@XP_MSG">COREFIFO.vhd(34)</a><!@TM:1521569697> | Synthesizing corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo.translated.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:400:10:400:19:@W:CD638:@XP_MSG">COREFIFO.vhd(400)</a><!@TM:1521569697> | Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:401:10:401:16:@W:CD638:@XP_MSG">COREFIFO.vhd(401)</a><!@TM:1521569697> | Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:404:10:404:23:@W:CD638:@XP_MSG">COREFIFO.vhd(404)</a><!@TM:1521569697> | Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:405:10:405:17:@W:CD638:@XP_MSG">COREFIFO.vhd(405)</a><!@TM:1521569697> | Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:406:10:406:21:@W:CD638:@XP_MSG">COREFIFO.vhd(406)</a><!@TM:1521569697> | Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:410:10:410:14:@W:CD638:@XP_MSG">COREFIFO.vhd(410)</a><!@TM:1521569697> | Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:413:10:413:16:@W:CD638:@XP_MSG">COREFIFO.vhd(413)</a><!@TM:1521569697> | Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:430:10:430:18:@W:CD638:@XP_MSG">COREFIFO.vhd(430)</a><!@TM:1521569697> | Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:434:10:434:16:@W:CD638:@XP_MSG">COREFIFO.vhd(434)</a><!@TM:1521569697> | Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:435:10:435:17:@W:CD638:@XP_MSG">COREFIFO.vhd(435)</a><!@TM:1521569697> | Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:444:10:444:27:@W:CD638:@XP_MSG">COREFIFO.vhd(444)</a><!@TM:1521569697> | Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:445:10:445:26:@W:CD638:@XP_MSG">COREFIFO.vhd(445)</a><!@TM:1521569697> | Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:447:10:447:19:@W:CD638:@XP_MSG">COREFIFO.vhd(447)</a><!@TM:1521569697> | Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:456:10:456:24:@W:CD638:@XP_MSG">COREFIFO.vhd(456)</a><!@TM:1521569697> | Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:457:10:457:24:@W:CD638:@XP_MSG">COREFIFO.vhd(457)</a><!@TM:1521569697> | Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:470:10:470:24:@W:CD638:@XP_MSG">COREFIFO.vhd(470)</a><!@TM:1521569697> | Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:504:10:504:20:@W:CD638:@XP_MSG">COREFIFO.vhd(504)</a><!@TM:1521569697> | Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:505:10:505:24:@W:CD638:@XP_MSG">COREFIFO.vhd(505)</a><!@TM:1521569697> | Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:524:10:524:27:@W:CD638:@XP_MSG">COREFIFO.vhd(524)</a><!@TM:1521569697> | Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:525:10:525:27:@W:CD638:@XP_MSG">COREFIFO.vhd(525)</a><!@TM:1521569697> | Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:526:10:526:26:@W:CD638:@XP_MSG">COREFIFO.vhd(526)</a><!@TM:1521569697> | Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:527:10:527:26:@W:CD638:@XP_MSG">COREFIFO.vhd(527)</a><!@TM:1521569697> | Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:530:10:530:26:@W:CD638:@XP_MSG">COREFIFO.vhd(530)</a><!@TM:1521569697> | Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:531:10:531:26:@W:CD638:@XP_MSG">COREFIFO.vhd(531)</a><!@TM:1521569697> | Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:532:10:532:25:@W:CD638:@XP_MSG">COREFIFO.vhd(532)</a><!@TM:1521569697> | Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:533:10:533:25:@W:CD638:@XP_MSG">COREFIFO.vhd(533)</a><!@TM:1521569697> | Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd:8:7:8:60:@N:CD630:@XP_MSG">CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd(8)</a><!@TM:1521569697> | Synthesizing corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_ram_wrapper.generated.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_USRAM_top.vhd:8:7:8:58:@N:CD630:@XP_MSG">CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_USRAM_top.vhd(8)</a><!@TM:1521569697> | Synthesizing corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_usram_top.def_arch.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:627:10:627:18:@N:CD630:@XP_MSG">smartfusion2.vhd(627)</a><!@TM:1521569697> | Synthesizing smartfusion2.ram64x18.syn_black_box.
Post processing for smartfusion2.ram64x18.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd:342:10:342:13:@N:CD630:@XP_MSG">smartfusion2.vhd(342)</a><!@TM:1521569697> | Synthesizing smartfusion2.inv.syn_black_box.
Post processing for smartfusion2.inv.syn_black_box
Post processing for corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_usram_top.def_arch
Post processing for corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_ram_wrapper.generated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd:29:0:29:11:@W:CL240:@XP_MSG">CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd(29)</a><!@TM:1521569697> | Signal B_DB_DETECT is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd:28:0:28:11:@W:CL240:@XP_MSG">CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd(28)</a><!@TM:1521569697> | Signal A_DB_DETECT is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd:27:0:27:12:@W:CL240:@XP_MSG">CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd(27)</a><!@TM:1521569697> | Signal B_SB_CORRECT is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd:26:0:26:12:@W:CL240:@XP_MSG">CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd(26)</a><!@TM:1521569697> | Signal A_SB_CORRECT is floating; a simulation mismatch is possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:33:7:33:63:@N:CD630:@XP_MSG">corefifo_async.vhd(33)</a><!@TM:1521569697> | Synthesizing corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_async.translated.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:730:33:730:47:@W:CD434:@XP_MSG">corefifo_async.vhd(730)</a><!@TM:1521569697> | Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:922:14:922:21:@N:CD364:@XP_MSG">corefifo_async.vhd(922)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:967:12:967:19:@N:CD364:@XP_MSG">corefifo_async.vhd(967)</a><!@TM:1521569697> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:179:10:179:27:@W:CD638:@XP_MSG">corefifo_async.vhd(179)</a><!@TM:1521569697> | Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:182:10:182:21:@W:CD638:@XP_MSG">corefifo_async.vhd(182)</a><!@TM:1521569697> | Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:190:10:190:25:@W:CD638:@XP_MSG">corefifo_async.vhd(190)</a><!@TM:1521569697> | Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:191:10:191:18:@W:CD638:@XP_MSG">corefifo_async.vhd(191)</a><!@TM:1521569697> | Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd:32:7:32:71:@N:CD630:@XP_MSG">corefifo_grayToBinConv.vhd(32)</a><!@TM:1521569697> | Synthesizing corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_graytobinconv.translated.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd:73:36:73:37:@W:CD434:@XP_MSG">corefifo_grayToBinConv.vhd(73)</a><!@TM:1521569697> | Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd:59:10:59:11:@W:CD638:@XP_MSG">corefifo_grayToBinConv.vhd(59)</a><!@TM:1521569697> | Signal i is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_graytobinconv.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_doubleSync.vhd:31:7:31:68:@N:CD630:@XP_MSG">corefifo_doubleSync.vhd(31)</a><!@TM:1521569697> | Synthesizing corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_doublesync.translated.
Post processing for corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_doublesync.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd:32:7:32:71:@N:CD630:@XP_MSG">corefifo_grayToBinConv.vhd(32)</a><!@TM:1521569697> | Synthesizing corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_graytobinconv.translated.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd:73:36:73:37:@W:CD434:@XP_MSG">corefifo_grayToBinConv.vhd(73)</a><!@TM:1521569697> | Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd:59:10:59:11:@W:CD638:@XP_MSG">corefifo_grayToBinConv.vhd(59)</a><!@TM:1521569697> | Signal i is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_graytobinconv.translated
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_doubleSync.vhd:31:7:31:68:@N:CD630:@XP_MSG">corefifo_doubleSync.vhd(31)</a><!@TM:1521569697> | Synthesizing corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_doublesync.translated.
Post processing for corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_doublesync.translated
Post processing for corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo_async.translated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:191:10:191:18:@W:CL240:@XP_MSG">corefifo_async.vhd(191)</a><!@TM:1521569697> | Signal re_top_p is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:179:10:179:27:@W:CL240:@XP_MSG">corefifo_async.vhd(179)</a><!@TM:1521569697> | Signal almostemptyi_fwft is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:876:6:876:8:@W:CL169:@XP_MSG">corefifo_async.vhd(876)</a><!@TM:1521569697> | Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:876:6:876:8:@W:CL169:@XP_MSG">corefifo_async.vhd(876)</a><!@TM:1521569697> | Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:852:6:852:8:@W:CL169:@XP_MSG">corefifo_async.vhd(852)</a><!@TM:1521569697> | Pruning unused register rptr_gray_fwft_3(7 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:852:6:852:8:@W:CL169:@XP_MSG">corefifo_async.vhd(852)</a><!@TM:1521569697> | Pruning unused register rptr_fwft_3(7 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:774:6:774:8:@W:CL169:@XP_MSG">corefifo_async.vhd(774)</a><!@TM:1521569697> | Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:774:6:774:8:@W:CL169:@XP_MSG">corefifo_async.vhd(774)</a><!@TM:1521569697> | Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:759:6:759:8:@W:CL169:@XP_MSG">corefifo_async.vhd(759)</a><!@TM:1521569697> | Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:759:6:759:8:@W:CL169:@XP_MSG">corefifo_async.vhd(759)</a><!@TM:1521569697> | Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:746:6:746:8:@W:CL169:@XP_MSG">corefifo_async.vhd(746)</a><!@TM:1521569697> | Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:696:6:696:8:@W:CL169:@XP_MSG">corefifo_async.vhd(696)</a><!@TM:1521569697> | Pruning unused register rptr_bin_sync2_fwft_3(7 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:683:3:683:24:@W:CL168:@XP_MSG">corefifo_async.vhd(683)</a><!@TM:1521569697> | Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:669:3:669:21:@W:CL168:@XP_MSG">corefifo_async.vhd(669)</a><!@TM:1521569697> | Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:945:6:945:8:@W:CL111:@XP_MSG">corefifo_async.vhd(945)</a><!@TM:1521569697> | All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:945:6:945:8:@W:CL111:@XP_MSG">corefifo_async.vhd(945)</a><!@TM:1521569697> | All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:945:6:945:8:@W:CL111:@XP_MSG">corefifo_async.vhd(945)</a><!@TM:1521569697> | All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:945:6:945:8:@W:CL111:@XP_MSG">corefifo_async.vhd(945)</a><!@TM:1521569697> | All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:945:6:945:8:@W:CL111:@XP_MSG">corefifo_async.vhd(945)</a><!@TM:1521569697> | All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:945:6:945:8:@W:CL111:@XP_MSG">corefifo_async.vhd(945)</a><!@TM:1521569697> | All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:945:6:945:8:@W:CL111:@XP_MSG">corefifo_async.vhd(945)</a><!@TM:1521569697> | All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:945:6:945:8:@W:CL111:@XP_MSG">corefifo_async.vhd(945)</a><!@TM:1521569697> | All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:876:6:876:8:@W:CL111:@XP_MSG">corefifo_async.vhd(876)</a><!@TM:1521569697> | All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:876:6:876:8:@W:CL111:@XP_MSG">corefifo_async.vhd(876)</a><!@TM:1521569697> | All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:876:6:876:8:@W:CL111:@XP_MSG">corefifo_async.vhd(876)</a><!@TM:1521569697> | All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:876:6:876:8:@W:CL111:@XP_MSG">corefifo_async.vhd(876)</a><!@TM:1521569697> | All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:876:6:876:8:@W:CL111:@XP_MSG">corefifo_async.vhd(876)</a><!@TM:1521569697> | All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:876:6:876:8:@W:CL111:@XP_MSG">corefifo_async.vhd(876)</a><!@TM:1521569697> | All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:876:6:876:8:@W:CL111:@XP_MSG">corefifo_async.vhd(876)</a><!@TM:1521569697> | All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:876:6:876:8:@W:CL111:@XP_MSG">corefifo_async.vhd(876)</a><!@TM:1521569697> | All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:655:6:655:8:@W:CL260:@XP_MSG">corefifo_async.vhd(655)</a><!@TM:1521569697> | Pruning register bit 0 of rptr_bin_sync2(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
Post processing for corefifo_lib.clock_domain_buffer_clock_domain_buffer_0_corefifo.translated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:532:10:532:25:@W:CL240:@XP_MSG">COREFIFO.vhd(532)</a><!@TM:1521569697> | Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:530:10:530:26:@W:CL240:@XP_MSG">COREFIFO.vhd(530)</a><!@TM:1521569697> | Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:527:10:527:26:@W:CL240:@XP_MSG">COREFIFO.vhd(527)</a><!@TM:1521569697> | Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:526:10:526:26:@W:CL240:@XP_MSG">COREFIFO.vhd(526)</a><!@TM:1521569697> | Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:525:10:525:27:@W:CL240:@XP_MSG">COREFIFO.vhd(525)</a><!@TM:1521569697> | Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:524:10:524:27:@W:CL240:@XP_MSG">COREFIFO.vhd(524)</a><!@TM:1521569697> | Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:445:10:445:26:@W:CL240:@XP_MSG">COREFIFO.vhd(445)</a><!@TM:1521569697> | Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:444:10:444:27:@W:CL240:@XP_MSG">COREFIFO.vhd(444)</a><!@TM:1521569697> | Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:1241:6:1241:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1241)</a><!@TM:1521569697> | Pruning unused register RDATA_ext_r1_2(3 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:1227:6:1227:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1227)</a><!@TM:1521569697> | Pruning unused register RDATA_ext_r_2(3 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:1143:6:1143:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1143)</a><!@TM:1521569697> | Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:1143:6:1143:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1143)</a><!@TM:1521569697> | Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:1143:6:1143:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1143)</a><!@TM:1521569697> | Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:1143:6:1143:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1143)</a><!@TM:1521569697> | Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:1143:6:1143:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1143)</a><!@TM:1521569697> | Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:1143:6:1143:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1143)</a><!@TM:1521569697> | Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:1130:6:1130:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1130)</a><!@TM:1521569697> | Pruning unused register fwft_Q_r_2(3 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:1115:6:1115:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1115)</a><!@TM:1521569697> | Pruning unused register RDATA_r2_2(3 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:1101:6:1101:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1101)</a><!@TM:1521569697> | Pruning unused register RDATA_r1_2(3 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:1088:6:1088:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1088)</a><!@TM:1521569697> | Pruning unused register RDATA_r_pre_3(3 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:1043:6:1043:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1043)</a><!@TM:1521569697> | Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:1043:6:1043:8:@W:CL169:@XP_MSG">COREFIFO.vhd(1043)</a><!@TM:1521569697> | Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:643:6:643:8:@W:CL169:@XP_MSG">COREFIFO.vhd(643)</a><!@TM:1521569697> | Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:643:6:643:8:@W:CL169:@XP_MSG">COREFIFO.vhd(643)</a><!@TM:1521569697> | Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:643:6:643:8:@W:CL169:@XP_MSG">COREFIFO.vhd(643)</a><!@TM:1521569697> | Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.</font>
Post processing for work.clock_domain_buffer.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd:34:7:34:12:@N:CD630:@XP_MSG">RX_SM.vhd(34)</a><!@TM:1521569697> | Synthesizing work.rx_sm.behavioral.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd:71:23:71:25:@N:CD231:@XP_MSG">RX_SM.vhd(71)</a><!@TM:1521569697> | Using onehot encoding for type rx_state_type. For example, enumeration idle is mapped to "100000".
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd:115:8:115:22:@N:CD364:@XP_MSG">RX_SM.vhd(115)</a><!@TM:1521569697> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd:105:50:105:69:@W:CD434:@XP_MSG">RX_SM.vhd(105)</a><!@TM:1521569697> | Signal i_rx_packet_end_all in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd:229:16:229:29:@N:CD364:@XP_MSG">RX_SM.vhd(229)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd:256:16:256:24:@N:CD364:@XP_MSG">RX_SM.vhd(256)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd:257:16:257:29:@N:CD364:@XP_MSG">RX_SM.vhd(257)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd:300:16:300:24:@N:CD364:@XP_MSG">RX_SM.vhd(300)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd:301:16:301:29:@N:CD364:@XP_MSG">RX_SM.vhd(301)</a><!@TM:1521569697> | Removing redundant assignment.
Post processing for work.rx_sm.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\BitDetector.vhd:40:7:40:18:@N:CD630:@XP_MSG">BitDetector.vhd(40)</a><!@TM:1521569697> | Synthesizing work.bitdetector.behavioral.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\BitDetector.vhd:78:10:78:26:@N:CD364:@XP_MSG">BitDetector.vhd(78)</a><!@TM:1521569697> | Removing redundant assignment.
Post processing for work.bitdetector.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd:44:7:44:29:@N:CD630:@XP_MSG">ManchesDecoder_Adapter.vhd(44)</a><!@TM:1521569697> | Synthesizing work.manchesdecoder_adapter.v1.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd:239:25:239:32:@W:CG296:@XP_MSG">ManchesDecoder_Adapter.vhd(239)</a><!@TM:1521569697> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd:243:38:243:50:@W:CG290:@XP_MSG">ManchesDecoder_Adapter.vhd(243)</a><!@TM:1521569697> | Referenced variable clock_adjust is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd:251:26:251:33:@W:CG296:@XP_MSG">ManchesDecoder_Adapter.vhd(251)</a><!@TM:1521569697> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd:255:38:255:50:@W:CG290:@XP_MSG">ManchesDecoder_Adapter.vhd(255)</a><!@TM:1521569697> | Referenced variable clock_adjust is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd:89:9:89:20:@W:CD638:@XP_MSG">ManchesDecoder_Adapter.vhd(89)</a><!@TM:1521569697> | Signal imanches_in is undriven. Either assign the signal a value or remove the signal declaration.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd:40:7:40:23:@N:CD630:@XP_MSG">IdleLineDetector.vhd(40)</a><!@TM:1521569697> | Synthesizing work.idlelinedetector.behavioral.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd:85:10:85:24:@N:CD364:@XP_MSG">IdleLineDetector.vhd(85)</a><!@TM:1521569697> | Removing redundant assignment.
Post processing for work.idlelinedetector.behavioral
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd:103:4:103:6:@W:CL169:@XP_MSG">IdleLineDetector.vhd(103)</a><!@TM:1521569697> | Pruning unused register prbs_gen_reg_4(15 downto 0). Make sure that there are no unused intermediate registers.</font>
Post processing for work.manchesdecoder_adapter.v1
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd:106:4:106:6:@W:CL169:@XP_MSG">ManchesDecoder_Adapter.vhd(106)</a><!@TM:1521569697> | Pruning unused register manches_Transition_d_3(3 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd:106:4:106:6:@W:CL265:@XP_MSG">ManchesDecoder_Adapter.vhd(106)</a><!@TM:1521569697> | Removing unused bit 3 of decoder_Transition_d_4(3 downto 0). Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd:106:4:106:6:@W:CL271:@XP_MSG">ManchesDecoder_Adapter.vhd(106)</a><!@TM:1521569697> | Pruning unused bits 7 to 1 of decoder_ShiftReg_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd:106:4:106:6:@W:CL271:@XP_MSG">ManchesDecoder_Adapter.vhd(106)</a><!@TM:1521569697> | Pruning unused bits 7 to 1 of manches_ShiftReg_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd:253:4:253:6:@W:CL113:@XP_MSG">ManchesDecoder_Adapter.vhd(253)</a><!@TM:1521569697> | Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd:241:4:241:6:@W:CL113:@XP_MSG">ManchesDecoder_Adapter.vhd(241)</a><!@TM:1521569697> | Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder_Adapter.vhd:216:6:216:8:@W:CL113:@XP_MSG">ManchesDecoder_Adapter.vhd(216)</a><!@TM:1521569697> | Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
Post processing for work.manchesdecoder2.v1
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesEncoder2.vhd:40:7:40:22:@N:CD630:@XP_MSG">ManchesEncoder2.vhd(40)</a><!@TM:1521569697> | Synthesizing work.manchesencoder2.behavioral.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd:47:7:47:18:@N:CD630:@XP_MSG">Edge_Detect.vhd(47)</a><!@TM:1521569697> | Synthesizing work.edge_detect.behavioral.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd:97:6:97:15:@N:CD364:@XP_MSG">Edge_Detect.vhd(97)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd:98:6:98:18:@N:CD364:@XP_MSG">Edge_Detect.vhd(98)</a><!@TM:1521569697> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd:88:14:88:21:@W:CG296:@XP_MSG">Edge_Detect.vhd(88)</a><!@TM:1521569697> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd:93:34:93:40:@W:CG290:@XP_MSG">Edge_Detect.vhd(93)</a><!@TM:1521569697> | Referenced variable clk_en is not in sensitivity list.</font>
Post processing for work.edge_detect.behavioral
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd:90:4:90:6:@W:CL271:@XP_MSG">Edge_Detect.vhd(90)</a><!@TM:1521569697> | Pruning unused bits 7 to 4 of sig_out_d_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd:90:4:90:6:@W:CL113:@XP_MSG">Edge_Detect.vhd(90)</a><!@TM:1521569697> | Feedback mux created for signal sig_out_d[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd:90:4:90:6:@W:CL113:@XP_MSG">Edge_Detect.vhd(90)</a><!@TM:1521569697> | Feedback mux created for signal sig_clr_sync[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Edge_Detect.vhd:90:4:90:6:@W:CL279:@XP_MSG">Edge_Detect.vhd(90)</a><!@TM:1521569697> | Pruning register bits 3 to 2 of sig_clr_sync(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Jabber_SM.vhd:49:7:49:16:@N:CD630:@XP_MSG">Jabber_SM.vhd(49)</a><!@TM:1521569697> | Synthesizing work.jabber_sm.behavioral.
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Jabber_SM.vhd:78:27:78:29:@N:CD233:@XP_MSG">Jabber_SM.vhd(78)</a><!@TM:1521569697> | Using sequential encoding for type jabber_state_type.
Post processing for work.jabber_sm.behavioral
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Nib2Ser_SM.vhd:49:7:49:17:@N:CD630:@XP_MSG">Nib2Ser_SM.vhd(49)</a><!@TM:1521569697> | Synthesizing work.nib2ser_sm.behavioral.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Nib2Ser_SM.vhd:80:23:80:25:@N:CD231:@XP_MSG">Nib2Ser_SM.vhd(80)</a><!@TM:1521569697> | Using onehot encoding for type tx_state_type. For example, enumeration idle is mapped to "100000".
Post processing for work.nib2ser_sm.behavioral
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Nib2Ser_SM.vhd:94:4:94:6:@W:CL169:@XP_MSG">Nib2Ser_SM.vhd(94)</a><!@TM:1521569697> | Pruning unused register nibble_cntr_11(11 downto 0). Make sure that there are no unused intermediate registers.</font>
Post processing for work.manchesencoder2.behavioral
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesEncoder2.vhd:113:37:113:53:@W:CL168:@XP_MSG">ManchesEncoder2.vhd(113)</a><!@TM:1521569697> | Removing instance COLLISION_DETECT_INT_SYNC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesEncoder2.vhd:230:6:230:8:@W:CL271:@XP_MSG">ManchesEncoder2.vhd(230)</a><!@TM:1521569697> | Pruning unused bits 7 to 2 of Jabber_detect_2MII_clr_d_2(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesEncoder2.vhd:196:6:196:8:@W:CL271:@XP_MSG">ManchesEncoder2.vhd(196)</a><!@TM:1521569697> | Pruning unused bits 7 to 2 of col_detect_2MII_clr_d_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd:48:7:48:12:@N:CD630:@XP_MSG">uP_if.vhd(48)</a><!@TM:1521569697> | Synthesizing work.up_if.behavioral.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd:184:8:184:20:@N:CD364:@XP_MSG">uP_if.vhd(184)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd:214:10:214:30:@N:CD364:@XP_MSG">uP_if.vhd(214)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd:215:10:215:24:@N:CD364:@XP_MSG">uP_if.vhd(215)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd:216:10:216:25:@N:CD364:@XP_MSG">uP_if.vhd(216)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd:217:10:217:29:@N:CD364:@XP_MSG">uP_if.vhd(217)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd:242:12:242:27:@N:CD364:@XP_MSG">uP_if.vhd(242)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd:243:12:243:23:@N:CD364:@XP_MSG">uP_if.vhd(243)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd:244:12:244:26:@N:CD364:@XP_MSG">uP_if.vhd(244)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd:245:12:245:33:@N:CD364:@XP_MSG">uP_if.vhd(245)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd:266:8:266:19:@N:CD364:@XP_MSG">uP_if.vhd(266)</a><!@TM:1521569697> | Removing redundant assignment.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd:273:19:273:26:@W:CG296:@XP_MSG">uP_if.vhd(273)</a><!@TM:1521569697> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd:289:28:289:42:@W:CG290:@XP_MSG">uP_if.vhd(289)</a><!@TM:1521569697> | Referenced variable i_int_mask_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd:291:28:291:38:@W:CG290:@XP_MSG">uP_if.vhd(291)</a><!@TM:1521569697> | Referenced variable status_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd:285:28:285:39:@W:CG290:@XP_MSG">uP_if.vhd(285)</a><!@TM:1521569697> | Referenced variable control_reg is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd:295:28:295:49:@W:CG290:@XP_MSG">uP_if.vhd(295)</a><!@TM:1521569697> | Referenced variable i_mii_mux_control_reg is not in sensitivity list.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd:40:7:40:17:@N:CD630:@XP_MSG">Interrupts.vhd(40)</a><!@TM:1521569697> | Synthesizing work.interrupts.behavioral.
Post processing for work.interrupts.behavioral
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd:191:6:191:8:@W:CL169:@XP_MSG">Interrupts.vhd(191)</a><!@TM:1521569697> | Pruning unused register iINT_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd:191:6:191:8:@W:CL111:@XP_MSG">Interrupts.vhd(191)</a><!@TM:1521569697> | All reachable assignments to iint_reg(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd:191:6:191:8:@W:CL111:@XP_MSG">Interrupts.vhd(191)</a><!@TM:1521569697> | All reachable assignments to iint_reg(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd:191:6:191:8:@W:CL111:@XP_MSG">Interrupts.vhd(191)</a><!@TM:1521569697> | All reachable assignments to iint_reg(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
Post processing for work.up_if.behavioral
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd:276:8:276:10:@W:CL117:@XP_MSG">uP_if.vhd(276)</a><!@TM:1521569697> | Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:17:7:17:20:@N:CD630:@XP_MSG">MII_DataCheck.vhd(17)</a><!@TM:1521569697> | Synthesizing work.mii_datacheck.behavioral.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:55:34:55:36:@N:CD231:@XP_MSG">MII_DataCheck.vhd(55)</a><!@TM:1521569697> | Using onehot encoding for type mii_datacheck_state_type. For example, enumeration idle is mapped to "10000000".
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:90:8:90:26:@N:CD364:@XP_MSG">MII_DataCheck.vhd(90)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:151:14:151:28:@N:CD364:@XP_MSG">MII_DataCheck.vhd(151)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:152:14:152:25:@N:CD364:@XP_MSG">MII_DataCheck.vhd(152)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:153:14:153:23:@N:CD364:@XP_MSG">MII_DataCheck.vhd(153)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:154:14:154:31:@N:CD364:@XP_MSG">MII_DataCheck.vhd(154)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:157:14:157:29:@N:CD364:@XP_MSG">MII_DataCheck.vhd(157)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:177:14:177:28:@N:CD364:@XP_MSG">MII_DataCheck.vhd(177)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:178:14:178:25:@N:CD364:@XP_MSG">MII_DataCheck.vhd(178)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:179:14:179:23:@N:CD364:@XP_MSG">MII_DataCheck.vhd(179)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:180:14:180:31:@N:CD364:@XP_MSG">MII_DataCheck.vhd(180)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:183:14:183:29:@N:CD364:@XP_MSG">MII_DataCheck.vhd(183)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:236:14:236:28:@N:CD364:@XP_MSG">MII_DataCheck.vhd(236)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:237:14:237:25:@N:CD364:@XP_MSG">MII_DataCheck.vhd(237)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:238:14:238:23:@N:CD364:@XP_MSG">MII_DataCheck.vhd(238)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:239:14:239:31:@N:CD364:@XP_MSG">MII_DataCheck.vhd(239)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:242:14:242:29:@N:CD364:@XP_MSG">MII_DataCheck.vhd(242)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:283:18:283:27:@N:CD364:@XP_MSG">MII_DataCheck.vhd(283)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:296:14:296:28:@N:CD364:@XP_MSG">MII_DataCheck.vhd(296)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:297:14:297:25:@N:CD364:@XP_MSG">MII_DataCheck.vhd(297)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:298:14:298:23:@N:CD364:@XP_MSG">MII_DataCheck.vhd(298)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:299:14:299:31:@N:CD364:@XP_MSG">MII_DataCheck.vhd(299)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:302:14:302:29:@N:CD364:@XP_MSG">MII_DataCheck.vhd(302)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:335:18:335:32:@N:CD364:@XP_MSG">MII_DataCheck.vhd(335)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:350:14:350:25:@N:CD364:@XP_MSG">MII_DataCheck.vhd(350)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:351:14:351:23:@N:CD364:@XP_MSG">MII_DataCheck.vhd(351)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:352:14:352:31:@N:CD364:@XP_MSG">MII_DataCheck.vhd(352)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:355:14:355:29:@N:CD364:@XP_MSG">MII_DataCheck.vhd(355)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:369:18:369:33:@N:CD364:@XP_MSG">MII_DataCheck.vhd(369)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:403:18:403:33:@N:CD364:@XP_MSG">MII_DataCheck.vhd(403)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:410:14:410:25:@N:CD364:@XP_MSG">MII_DataCheck.vhd(410)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:411:14:411:23:@N:CD364:@XP_MSG">MII_DataCheck.vhd(411)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:412:14:412:31:@N:CD364:@XP_MSG">MII_DataCheck.vhd(412)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:415:14:415:29:@N:CD364:@XP_MSG">MII_DataCheck.vhd(415)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:426:14:426:29:@N:CD364:@XP_MSG">MII_DataCheck.vhd(426)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:434:14:434:29:@N:CD364:@XP_MSG">MII_DataCheck.vhd(434)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:441:10:441:24:@N:CD604:@XP_MSG">MII_DataCheck.vhd(441)</a><!@TM:1521569697> | OTHERS clause is not synthesized.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CRC16x4_Generator.vhd:18:7:18:24:@N:CD630:@XP_MSG">CRC16x4_Generator.vhd(18)</a><!@TM:1521569697> | Synthesizing work.crc16x4_generator.imp_crc.
Post processing for work.crc16x4_generator.imp_crc
<font color=#A52A2A>@W:<a href="@W:CL113:@XP_HELP">CL113</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CRC16x4_Generator.vhd:53:6:53:8:@W:CL113:@XP_MSG">CRC16x4_Generator.vhd(53)</a><!@TM:1521569697> | Feedback mux created for signal lfsr_q[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.</font>
Post processing for work.mii_datacheck.behavioral
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:100:6:100:8:@W:CL169:@XP_MSG">MII_DataCheck.vhd(100)</a><!@TM:1521569697> | Pruning unused register crc_gen_13. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:100:6:100:8:@W:CL169:@XP_MSG">MII_DataCheck.vhd(100)</a><!@TM:1521569697> | Pruning unused register crc_gen_reset_15. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:100:6:100:8:@W:CL169:@XP_MSG">MII_DataCheck.vhd(100)</a><!@TM:1521569697> | Pruning unused register Compare_nibble_29(3 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:71:24:71:46:@W:CL168:@XP_MSG">MII_DataCheck.vhd(71)</a><!@TM:1521569697> | Removing instance CRC_GEN_INST because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:100:6:100:8:@W:CL265:@XP_MSG">MII_DataCheck.vhd(100)</a><!@TM:1521569697> | Removing unused bit 9 of byte_cntr_13(9 downto 0). Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:86:4:86:6:@W:CL111:@XP_MSG">MII_DataCheck.vhd(86)</a><!@TM:1521569697> | All reachable assignments to PacketLength_bytes(0) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:86:4:86:6:@W:CL111:@XP_MSG">MII_DataCheck.vhd(86)</a><!@TM:1521569697> | All reachable assignments to PacketLength_bytes(1) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:86:4:86:6:@W:CL111:@XP_MSG">MII_DataCheck.vhd(86)</a><!@TM:1521569697> | All reachable assignments to PacketLength_bytes(2) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:86:4:86:6:@W:CL111:@XP_MSG">MII_DataCheck.vhd(86)</a><!@TM:1521569697> | All reachable assignments to PacketLength_bytes(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:86:4:86:6:@W:CL111:@XP_MSG">MII_DataCheck.vhd(86)</a><!@TM:1521569697> | All reachable assignments to PacketLength_bytes(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:86:4:86:6:@W:CL111:@XP_MSG">MII_DataCheck.vhd(86)</a><!@TM:1521569697> | All reachable assignments to PacketLength_bytes(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:86:4:86:6:@W:CL111:@XP_MSG">MII_DataCheck.vhd(86)</a><!@TM:1521569697> | All reachable assignments to PacketLength_bytes(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:86:4:86:6:@W:CL111:@XP_MSG">MII_DataCheck.vhd(86)</a><!@TM:1521569697> | All reachable assignments to PacketLength_bytes(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:86:4:86:6:@W:CL111:@XP_MSG">MII_DataCheck.vhd(86)</a><!@TM:1521569697> | All reachable assignments to PacketLength_bytes(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:86:4:86:6:@W:CL111:@XP_MSG">MII_DataCheck.vhd(86)</a><!@TM:1521569697> | All reachable assignments to PacketLength_bytes(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd:17:7:17:18:@N:CD630:@XP_MSG">MII_DataGen.vhd(17)</a><!@TM:1521569697> | Synthesizing work.mii_datagen.behavioral.
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd:61:32:61:34:@N:CD231:@XP_MSG">MII_DataGen.vhd(61)</a><!@TM:1521569697> | Using onehot encoding for type mii_datagen_state_type. For example, enumeration idle is mapped to "10000000".
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd:101:8:101:26:@N:CD364:@XP_MSG">MII_DataGen.vhd(101)</a><!@TM:1521569697> | Removing redundant assignment.
@N:<a href="@N:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd:335:10:335:24:@N:CD604:@XP_MSG">MII_DataGen.vhd(335)</a><!@TM:1521569697> | OTHERS clause is not synthesized.
Post processing for work.mii_datagen.behavioral
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd:112:6:112:8:@W:CL169:@XP_MSG">MII_DataGen.vhd(112)</a><!@TM:1521569697> | Pruning unused register crc_gen_8. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd:112:6:112:8:@W:CL169:@XP_MSG">MII_DataGen.vhd(112)</a><!@TM:1521569697> | Pruning unused register crc_gen_reset_9. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd:82:24:82:46:@W:CL168:@XP_MSG">MII_DataGen.vhd(82)</a><!@TM:1521569697> | Removing instance CRC_GEN_INST because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd:112:6:112:8:@W:CL265:@XP_MSG">MII_DataGen.vhd(112)</a><!@TM:1521569697> | Removing unused bit 9 of byte_cntr_10(9 downto 0). Either assign all bits or reduce the width of the signal.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd:97:4:97:6:@W:CL111:@XP_MSG">MII_DataGen.vhd(97)</a><!@TM:1521569697> | All reachable assignments to PacketLength_bytes(0) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd:97:4:97:6:@W:CL111:@XP_MSG">MII_DataGen.vhd(97)</a><!@TM:1521569697> | All reachable assignments to PacketLength_bytes(1) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd:97:4:97:6:@W:CL111:@XP_MSG">MII_DataGen.vhd(97)</a><!@TM:1521569697> | All reachable assignments to PacketLength_bytes(2) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd:97:4:97:6:@W:CL111:@XP_MSG">MII_DataGen.vhd(97)</a><!@TM:1521569697> | All reachable assignments to PacketLength_bytes(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd:97:4:97:6:@W:CL111:@XP_MSG">MII_DataGen.vhd(97)</a><!@TM:1521569697> | All reachable assignments to PacketLength_bytes(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd:97:4:97:6:@W:CL111:@XP_MSG">MII_DataGen.vhd(97)</a><!@TM:1521569697> | All reachable assignments to PacketLength_bytes(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd:97:4:97:6:@W:CL111:@XP_MSG">MII_DataGen.vhd(97)</a><!@TM:1521569697> | All reachable assignments to PacketLength_bytes(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd:97:4:97:6:@W:CL111:@XP_MSG">MII_DataGen.vhd(97)</a><!@TM:1521569697> | All reachable assignments to PacketLength_bytes(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd:97:4:97:6:@W:CL111:@XP_MSG">MII_DataGen.vhd(97)</a><!@TM:1521569697> | All reachable assignments to PacketLength_bytes(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
<font color=#A52A2A>@W:<a href="@W:CL111:@XP_HELP">CL111</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd:97:4:97:6:@W:CL111:@XP_MSG">MII_DataGen.vhd(97)</a><!@TM:1521569697> | All reachable assignments to PacketLength_bytes(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\TriDebounce.vhd:22:7:22:18:@N:CD630:@XP_MSG">TriDebounce.vhd(22)</a><!@TM:1521569697> | Synthesizing work.tridebounce.behavioral.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Debounce.vhd:22:7:22:15:@N:CD630:@XP_MSG">Debounce.vhd(22)</a><!@TM:1521569697> | Synthesizing work.debounce.behavioral.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Debounce.vhd:47:17:47:24:@W:CG296:@XP_MSG">Debounce.vhd(47)</a><!@TM:1521569697> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Debounce.vhd:52:11:52:22:@W:CG290:@XP_MSG">Debounce.vhd(52)</a><!@TM:1521569697> | Referenced variable debounce_in is not in sensitivity list.</font>
Post processing for work.debounce.behavioral
Post processing for work.tridebounce.behavioral
Post processing for work.commsfpga_top.behavioral
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:56:6:56:26:@W:CL240:@XP_MSG">CommsFPGA_top.vhd(56)</a><!@TM:1521569697> | Signal SIMonly_force_jabber is floating; a simulation mismatch is possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL168:@XP_HELP">CL168</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:352:32:352:48:@W:CL168:@XP_MSG">CommsFPGA_top.vhd(352)</a><!@TM:1521569697> | Removing instance TRIPLE_DEBOUNCE_INST because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:312:4:312:6:@W:CL169:@XP_MSG">CommsFPGA_top.vhd(312)</a><!@TM:1521569697> | Pruning unused register q_3(23 downto 0). Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:303:4:303:6:@W:CL169:@XP_MSG">CommsFPGA_top.vhd(303)</a><!@TM:1521569697> | Pruning unused register random_data_bit_2. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL265:@XP_HELP">CL265</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:340:4:340:6:@W:CL265:@XP_MSG">CommsFPGA_top.vhd(340)</a><!@TM:1521569697> | Removing unused bit 2 of ClkDivider(2 downto 0). Either assign all bits or reduce the width of the signal.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som\CommsFPGA_CCC_0\m2s010_som_CommsFPGA_CCC_0_FCCC.vhd:8:7:8:38:@N:CD630:@XP_MSG">m2s010_som_CommsFPGA_CCC_0_FCCC.vhd(8)</a><!@TM:1521569697> | Synthesizing work.m2s010_som_commsfpga_ccc_0_fccc.def_arch.
Post processing for work.m2s010_som_commsfpga_ccc_0_fccc.def_arch
Post processing for work.m2s010_som.rtl
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd:112:6:112:8:@N:CL201:@XP_MSG">MII_DataGen.vhd(112)</a><!@TM:1521569697> | Trying to extract state machine for register MII_DATAGEN_STATE.
Extracted state machine for register MII_DATAGEN_STATE
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd:24:4:24:13:@N:CL159:@XP_MSG">MII_DataGen.vhd(24)</a><!@TM:1521569697> | Input count_clr is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataGen.vhd:27:4:27:26:@N:CL159:@XP_MSG">MII_DataGen.vhd(27)</a><!@TM:1521569697> | Input Increment_Packet_Count is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:100:6:100:8:@N:CL201:@XP_MSG">MII_DataCheck.vhd(100)</a><!@TM:1521569697> | Trying to extract state machine for register MII_DATACHECK_STATE.
Extracted state machine for register MII_DATACHECK_STATE
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\MII_DataCheck.vhd:26:4:26:21:@N:CL159:@XP_MSG">MII_DataCheck.vhd(26)</a><!@TM:1521569697> | Input rx_packet_end_all is unused.
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd:47:4:47:14:@W:CL247:@XP_MSG">Interrupts.vhd(47)</a><!@TM:1521569697> | Input port bit 7 of apb3_wdata(7 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd:47:4:47:14:@W:CL246:@XP_MSG">Interrupts.vhd(47)</a><!@TM:1521569697> | Input port bits 5 to 4 of apb3_wdata(7 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd:53:4:53:16:@W:CL247:@XP_MSG">Interrupts.vhd(53)</a><!@TM:1521569697> | Input port bit 7 of int_mask_reg(7 downto 0) is unused </font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd:53:4:53:16:@W:CL246:@XP_MSG">Interrupts.vhd(53)</a><!@TM:1521569697> | Input port bits 5 to 4 of int_mask_reg(7 downto 0) are unused. Assign logic for all port bits or change the input port size.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Interrupts.vhd:43:4:43:10:@N:CL159:@XP_MSG">Interrupts.vhd(43)</a><!@TM:1521569697> | Input clk16x is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\uP_if.vhd:50:4:50:7:@N:CL159:@XP_MSG">uP_if.vhd(50)</a><!@TM:1521569697> | Input rst is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Nib2Ser_SM.vhd:94:4:94:6:@N:CL201:@XP_MSG">Nib2Ser_SM.vhd(94)</a><!@TM:1521569697> | Trying to extract state machine for register TX_STATE.
Extracted state machine for register TX_STATE
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Nib2Ser_SM.vhd:53:4:53:13:@N:CL159:@XP_MSG">Nib2Ser_SM.vhd(53)</a><!@TM:1521569697> | Input idle_line is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Jabber_SM.vhd:91:4:91:6:@N:CL201:@XP_MSG">Jabber_SM.vhd(91)</a><!@TM:1521569697> | Trying to extract state machine for register JABBER_STATE.
Extracted state machine for register JABBER_STATE
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd:118:6:118:8:@W:CL190:@XP_MSG">IdleLineDetector.vhd(118)</a><!@TM:1521569697> | Optimizing register bit prbs_gen_hold(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd:118:6:118:8:@W:CL260:@XP_MSG">IdleLineDetector.vhd(118)</a><!@TM:1521569697> | Pruning register bit 15 of prbs_gen_hold(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd:118:6:118:8:@W:CL190:@XP_MSG">IdleLineDetector.vhd(118)</a><!@TM:1521569697> | Optimizing register bit prbs_gen_hold(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd:118:6:118:8:@W:CL260:@XP_MSG">IdleLineDetector.vhd(118)</a><!@TM:1521569697> | Pruning register bit 14 of prbs_gen_hold(14 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd:118:6:118:8:@W:CL190:@XP_MSG">IdleLineDetector.vhd(118)</a><!@TM:1521569697> | Optimizing register bit prbs_gen_hold(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd:118:6:118:8:@W:CL260:@XP_MSG">IdleLineDetector.vhd(118)</a><!@TM:1521569697> | Pruning register bit 13 of prbs_gen_hold(13 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd:118:6:118:8:@N:CL201:@XP_MSG">IdleLineDetector.vhd(118)</a><!@TM:1521569697> | Trying to extract state machine for register Idle_Debug_SM.
Extracted state machine for register Idle_Debug_SM
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd:118:6:118:8:@W:CL190:@XP_MSG">IdleLineDetector.vhd(118)</a><!@TM:1521569697> | Optimizing register bit prbs_gen_hold(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd:118:6:118:8:@W:CL260:@XP_MSG">IdleLineDetector.vhd(118)</a><!@TM:1521569697> | Pruning register bit 12 of prbs_gen_hold(12 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\IdleLineDetector.vhd:49:4:49:13:@N:CL159:@XP_MSG">IdleLineDetector.vhd(49)</a><!@TM:1521569697> | Input TX_Enable is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\RX_SM.vhd:146:6:146:8:@N:CL201:@XP_MSG">RX_SM.vhd(146)</a><!@TM:1521569697> | Trying to extract state machine for register RX_STATE.
Extracted state machine for register RX_STATE
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\corefifo_async.vhd:81:6:81:12:@N:CL159:@XP_MSG">corefifo_async.vhd(81)</a><!@TM:1521569697> | Input re_top is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd:24:4:24:9:@N:CL159:@XP_MSG">CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_ram_wrapper.vhd(24)</a><!@TM:1521569697> | Input CLOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\CLOCK_DOMAIN_BUFFER\CLOCK_DOMAIN_BUFFER_0\rtl\vhdl\core\COREFIFO.vhd:109:6:109:11:@N:CL159:@XP_MSG">COREFIFO.vhd(109)</a><!@TM:1521569697> | Input MEMRD is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\ManchesDecoder2.vhd:113:4:113:6:@N:CL201:@XP_MSG">ManchesDecoder2.vhd(113)</a><!@TM:1521569697> | Trying to extract state machine for register FIFO_Read_SM.
Extracted state machine for register FIFO_Read_SM
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:24:4:24:13:@N:CL159:@XP_MSG">Phy_Mux.vhd(24)</a><!@TM:1521569697> | Input Clk_25MHz is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:26:4:26:23:@N:CL159:@XP_MSG">Phy_Mux.vhd(26)</a><!@TM:1521569697> | Input MII_MUX_control_reg is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:47:4:47:10:@N:CL159:@XP_MSG">Phy_Mux.vhd(47)</a><!@TM:1521569697> | Input F_RXER is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:62:4:62:9:@N:CL159:@XP_MSG">Phy_Mux.vhd(62)</a><!@TM:1521569697> | Input H_MDI is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:81:4:81:9:@N:CL159:@XP_MSG">Phy_Mux.vhd(81)</a><!@TM:1521569697> | Input D_MDI is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:89:4:89:9:@N:CL159:@XP_MSG">Phy_Mux.vhd(89)</a><!@TM:1521569697> | Input T_TXD is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\Phy_Mux.vhd:90:4:90:10:@N:CL159:@XP_MSG">Phy_Mux.vhd(90)</a><!@TM:1521569697> | Input T_TXEN is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:296:6:296:8:@N:CL201:@XP_MSG">mdio_slave_interface.vhd(296)</a><!@TM:1521569697> | Trying to extract state machine for register slave_state.
Extracted state machine for register slave_state
State machine has 9 reachable states with original encodings of:
   000000001
   000000010
   000000100
   000001000
   000010000
   000100000
   001000000
   010000000
   100000000
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:26:3:26:19:@N:CL159:@XP_MSG">mdio_slave_interface.vhd(26)</a><!@TM:1521569697> | Input PMAD_link_status is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:27:3:27:20:@N:CL159:@XP_MSG">mdio_slave_interface.vhd(27)</a><!@TM:1521569697> | Input PMAD_fault_status is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\mdio_slave_interface.vhd:28:3:28:18:@N:CL159:@XP_MSG">mdio_slave_interface.vhd(28)</a><!@TM:1521569697> | Input PMAD_jabber_det is unused.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:382:4:382:6:@W:CL190:@XP_MSG">CommsFPGA_top.vhd(382)</a><!@TM:1521569697> | Optimizing register bit gen_data_delay(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:382:4:382:6:@W:CL190:@XP_MSG">CommsFPGA_top.vhd(382)</a><!@TM:1521569697> | Optimizing register bit gen_data_delay(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:382:4:382:6:@W:CL190:@XP_MSG">CommsFPGA_top.vhd(382)</a><!@TM:1521569697> | Optimizing register bit gen_data_delay(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:382:4:382:6:@W:CL190:@XP_MSG">CommsFPGA_top.vhd(382)</a><!@TM:1521569697> | Optimizing register bit gen_data_delay(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:382:4:382:6:@W:CL190:@XP_MSG">CommsFPGA_top.vhd(382)</a><!@TM:1521569697> | Optimizing register bit gen_data_delay(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:382:4:382:6:@W:CL190:@XP_MSG">CommsFPGA_top.vhd(382)</a><!@TM:1521569697> | Optimizing register bit gen_data_delay(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:382:4:382:6:@W:CL190:@XP_MSG">CommsFPGA_top.vhd(382)</a><!@TM:1521569697> | Optimizing register bit gen_data_delay(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:382:4:382:6:@W:CL190:@XP_MSG">CommsFPGA_top.vhd(382)</a><!@TM:1521569697> | Optimizing register bit gen_data_delay(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:382:4:382:6:@W:CL190:@XP_MSG">CommsFPGA_top.vhd(382)</a><!@TM:1521569697> | Optimizing register bit gen_data_delay(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:382:4:382:6:@W:CL190:@XP_MSG">CommsFPGA_top.vhd(382)</a><!@TM:1521569697> | Optimizing register bit gen_data_delay(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:382:4:382:6:@W:CL190:@XP_MSG">CommsFPGA_top.vhd(382)</a><!@TM:1521569697> | Optimizing register bit gen_data_delay(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:382:4:382:6:@W:CL190:@XP_MSG">CommsFPGA_top.vhd(382)</a><!@TM:1521569697> | Optimizing register bit gen_data_delay(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:382:4:382:6:@W:CL190:@XP_MSG">CommsFPGA_top.vhd(382)</a><!@TM:1521569697> | Optimizing register bit gen_data_delay(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:382:4:382:6:@W:CL190:@XP_MSG">CommsFPGA_top.vhd(382)</a><!@TM:1521569697> | Optimizing register bit gen_data_delay(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:382:4:382:6:@W:CL279:@XP_MSG">CommsFPGA_top.vhd(382)</a><!@TM:1521569697> | Pruning register bits 23 to 10 of gen_data_delay(23 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\hdl\CommsFPGA_top.vhd:72:6:72:17:@N:CL159:@XP_MSG">CommsFPGA_top.vhd(72)</a><!@TM:1521569697> | Input DEBOUNCE_IN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:75:0:75:5:@N:CL159:@XP_MSG">coreapb3.vhd(75)</a><!@TM:1521569697> | Input IADDR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:76:0:76:7:@N:CL159:@XP_MSG">coreapb3.vhd(76)</a><!@TM:1521569697> | Input PRESETN is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:77:0:77:4:@N:CL159:@XP_MSG">coreapb3.vhd(77)</a><!@TM:1521569697> | Input PCLK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:108:0:108:8:@N:CL159:@XP_MSG">coreapb3.vhd(108)</a><!@TM:1521569697> | Input PRDATAS1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:109:0:109:8:@N:CL159:@XP_MSG">coreapb3.vhd(109)</a><!@TM:1521569697> | Input PRDATAS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:110:0:110:8:@N:CL159:@XP_MSG">coreapb3.vhd(110)</a><!@TM:1521569697> | Input PRDATAS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:111:0:111:8:@N:CL159:@XP_MSG">coreapb3.vhd(111)</a><!@TM:1521569697> | Input PRDATAS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:112:0:112:8:@N:CL159:@XP_MSG">coreapb3.vhd(112)</a><!@TM:1521569697> | Input PRDATAS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:113:0:113:8:@N:CL159:@XP_MSG">coreapb3.vhd(113)</a><!@TM:1521569697> | Input PRDATAS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:114:0:114:8:@N:CL159:@XP_MSG">coreapb3.vhd(114)</a><!@TM:1521569697> | Input PRDATAS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:115:0:115:8:@N:CL159:@XP_MSG">coreapb3.vhd(115)</a><!@TM:1521569697> | Input PRDATAS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:116:0:116:8:@N:CL159:@XP_MSG">coreapb3.vhd(116)</a><!@TM:1521569697> | Input PRDATAS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:117:0:117:9:@N:CL159:@XP_MSG">coreapb3.vhd(117)</a><!@TM:1521569697> | Input PRDATAS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:118:0:118:9:@N:CL159:@XP_MSG">coreapb3.vhd(118)</a><!@TM:1521569697> | Input PRDATAS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:119:0:119:9:@N:CL159:@XP_MSG">coreapb3.vhd(119)</a><!@TM:1521569697> | Input PRDATAS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:120:0:120:9:@N:CL159:@XP_MSG">coreapb3.vhd(120)</a><!@TM:1521569697> | Input PRDATAS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:121:0:121:9:@N:CL159:@XP_MSG">coreapb3.vhd(121)</a><!@TM:1521569697> | Input PRDATAS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:122:0:122:9:@N:CL159:@XP_MSG">coreapb3.vhd(122)</a><!@TM:1521569697> | Input PRDATAS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:125:0:125:8:@N:CL159:@XP_MSG">coreapb3.vhd(125)</a><!@TM:1521569697> | Input PREADYS1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:126:0:126:8:@N:CL159:@XP_MSG">coreapb3.vhd(126)</a><!@TM:1521569697> | Input PREADYS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:127:0:127:8:@N:CL159:@XP_MSG">coreapb3.vhd(127)</a><!@TM:1521569697> | Input PREADYS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:128:0:128:8:@N:CL159:@XP_MSG">coreapb3.vhd(128)</a><!@TM:1521569697> | Input PREADYS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:129:0:129:8:@N:CL159:@XP_MSG">coreapb3.vhd(129)</a><!@TM:1521569697> | Input PREADYS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:130:0:130:8:@N:CL159:@XP_MSG">coreapb3.vhd(130)</a><!@TM:1521569697> | Input PREADYS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:131:0:131:8:@N:CL159:@XP_MSG">coreapb3.vhd(131)</a><!@TM:1521569697> | Input PREADYS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:132:0:132:8:@N:CL159:@XP_MSG">coreapb3.vhd(132)</a><!@TM:1521569697> | Input PREADYS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:133:0:133:8:@N:CL159:@XP_MSG">coreapb3.vhd(133)</a><!@TM:1521569697> | Input PREADYS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:134:0:134:9:@N:CL159:@XP_MSG">coreapb3.vhd(134)</a><!@TM:1521569697> | Input PREADYS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:135:0:135:9:@N:CL159:@XP_MSG">coreapb3.vhd(135)</a><!@TM:1521569697> | Input PREADYS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:136:0:136:9:@N:CL159:@XP_MSG">coreapb3.vhd(136)</a><!@TM:1521569697> | Input PREADYS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:137:0:137:9:@N:CL159:@XP_MSG">coreapb3.vhd(137)</a><!@TM:1521569697> | Input PREADYS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:138:0:138:9:@N:CL159:@XP_MSG">coreapb3.vhd(138)</a><!@TM:1521569697> | Input PREADYS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:139:0:139:9:@N:CL159:@XP_MSG">coreapb3.vhd(139)</a><!@TM:1521569697> | Input PREADYS15 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:142:0:142:9:@N:CL159:@XP_MSG">coreapb3.vhd(142)</a><!@TM:1521569697> | Input PSLVERRS1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:143:0:143:9:@N:CL159:@XP_MSG">coreapb3.vhd(143)</a><!@TM:1521569697> | Input PSLVERRS2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:144:0:144:9:@N:CL159:@XP_MSG">coreapb3.vhd(144)</a><!@TM:1521569697> | Input PSLVERRS3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:145:0:145:9:@N:CL159:@XP_MSG">coreapb3.vhd(145)</a><!@TM:1521569697> | Input PSLVERRS4 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:146:0:146:9:@N:CL159:@XP_MSG">coreapb3.vhd(146)</a><!@TM:1521569697> | Input PSLVERRS5 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:147:0:147:9:@N:CL159:@XP_MSG">coreapb3.vhd(147)</a><!@TM:1521569697> | Input PSLVERRS6 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:148:0:148:9:@N:CL159:@XP_MSG">coreapb3.vhd(148)</a><!@TM:1521569697> | Input PSLVERRS7 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:149:0:149:9:@N:CL159:@XP_MSG">coreapb3.vhd(149)</a><!@TM:1521569697> | Input PSLVERRS8 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:150:0:150:9:@N:CL159:@XP_MSG">coreapb3.vhd(150)</a><!@TM:1521569697> | Input PSLVERRS9 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:151:0:151:10:@N:CL159:@XP_MSG">coreapb3.vhd(151)</a><!@TM:1521569697> | Input PSLVERRS10 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:152:0:152:10:@N:CL159:@XP_MSG">coreapb3.vhd(152)</a><!@TM:1521569697> | Input PSLVERRS11 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:153:0:153:10:@N:CL159:@XP_MSG">coreapb3.vhd(153)</a><!@TM:1521569697> | Input PSLVERRS12 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:154:0:154:10:@N:CL159:@XP_MSG">coreapb3.vhd(154)</a><!@TM:1521569697> | Input PSLVERRS13 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:155:0:155:10:@N:CL159:@XP_MSG">coreapb3.vhd(155)</a><!@TM:1521569697> | Input PSLVERRS14 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:156:0:156:10:@N:CL159:@XP_MSG">coreapb3.vhd(156)</a><!@TM:1521569697> | Input PSLVERRS15 is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreConfigP\7.0.105\rtl\vhdl\core\coreconfigp.vhd:517:8:517:10:@N:CL201:@XP_MSG">coreconfigp.vhd(517)</a><!@TM:1521569697> | Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1521569697> | Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1521569697> | Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1521569697> | Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
<font color=#A52A2A>@W:<a href="@W:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@W:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1521569697> | Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@N:CL201:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1521569697> | Trying to extract state machine for register sm2_state.
Extracted state machine for register sm2_state
State machine has 2 reachable states with original encodings of:
   000
   001
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:CL201:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1521569697> | Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:CL201:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1521569697> | Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:CL201:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1521569697> | Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:CL201:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1521569697> | Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:CL201:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1521569697> | Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:96:4:96:13:@N:CL159:@XP_MSG">coreresetp.vhd(96)</a><!@TM:1521569697> | Input CLK_LTSSM is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:123:4:123:13:@N:CL159:@XP_MSG">coreresetp.vhd(123)</a><!@TM:1521569697> | Input FPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:126:4:126:19:@N:CL159:@XP_MSG">coreresetp.vhd(126)</a><!@TM:1521569697> | Input SDIF0_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:135:4:135:19:@N:CL159:@XP_MSG">coreresetp.vhd(135)</a><!@TM:1521569697> | Input SDIF1_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:139:4:139:19:@N:CL159:@XP_MSG">coreresetp.vhd(139)</a><!@TM:1521569697> | Input SDIF2_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:143:4:143:19:@N:CL159:@XP_MSG">coreresetp.vhd(143)</a><!@TM:1521569697> | Input SDIF3_SPLL_LOCK is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:157:4:157:14:@N:CL159:@XP_MSG">coreresetp.vhd(157)</a><!@TM:1521569697> | Input SDIF0_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:158:4:158:16:@N:CL159:@XP_MSG">coreresetp.vhd(158)</a><!@TM:1521569697> | Input SDIF0_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:159:4:159:16:@N:CL159:@XP_MSG">coreresetp.vhd(159)</a><!@TM:1521569697> | Input SDIF0_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:160:4:160:14:@N:CL159:@XP_MSG">coreresetp.vhd(160)</a><!@TM:1521569697> | Input SDIF1_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:161:4:161:16:@N:CL159:@XP_MSG">coreresetp.vhd(161)</a><!@TM:1521569697> | Input SDIF1_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:162:4:162:16:@N:CL159:@XP_MSG">coreresetp.vhd(162)</a><!@TM:1521569697> | Input SDIF1_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:163:4:163:14:@N:CL159:@XP_MSG">coreresetp.vhd(163)</a><!@TM:1521569697> | Input SDIF2_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:164:4:164:16:@N:CL159:@XP_MSG">coreresetp.vhd(164)</a><!@TM:1521569697> | Input SDIF2_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:165:4:165:16:@N:CL159:@XP_MSG">coreresetp.vhd(165)</a><!@TM:1521569697> | Input SDIF2_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:166:4:166:14:@N:CL159:@XP_MSG">coreresetp.vhd(166)</a><!@TM:1521569697> | Input SDIF3_PSEL is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:167:4:167:16:@N:CL159:@XP_MSG">coreresetp.vhd(167)</a><!@TM:1521569697> | Input SDIF3_PWRITE is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:168:4:168:16:@N:CL159:@XP_MSG">coreresetp.vhd(168)</a><!@TM:1521569697> | Input SDIF3_PRDATA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:174:4:174:22:@N:CL159:@XP_MSG">coreresetp.vhd(174)</a><!@TM:1521569697> | Input SOFT_EXT_RESET_OUT is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:175:4:175:18:@N:CL159:@XP_MSG">coreresetp.vhd(175)</a><!@TM:1521569697> | Input SOFT_RESET_F2M is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:176:4:176:17:@N:CL159:@XP_MSG">coreresetp.vhd(176)</a><!@TM:1521569697> | Input SOFT_M3_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:177:4:177:34:@N:CL159:@XP_MSG">coreresetp.vhd(177)</a><!@TM:1521569697> | Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:178:4:178:24:@N:CL159:@XP_MSG">coreresetp.vhd(178)</a><!@TM:1521569697> | Input SOFT_FDDR_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:179:4:179:24:@N:CL159:@XP_MSG">coreresetp.vhd(179)</a><!@TM:1521569697> | Input SOFT_SDIF0_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:180:4:180:25:@N:CL159:@XP_MSG">coreresetp.vhd(180)</a><!@TM:1521569697> | Input SOFT_SDIF0_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:181:4:181:24:@N:CL159:@XP_MSG">coreresetp.vhd(181)</a><!@TM:1521569697> | Input SOFT_SDIF1_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:182:4:182:25:@N:CL159:@XP_MSG">coreresetp.vhd(182)</a><!@TM:1521569697> | Input SOFT_SDIF1_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:183:4:183:24:@N:CL159:@XP_MSG">coreresetp.vhd(183)</a><!@TM:1521569697> | Input SOFT_SDIF2_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:184:4:184:25:@N:CL159:@XP_MSG">coreresetp.vhd(184)</a><!@TM:1521569697> | Input SOFT_SDIF2_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:185:4:185:24:@N:CL159:@XP_MSG">coreresetp.vhd(185)</a><!@TM:1521569697> | Input SOFT_SDIF3_PHY_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:186:4:186:25:@N:CL159:@XP_MSG">coreresetp.vhd(186)</a><!@TM:1521569697> | Input SOFT_SDIF3_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:190:4:190:27:@N:CL159:@XP_MSG">coreresetp.vhd(190)</a><!@TM:1521569697> | Input SOFT_SDIF0_0_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:191:4:191:27:@N:CL159:@XP_MSG">coreresetp.vhd(191)</a><!@TM:1521569697> | Input SOFT_SDIF0_1_CORE_RESET is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som\m2s010_som.vhd:43:8:43:20:@N:CL159:@XP_MSG">m2s010_som.vhd(43)</a><!@TM:1521569697> | Input MII_DBG_PHYn is unused.
<font color=#A52A2A>@W:<a href="@W:CL158:@XP_HELP">CL158</a> : <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\component\work\m2s010_som\m2s010_som.vhd:92:8:92:19:@W:CL158:@XP_MSG">m2s010_som.vhd(92)</a><!@TM:1521569697> | Inout GPIO_1_BIDI is unused</font>

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 111MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 20 14:14:57 2018

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1521569697> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 20 14:14:57 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 20 14:14:57 2018

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016</a>
@N: : <!@TM:1521569699> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Mar 20 14:14:59 2018

###########################################################]
Pre-mapping Report

# Tue Mar 20 14:14:59 2018

<a name=mapperReport5></a>Synopsys Generic Technology Pre-mapping, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1521569700> | No constraint file specified. 
Linked File: <a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_12\m2s010_som_scck.rpt:@XP_FILE">m2s010_som_scck.rpt</a>
Printing clock  summary report in "C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_12\m2s010_som_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1521569700> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1521569700> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 117MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 117MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 117MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 117MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:BN132:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1521569700> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:BN132:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1521569700> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\mii_datagen.vhd:112:6:112:8:@W:MO129:@XP_MSG">mii_datagen.vhd(112)</a><!@TM:1521569700> | Sequential instance CommsFPGA_top_0.TEST_DATA_GENERATER_INST.i_MII_TX_EN is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:781:8:781:10:@W:MO129:@XP_MSG">coreresetp.vhd(781)</a><!@TM:1521569700> | Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@W:MO129:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1521569700> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@W:MO129:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1521569700> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@W:MO129:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1521569700> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@W:MO129:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1521569700> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\phy_mux.vhd:148:10:148:14:@W:MO129:@XP_MSG">phy_mux.vhd(148)</a><!@TM:1521569700> | Sequential instance CommsFPGA_top_0.Phy_Mux_Inst.D_MDO is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\phy_mux.vhd:148:10:148:14:@W:MO129:@XP_MSG">phy_mux.vhd(148)</a><!@TM:1521569700> | Sequential instance CommsFPGA_top_0.Phy_Mux_Inst.D_MDO_EN is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\phy_mux.vhd:148:10:148:14:@W:MO129:@XP_MSG">phy_mux.vhd(148)</a><!@TM:1521569700> | Sequential instance CommsFPGA_top_0.Phy_Mux_Inst.H_MDO is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\phy_mux.vhd:148:10:148:14:@W:MO129:@XP_MSG">phy_mux.vhd(148)</a><!@TM:1521569700> | Sequential instance CommsFPGA_top_0.Phy_Mux_Inst.H_MDO_EN is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\phy_mux.vhd:148:10:148:14:@W:MO129:@XP_MSG">phy_mux.vhd(148)</a><!@TM:1521569700> | Sequential instance CommsFPGA_top_0.Phy_Mux_Inst.MAC_MII_COL is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\phy_mux.vhd:148:10:148:14:@W:MO129:@XP_MSG">phy_mux.vhd(148)</a><!@TM:1521569700> | Sequential instance CommsFPGA_top_0.Phy_Mux_Inst.MAC_MII_RX_ER is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:781:8:781:10:@W:MO129:@XP_MSG">coreresetp.vhd(781)</a><!@TM:1521569700> | Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@W:MO129:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1521569700> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@W:MO129:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1521569700> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@W:MO129:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1521569700> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@W:MO129:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1521569700> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@W:MO129:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1521569700> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@W:MO129:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1521569700> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@W:MO129:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1521569700> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@W:MO129:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1521569700> | Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1331:8:1331:10:@W:MO129:@XP_MSG">coreresetp.vhd(1331)</a><!@TM:1521569700> | Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.</font>
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\edge_detect.vhd:78:4:78:6:@W:MO129:@XP_MSG">edge_detect.vhd(78)</a><!@TM:1521569700> | Sequential instance CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.MII_RX_DATA_FAIL_INT_SYNC.sig_edge_detect is reduced to a combinational gate by constant propagation.</font>
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\commsfpga_top.vhd:401:40:401:56:@N:BN115:@XP_MSG">commsfpga_top.vhd(401)</a><!@TM:1521569700> | Removing instance TEST_DATA_GENERATER_INST (in view: work.CommsFPGA_top(behavioral)) of type view:work.MII_DataGen(behavioral) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\commsfpga_top.vhd:422:38:422:56:@N:BN115:@XP_MSG">commsfpga_top.vhd(422)</a><!@TM:1521569700> | Removing instance TEST_DATA_CHECKER_INST (in view: work.CommsFPGA_top(behavioral)) of type view:work.MII_DataCheck(behavioral) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\mii_datagen.vhd:112:6:112:8:@N:BN362:@XP_MSG">mii_datagen.vhd(112)</a><!@TM:1521569700> | Removing sequential instance i_MII_TX_D[3:0] (in view: work.MII_DataGen(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:528:8:528:10:@N:BN362:@XP_MSG">coreconfigp.vhd(528)</a><!@TM:1521569700> | Removing sequential instance FDDR_PENABLE_0 (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:528:8:528:10:@N:BN362:@XP_MSG">coreconfigp.vhd(528)</a><!@TM:1521569700> | Removing sequential instance SDIF0_PENABLE_0 (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:528:8:528:10:@N:BN362:@XP_MSG">coreconfigp.vhd(528)</a><!@TM:1521569700> | Removing sequential instance SDIF1_PENABLE_0 (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:528:8:528:10:@N:BN362:@XP_MSG">coreconfigp.vhd(528)</a><!@TM:1521569700> | Removing sequential instance SDIF2_PENABLE_0 (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:528:8:528:10:@N:BN362:@XP_MSG">coreconfigp.vhd(528)</a><!@TM:1521569700> | Removing sequential instance SDIF3_PENABLE_0 (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@N:BN362:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1521569700> | Removing sequential instance EXT_RESET_OUT_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1521569700> | Removing sequential instance DDR_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1521569700> | Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1521569700> | Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1521569700> | Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1521569700> | Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1521569700> | Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1521569700> | Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1521569700> | Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1521569700> | Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1521569700> | Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1521569700> | Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_async.vhd:945:6:945:8:@N:BN362:@XP_MSG">corefifo_async.vhd(945)</a><!@TM:1521569700> | Removing sequential instance afull_r (in view: corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_async.vhd:876:6:876:8:@N:BN362:@XP_MSG">corefifo_async.vhd(876)</a><!@TM:1521569700> | Removing sequential instance underflow_r (in view: corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_async.vhd:945:6:945:8:@N:BN362:@XP_MSG">corefifo_async.vhd(945)</a><!@TM:1521569700> | Removing sequential instance overflow_r (in view: corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@N:BN362:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1521569700> | Removing sequential instance sm2_state[0:1] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1521569700> | Removing sequential instance SDIF_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1521569700> | Removing sequential instance sdif0_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1521569700> | Removing sequential instance sdif1_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1521569700> | Removing sequential instance sdif2_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1521569700> | Removing sequential instance sdif3_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:792:8:792:10:@N:BN362:@XP_MSG">coreresetp.vhd(792)</a><!@TM:1521569700> | Removing sequential instance sm2_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:803:8:803:10:@N:BN362:@XP_MSG">coreresetp.vhd(803)</a><!@TM:1521569700> | Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:814:8:814:10:@N:BN362:@XP_MSG">coreresetp.vhd(814)</a><!@TM:1521569700> | Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:825:8:825:10:@N:BN362:@XP_MSG">coreresetp.vhd(825)</a><!@TM:1521569700> | Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:836:8:836:10:@N:BN362:@XP_MSG">coreresetp.vhd(836)</a><!@TM:1521569700> | Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:792:8:792:10:@N:BN362:@XP_MSG">coreresetp.vhd(792)</a><!@TM:1521569700> | Removing sequential instance sm2_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:803:8:803:10:@N:BN362:@XP_MSG">coreresetp.vhd(803)</a><!@TM:1521569700> | Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:814:8:814:10:@N:BN362:@XP_MSG">coreresetp.vhd(814)</a><!@TM:1521569700> | Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:825:8:825:10:@N:BN362:@XP_MSG">coreresetp.vhd(825)</a><!@TM:1521569700> | Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:836:8:836:10:@N:BN362:@XP_MSG">coreresetp.vhd(836)</a><!@TM:1521569700> | Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=69  set on top level netlist m2s010_som

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                                                                 Requested     Requested     Clock        Clock                   Clock
Clock                                                                 Frequency     Period        Type         Group                   Load 
--------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top|BIT_CLK_inferred_clock                                  100.0 MHz     10.000        inferred     Inferred_clkgroup_6     103  
CommsFPGA_top|ClkDivider_inferred_clock[1]                            100.0 MHz     10.000        inferred     Inferred_clkgroup_2     91   
System                                                                100.0 MHz     10.000        system       system_clkgroup         14   
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                100.0 MHz     10.000        inferred     Inferred_clkgroup_8     206  
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                100.0 MHz     10.000        inferred     Inferred_clkgroup_5     31   
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       100.0 MHz     10.000        inferred     Inferred_clkgroup_1     113  
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_4     31   
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     109  
m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock                          100.0 MHz     10.000        inferred     Inferred_clkgroup_7     302  
m2s010_som|I2C_0_SCL_F2M                                              100.0 MHz     10.000        inferred     Inferred_clkgroup_3     1    
============================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT532:@XP_HELP">MT532</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\edge_detect.vhd:78:4:78:6:@W:MT532:@XP_MSG">edge_detect.vhd(78)</a><!@TM:1521569700> | Found signal identified as System clock which controls 14 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.COLLISION_DETECT_INT_SYNC.sig_edge_detect.  Using this clock, which has no specified timing constraint, can adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:517:8:517:10:@W:MT530:@XP_MSG">coreconfigp.vhd(517)</a><!@TM:1521569700> | Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\edge_detect.vhd:90:4:90:6:@W:MT530:@XP_MSG">edge_detect.vhd(90)</a><!@TM:1521569700> | Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 113 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.COLLISION_DETECT_INT_SYNC.sig_out_d[3:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\edge_detect.vhd:90:4:90:6:@W:MT530:@XP_MSG">edge_detect.vhd(90)</a><!@TM:1521569700> | Found inferred clock CommsFPGA_top|ClkDivider_inferred_clock[1] which controls 91 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.COLLISION_DETECT_MII_GEN.sig_out_d[3:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd:2047:0:2047:14:@W:MT530:@XP_MSG">m2s010_som_sb_mss.vhd(2047)</a><!@TM:1521569700> | Found inferred clock m2s010_som|I2C_0_SCL_F2M which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1519:8:1519:10:@W:MT530:@XP_MSG">coreresetp.vhd(1519)</a><!@TM:1521569700> | Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\manchesencoder2.vhd:145:4:145:6:@W:MT530:@XP_MSG">manchesencoder2.vhd(145)</a><!@TM:1521569700> | Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 31 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.MANCHESTER_OUT. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\nib2ser_sm.vhd:94:4:94:6:@W:MT530:@XP_MSG">nib2ser_sm.vhd(94)</a><!@TM:1521569700> | Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 103 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.NIBBLE_TO_SERIAL_SM_INST.TX_STATE[0:5]. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\mdio_slave_interface.vhd:296:6:296:8:@W:MT530:@XP_MSG">mdio_slave_interface.vhd(296)</a><!@TM:1521569700> | Found inferred clock m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock which controls 302 sequential elements including CommsFPGA_top_0.MDIO_SLAVE_INST.md_transfer_cnt_reset. This clock has no specified timing constraint which may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\idlelinedetector.vhd:78:4:78:6:@W:MT530:@XP_MSG">idlelinedetector.vhd(78)</a><!@TM:1521569700> | Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 206 sequential elements including CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[15:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1521569700> | Writing default property annotation file C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_12\m2s010_som.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 145MB)

Encoding state machine Idle_Debug_SM[0:4] (in view: work.IdleLineDetector_1(behavioral))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine TX_STATE[0:5] (in view: work.Nib2Ser_SM(behavioral))
original code -> new code
   000001 -> 000000
   000010 -> 000011
   000100 -> 000101
   001000 -> 001001
   010000 -> 010001
   100000 -> 100001
Encoding state machine JABBER_STATE[0:2] (in view: work.Jabber_SM(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine Idle_Debug_SM[0:4] (in view: work.IdleLineDetector_0(behavioral))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
Encoding state machine RX_STATE[0:5] (in view: work.RX_SM(behavioral))
original code -> new code
   000001 -> 000000
   000010 -> 000011
   000100 -> 000101
   001000 -> 001001
   010000 -> 010001
   100000 -> 100001
Encoding state machine FIFO_Read_SM[0:4] (in view: work.ManchesDecoder2(v1))
original code -> new code
   0000 -> 00000
   0001 -> 00011
   0010 -> 00101
   0011 -> 01001
   0100 -> 10001
Encoding state machine slave_state[0:8] (in view: work.mdio_slave_interface(translated))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine state[0:2] (in view: work.CoreConfigP(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine sm0_state[0:6] (in view: work.CoreResetP(rtl))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569700> | Removing sequential instance paddr[11] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569700> | Removing sequential instance pwdata[16] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569700> | Removing sequential instance pwdata[17] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569700> | Removing sequential instance pwdata[18] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569700> | Removing sequential instance pwdata[19] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569700> | Removing sequential instance pwdata[20] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569700> | Removing sequential instance pwdata[21] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569700> | Removing sequential instance pwdata[22] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569700> | Removing sequential instance pwdata[23] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569700> | Removing sequential instance pwdata[24] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569700> | Removing sequential instance pwdata[25] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569700> | Removing sequential instance pwdata[26] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569700> | Removing sequential instance pwdata[27] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569700> | Removing sequential instance pwdata[28] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569700> | Removing sequential instance pwdata[29] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569700> | Removing sequential instance pwdata[30] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569700> | Removing sequential instance pwdata[31] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_doublesync.vhd:84:6:84:8:@N:BN362:@XP_MSG">corefifo_doublesync.vhd(84)</a><!@TM:1521569700> | Removing sequential instance sync_out_xhdl1[0] (in view: corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_doubleSync_0_7(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_doublesync.vhd:84:6:84:8:@N:BN362:@XP_MSG">corefifo_doublesync.vhd(84)</a><!@TM:1521569700> | Removing sequential instance sync_int[0] (in view: corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_doubleSync_0_7(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\edge_detect.vhd:90:4:90:6:@N:BN362:@XP_MSG">edge_detect.vhd(90)</a><!@TM:1521569700> | Removing sequential instance sig_clr_sync[1] (in view: work.Edge_Detect_1(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\edge_detect.vhd:90:4:90:6:@N:BN362:@XP_MSG">edge_detect.vhd(90)</a><!@TM:1521569700> | Removing sequential instance sig_clr_sync[0] (in view: work.Edge_Detect_1(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 145MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Mar 20 14:15:00 2018

###########################################################]
Map & Optimize Report

# Tue Mar 20 14:15:00 2018

<a name=mapperReport7></a>Synopsys Generic Technology Mapper, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1521569704> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1521569704> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:894:8:894:10:@W:BN132:@XP_MSG">coreresetp.vhd(894)</a><!@TM:1521569704> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:883:8:883:10:@W:BN132:@XP_MSG">coreresetp.vhd(883)</a><!@TM:1521569704> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:872:8:872:10:@W:BN132:@XP_MSG">coreresetp.vhd(872)</a><!@TM:1521569704> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:850:8:850:10:@W:BN132:@XP_MSG">coreresetp.vhd(850)</a><!@TM:1521569704> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:883:8:883:10:@W:BN132:@XP_MSG">coreresetp.vhd(883)</a><!@TM:1521569704> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:894:8:894:10:@W:BN132:@XP_MSG">coreresetp.vhd(894)</a><!@TM:1521569704> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:872:8:872:10:@W:BN132:@XP_MSG">coreresetp.vhd(872)</a><!@TM:1521569704> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:861:8:861:10:@W:BN132:@XP_MSG">coreresetp.vhd(861)</a><!@TM:1521569704> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1495:8:1495:10:@W:BN132:@XP_MSG">coreresetp.vhd(1495)</a><!@TM:1521569704> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1471:8:1471:10:@W:BN132:@XP_MSG">coreresetp.vhd(1471)</a><!@TM:1521569704> | Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\edge_detect.vhd:90:4:90:6:@N:BN362:@XP_MSG">edge_detect.vhd(90)</a><!@TM:1521569704> | Removing sequential instance MII_RX_DATA_FAIL_INT_SYNC.sig_clr_sync[1:0] (in view: work.Interrupts(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\manchesencoder2.vhd:227:4:227:6:@N:BN362:@XP_MSG">manchesencoder2.vhd(227)</a><!@TM:1521569704> | Removing sequential instance Jabber_detect_2MII_clr_d[1:0] (in view: work.ManchesEncoder2(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\manchesencoder2.vhd:193:4:193:6:@N:BN362:@XP_MSG">manchesencoder2.vhd(193)</a><!@TM:1521569704> | Removing sequential instance col_detect_2MII_clr_d[1:0] (in view: work.ManchesEncoder2(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\edge_detect.vhd:78:4:78:6:@N:BN362:@XP_MSG">edge_detect.vhd(78)</a><!@TM:1521569704> | Removing sequential instance JABBER_DETECT_MII_GEN.sig_edge_detect (in view: work.ManchesEncoder2(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\edge_detect.vhd:90:4:90:6:@N:BN362:@XP_MSG">edge_detect.vhd(90)</a><!@TM:1521569704> | Removing sequential instance JABBER_DETECT_MII_GEN.sig_out_d[3:0] (in view: work.ManchesEncoder2(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\edge_detect.vhd:90:4:90:6:@N:BN362:@XP_MSG">edge_detect.vhd(90)</a><!@TM:1521569704> | Removing sequential instance JABBER_DETECT_MII_GEN.sig_clr_sync[1:0] (in view: work.ManchesEncoder2(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\edge_detect.vhd:78:4:78:6:@N:BN362:@XP_MSG">edge_detect.vhd(78)</a><!@TM:1521569704> | Removing sequential instance COLLISION_DETECT_MII_GEN.sig_edge_detect (in view: work.ManchesEncoder2(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\edge_detect.vhd:90:4:90:6:@N:BN362:@XP_MSG">edge_detect.vhd(90)</a><!@TM:1521569704> | Removing sequential instance COLLISION_DETECT_MII_GEN.sig_out_d[3:0] (in view: work.ManchesEncoder2(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\edge_detect.vhd:90:4:90:6:@N:BN362:@XP_MSG">edge_detect.vhd(90)</a><!@TM:1521569704> | Removing sequential instance COLLISION_DETECT_MII_GEN.sig_clr_sync[1:0] (in view: work.ManchesEncoder2(behavioral)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\commsfpga_top.vhd:382:4:382:6:@N:BN362:@XP_MSG">commsfpga_top.vhd(382)</a><!@TM:1521569704> | Removing sequential instance gen_data_delay[9:0] (in view: work.CommsFPGA_top(behavioral)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\edge_detect.vhd:90:4:90:6:@W:MO129:@XP_MSG">edge_detect.vhd(90)</a><!@TM:1521569704> | Sequential instance CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.MII_RX_DATA_FAIL_INT_SYNC.sig_out_d[0] is reduced to a combinational gate by constant propagation.</font>
Encoding state machine Idle_Debug_SM[0:4] (in view: work.IdleLineDetector_1(behavioral))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\idlelinedetector.vhd:78:4:78:6:@N:MO231:@XP_MSG">idlelinedetector.vhd(78)</a><!@TM:1521569704> | Found counter in view:work.IdleLineDetector_1(behavioral) instance idle_line_cntr[15:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\idlelinedetector.vhd:118:6:118:8:@N:MO231:@XP_MSG">idlelinedetector.vhd(118)</a><!@TM:1521569704> | Found counter in view:work.IdleLineDetector_1(behavioral) instance prbs_gen_hold[11:0] 
Encoding state machine TX_STATE[0:5] (in view: work.Nib2Ser_SM(behavioral))
original code -> new code
   000001 -> 000000
   000010 -> 000011
   000100 -> 000101
   001000 -> 001001
   010000 -> 010001
   100000 -> 100001
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\nib2ser_sm.vhd:94:4:94:6:@N:MO231:@XP_MSG">nib2ser_sm.vhd(94)</a><!@TM:1521569704> | Found counter in view:work.Nib2Ser_SM(behavioral) instance IPG_cntr[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\nib2ser_sm.vhd:94:4:94:6:@N:MO231:@XP_MSG">nib2ser_sm.vhd(94)</a><!@TM:1521569704> | Found counter in view:work.Nib2Ser_SM(behavioral) instance Jam_cntr[11:0] 
Encoding state machine JABBER_STATE[0:2] (in view: work.Jabber_SM(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\jabber_sm.vhd:91:4:91:6:@N:MO231:@XP_MSG">jabber_sm.vhd(91)</a><!@TM:1521569704> | Found counter in view:work.Jabber_SM(behavioral) instance UnJab_timer[23:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\jabber_sm.vhd:91:4:91:6:@N:MO231:@XP_MSG">jabber_sm.vhd(91)</a><!@TM:1521569704> | Found counter in view:work.Jabber_SM(behavioral) instance Jabber_cntr[23:0] 
Encoding state machine FIFO_Read_SM[0:4] (in view: work.ManchesDecoder2(v1))
original code -> new code
   0000 -> 00000
   0001 -> 00011
   0010 -> 00101
   0011 -> 01001
   0100 -> 10001
Encoding state machine Idle_Debug_SM[0:4] (in view: work.IdleLineDetector_0(behavioral))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0011 -> 01000
   0100 -> 10000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\idlelinedetector.vhd:78:4:78:6:@N:MO231:@XP_MSG">idlelinedetector.vhd(78)</a><!@TM:1521569704> | Found counter in view:work.IdleLineDetector_0(behavioral) instance idle_line_cntr[15:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\idlelinedetector.vhd:118:6:118:8:@N:MO231:@XP_MSG">idlelinedetector.vhd(118)</a><!@TM:1521569704> | Found counter in view:work.IdleLineDetector_0(behavioral) instance prbs_gen_hold[11:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\bitdetector.vhd:71:4:71:6:@N:MO231:@XP_MSG">bitdetector.vhd(71)</a><!@TM:1521569704> | Found counter in view:work.BitDetector(behavioral) instance bit_detect_timer[15:0] 
Encoding state machine RX_STATE[0:5] (in view: work.RX_SM(behavioral))
original code -> new code
   000001 -> 000000
   000010 -> 000011
   000100 -> 000101
   001000 -> 001001
   010000 -> 010001
   100000 -> 100001
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\rx_sm.vhd:146:6:146:8:@N:MO231:@XP_MSG">rx_sm.vhd(146)</a><!@TM:1521569704> | Found counter in view:work.RX_SM(behavioral) instance long_bit_cntr[15:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\rx_sm.vhd:107:4:107:6:@N:MO231:@XP_MSG">rx_sm.vhd(107)</a><!@TM:1521569704> | Found counter in view:work.RX_SM(behavioral) instance start_bit_cntr[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_async.vhd:831:6:831:8:@N:MO231:@XP_MSG">corefifo_async.vhd(831)</a><!@TM:1521569704> | Found counter in view:corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated) instance rptr[7:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_async.vhd:1011:6:1011:8:@N:MO231:@XP_MSG">corefifo_async.vhd(1011)</a><!@TM:1521569704> | Found counter in view:corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated) instance memraddr_r[6:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_async.vhd:989:6:989:8:@N:MO231:@XP_MSG">corefifo_async.vhd(989)</a><!@TM:1521569704> | Found counter in view:corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated) instance memwaddr_r[5:0] 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_async.vhd:807:6:807:8:@N:MO231:@XP_MSG">corefifo_async.vhd(807)</a><!@TM:1521569704> | Found counter in view:corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated) instance wptr[6:0] 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_doublesync.vhd:84:6:84:8:@N:BN362:@XP_MSG">corefifo_doublesync.vhd(84)</a><!@TM:1521569704> | Removing sequential instance Rd_corefifo_doubleSync.sync_out_xhdl1[0] (in view: corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_doublesync.vhd:84:6:84:8:@N:BN362:@XP_MSG">corefifo_doublesync.vhd(84)</a><!@TM:1521569704> | Removing sequential instance Rd_corefifo_doubleSync.sync_int[0] (in view: corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_doublesync.vhd:84:6:84:8:@A:BN291:@XP_MSG">corefifo_doublesync.vhd(84)</a><!@TM:1521569704> | Boundary register Rd_corefifo_doubleSync.sync_int[0] (in view: corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_async.vhd:831:6:831:8:@N:BN362:@XP_MSG">corefifo_async.vhd(831)</a><!@TM:1521569704> | Removing sequential instance rptr_gray[0] (in view: corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\clock_domain_buffer\clock_domain_buffer_0\rtl\vhdl\core\corefifo_async.vhd:831:6:831:8:@A:BN291:@XP_MSG">corefifo_async.vhd(831)</a><!@TM:1521569704> | Boundary register rptr_gray[0] (in view: corefifo_lib.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_corefifo_async(translated)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\tx_collision_detector2.vhd:110:4:110:6:@N:MO231:@XP_MSG">tx_collision_detector2.vhd(110)</a><!@TM:1521569704> | Found counter in view:work.TX_Collision_Detector2(behavioral) instance clk_count[15:0] 
Encoding state machine slave_state[0:8] (in view: work.mdio_slave_interface(translated))
original code -> new code
   000000001 -> 000000001
   000000010 -> 000000010
   000000100 -> 000000100
   000001000 -> 000001000
   000010000 -> 000010000
   000100000 -> 000100000
   001000000 -> 001000000
   010000000 -> 010000000
   100000000 -> 100000000
Encoding state machine state[0:2] (in view: work.CoreConfigP(rtl))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569704> | Removing sequential instance pwdata[16] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569704> | Removing sequential instance pwdata[17] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569704> | Removing sequential instance pwdata[18] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569704> | Removing sequential instance pwdata[19] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569704> | Removing sequential instance pwdata[20] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569704> | Removing sequential instance pwdata[21] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569704> | Removing sequential instance pwdata[22] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569704> | Removing sequential instance pwdata[23] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569704> | Removing sequential instance pwdata[24] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569704> | Removing sequential instance pwdata[25] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569704> | Removing sequential instance pwdata[26] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569704> | Removing sequential instance pwdata[27] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569704> | Removing sequential instance pwdata[28] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569704> | Removing sequential instance pwdata[29] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569704> | Removing sequential instance pwdata[30] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569704> | Removing sequential instance pwdata[31] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569704> | Removing sequential instance paddr[11] (in view: work.CoreConfigP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@W:MO160:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569704> | Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1521569704> | Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1521569704> | Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1521569704> | Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1521569704> | Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1521569704> | Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1521569704> | Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1521569704> | Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1521569704> | Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1521569704> | Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1521569704> | Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1521569704> | Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1521569704> | Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:622:8:622:10:@W:MO160:@XP_MSG">coreconfigp.vhd(622)</a><!@TM:1521569704> | Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.</font>
Encoding state machine sm0_state[0:6] (in view: work.CoreResetP(rtl))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
@N:<a href="@N:MO231:@XP_HELP">MO231</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1519:8:1519:10:@N:MO231:@XP_MSG">coreresetp.vhd(1519)</a><!@TM:1521569704> | Found counter in view:work.CoreResetP(rtl) instance count_ddr[13:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 149MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 151MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 150MB peak: 151MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 150MB peak: 151MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 151MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 151MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\idlelinedetector.vhd:118:6:118:8:@N:BN362:@XP_MSG">idlelinedetector.vhd(118)</a><!@TM:1521569704> | Removing sequential instance CommsFPGA_top_0.MANCHESTER_DECODER2_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.Idle_Debug_SM[0] (in view: work.m2s010_som(rtl)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\idlelinedetector.vhd:118:6:118:8:@N:BN362:@XP_MSG">idlelinedetector.vhd(118)</a><!@TM:1521569704> | Removing sequential instance CommsFPGA_top_0.MANCHESTER_DECODER2_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.Idle_Debug_SM[1] (in view: work.m2s010_som(rtl)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\idlelinedetector.vhd:118:6:118:8:@N:BN362:@XP_MSG">idlelinedetector.vhd(118)</a><!@TM:1521569704> | Removing sequential instance CommsFPGA_top_0.IDLE_LINE_DETECTOR.Idle_Debug_SM[0] (in view: work.m2s010_som(rtl)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\hdl\idlelinedetector.vhd:118:6:118:8:@N:BN362:@XP_MSG">idlelinedetector.vhd(118)</a><!@TM:1521569704> | Removing sequential instance CommsFPGA_top_0.IDLE_LINE_DETECTOR.Idle_Debug_SM[1] (in view: work.m2s010_som(rtl)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 151MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 159MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -0.42ns		1132 /       890
   2		0h:00m:01s		    -0.82ns		1076 /       890

   3		0h:00m:01s		    -0.42ns		1076 /       890


   4		0h:00m:01s		     0.63ns		1077 /       890
   5		0h:00m:02s		     0.63ns		1077 /       890
   6		0h:00m:02s		     0.63ns		1077 /       890
@N:<a href="@N:MF322:@XP_HELP">MF322</a> : <!@TM:1521569704> | Retiming summary: 0 registers retimed to 0  

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 0 registers retimed to 0

Original and Pipelined registers replaced by retiming :
		None

New registers created by retiming :
		None


		#####   END RETIMING REPORT  #####

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd:341:8:341:10:@N:BN362:@XP_MSG">coreconfigp.vhd(341)</a><!@TM:1521569704> | Removing sequential instance m2s010_som_sb_0.CORECONFIGP_0.paddr[14] (in view: work.m2s010_som(rtl)) because it does not drive other instances.
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1521569704> | Promoting Net CommsFPGA_top_0.MDIO_SLAVE_INST.PMAD_rst_reg on CLKINT  I_185  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1521569704> | Promoting Net m2s010_som_sb_0_MAC_MII_MDC on CLKINT  I_186  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1521569704> | Promoting Net CommsFPGA_top_0.RESET on CLKINT  I_187  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1521569704> | Promoting Net CommsFPGA_top_0.BIT_CLK on CLKINT  I_188  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1521569704> | Promoting Net m2s010_som_sb_0.CORECONFIGP_0_APB_S_PRESET_N on CLKINT  I_189  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1521569704> | Promoting Net m2s010_som_sb_0.CORECONFIGP_0_APB_S_PCLK on CLKINT  I_190  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1521569704> | Promoting Net CommsFPGA_top_0_MAC_MII_RX_CLK on CLKINT  I_191  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1521569704> | Promoting Net CommsFPGA_top_0.long_reset on CLKINT  I_192  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1521569704> | Promoting Net m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_193  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1521569704> | Promoting Net m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc on CLKINT  I_194  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1521569704> | Promoting Net CommsFPGA_top_0.bd_reset_i on CLKINT  I_195  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 158MB peak: 160MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 159MB peak: 160MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 1 clock pin(s) of sequential element(s)
14 gated/generated clock tree(s) driving 906 clock pin(s) of sequential element(s)
0 instances converted, 906 sequential instances remain driven by gated/generated clocks

============================================= Non-Gated/Non-Generated Clocks =============================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                                   
--------------------------------------------------------------------------------------------------------------------------
<a href="@|S:I2C_0_SCL_F2M@|E:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path3==CKID0015@|M:ClockId0015  @XP_NAMES_BY_PROP">ClockId0015 </a>       I2C_0_SCL_F2M       port                   1          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST
==========================================================================================================================
============================================================================================================================================= Gated/Generated Clocks =============================================================================================================================================
Clock Tree ID     Driving Element                                                                             Drive Element Type     Fanout     Sample Instance                                                                                        Explanation                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|E:CommsFPGA_top_0.MDIO_SLAVE_INST.slave_state[8]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                          MSS_060                302        CommsFPGA_top_0.MDIO_SLAVE_INST.slave_state[8]                                                         No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_CCC_0.CCC_INST@|E:CommsFPGA_top_0.IDLE_LINE_DETECTOR.prbs_gen_hold[11]@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       CommsFPGA_CCC_0.CCC_INST                                                                    CCC                    200        CommsFPGA_top_0.IDLE_LINE_DETECTOR.prbs_gen_hold[11]                                                   No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.BIT_CLK@|E:CommsFPGA_top_0.long_reset@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       CommsFPGA_top_0.BIT_CLK                                                                     SLE                    101        CommsFPGA_top_0.long_reset                                                                             No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:m2s010_som_sb_0.CCC_0.CCC_INST@|E:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path1==CKID0004@|M:ClockId0004  @XP_NAMES_BY_PROP">ClockId0004 </a>       m2s010_som_sb_0.CCC_0.CCC_INST                                                              CCC                    101        m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                     No gated clock conversion method for cell cell:work.MSS_060
<a href="@|S:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|E:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path2==CKID0005@|M:ClockId0005  @XP_NAMES_BY_PROP">ClockId0005 </a>       m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                          MSS_060                75         m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                     No gated clock conversion method for cell cell:work.MSS_060
<a href="@|S:CommsFPGA_top_0.ClkDivider[1]@|E:CommsFPGA_top_0.idle_line_s[1]@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006  @XP_NAMES_BY_PROP">ClockId0006 </a>       CommsFPGA_top_0.ClkDivider[1]                                                               SLE                    73         CommsFPGA_top_0.idle_line_s[1]                                                                         No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_CCC_0.CCC_INST@|E:CommsFPGA_top_0.BIT_CLK@|F:@syn_sample_clock_path1==CKID0007@|M:ClockId0007  @XP_NAMES_BY_PROP">ClockId0007 </a>       CommsFPGA_CCC_0.CCC_INST                                                                    CCC                    21         CommsFPGA_top_0.BIT_CLK                                                                                No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:m2s010_som_sb_0.FABOSC_0.I_RCOSC_25_50MHZ@|E:m2s010_som_sb_0.CORERESETP_0.count_ddr[13]@|F:@syn_sample_clock_path==CKID0008@|M:ClockId0008  @XP_NAMES_BY_PROP">ClockId0008 </a>       m2s010_som_sb_0.FABOSC_0.I_RCOSC_25_50MHZ                                                   RCOSC_25_50MHZ         20         m2s010_som_sb_0.CORERESETP_0.count_ddr[13]                                                             No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.COLLISION_DETECTOR_INST.TX_collision_detect@|E:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.COLLISION_DETECT_INT_SYNC.sig_edge_detect@|F:@syn_sample_clock_path==CKID0009@|M:ClockId0009  @XP_NAMES_BY_PROP">ClockId0009 </a>       CommsFPGA_top_0.COLLISION_DETECTOR_INST.TX_collision_detect                                 SLE                    1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.COLLISION_DETECT_INT_SYNC.sig_edge_detect      No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.i_Jabber_detect@|E:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.JABBER_DETECT_INT_SYNC.sig_edge_detect@|F:@syn_sample_clock_path==CKID0010@|M:ClockId0010  @XP_NAMES_BY_PROP">ClockId0010 </a>       CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.i_Jabber_detect                SLE                    1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.JABBER_DETECT_INT_SYNC.sig_edge_detect         No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.MANCHESTER_DECODER2_INST.RECEIVE_STATE_MACHINE_INST.SFD_timeout@|E:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.SFD_TIMEOUT_INT_SYNC.sig_edge_detect@|F:@syn_sample_clock_path==CKID0011@|M:ClockId0011  @XP_NAMES_BY_PROP">ClockId0011 </a>       CommsFPGA_top_0.MANCHESTER_DECODER2_INST.RECEIVE_STATE_MACHINE_INST.SFD_timeout             SLE                    1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.SFD_TIMEOUT_INT_SYNC.sig_edge_detect           No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.MANCHESTER_DECODER2_INST.RECEIVE_STATE_MACHINE_INST.i_rx_packet_end_all@|E:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.RX_PACKET_END_ALL_NEW_SYNC.sig_edge_detect@|F:@syn_sample_clock_path==CKID0012@|M:ClockId0012  @XP_NAMES_BY_PROP">ClockId0012 </a>       CommsFPGA_top_0.MANCHESTER_DECODER2_INST.RECEIVE_STATE_MACHINE_INST.i_rx_packet_end_all     SLE                    1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.RX_PACKET_END_ALL_NEW_SYNC.sig_edge_detect     No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.long_reset@|E:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC.un5_apb3_rst_rs@|F:@syn_sample_clock_path1==CKID0013@|M:ClockId0013  @XP_NAMES_BY_PROP">ClockId0013 </a>       CommsFPGA_top_0.long_reset                                                                  SLE                    1          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC.un5_apb3_rst_rs                              No gated clock conversion method for cell cell:ACG4.SLE    
<a href="@|S:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.REG_READ_PROC.un18_read_reg_en_0@|E:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]@|F:@syn_sample_clock_path==CKID0014@|M:ClockId0014  @XP_NAMES_BY_PROP">ClockId0014 </a>       CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.REG_READ_PROC.un18_read_reg_en_0                   CFG4                   8          CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                                                 No gated clock conversion method for cell cell:ACG4.SLE    
==================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 126MB peak: 160MB)

Writing Analyst data base C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_12\synwork\m2s010_som_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 154MB peak: 160MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1521569704> | Writing EDF file: C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_12\m2s010_som.edn 
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1521569704> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1521569704> | Synopsys Constraint File capacitance units using default value of 1pF  
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 155MB peak: 160MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 154MB peak: 160MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd:66:4:66:12:@W:MT246:@XP_MSG">m2s010_som_sb_fabosc_0_osc.vhd(66)</a><!@TM:1521569704> | Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\gcallsen\documents\githubbf\ppi.soc.fpgav2.0-m2s060\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd:106:4:106:12:@W:MT246:@XP_MSG">m2s010_som_sb_ccc_0_fccc.vhd(106)</a><!@TM:1521569704> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1521569704> | Found inferred clock m2s010_som|I2C_0_SCL_F2M with period 10.00ns. Please declare a user-defined clock on object "p:I2C_0_SCL_F2M"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1521569704> | Found inferred clock m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MAC_MII_MDC"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1521569704> | Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1521569704> | Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1521569704> | Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1521569704> | Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1521569704> | Found inferred clock CommsFPGA_top|ClkDivider_inferred_clock[1] with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.ClkDivider[1]"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1521569704> | Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1521569704> | Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Tue Mar 20 14:15:04 2018
#


Top view:               m2s010_som
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1521569704> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1521569704> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 1.395

                                                                      Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                                                        Frequency     Frequency     Period        Period        Slack     Type         Group              
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top|BIT_CLK_inferred_clock                                  100.0 MHz     135.4 MHz     10.000        7.384         2.616     inferred     Inferred_clkgroup_6
CommsFPGA_top|ClkDivider_inferred_clock[1]                            100.0 MHz     211.8 MHz     10.000        4.722         5.278     inferred     Inferred_clkgroup_2
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock                100.0 MHz     168.2 MHz     10.000        5.945         4.055     inferred     Inferred_clkgroup_8
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock                100.0 MHz     226.8 MHz     10.000        4.410         5.590     inferred     Inferred_clkgroup_5
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                       100.0 MHz     123.9 MHz     10.000        8.071         1.929     inferred     Inferred_clkgroup_1
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     372.7 MHz     10.000        2.683         7.317     inferred     Inferred_clkgroup_4
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                     100.0 MHz     120.9 MHz     10.000        8.272         1.395     inferred     Inferred_clkgroup_0
m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock                          100.0 MHz     208.1 MHz     10.000        4.806         5.194     inferred     Inferred_clkgroup_7
m2s010_som|I2C_0_SCL_F2M                                              100.0 MHz     NA            10.000        NA            NA        inferred     Inferred_clkgroup_3
System                                                                100.0 MHz     890.5 MHz     10.000        1.123         8.877     system       system_clkgroup    
========================================================================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1521569704> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                                                                                |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                           Ending                                                             |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                             System                                                             |  10.000      8.877  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  10.000      6.012  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             CommsFPGA_top|ClkDivider_inferred_clock[1]                         |  10.000      4.051  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  10.000      4.149  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             CommsFPGA_top|BIT_CLK_inferred_clock                               |  10.000      4.149  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  10.000      4.149  |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  |  10.000      1.728  |  No paths    -      |  5.000       2.688  |  5.000       1.395
m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    System                                                             |  10.000      2.374  |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock                  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  10.000      1.929  |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|ClkDivider_inferred_clock[1]                         CommsFPGA_top|ClkDivider_inferred_clock[1]                         |  10.000      5.278  |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|ClkDivider_inferred_clock[1]                         CommsFPGA_top|BIT_CLK_inferred_clock                               |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|ClkDivider_inferred_clock[1]                         m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock                    |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock  |  10.000      7.317  |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  10.000      5.590  |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               CommsFPGA_top|ClkDivider_inferred_clock[1]                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock             |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               CommsFPGA_top|BIT_CLK_inferred_clock                               |  10.000      2.616  |  No paths    -      |  No paths    -      |  No paths    -    
CommsFPGA_top|BIT_CLK_inferred_clock                               m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock                       m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock                       |  10.000      5.194  |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             CommsFPGA_top|ClkDivider_inferred_clock[1]                         |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock             |  10.000      4.055  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: CommsFPGA_top|BIT_CLK_inferred_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                                                                   Starting                                                                     Arrival          
Instance                                                                           Reference                                Type     Pin     Net                Time        Slack
                                                                                   Clock                                                                                         
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.long_reset                                                         CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       long_reset_0       0.087       2.616
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.NIBBLE_TO_SERIAL_SM_INST.IPG_cntr[3]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       IPG_cntr[3]        0.108       4.398
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.NIBBLE_TO_SERIAL_SM_INST.IPG_cntr[7]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       IPG_cntr[7]        0.108       4.443
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.NIBBLE_TO_SERIAL_SM_INST.IPG_cntr[4]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       IPG_cntr[4]        0.108       4.476
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.NIBBLE_TO_SERIAL_SM_INST.IPG_cntr[1]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       IPG_cntr[1]        0.108       4.520
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.NIBBLE_TO_SERIAL_SM_INST.IPG_cntr[5]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       IPG_cntr[5]        0.108       4.544
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.NIBBLE_TO_SERIAL_SM_INST.IPG_cntr[6]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       IPG_cntr[6]        0.108       4.592
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.UnJab_timer[2]        CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       UnJab_timer[2]     0.087       5.016
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.NIBBLE_TO_SERIAL_SM_INST.Jam_cntr[0]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       Jam_cntr[0]        0.087       5.077
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.UnJab_timer[3]        CommsFPGA_top|BIT_CLK_inferred_clock     SLE      Q       UnJab_timer[3]     0.087       5.116
=================================================================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                                                                   Starting                                                                Required          
Instance                                                                           Reference                                Type     Pin     Net           Time         Slack
                                                                                   Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.NIBBLE_TO_SERIAL_SM_INST.IPG_cntr[0]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      SLn     RESET_i_0     9.662        2.616
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.NIBBLE_TO_SERIAL_SM_INST.IPG_cntr[1]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      SLn     RESET_i_0     9.662        2.616
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.NIBBLE_TO_SERIAL_SM_INST.IPG_cntr[2]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      SLn     RESET_i_0     9.662        2.616
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.NIBBLE_TO_SERIAL_SM_INST.IPG_cntr[3]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      SLn     RESET_i_0     9.662        2.616
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.NIBBLE_TO_SERIAL_SM_INST.IPG_cntr[4]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      SLn     RESET_i_0     9.662        2.616
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.NIBBLE_TO_SERIAL_SM_INST.IPG_cntr[5]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      SLn     RESET_i_0     9.662        2.616
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.NIBBLE_TO_SERIAL_SM_INST.IPG_cntr[6]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      SLn     RESET_i_0     9.662        2.616
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.NIBBLE_TO_SERIAL_SM_INST.IPG_cntr[7]     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      SLn     RESET_i_0     9.662        2.616
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.Jabber_TX_Disable     CommsFPGA_top|BIT_CLK_inferred_clock     SLE      SLn     RESET_i_0     9.662        2.616
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.JABBER_DETECT_inst.Jabber_cntr[0]        CommsFPGA_top|BIT_CLK_inferred_clock     SLE      SLn     RESET_i_0     9.662        2.616
=============================================================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_12\m2s010_som.srr:srsfC:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_12\m2s010_som.srs:fp:231799:233974:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      7.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.616

    Number of logic level(s):                4
    Starting point:                          CommsFPGA_top_0.long_reset / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.NIBBLE_TO_SERIAL_SM_INST.IPG_cntr[0] / SLn
    The start point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CommsFPGA_top|BIT_CLK_inferred_clock [rising] on pin CLK

Instance / Net                                                                                Pin      Pin               Arrival     No. of    
Name                                                                               Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.long_reset                                                         SLE        Q        Out     0.087     0.087       -         
long_reset_0                                                                       Net        -        -       1.117     -           1         
CommsFPGA_top_0.long_reset_RNIUA27                                                 CLKINT     A        In      -         1.205       -         
CommsFPGA_top_0.long_reset_RNIUA27                                                 CLKINT     Y        Out     0.387     1.592       -         
long_reset                                                                         Net        -        -       1.139     -           13        
CommsFPGA_top_0.RESET                                                              CFG2       A        In      -         2.731       -         
CommsFPGA_top_0.RESET                                                              CFG2       Y        Out     0.077     2.808       -         
RESET                                                                              Net        -        -       1.117     -           1         
CommsFPGA_top_0.RESET_RNIFEG6                                                      CLKINT     A        In      -         3.925       -         
CommsFPGA_top_0.RESET_RNIFEG6                                                      CLKINT     Y        Out     0.387     4.312       -         
RESET_RNIFEG6                                                                      Net        -        -       1.149     -           45        
CommsFPGA_top_0.RESET_RNIFEG6_0                                                    CFG1       A        In      -         5.462       -         
CommsFPGA_top_0.RESET_RNIFEG6_0                                                    CFG1       Y        Out     0.100     5.562       -         
RESET_i_0                                                                          Net        -        -       1.484     -           322       
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.NIBBLE_TO_SERIAL_SM_INST.IPG_cntr[0]     SLE        SLn      In      -         7.046       -         
===============================================================================================================================================
Total path delay (propagation time + setup) of 7.384 is 1.377(18.6%) logic and 6.007(81.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: CommsFPGA_top|ClkDivider_inferred_clock[1]</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                                                                                           Starting                                                                                   Arrival          
Instance                                                                                                                                                                                   Reference                                      Type         Pin           Net              Time        Slack
                                                                                                                                                                                           Clock                                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rptr[0]                                                                      CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE          Q             rptr[0]          0.108       5.278
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rptr[2]                                                                      CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE          Q             rptr[2]          0.108       5.322
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rptr[6]                                                                      CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE          Q             rptr[6]          0.108       5.337
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rptr[3]                                                                      CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE          Q             rptr[3]          0.108       5.338
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rptr[1]                                                                      CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE          Q             rptr[1]          0.108       5.351
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rptr[4]                                                                      CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE          Q             rptr[4]          0.108       5.355
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rptr[5]                                                                      CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE          Q             rptr[5]          0.108       5.371
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.RW1\.UI_ram_wrapper_1.U2_asyncnonpipe.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_USRAM_top_R0C0     CommsFPGA_top|ClkDivider_inferred_clock[1]     RAM64x18     A_DOUT[2]     RDATA_int[2]     1.747       5.680
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.RW1\.UI_ram_wrapper_1.U2_asyncnonpipe.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_USRAM_top_R0C0     CommsFPGA_top|ClkDivider_inferred_clock[1]     RAM64x18     A_DOUT[3]     RDATA_int[3]     1.747       5.682
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.RW1\.UI_ram_wrapper_1.U2_asyncnonpipe.CLOCK_DOMAIN_BUFFER_CLOCK_DOMAIN_BUFFER_0_USRAM_top_R0C0     CommsFPGA_top|ClkDivider_inferred_clock[1]     RAM64x18     A_DOUT[1]     RDATA_int[1]     1.747       5.689
=======================================================================================================================================================================================================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                           Starting                                                                                                      Required          
Instance                                                                                                                   Reference                                      Type        Pin         Net                                    Time         Slack
                                                                                                                           Clock                                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.aempty_r     CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE         EN          almostemptyi_assert_sig_1_sqmuxa_i     9.662        5.278
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.empty_r      CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE         D           empty_r_3                              9.745        5.301
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.aempty_r     CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE         D           N_79_i                                 9.745        5.424
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                         CommsFPGA_top|ClkDivider_inferred_clock[1]     MSS_060     RXDF[2]     CommsFPGA_top_0_MAC_MII_RXD[2]         9.876        5.680
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                         CommsFPGA_top|ClkDivider_inferred_clock[1]     MSS_060     RXDF[3]     CommsFPGA_top_0_MAC_MII_RXD[3]         9.878        5.682
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                         CommsFPGA_top|ClkDivider_inferred_clock[1]     MSS_060     RXDF[1]     CommsFPGA_top_0_MAC_MII_RXD[1]         9.885        5.689
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST                                                                         CommsFPGA_top|ClkDivider_inferred_clock[1]     MSS_060     RXDF[0]     CommsFPGA_top_0_MAC_MII_RXD[0]         9.962        5.766
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.FIFO_Read_SM_del[0]                                                               CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE         EN          FIFO_Read_SM_srsts_i_a4_RNI930J[3]     9.662        6.085
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.FIFO_Read_SM_del[1]                                                               CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE         EN          FIFO_Read_SM_srsts_i_a4_RNI930J[3]     9.662        6.085
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.FIFO_Read_SM_del[2]                                                               CommsFPGA_top|ClkDivider_inferred_clock[1]     SLE         EN          FIFO_Read_SM_srsts_i_a4_RNI930J[3]     9.662        6.085
===========================================================================================================================================================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_12\m2s010_som.srr:srsfC:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_12\m2s010_som.srs:fp:244615:251578:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      4.385
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.278

    Number of logic level(s):                10
    Starting point:                          CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rptr[0] / Q
    Ending point:                            CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.aempty_r / EN
    The start point is clocked by            CommsFPGA_top|ClkDivider_inferred_clock[1] [rising] on pin CLK
    The end   point is clocked by            CommsFPGA_top|ClkDivider_inferred_clock[1] [rising] on pin CLK

Instance / Net                                                                                                                                                  Pin      Pin               Arrival     No. of    
Name                                                                                                                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rptr[0]                                  SLE      Q        Out     0.108     0.108       -         
rptr[0]                                                                                                                                                Net      -        -       0.814     -           5         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rdiff_bus_cry_0                          ARI1     B        In      -         0.923       -         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rdiff_bus_cry_0                          ARI1     FCO      Out     0.185     1.107       -         
rdiff_bus_cry_0                                                                                                                                        Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rdiff_bus_cry_1                          ARI1     FCI      In      -         1.107       -         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rdiff_bus_cry_1                          ARI1     FCO      Out     0.015     1.122       -         
rdiff_bus_cry_1                                                                                                                                        Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rdiff_bus_cry_2                          ARI1     FCI      In      -         1.122       -         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rdiff_bus_cry_2                          ARI1     FCO      Out     0.015     1.136       -         
rdiff_bus_cry_2                                                                                                                                        Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rdiff_bus_cry_3                          ARI1     FCI      In      -         1.136       -         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rdiff_bus_cry_3                          ARI1     FCO      Out     0.015     1.151       -         
rdiff_bus_cry_3                                                                                                                                        Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rdiff_bus_cry_4                          ARI1     FCI      In      -         1.151       -         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rdiff_bus_cry_4                          ARI1     FCO      Out     0.015     1.166       -         
rdiff_bus_cry_4                                                                                                                                        Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rdiff_bus_cry_5                          ARI1     FCI      In      -         1.166       -         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rdiff_bus_cry_5                          ARI1     FCO      Out     0.015     1.180       -         
rdiff_bus_cry_5                                                                                                                                        Net      -        -       0.000     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rdiff_bus_cry_6                          ARI1     FCI      In      -         1.180       -         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.rdiff_bus_cry_6                          ARI1     S        Out     0.073     1.253       -         
rdiff_bus[6]                                                                                                                                           Net      -        -       1.123     -           2         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.EPT2\.op_le\.op_le\.un3_emptyilto7_4     CFG4     D        In      -         2.376       -         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.EPT2\.op_le\.op_le\.un3_emptyilto7_4     CFG4     Y        Out     0.288     2.664       -         
un3_emptyilto7_4                                                                                                                                       Net      -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.EPT2\.op_le\.op_le\.un3_emptyilto7       CFG4     B        In      -         3.219       -         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.EPT2\.op_le\.op_le\.un3_emptyilto7       CFG4     Y        Out     0.164     3.384       -         
un3_emptyi                                                                                                                                             Net      -        -       0.678     -           3         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.aempty_r_RNO_0                           CFG4     B        In      -         4.062       -         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.aempty_r_RNO_0                           CFG4     Y        Out     0.164     4.226       -         
almostemptyi_assert_sig_1_sqmuxa_i                                                                                                                     Net      -        -       0.159     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.CLOCK_DOMAIN_BUFFER_INST.CLOCK_DOMAIN_BUFFER_0.L32\.U_corefifo_async.aempty_r                                 SLE      EN       In      -         4.385       -         
=================================================================================================================================================================================================================
Total path delay (propagation time + setup) of 4.722 is 1.392(29.5%) logic and 3.330(70.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport21></a>Detailed Report for Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock</a>
====================================



<a name=startingSlack22></a>Starting Points with Worst Slack</a>
********************************

                                                                                                                      Starting                                                                                             Arrival          
Instance                                                                                                              Reference                                                  Type     Pin     Net                      Time        Slack
                                                                                                                      Clock                                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[12]                                                                 m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[12]       0.087       4.055
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.LINE_BIT_IDLE_DETECTOR.bit_detect_timer[4]                                   m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       bit_detect_timer[4]      0.108       4.072
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[9]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[9]        0.108       4.072
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.LINE_BIT_IDLE_DETECTOR.bit_detect_timer[5]                                   m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       bit_detect_timer[5]      0.108       4.151
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[10]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[10]       0.108       4.151
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[13]                                                                 m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[13]       0.108       4.153
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.MANCHESTER_DECODER_ADAPTER_INST.s2p_data[0]                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       RX_s2p[0]                0.108       4.154
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.MANCHESTER_DECODER_ADAPTER_INST.s2p_data[1]                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       RX_s2p[1]                0.087       4.214
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.LINE_BIT_IDLE_DETECTOR.bit_detect_timer[14]                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       bit_detect_timer[14]     0.108       4.228
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[14]                                                                 m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       idle_line_cntr[14]       0.108       4.228
============================================================================================================================================================================================================================================


<a name=endingSlack23></a>Ending Points with Worst Slack</a>
******************************

                                                                                                                      Starting                                                                                               Required          
Instance                                                                                                              Reference                                                  Type     Pin     Net                        Time         Slack
                                                                                                                      Clock                                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[15]                                                                 m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[15]       9.745        4.055
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[14]                                                                 m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[14]       9.745        4.071
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.LINE_BIT_IDLE_DETECTOR.bit_detect_timer[15]                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       bit_detect_timer_s[15]     9.745        4.072
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[15]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[15]       9.745        4.072
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[13]                                                                 m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[13]       9.745        4.087
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.LINE_BIT_IDLE_DETECTOR.bit_detect_timer[14]                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       bit_detect_timer_s[14]     9.745        4.089
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[14]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[14]       9.745        4.089
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[12]                                                                 m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[12]       9.745        4.104
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.LINE_BIT_IDLE_DETECTOR.bit_detect_timer[13]                                  m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       bit_detect_timer_s[13]     9.745        4.105
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.MANCHESTER_DECODER_ADAPTER_INST.RX_IDLE_LINE_DETECTOR.idle_line_cntr[13]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock     SLE      D       idle_line_cntr_s[13]       9.745        4.105
===============================================================================================================================================================================================================================================



<a name=worstPaths24></a>Worst Path Information</a>
<a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_12\m2s010_som.srr:srsfC:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_12\m2s010_som.srs:fp:260925:269565:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      5.690
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.055

    Number of logic level(s):                19
    Starting point:                          CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[12] / Q
    Ending point:                            CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[15] / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                               Pin      Pin               Arrival     No. of    
Name                                                                                Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[12]                               SLE      Q        Out     0.087     0.087       -         
idle_line_cntr[12]                                                                  Net      -        -       0.674     -           2         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.IDLE_LINE_DETECT_PROC\.un5_manches_in_dly_8      CFG4     D        In      -         0.762       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.IDLE_LINE_DETECT_PROC\.un5_manches_in_dly_8      CFG4     Y        Out     0.326     1.088       -         
un5_manches_in_dly_8                                                                Net      -        -       0.556     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.IDLE_LINE_DETECT_PROC\.un5_manches_in_dly_11     CFG4     D        In      -         1.644       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.IDLE_LINE_DETECT_PROC\.un5_manches_in_dly_11     CFG4     Y        Out     0.288     1.932       -         
un5_manches_in_dly_11                                                               Net      -        -       0.630     -           2         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry_cy[0]                         ARI1     D        In      -         2.562       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry_cy[0]                         ARI1     Y        Out     0.326     2.888       -         
idle_line_cntr_cry_cy_Y[0]                                                          Net      -        -       1.141     -           16        
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[0]                            ARI1     C        In      -         4.029       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[0]                            ARI1     FCO      Out     0.243     4.272       -         
idle_line_cntr_cry[0]                                                               Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[1]                            ARI1     FCI      In      -         4.272       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[1]                            ARI1     FCO      Out     0.016     4.288       -         
idle_line_cntr_cry[1]                                                               Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[2]                            ARI1     FCI      In      -         4.288       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[2]                            ARI1     FCO      Out     0.016     4.304       -         
idle_line_cntr_cry[2]                                                               Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[3]                            ARI1     FCI      In      -         4.304       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[3]                            ARI1     FCO      Out     0.016     4.321       -         
idle_line_cntr_cry[3]                                                               Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[4]                            ARI1     FCI      In      -         4.321       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[4]                            ARI1     FCO      Out     0.016     4.337       -         
idle_line_cntr_cry[4]                                                               Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[5]                            ARI1     FCI      In      -         4.337       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[5]                            ARI1     FCO      Out     0.016     4.353       -         
idle_line_cntr_cry[5]                                                               Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[6]                            ARI1     FCI      In      -         4.353       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[6]                            ARI1     FCO      Out     0.016     4.370       -         
idle_line_cntr_cry[6]                                                               Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[7]                            ARI1     FCI      In      -         4.370       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[7]                            ARI1     FCO      Out     0.016     4.386       -         
idle_line_cntr_cry[7]                                                               Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[8]                            ARI1     FCI      In      -         4.386       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[8]                            ARI1     FCO      Out     0.016     4.402       -         
idle_line_cntr_cry[8]                                                               Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[9]                            ARI1     FCI      In      -         4.402       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[9]                            ARI1     FCO      Out     0.016     4.418       -         
idle_line_cntr_cry[9]                                                               Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[10]                           ARI1     FCI      In      -         4.418       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[10]                           ARI1     FCO      Out     0.016     4.435       -         
idle_line_cntr_cry[10]                                                              Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[11]                           ARI1     FCI      In      -         4.435       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[11]                           ARI1     FCO      Out     0.016     4.451       -         
idle_line_cntr_cry[11]                                                              Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[12]                           ARI1     FCI      In      -         4.451       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[12]                           ARI1     FCO      Out     0.016     4.467       -         
idle_line_cntr_cry[12]                                                              Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[13]                           ARI1     FCI      In      -         4.467       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[13]                           ARI1     FCO      Out     0.016     4.484       -         
idle_line_cntr_cry[13]                                                              Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[14]                           ARI1     FCI      In      -         4.484       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_cry[14]                           ARI1     FCO      Out     0.016     4.500       -         
idle_line_cntr_cry[14]                                                              Net      -        -       0.000     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_s[15]                             ARI1     FCI      In      -         4.500       -         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr_s[15]                             ARI1     S        Out     0.073     4.573       -         
idle_line_cntr_s[15]                                                                Net      -        -       1.117     -           1         
CommsFPGA_top_0.IDLE_LINE_DETECTOR.idle_line_cntr[15]                               SLE      D        In      -         5.690       -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 5.945 is 1.827(30.7%) logic and 4.118(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport25></a>Detailed Report for Clock: m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock</a>
====================================



<a name=startingSlack26></a>Starting Points with Worst Slack</a>
********************************

                                                          Starting                                                                                      Arrival          
Instance                                                  Reference                                                  Type     Pin     Net               Time        Slack
                                                          Clock                                                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[11]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       clk_count[11]     0.108       5.590
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[10]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       clk_count[10]     0.108       5.639
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[0]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       clk_count[0]      0.108       6.122
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[1]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       clk_count[1]      0.108       6.275
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[12]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       clk_count[12]     0.108       6.287
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[8]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       clk_count[8]      0.108       6.343
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[2]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       clk_count[2]      0.108       6.349
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[3]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       clk_count[3]      0.108       6.374
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[13]     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       clk_count[13]     0.108       6.382
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[9]      m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      Q       clk_count[9]      0.108       6.417
=========================================================================================================================================================================


<a name=endingSlack27></a>Ending Points with Worst Slack</a>
******************************

                                                                Starting                                                                                            Required          
Instance                                                        Reference                                                  Type     Pin     Net                     Time         Slack
                                                                Clock                                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.COLLISION_DETECTOR_INST.TX_collision_detect     m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       TX_collision_detect     9.745        5.590
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.MANCHESTER_OUT        m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       MANCHESTER_OUT          9.745        7.159
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[15]           m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       clk_count_s[15]         9.745        7.284
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[14]           m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       clk_count_s[14]         9.745        7.301
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[13]           m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       clk_count_s[13]         9.745        7.317
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[12]           m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       clk_count_s[12]         9.745        7.333
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[11]           m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       clk_count_s[11]         9.745        7.350
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[10]           m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       clk_count_s[10]         9.745        7.366
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[9]            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       clk_count_s[9]          9.745        7.382
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[8]            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock     SLE      D       clk_count_s[8]          9.745        7.399
======================================================================================================================================================================================



<a name=worstPaths28></a>Worst Path Information</a>
<a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_12\m2s010_som.srr:srsfC:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_12\m2s010_som.srs:fp:276987:279561:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      4.154
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.590

    Number of logic level(s):                5
    Starting point:                          CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[11] / Q
    Ending point:                            CommsFPGA_top_0.COLLISION_DETECTOR_INST.TX_collision_detect / D
    The start point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                              Pin      Pin               Arrival     No. of    
Name                                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.COLLISION_DETECTOR_INST.clk_count[11]                              SLE      Q        Out     0.108     0.108       -         
clk_count[11]                                                                      Net      -        -       0.674     -           2         
CommsFPGA_top_0.COLLISION_DETECTOR_INST.COLLISION_CHECK_PROC\.un7_tx_enable_7      CFG2     B        In      -         0.783       -         
CommsFPGA_top_0.COLLISION_DETECTOR_INST.COLLISION_CHECK_PROC\.un7_tx_enable_7      CFG2     Y        Out     0.148     0.931       -         
un7_tx_enable_7                                                                    Net      -        -       0.556     -           1         
CommsFPGA_top_0.COLLISION_DETECTOR_INST.COLLISION_CHECK_PROC\.un7_tx_enable_12     CFG4     D        In      -         1.487       -         
CommsFPGA_top_0.COLLISION_DETECTOR_INST.COLLISION_CHECK_PROC\.un7_tx_enable_12     CFG4     Y        Out     0.271     1.758       -         
un7_tx_enable_12                                                                   Net      -        -       0.556     -           1         
CommsFPGA_top_0.COLLISION_DETECTOR_INST.COLLISION_CHECK_PROC\.un7_tx_enable        CFG4     C        In      -         2.314       -         
CommsFPGA_top_0.COLLISION_DETECTOR_INST.COLLISION_CHECK_PROC\.un7_tx_enable        CFG4     Y        Out     0.203     2.517       -         
un7_tx_enable                                                                      Net      -        -       0.556     -           1         
CommsFPGA_top_0.COLLISION_DETECTOR_INST.un1_tx_enable                              CFG4     B        In      -         3.072       -         
CommsFPGA_top_0.COLLISION_DETECTOR_INST.un1_tx_enable                              CFG4     Y        Out     0.165     3.237       -         
un1_tx_enable                                                                      Net      -        -       0.556     -           1         
CommsFPGA_top_0.COLLISION_DETECTOR_INST.TX_collision_detect_r                      CFG3     C        In      -         3.793       -         
CommsFPGA_top_0.COLLISION_DETECTOR_INST.TX_collision_detect_r                      CFG3     Y        Out     0.203     3.996       -         
TX_collision_detect                                                                Net      -        -       0.159     -           1         
CommsFPGA_top_0.COLLISION_DETECTOR_INST.TX_collision_detect                        SLE      D        In      -         4.154       -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 4.410 is 1.354(30.7%) logic and 3.055(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport29></a>Detailed Report for Clock: m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock</a>
====================================



<a name=startingSlack30></a>Starting Points with Worst Slack</a>
********************************

                                                       Starting                                                                                                                          Arrival          
Instance                                               Reference                                           Type        Pin                Net                                            Time        Slack
                                                       Clock                                                                                                                                              
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[12]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[12]     2.892       1.929
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[14]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[14]     2.900       1.969
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[0]      CoreAPB3_0_APBmslave0_PADDR[0]                 2.913       2.374
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[1]      CoreAPB3_0_APBmslave0_PADDR[1]                 2.923       2.458
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[15]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[15]     2.901       2.462
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[3]      CoreAPB3_0_APBmslave0_PADDR[3]                 2.891       2.507
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[7]      CoreAPB3_0_APBmslave0_PADDR[7]                 2.885       2.570
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[13]     m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[13]     2.884       2.580
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[5]      CoreAPB3_0_APBmslave0_PADDR[5]                 2.891       2.601
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_ADDR[6]      CoreAPB3_0_APBmslave0_PADDR[6]                 2.888       2.616
==========================================================================================================================================================================================================


<a name=endingSlack31></a>Ending Points with Worst Slack</a>
******************************

                                                           Starting                                                                                                                  Required          
Instance                                                   Reference                                           Type        Pin                Net                                    Time         Slack
                                                           Clock                                                                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_READY        CoreAPB3_0_APBmslave0_PREADY_i_m_i     8.870        1.929
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  APB3_RDATA_1[0]                        9.745        2.374
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  APB3_RDATA_1[1]                        9.745        2.374
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[2]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  APB3_RDATA_1[2]                        9.745        2.374
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[5]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  APB3_RDATA_1[5]                        9.745        2.374
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[6]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  APB3_RDATA_1[6]                        9.745        2.374
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  APB3_RDATA_1[3]                        9.745        2.412
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[4]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  APB3_RDATA_1[4]                        9.745        2.412
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7]     m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  APB3_RDATA_1[7]                        9.745        2.412
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_060     F_HM0_RDATA[2]     CoreAPB3_0_APBmslave0_PRDATA_m[2]      9.338        2.416
=======================================================================================================================================================================================================



<a name=worstPaths32></a>Worst Path Information</a>
<a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_12\m2s010_som.srr:srsfC:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_12\m2s010_som.srs:fp:287705:289313:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            1.130
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.870

    - Propagation time:                      6.941
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.929

    Number of logic level(s):                3
    Starting point:                          m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[12]
    Ending point:                            m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / F_HM0_READY
    The start point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                           Pin                Pin               Arrival     No. of    
Name                                                         Type        Name               Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST           MSS_060     F_HM0_ADDR[12]     Out     2.892     2.892       -         
m2s010_som_sb_0_FIC_0_APB_MASTER_PADDR[12]                   Net         -                  -       1.117     -           1         
CoreAPB3_0.g0_1                                              CFG2        B                  In      -         4.009       -         
CoreAPB3_0.g0_1                                              CFG2        Y                  Out     0.148     4.158       -         
g0_1                                                         Net         -                  -       0.556     -           1         
CoreAPB3_0.g0                                                CFG4        B                  In      -         4.713       -         
CoreAPB3_0.g0                                                CFG4        Y                  Out     0.165     4.878       -         
CoreAPB3_0_APBmslave0_PSELx                                  Net         -                  -       0.846     -           10        
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST_RNO_7     CFG2        A                  In      -         5.724       -         
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST_RNO_7     CFG2        Y                  Out     0.100     5.824       -         
CoreAPB3_0_APBmslave0_PREADY_i_m_i                           Net         -                  -       1.117     -           1         
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST           MSS_060     F_HM0_READY        In      -         6.941       -         
====================================================================================================================================
Total path delay (propagation time + setup) of 8.071 is 4.435(55.0%) logic and 3.636(45.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport33></a>Detailed Report for Clock: m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock</a>
====================================



<a name=startingSlack34></a>Starting Points with Worst Slack</a>
********************************

                                              Starting                                                                                                Arrival          
Instance                                      Reference                                                             Type     Pin     Net              Time        Slack
                                              Clock                                                                                                                    
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[0]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[0]     0.108       7.317
m2s010_som_sb_0.CORERESETP_0.count_ddr[1]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[1]     0.108       7.392
m2s010_som_sb_0.CORERESETP_0.count_ddr[2]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[2]     0.108       7.408
m2s010_som_sb_0.CORERESETP_0.count_ddr[3]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[3]     0.108       7.425
m2s010_som_sb_0.CORERESETP_0.count_ddr[4]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[4]     0.108       7.441
m2s010_som_sb_0.CORERESETP_0.count_ddr[5]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[5]     0.108       7.457
m2s010_som_sb_0.CORERESETP_0.count_ddr[6]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[6]     0.108       7.473
m2s010_som_sb_0.CORERESETP_0.count_ddr[7]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[7]     0.108       7.490
m2s010_som_sb_0.CORERESETP_0.count_ddr[8]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[8]     0.108       7.506
m2s010_som_sb_0.CORERESETP_0.count_ddr[9]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      Q       count_ddr[9]     0.108       7.522
=======================================================================================================================================================================


<a name=endingSlack35></a>Ending Points with Worst Slack</a>
******************************

                                               Starting                                                                                                   Required          
Instance                                       Reference                                                             Type     Pin     Net                 Time         Slack
                                               Clock                                                                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[13]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[13]     9.745        7.317
m2s010_som_sb_0.CORERESETP_0.count_ddr[12]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[12]     9.745        7.333
m2s010_som_sb_0.CORERESETP_0.count_ddr[11]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[11]     9.745        7.350
m2s010_som_sb_0.CORERESETP_0.count_ddr[10]     m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[10]     9.745        7.366
m2s010_som_sb_0.CORERESETP_0.count_ddr[9]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[9]      9.745        7.382
m2s010_som_sb_0.CORERESETP_0.count_ddr[8]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[8]      9.745        7.399
m2s010_som_sb_0.CORERESETP_0.count_ddr[7]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[7]      9.745        7.415
m2s010_som_sb_0.CORERESETP_0.count_ddr[6]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[6]      9.745        7.431
m2s010_som_sb_0.CORERESETP_0.count_ddr[5]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[5]      9.745        7.447
m2s010_som_sb_0.CORERESETP_0.count_ddr[4]      m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     SLE      D       count_ddr_s[4]      9.745        7.464
============================================================================================================================================================================



<a name=worstPaths36></a>Worst Path Information</a>
<a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_12\m2s010_som.srr:srsfC:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_12\m2s010_som.srs:fp:296454:301449:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      2.428
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 7.317

    Number of logic level(s):                14
    Starting point:                          m2s010_som_sb_0.CORERESETP_0.count_ddr[0] / Q
    Ending point:                            m2s010_som_sb_0.CORERESETP_0.count_ddr[13] / D
    The start point is clocked by            m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORERESETP_0.count_ddr[0]          SLE      Q        Out     0.108     0.108       -         
count_ddr[0]                                       Net      -        -       0.733     -           3         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s_176       ARI1     B        In      -         0.841       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s_176       ARI1     FCO      Out     0.201     1.042       -         
count_ddr_s_176_FCO                                Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[1]      ARI1     FCI      In      -         1.042       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[1]      ARI1     FCO      Out     0.016     1.058       -         
count_ddr_cry[1]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[2]      ARI1     FCI      In      -         1.058       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[2]      ARI1     FCO      Out     0.016     1.075       -         
count_ddr_cry[2]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[3]      ARI1     FCI      In      -         1.075       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[3]      ARI1     FCO      Out     0.016     1.091       -         
count_ddr_cry[3]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[4]      ARI1     FCI      In      -         1.091       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[4]      ARI1     FCO      Out     0.016     1.107       -         
count_ddr_cry[4]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[5]      ARI1     FCI      In      -         1.107       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[5]      ARI1     FCO      Out     0.016     1.123       -         
count_ddr_cry[5]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[6]      ARI1     FCI      In      -         1.123       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[6]      ARI1     FCO      Out     0.016     1.140       -         
count_ddr_cry[6]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[7]      ARI1     FCI      In      -         1.140       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[7]      ARI1     FCO      Out     0.016     1.156       -         
count_ddr_cry[7]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[8]      ARI1     FCI      In      -         1.156       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[8]      ARI1     FCO      Out     0.016     1.172       -         
count_ddr_cry[8]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[9]      ARI1     FCI      In      -         1.172       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[9]      ARI1     FCO      Out     0.016     1.189       -         
count_ddr_cry[9]                                   Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[10]     ARI1     FCI      In      -         1.189       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[10]     ARI1     FCO      Out     0.016     1.205       -         
count_ddr_cry[10]                                  Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[11]     ARI1     FCI      In      -         1.205       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[11]     ARI1     FCO      Out     0.016     1.221       -         
count_ddr_cry[11]                                  Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[12]     ARI1     FCI      In      -         1.221       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_cry[12]     ARI1     FCO      Out     0.016     1.238       -         
count_ddr_cry[12]                                  Net      -        -       0.000     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s[13]       ARI1     FCI      In      -         1.238       -         
m2s010_som_sb_0.CORERESETP_0.count_ddr_s[13]       ARI1     S        Out     0.073     1.311       -         
count_ddr_s[13]                                    Net      -        -       1.117     -           1         
m2s010_som_sb_0.CORERESETP_0.count_ddr[13]         SLE      D        In      -         2.428       -         
=============================================================================================================
Total path delay (propagation time + setup) of 2.683 is 0.833(31.0%) logic and 1.850(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport37></a>Detailed Report for Clock: m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock</a>
====================================



<a name=startingSlack38></a>Starting Points with Worst Slack</a>
********************************

                                                       Starting                                                                                                                                 Arrival          
Instance                                               Reference                                             Type        Pin                        Net                                         Time        Slack
                                                       Clock                                                                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORECONFIGP_0.psel                     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         Q                          psel                                        0.108       1.395
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[5]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[5]      5.695       1.728
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PREADY         CORECONFIGP_0_MDDR_APBmslave_PREADY         5.374       1.931
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[7]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[7]      5.885       2.313
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[14]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[14]     5.822       2.376
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[1]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[1]      5.657       2.541
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[3]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[3]      5.850       2.542
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[13]     CORECONFIGP_0_MDDR_APBmslave_PRDATA[13]     5.600       2.598
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[9]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[9]      5.576       2.622
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PRDATA[6]      CORECONFIGP_0_MDDR_APBmslave_PRDATA[6]      5.543       2.655
=================================================================================================================================================================================================================


<a name=endingSlack39></a>Ending Points with Worst Slack</a>
******************************

                                                           Starting                                                                                                                      Required          
Instance                                                   Reference                                             Type        Pin                  Net                                    Time         Slack
                                                           Clock                                                                                                                                           
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST         m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     MSS_060     MDDR_FABRIC_PSEL     CORECONFIGP_0_MDDR_APBmslave_PSELx     4.005        1.395
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[1]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[1]                              4.745        1.442
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[2]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[2]                              4.745        1.442
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[3]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[3]                              4.745        1.442
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[10]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[10]                             4.745        1.442
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[12]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[12]                             4.745        1.442
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[15]     m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[15]                             4.745        1.442
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[0]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[0]                              4.745        1.568
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[5]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[5]                              9.745        1.728
m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PRDATA_0[4]      m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock     SLE         D                    prdata[4]                              4.745        1.810
===========================================================================================================================================================================================================



<a name=worstPaths40></a>Worst Path Information</a>
<a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_12\m2s010_som.srr:srsfC:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_12\m2s010_som.srs:fp:309695:310475:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.995
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.005

    - Propagation time:                      2.610
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.395

    Number of logic level(s):                1
    Starting point:                          m2s010_som_sb_0.CORECONFIGP_0.psel / Q
    Ending point:                            m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST / MDDR_FABRIC_PSEL
    The start point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [falling] on pin CLK
    The end   point is clocked by            m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock [rising] on pin CLK_MDDR_APB

Instance / Net                                                     Pin                  Pin               Arrival     No. of    
Name                                                   Type        Name                 Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
m2s010_som_sb_0.CORECONFIGP_0.psel                     SLE         Q                    Out     0.108     0.108       -         
psel                                                   Net         -                    -       1.073     -           19        
m2s010_som_sb_0.CORECONFIGP_0.paddr_RNI2KTI1[12]       CFG4        D                    In      -         1.181       -         
m2s010_som_sb_0.CORECONFIGP_0.paddr_RNI2KTI1[12]       CFG4        Y                    Out     0.288     1.469       -         
CORECONFIGP_0_MDDR_APBmslave_PSELx                     Net         -                    -       1.141     -           17        
m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST     MSS_060     MDDR_FABRIC_PSEL     In      -         2.610       -         
================================================================================================================================
Total path delay (propagation time + setup) of 3.605 is 1.391(38.6%) logic and 2.214(61.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport41></a>Detailed Report for Clock: m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock</a>
====================================



<a name=startingSlack42></a>Starting Points with Worst Slack</a>
********************************

                                                       Starting                                                                                 Arrival          
Instance                                               Reference                                        Type     Pin     Net                    Time        Slack
                                                       Clock                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MDIO_SLAVE_INST.md_transfer_cnt[2]     m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock     SLE      Q       md_transfer_cnt[2]     0.087       5.194
CommsFPGA_top_0.MDIO_SLAVE_INST.reg_address[1]         m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock     SLE      Q       reg_address[1]         0.108       5.197
CommsFPGA_top_0.MDIO_SLAVE_INST.md_transfer_cnt[3]     m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock     SLE      Q       md_transfer_cnt[3]     0.087       5.276
CommsFPGA_top_0.MDIO_SLAVE_INST.md_transfer_cnt[4]     m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock     SLE      Q       md_transfer_cnt[4]     0.108       5.290
CommsFPGA_top_0.MDIO_SLAVE_INST.md_transfer_cnt[5]     m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock     SLE      Q       md_transfer_cnt[5]     0.087       5.319
CommsFPGA_top_0.MDIO_SLAVE_INST.reg_address[3]         m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock     SLE      Q       reg_address[3]         0.108       5.333
CommsFPGA_top_0.MDIO_SLAVE_INST.reg_address[0]         m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock     SLE      Q       reg_address[0]         0.108       5.359
CommsFPGA_top_0.MDIO_SLAVE_INST.md_transfer_cnt[1]     m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock     SLE      Q       md_transfer_cnt[1]     0.108       5.367
CommsFPGA_top_0.MDIO_SLAVE_INST.mdio_rd_wr             m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock     SLE      Q       mdio_rd_wr             0.108       5.847
CommsFPGA_top_0.MDIO_SLAVE_INST.md_transfer_cnt[0]     m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock     SLE      Q       md_transfer_cnt[0]     0.108       5.872
=================================================================================================================================================================


<a name=endingSlack43></a>Ending Points with Worst Slack</a>
******************************

                                                        Starting                                                                                     Required          
Instance                                                Reference                                        Type     Pin     Net                        Time         Slack
                                                        Clock                                                                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MDIO_SLAVE_INST.slave_state[8]          m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock     SLE      D       slave_state_ns[0]          9.745        5.194
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out[0]     m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock     SLE      D       register_bus_out_19[0]     9.745        5.197
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out[1]     m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock     SLE      D       register_bus_out_19[1]     9.745        5.197
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out[2]     m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock     SLE      D       register_bus_out_19[2]     9.745        5.197
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out[4]     m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock     SLE      D       register_bus_out_19[4]     9.745        5.197
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out[5]     m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock     SLE      D       register_bus_out_19[5]     9.745        5.197
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out[6]     m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock     SLE      D       register_bus_out_19[6]     9.745        5.197
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out[7]     m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock     SLE      D       register_bus_out_19[7]     9.745        5.197
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out[8]     m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock     SLE      D       register_bus_out_19[8]     9.745        5.197
CommsFPGA_top_0.MDIO_SLAVE_INST.register_bus_out[9]     m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock     SLE      D       register_bus_out_19[9]     9.745        5.197
=======================================================================================================================================================================



<a name=worstPaths44></a>Worst Path Information</a>
<a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_12\m2s010_som.srr:srsfC:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_12\m2s010_som.srs:fp:317444:319730:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      4.551
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.194

    Number of logic level(s):                5
    Starting point:                          CommsFPGA_top_0.MDIO_SLAVE_INST.md_transfer_cnt[2] / Q
    Ending point:                            CommsFPGA_top_0.MDIO_SLAVE_INST.slave_state[8] / D
    The start point is clocked by            m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock [rising] on pin CLK
    The end   point is clocked by            m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock [rising] on pin CLK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MDIO_SLAVE_INST.md_transfer_cnt[2]                 SLE      Q        Out     0.087     0.087       -         
md_transfer_cnt[2]                                                 Net      -        -       0.733     -           3         
CommsFPGA_top_0.MDIO_SLAVE_INST.un1_slave_state_21_0_o2            CFG3     C        In      -         0.821       -         
CommsFPGA_top_0.MDIO_SLAVE_INST.un1_slave_state_21_0_o2            CFG3     Y        Out     0.226     1.046       -         
N_315                                                              Net      -        -       0.715     -           4         
CommsFPGA_top_0.MDIO_SLAVE_INST.slave_state_ns_i_a2_0[8]           CFG3     B        In      -         1.761       -         
CommsFPGA_top_0.MDIO_SLAVE_INST.slave_state_ns_i_a2_0[8]           CFG3     Y        Out     0.148     1.910       -         
N_376                                                              Net      -        -       0.630     -           2         
CommsFPGA_top_0.MDIO_SLAVE_INST.md_transfer_cnt_reset_8_0_a2_0     CFG3     A        In      -         2.540       -         
CommsFPGA_top_0.MDIO_SLAVE_INST.md_transfer_cnt_reset_8_0_a2_0     CFG3     Y        Out     0.077     2.617       -         
N_378                                                              Net      -        -       0.745     -           5         
CommsFPGA_top_0.MDIO_SLAVE_INST.slave_state_ns_a4_2[0]             CFG4     D        In      -         3.362       -         
CommsFPGA_top_0.MDIO_SLAVE_INST.slave_state_ns_a4_2[0]             CFG4     Y        Out     0.271     3.633       -         
N_342                                                              Net      -        -       0.556     -           1         
CommsFPGA_top_0.MDIO_SLAVE_INST.slave_state_ns[0]                  CFG4     C        In      -         4.189       -         
CommsFPGA_top_0.MDIO_SLAVE_INST.slave_state_ns[0]                  CFG4     Y        Out     0.203     4.392       -         
slave_state_ns[0]                                                  Net      -        -       0.159     -           1         
CommsFPGA_top_0.MDIO_SLAVE_INST.slave_state[8]                     SLE      D        In      -         4.551       -         
=============================================================================================================================
Total path delay (propagation time + setup) of 4.806 is 1.269(26.4%) logic and 3.537(73.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport45></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack46></a>Starting Points with Worst Slack</a>
********************************

                                                                               Starting                                                            Arrival          
Instance                                                                       Reference     Type     Pin      Net                                 Time        Slack
                                                                               Clock                                                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_CCC_0.CCC_INST                                                       System        CCC      LOCK     CommsFPGA_CCC_0_LOCK                0.000       4.051
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC\.un5_apb3_rst_rs     System        SLE      Q        un5_apb3_rst_rs                     0.108       6.012
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[2]                         System        SLE      Q        CoreAPB3_0_APBmslave0_PRDATA[2]     0.108       7.363
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[3]                         System        SLE      Q        CoreAPB3_0_APBmslave0_PRDATA[3]     0.108       7.370
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7]                         System        SLE      Q        CoreAPB3_0_APBmslave0_PRDATA[7]     0.108       7.381
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[1]                         System        SLE      Q        CoreAPB3_0_APBmslave0_PRDATA[1]     0.108       7.389
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[4]                         System        SLE      Q        CoreAPB3_0_APBmslave0_PRDATA[4]     0.108       7.392
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]                         System        SLE      Q        CoreAPB3_0_APBmslave0_PRDATA[0]     0.108       7.397
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[5]                         System        SLE      Q        CoreAPB3_0_APBmslave0_PRDATA[5]     0.108       7.399
CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[6]                         System        SLE      Q        CoreAPB3_0_APBmslave0_PRDATA[6]     0.108       7.828
====================================================================================================================================================================


<a name=endingSlack47></a>Ending Points with Worst Slack</a>
******************************

                                                                                   Starting                                                              Required          
Instance                                                                           Reference     Type     Pin     Net                                    Time         Slack
                                                                                   Clock                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.FIFO_Read_SM_del[0]                       System        SLE      EN      FIFO_Read_SM_srsts_i_a4_RNI930J[3]     9.662        4.051
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.FIFO_Read_SM_del[1]                       System        SLE      EN      FIFO_Read_SM_srsts_i_a4_RNI930J[3]     9.662        4.051
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.FIFO_Read_SM_del[2]                       System        SLE      EN      FIFO_Read_SM_srsts_i_a4_RNI930J[3]     9.662        4.051
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.FIFO_Read_SM_del[3]                       System        SLE      EN      FIFO_Read_SM_srsts_i_a4_RNI930J[3]     9.662        4.051
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.FIFO_Read_SM_del[4]                       System        SLE      EN      FIFO_Read_SM_srsts_i_a4_RNI930J[3]     9.662        4.051
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.FIFO_Read_SM_del[5]                       System        SLE      EN      FIFO_Read_SM_srsts_i_a4_RNI930J[3]     9.662        4.051
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.FIFO_Read_SM_del[6]                       System        SLE      EN      FIFO_Read_SM_srsts_i_a4_RNI930J[3]     9.662        4.051
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.FIFO_Read_SM_del[7]                       System        SLE      EN      FIFO_Read_SM_srsts_i_a4_RNI930J[3]     9.662        4.051
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.NIBBLE_TO_SERIAL_SM_INST.IPG_cntr[0]     System        SLE      SLn     RESET_i_0                              9.662        4.149
CommsFPGA_top_0.MANCHESTER_ENCODER_2_INST.NIBBLE_TO_SERIAL_SM_INST.IPG_cntr[1]     System        SLE      SLn     RESET_i_0                              9.662        4.149
===========================================================================================================================================================================



<a name=worstPaths48></a>Worst Path Information</a>
<a href="C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_12\m2s010_som.srr:srsfC:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0-M2S060\synthesis\rev_12\m2s010_som.srs:fp:326802:328932:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.611
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 4.051

    Number of logic level(s):                4
    Starting point:                          CommsFPGA_CCC_0.CCC_INST / LOCK
    Ending point:                            CommsFPGA_top_0.MANCHESTER_DECODER2_INST.FIFO_Read_SM_del[0] / EN
    The start point is clocked by            System [rising]
    The end   point is clocked by            CommsFPGA_top|ClkDivider_inferred_clock[1] [rising] on pin CLK

Instance / Net                                                                             Pin      Pin               Arrival     No. of    
Name                                                                            Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------
CommsFPGA_CCC_0.CCC_INST                                                        CCC        LOCK     Out     0.000     0.000       -         
CommsFPGA_CCC_0_LOCK                                                            Net        -        -       1.126     -           3         
CommsFPGA_top_0.RESET                                                           CFG2       B        In      -         1.126       -         
CommsFPGA_top_0.RESET                                                           CFG2       Y        Out     0.143     1.270       -         
RESET                                                                           Net        -        -       1.117     -           1         
CommsFPGA_top_0.RESET_RNIFEG6                                                   CLKINT     A        In      -         2.387       -         
CommsFPGA_top_0.RESET_RNIFEG6                                                   CLKINT     Y        Out     0.375     2.762       -         
RESET_RNIFEG6                                                                   Net        -        -       1.149     -           45        
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.FIFO_Read_SM_srsts_i_a4_RNIQKFC[3]     CFG2       A        In      -         3.912       -         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.FIFO_Read_SM_srsts_i_a4_RNIQKFC[3]     CFG2       Y        Out     0.087     3.999       -         
un1_FIFO_Read_SM_4_or                                                           Net        -        -       0.556     -           1         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.FIFO_Read_SM_srsts_i_a4_RNI930J[3]     CFG2       A        In      -         4.554       -         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.FIFO_Read_SM_srsts_i_a4_RNI930J[3]     CFG2       Y        Out     0.087     4.641       -         
FIFO_Read_SM_srsts_i_a4_RNI930J[3]                                              Net        -        -       0.970     -           8         
CommsFPGA_top_0.MANCHESTER_DECODER2_INST.FIFO_Read_SM_del[0]                    SLE        EN       In      -         5.611       -         
============================================================================================================================================
Total path delay (propagation time + setup) of 5.949 is 1.030(17.3%) logic and 4.918(82.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 154MB peak: 160MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 154MB peak: 160MB)

---------------------------------------
<a name=resourceUsage49></a>Resource Usage Report for m2s010_som </a>

Mapping to part: m2s060tfcsbga325std
Cell usage:
CCC             2 uses
CLKINT          15 uses
INV             4 uses
MSS_060         1 use
RCOSC_25_50MHZ  1 use
RCOSC_25_50MHZ_FAB  1 use
SYSRESET        1 use
XTLOSC          1 use
CFG1           16 uses
CFG2           152 uses
CFG3           190 uses
CFG4           311 uses

Carry cells:
ARI1            262 uses - used for arithmetic functions
ARI1            118 uses - used for Wide-Mux implementation
Total ARI1      380 uses


Sequential Cells: 
SLE            899 uses

DSP Blocks:    0 of 72 (0%)

I/O ports: 122
I/O primitives: 106
BIBUF          28 uses
INBUF          19 uses
OUTBUF         54 uses
OUTBUF_DIFF    1 use
TRIBUFF        4 uses


Global Clock Buffers: 15 of 8 (187%)


RAM/ROM usage summary
Total Block RAMs (RAM64x18) : 1 of 72 (1%)

Total LUTs:    1049

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 36; LUTs = 36;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  899 + 36 + 0 + 0 = 935;
Total number of LUTs after P&R:  1049 + 36 + 0 + 0 = 1085;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 34MB peak: 160MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue Mar 20 14:15:04 2018

###########################################################]

</pre></samp></body></html>
