<profile>

<section name = "Vitis HLS Report for 'fiat_25519_carry_square'" level="0">
<item name = "Date">Thu May  9 15:24:30 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">D2</item>
<item name = "Solution">comb_10 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">56, 56, 0.560 us, 0.560 us, 57, 57, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221">fiat_25519_carry_square_Pipeline_ARRAY_1_READ, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238">fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1, 4, 4, 40.000 ns, 40.000 ns, 4, 4, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272">fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3, 4, 4, 40.000 ns, 40.000 ns, 4, 4, no</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295">fiat_25519_carry_square_Pipeline_ARRAY_WRITE, 12, 12, 0.120 us, 0.120 us, 12, 12, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2622, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 160, 2441, 5129, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 387, -</column>
<column name="Register">-, -, 1842, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 6, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221">fiat_25519_carry_square_Pipeline_ARRAY_1_READ, 0, 0, 331, 73, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295">fiat_25519_carry_square_Pipeline_ARRAY_WRITE, 0, 0, 34, 127, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238">fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1, 0, 48, 808, 2391, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272">fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3, 0, 32, 262, 1101, 0</column>
<column name="mem_m_axi_U">mem_m_axi, 4, 0, 830, 694, 0</column>
<column name="mul_32ns_32ns_63_1_1_U125">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U126">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U127">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_63_1_1_U128">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U129">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U130">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U131">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U132">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U133">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U134">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U135">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U136">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U137">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U138">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U139">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U140">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U141">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U142">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U143">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U144">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_7ns_32_1_1_U145">mul_32s_7ns_32_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_39ns_6ns_44_1_1_U146">mul_39ns_6ns_44_1_1, 0, 2, 0, 27, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln62_1_fu_835_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln62_fu_841_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln66_1_fu_815_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln66_fu_821_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln71_1_fu_791_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln71_fu_907_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln72_fu_916_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln74_fu_707_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln77_1_fu_751_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln77_fu_745_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln81_1_fu_851_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln81_2_fu_857_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln81_fu_1038_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln82_fu_1046_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln84_10_fu_775_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln84_11_fu_769_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln84_12_fu_921_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln84_13_fu_968_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln84_14_fu_973_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln84_15_fu_1013_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln84_16_fu_1060_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln84_1_fu_979_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln84_2_fu_1019_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln84_3_fu_1066_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln84_4_fu_1165_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln84_5_fu_1199_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln84_6_fu_1233_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln84_7_fu_1273_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln84_8_fu_1307_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln84_9_fu_763_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln84_fu_927_p2">+, 0, 0, 64, 64, 64</column>
<column name="add_ln85_1_fu_1092_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln85_2_fu_1097_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln85_fu_1379_p2">+, 0, 0, 51, 44, 44</column>
<column name="add_ln86_1_fu_1114_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln86_2_fu_1103_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln86_3_fu_1108_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln86_fu_1412_p2">+, 0, 0, 33, 26, 26</column>
<column name="add_ln87_fu_1120_p2">+, 0, 0, 25, 25, 25</column>
<column name="add_ln88_fu_1131_p2">+, 0, 0, 33, 26, 26</column>
<column name="arr_18_fu_757_p2">+, 0, 0, 64, 64, 64</column>
<column name="arr_fu_1253_p2">+, 0, 0, 71, 64, 64</column>
<column name="out1_w_1_fu_1403_p2">+, 0, 0, 32, 25, 25</column>
<column name="out1_w_2_fu_1433_p2">+, 0, 0, 34, 27, 27</column>
<column name="out1_w_3_fu_1126_p2">+, 0, 0, 25, 25, 25</column>
<column name="out1_w_4_fu_1137_p2">+, 0, 0, 26, 26, 26</column>
<column name="out1_w_5_fu_1323_p2">+, 0, 0, 32, 25, 25</column>
<column name="out1_w_6_fu_1328_p2">+, 0, 0, 33, 26, 26</column>
<column name="out1_w_7_fu_1334_p2">+, 0, 0, 32, 25, 25</column>
<column name="out1_w_8_fu_1340_p2">+, 0, 0, 33, 26, 26</column>
<column name="out1_w_9_fu_1346_p2">+, 0, 0, 32, 25, 25</column>
<column name="out1_w_fu_1370_p2">+, 0, 0, 33, 26, 26</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">130, 26, 1, 26</column>
<column name="grp_fu_328_p0">26, 5, 32, 160</column>
<column name="grp_fu_328_p1">26, 5, 32, 160</column>
<column name="grp_fu_332_p0">14, 3, 32, 96</column>
<column name="grp_fu_332_p1">14, 3, 32, 96</column>
<column name="grp_fu_384_p0">20, 4, 32, 128</column>
<column name="grp_fu_384_p1">14, 3, 7, 21</column>
<column name="mem_ARADDR">14, 3, 64, 192</column>
<column name="mem_ARLEN">14, 3, 32, 96</column>
<column name="mem_ARVALID">14, 3, 1, 3</column>
<column name="mem_AWADDR">14, 3, 64, 192</column>
<column name="mem_AWLEN">14, 3, 32, 96</column>
<column name="mem_AWVALID">14, 3, 1, 3</column>
<column name="mem_BREADY">14, 3, 1, 3</column>
<column name="mem_RREADY">9, 2, 1, 2</column>
<column name="mem_WVALID">9, 2, 1, 2</column>
<column name="mem_blk_n_AR">9, 2, 1, 2</column>
<column name="mem_blk_n_AW">9, 2, 1, 2</column>
<column name="mem_blk_n_B">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln62_reg_1775">64, 0, 64, 0</column>
<column name="add_ln66_reg_1760">64, 0, 64, 0</column>
<column name="add_ln71_1_reg_1740">64, 0, 64, 0</column>
<column name="add_ln81_1_reg_1785">64, 0, 64, 0</column>
<column name="add_ln81_2_reg_1790">64, 0, 64, 0</column>
<column name="add_ln84_10_reg_1729">26, 0, 26, 0</column>
<column name="add_ln85_2_reg_1815">25, 0, 25, 0</column>
<column name="add_ln86_1_reg_1821">26, 0, 26, 0</column>
<column name="ap_CS_fsm">25, 0, 25, 0</column>
<column name="arr_17_reg_1626">64, 0, 64, 0</column>
<column name="empty_21_reg_1598">31, 0, 31, 0</column>
<column name="empty_22_reg_1652">31, 0, 31, 0</column>
<column name="empty_23_reg_1657">31, 0, 31, 0</column>
<column name="empty_24_reg_1663">31, 0, 31, 0</column>
<column name="empty_25_reg_1669">31, 0, 31, 0</column>
<column name="empty_26_reg_1675">31, 0, 31, 0</column>
<column name="empty_27_reg_1681">31, 0, 31, 0</column>
<column name="empty_28_reg_1687">31, 0, 31, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_221_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_295_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_238_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_272_ap_start_reg">1, 0, 1, 0</column>
<column name="lshr_ln84_4_reg_1805">38, 0, 38, 0</column>
<column name="lshr_ln_reg_1735">38, 0, 38, 0</column>
<column name="mul_ln27_reg_1609">32, 0, 32, 0</column>
<column name="mul_ln61_reg_1693">32, 0, 32, 0</column>
<column name="mul_ln68_reg_1719">63, 0, 63, 0</column>
<column name="mul_ln70_reg_1724">63, 0, 63, 0</column>
<column name="mul_ln75_reg_1699">32, 0, 32, 0</column>
<column name="out1_w_1_reg_1876">25, 0, 25, 0</column>
<column name="out1_w_2_reg_1881">27, 0, 27, 0</column>
<column name="out1_w_3_reg_1826">25, 0, 25, 0</column>
<column name="out1_w_4_reg_1831">26, 0, 26, 0</column>
<column name="out1_w_5_reg_1841">25, 0, 25, 0</column>
<column name="out1_w_6_reg_1846">26, 0, 26, 0</column>
<column name="out1_w_7_reg_1851">25, 0, 25, 0</column>
<column name="out1_w_8_reg_1856">26, 0, 26, 0</column>
<column name="out1_w_9_reg_1861">25, 0, 25, 0</column>
<column name="out1_w_reg_1871">26, 0, 26, 0</column>
<column name="reg_405">32, 0, 32, 0</column>
<column name="reg_410">64, 0, 64, 0</column>
<column name="trunc_ln22_1_reg_1578">62, 0, 62, 0</column>
<column name="trunc_ln63_1_reg_1780">25, 0, 25, 0</column>
<column name="trunc_ln67_1_reg_1770">26, 0, 26, 0</column>
<column name="trunc_ln67_reg_1765">25, 0, 25, 0</column>
<column name="trunc_ln6_reg_1755">25, 0, 25, 0</column>
<column name="trunc_ln71_1_reg_1750">25, 0, 25, 0</column>
<column name="trunc_ln71_reg_1745">24, 0, 24, 0</column>
<column name="trunc_ln81_1_reg_1800">26, 0, 26, 0</column>
<column name="trunc_ln81_reg_1795">26, 0, 26, 0</column>
<column name="trunc_ln84_12_reg_1836">39, 0, 39, 0</column>
<column name="trunc_ln84_5_reg_1810">25, 0, 25, 0</column>
<column name="trunc_ln97_1_reg_1584">62, 0, 62, 0</column>
<column name="zext_ln30_1_reg_1616">32, 0, 64, 32</column>
<column name="zext_ln59_reg_1713">32, 0, 64, 32</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, fiat_25519_carry_square, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
</table>
</item>
</section>
</profile>
