{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1668368121375 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LAB1_top EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"LAB1_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1668368121382 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668368121408 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668368121408 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1668368121493 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1668368121509 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668368122059 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1668368122059 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1668368122059 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 2597 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668368122076 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 2598 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668368122076 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 2599 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1668368122076 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1668368122076 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "24 24 " "No exact pin location assignment(s) for 24 pins of 24 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[0\] " "Pin SW\[0\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 5 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668368122241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[1\] " "Pin SW\[1\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 5 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668368122241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[2\] " "Pin SW\[2\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 5 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668368122241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[3\] " "Pin SW\[3\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 5 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668368122241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UART_TXD " "Pin UART_TXD not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { UART_TXD } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 9 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_TXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668368122241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[0\] " "Pin LEDR\[0\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { LEDR[0] } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 6 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668368122241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[1\] " "Pin LEDR\[1\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { LEDR[1] } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 6 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668368122241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[2\] " "Pin LEDR\[2\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 6 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668368122241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[3\] " "Pin LEDR\[3\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { LEDR[3] } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 6 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668368122241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[4\] " "Pin LEDR\[4\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 6 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668368122241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[5\] " "Pin LEDR\[5\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 6 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668368122241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[6\] " "Pin LEDR\[6\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 6 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668368122241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[7\] " "Pin LEDR\[7\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 6 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668368122241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[8\] " "Pin LEDR\[8\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 6 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668368122241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[9\] " "Pin LEDR\[9\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 6 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668368122241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[10\] " "Pin LEDR\[10\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { LEDR[10] } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 6 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668368122241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[11\] " "Pin LEDR\[11\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { LEDR[11] } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 6 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668368122241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[12\] " "Pin LEDR\[12\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { LEDR[12] } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 6 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668368122241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[13\] " "Pin LEDR\[13\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { LEDR[13] } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 6 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668368122241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[14\] " "Pin LEDR\[14\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { LEDR[14] } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 6 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668368122241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDR\[15\] " "Pin LEDR\[15\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { LEDR[15] } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 6 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LEDR[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668368122241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_50 " "Pin CLOCK_50 not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 3 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668368122241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "KEY\[0\] " "Pin KEY\[0\] not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 4 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668368122241 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UART_RXD " "Pin UART_RXD not assigned to an exact location on the device" {  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 8 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1668368122241 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1668368122241 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "43 " "TimeQuest Timing Analyzer is analyzing 43 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1668368122474 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB1_top.sdc " "Synopsys Design Constraints File file not found: 'LAB1_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1668368122476 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1668368122476 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1668368122495 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668368122595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "trn_cu:CU1\|ps\[2\] " "Destination node trn_cu:CU1\|ps\[2\]" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" 13 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { trn_cu:CU1|ps[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668368122595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rec_cu:CU2\|ff1_load " "Destination node rec_cu:CU2\|ff1_load" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/rec_cu.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/rec_cu.v" 3 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_cu:CU2|ff1_load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668368122595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "trn_cu:CU1\|ps\[1\] " "Destination node trn_cu:CU1\|ps\[1\]" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" 13 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { trn_cu:CU1|ps[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668368122595 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1668368122595 ""}  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 3 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668368122595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[0\] (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node KEY\[0\] (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668368122595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "async_receiver:AR\|RxD_data_ready " "Destination node async_receiver:AR\|RxD_data_ready" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" 5 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { async_receiver:AR|RxD_data_ready } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668368122595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rec_cu:CU2\|ps\[0\] " "Destination node rec_cu:CU2\|ps\[0\]" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/rec_cu.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/rec_cu.v" 11 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_cu:CU2|ps[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668368122595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "async_receiver:AR\|RxD_data\[0\] " "Destination node async_receiver:AR\|RxD_data\[0\]" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" 25 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { async_receiver:AR|RxD_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668368122595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "async_receiver:AR\|RxD_data\[1\] " "Destination node async_receiver:AR\|RxD_data\[1\]" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" 25 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { async_receiver:AR|RxD_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668368122595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "async_receiver:AR\|RxD_data\[2\] " "Destination node async_receiver:AR\|RxD_data\[2\]" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" 25 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { async_receiver:AR|RxD_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668368122595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "async_receiver:AR\|RxD_data\[3\] " "Destination node async_receiver:AR\|RxD_data\[3\]" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" 25 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { async_receiver:AR|RxD_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668368122595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "async_receiver:AR\|RxD_data\[4\] " "Destination node async_receiver:AR\|RxD_data\[4\]" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" 25 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { async_receiver:AR|RxD_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668368122595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "async_receiver:AR\|RxD_data\[5\] " "Destination node async_receiver:AR\|RxD_data\[5\]" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" 25 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { async_receiver:AR|RxD_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668368122595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "async_receiver:AR\|RxD_data\[6\] " "Destination node async_receiver:AR\|RxD_data\[6\]" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" 25 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { async_receiver:AR|RxD_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668368122595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "async_receiver:AR\|RxD_data\[7\] " "Destination node async_receiver:AR\|RxD_data\[7\]" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/async_receiver.v" 25 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { async_receiver:AR|RxD_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668368122595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1668368122595 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1668368122595 ""}  } { { "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files (x86)/altera/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 4 0 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668368122595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "trn_cu:CU1\|Decoder0~0  " "Automatically promoted node trn_cu:CU1\|Decoder0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668368122595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_out_reg~0 " "Destination node uart_out_reg~0" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 20 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_out_reg~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 1570 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668368122595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_out_reg~2 " "Destination node uart_out_reg~2" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 20 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_out_reg~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 1691 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668368122595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_out_reg~4 " "Destination node uart_out_reg~4" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 20 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_out_reg~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 1727 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668368122595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_out_reg~6 " "Destination node uart_out_reg~6" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 20 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_out_reg~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 2563 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668368122595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_out_reg~8 " "Destination node uart_out_reg~8" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 20 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_out_reg~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 2569 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668368122595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_out_reg~10 " "Destination node uart_out_reg~10" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 20 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_out_reg~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 2574 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668368122595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_out_reg~12 " "Destination node uart_out_reg~12" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 20 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_out_reg~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 2579 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668368122595 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart_out_reg~14 " "Destination node uart_out_reg~14" {  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 20 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_out_reg~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 2584 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1668368122595 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1668368122595 ""}  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" 31 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { trn_cu:CU1|Decoder0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 1569 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668368122595 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ff1\[15\]~1  " "Automatically promoted node ff1\[15\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668368122605 ""}  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ff1[15]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 1553 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668368122605 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ff1\[7\]~0  " "Automatically promoted node ff1\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668368122605 ""}  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/LAB1_top.v" 50 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ff1[7]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 1552 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668368122605 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "trn_cu:CU1\|Mux2~0  " "Automatically promoted node trn_cu:CU1\|Mux2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1668368122605 ""}  } { { "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" "" { Text "E:/university/FPGA/CA/LAB1/FPGA_lab/trn_cu.v" 21 -1 0 } } { "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { trn_cu:CU1|Mux2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 0 { 0 ""} 0 1655 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668368122605 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1668368122812 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668368122812 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668368122812 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668368122817 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668368122819 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1668368122819 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1668368122819 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1668368122826 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1668368122826 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "22 unused 3.3V 5 17 0 " "Number of I/O pins in group: 22 (unused VREF, 3.3V VCCIO, 5 input, 17 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1668368122829 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1668368122829 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1668368122829 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668368122831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668368122831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668368122831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668368122831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668368122831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668368122831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668368122831 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1668368122831 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1668368122831 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1668368122831 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668368122849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1668368124492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668368125442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1668368125458 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1668368129457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668368129457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1668368129774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/Saeed/Desktop/LAB1_top/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1668368132941 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1668368132941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668368136323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1668368136339 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1668368136339 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.59 " "Total time spent on timing analysis during the Fitter is 2.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1668368136391 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668368136391 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "17 " "Found 17 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668368136440 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668368136440 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668368136440 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668368136440 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668368136440 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668368136440 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668368136440 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668368136440 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668368136440 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668368136440 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668368136440 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668368136440 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668368136440 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668368136440 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668368136440 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668368136440 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1668368136440 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1668368136440 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668368136890 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668368137008 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668368137488 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668368137925 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1668368138056 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Saeed/Desktop/LAB1_top/output_files/LAB1_top.fit.smsg " "Generated suppressed messages file C:/Users/Saeed/Desktop/LAB1_top/output_files/LAB1_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1668368138363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668368139106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 13 23:05:39 2022 " "Processing ended: Sun Nov 13 23:05:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668368139106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668368139106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668368139106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668368139106 ""}
