Classic Timing Analyzer report for urna
Fri Oct 26 16:35:41 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Setup: 'key0'
  8. Clock Setup: 'key2'
  9. Clock Setup: 'key1'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                 ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------+----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                        ; To                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------+----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.202 ns                                       ; key0                        ; LCD_Reset_Delay:r0|oRESET  ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.808 ns                                       ; digitos:a1|d2[3]            ; display2[0]                ; key2       ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.561 ns                                       ; key0                        ; gpio                       ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.713 ns                                      ; chave                       ; estado_atual.00000100      ; --         ; key0     ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 141.00 MHz ( period = 7.092 ns )               ; LCD_CONTENT:u1|LUT_INDEX[0] ; LCD_CONTENT:u1|LUT_DATA[2] ; clock      ; clock    ; 0            ;
; Clock Setup: 'key0'          ; N/A   ; None          ; 215.61 MHz ( period = 4.638 ns )               ; cv4[1]                      ; cadVencedr1[3]             ; key0       ; key0     ; 0            ;
; Clock Setup: 'key1'          ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d1[0]            ; digitos:a1|d1[3]           ; key1       ; key1     ; 0            ;
; Clock Setup: 'key2'          ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d2[1]            ; digitos:a1|d2[2]           ; key2       ; key2     ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                             ;                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------------+----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; key0            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; key2            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; key1            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                        ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 141.00 MHz ( period = 7.092 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[0] ; LCD_CONTENT:u1|LUT_DATA[2]    ; clock      ; clock    ; None                        ; None                      ; 6.878 ns                ;
; N/A                                     ; 143.08 MHz ( period = 6.989 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|LUT_DATA[3]    ; clock      ; clock    ; None                        ; None                      ; 6.744 ns                ;
; N/A                                     ; 143.66 MHz ( period = 6.961 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|LUT_DATA[2]    ; clock      ; clock    ; None                        ; None                      ; 6.747 ns                ;
; N/A                                     ; 145.39 MHz ( period = 6.878 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|LUT_DATA[3]    ; clock      ; clock    ; None                        ; None                      ; 6.633 ns                ;
; N/A                                     ; 145.58 MHz ( period = 6.869 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[0] ; LCD_CONTENT:u1|LUT_DATA[3]    ; clock      ; clock    ; None                        ; None                      ; 6.624 ns                ;
; N/A                                     ; 146.89 MHz ( period = 6.808 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[0] ; LCD_CONTENT:u1|LUT_DATA[1]    ; clock      ; clock    ; None                        ; None                      ; 6.593 ns                ;
; N/A                                     ; 147.43 MHz ( period = 6.783 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|LUT_DATA[2]    ; clock      ; clock    ; None                        ; None                      ; 6.569 ns                ;
; N/A                                     ; 147.80 MHz ( period = 6.766 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|LUT_DATA[1]    ; clock      ; clock    ; None                        ; None                      ; 6.551 ns                ;
; N/A                                     ; 148.10 MHz ( period = 6.752 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|LUT_DATA[3]    ; clock      ; clock    ; None                        ; None                      ; 6.508 ns                ;
; N/A                                     ; 149.19 MHz ( period = 6.703 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[0] ; LCD_CONTENT:u1|LUT_DATA[5]    ; clock      ; clock    ; None                        ; None                      ; 6.488 ns                ;
; N/A                                     ; 149.86 MHz ( period = 6.673 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|LUT_DATA[1]    ; clock      ; clock    ; None                        ; None                      ; 6.458 ns                ;
; N/A                                     ; 151.86 MHz ( period = 6.585 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[5] ; LCD_CONTENT:u1|LUT_DATA[3]    ; clock      ; clock    ; None                        ; None                      ; 6.341 ns                ;
; N/A                                     ; 153.68 MHz ( period = 6.507 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|LUT_DATA[6]    ; clock      ; clock    ; None                        ; None                      ; 6.280 ns                ;
; N/A                                     ; 153.89 MHz ( period = 6.498 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|LUT_DATA[0]    ; clock      ; clock    ; None                        ; None                      ; 6.279 ns                ;
; N/A                                     ; 154.37 MHz ( period = 6.478 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|LUT_DATA[3]    ; clock      ; clock    ; None                        ; None                      ; 6.234 ns                ;
; N/A                                     ; 154.68 MHz ( period = 6.465 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[0] ; LCD_CONTENT:u1|LUT_DATA[0]    ; clock      ; clock    ; None                        ; None                      ; 6.245 ns                ;
; N/A                                     ; 155.26 MHz ( period = 6.441 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|LUT_DATA[2]    ; clock      ; clock    ; None                        ; None                      ; 6.228 ns                ;
; N/A                                     ; 155.30 MHz ( period = 6.439 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|LUT_DATA[6]    ; clock      ; clock    ; None                        ; None                      ; 6.213 ns                ;
; N/A                                     ; 155.67 MHz ( period = 6.424 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|LUT_DATA[5]    ; clock      ; clock    ; None                        ; None                      ; 6.209 ns                ;
; N/A                                     ; 156.10 MHz ( period = 6.406 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|LUT_DATA[6]    ; clock      ; clock    ; None                        ; None                      ; 6.179 ns                ;
; N/A                                     ; 156.15 MHz ( period = 6.404 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|LUT_DATA[1]    ; clock      ; clock    ; None                        ; None                      ; 6.190 ns                ;
; N/A                                     ; 156.72 MHz ( period = 6.381 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|LUT_DATA[0]    ; clock      ; clock    ; None                        ; None                      ; 6.161 ns                ;
; N/A                                     ; 157.33 MHz ( period = 6.356 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|LUT_DATA[5]    ; clock      ; clock    ; None                        ; None                      ; 6.141 ns                ;
; N/A                                     ; 157.95 MHz ( period = 6.331 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[5] ; LCD_CONTENT:u1|LUT_DATA[0]    ; clock      ; clock    ; None                        ; None                      ; 6.112 ns                ;
; N/A                                     ; 158.68 MHz ( period = 6.302 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|LUT_DATA[5]    ; clock      ; clock    ; None                        ; None                      ; 6.088 ns                ;
; N/A                                     ; 159.39 MHz ( period = 6.274 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[5] ; LCD_CONTENT:u1|LUT_DATA[2]    ; clock      ; clock    ; None                        ; None                      ; 6.061 ns                ;
; N/A                                     ; 159.85 MHz ( period = 6.256 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|LUT_DATA[6]    ; clock      ; clock    ; None                        ; None                      ; 6.030 ns                ;
; N/A                                     ; 160.33 MHz ( period = 6.237 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[5] ; LCD_CONTENT:u1|LUT_DATA[1]    ; clock      ; clock    ; None                        ; None                      ; 6.023 ns                ;
; N/A                                     ; 160.51 MHz ( period = 6.230 ns )                    ; LCD_CONTENT:u1|LUT_DATA[3]  ; LCD_CONTENT:u1|LUT_DATA[3]    ; clock      ; clock    ; None                        ; None                      ; 6.016 ns                ;
; N/A                                     ; 160.67 MHz ( period = 6.224 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|LUT_DATA[0]    ; clock      ; clock    ; None                        ; None                      ; 6.005 ns                ;
; N/A                                     ; 160.67 MHz ( period = 6.224 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[0] ; LCD_CONTENT:u1|LUT_DATA[6]    ; clock      ; clock    ; None                        ; None                      ; 5.997 ns                ;
; N/A                                     ; 161.63 MHz ( period = 6.187 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|LUT_DATA[0]    ; clock      ; clock    ; None                        ; None                      ; 5.967 ns                ;
; N/A                                     ; 161.97 MHz ( period = 6.174 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|LUT_DATA[1]    ; clock      ; clock    ; None                        ; None                      ; 5.960 ns                ;
; N/A                                     ; 162.15 MHz ( period = 6.167 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|LUT_DATA[2]    ; clock      ; clock    ; None                        ; None                      ; 5.954 ns                ;
; N/A                                     ; 162.50 MHz ( period = 6.154 ns )                    ; LCD_CONTENT:u1|LUT_DATA[5]  ; LCD_CONTENT:u1|LUT_DATA[5]    ; clock      ; clock    ; None                        ; None                      ; 5.940 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|LUT_DATA[4]    ; clock      ; clock    ; None                        ; None                      ; 5.916 ns                ;
; N/A                                     ; 163.00 MHz ( period = 6.135 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[5] ; LCD_CONTENT:u1|LUT_DATA[5]    ; clock      ; clock    ; None                        ; None                      ; 5.921 ns                ;
; N/A                                     ; 163.53 MHz ( period = 6.115 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[5] ; LCD_CONTENT:u1|LUT_DATA[6]    ; clock      ; clock    ; None                        ; None                      ; 5.889 ns                ;
; N/A                                     ; 165.67 MHz ( period = 6.036 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[0] ; LCD_CONTENT:u1|LUT_DATA[4]    ; clock      ; clock    ; None                        ; None                      ; 5.817 ns                ;
; N/A                                     ; 165.89 MHz ( period = 6.028 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|LUT_DATA[5]    ; clock      ; clock    ; None                        ; None                      ; 5.814 ns                ;
; N/A                                     ; 166.11 MHz ( period = 6.020 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|LUT_DATA[4]    ; clock      ; clock    ; None                        ; None                      ; 5.802 ns                ;
; N/A                                     ; 170.85 MHz ( period = 5.853 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[5] ; LCD_CONTENT:u1|LUT_DATA[4]    ; clock      ; clock    ; None                        ; None                      ; 5.635 ns                ;
; N/A                                     ; 171.94 MHz ( period = 5.816 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|LUT_DATA[4]    ; clock      ; clock    ; None                        ; None                      ; 5.597 ns                ;
; N/A                                     ; 174.03 MHz ( period = 5.746 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|LUT_DATA[4]    ; clock      ; clock    ; None                        ; None                      ; 5.528 ns                ;
; N/A                                     ; 178.41 MHz ( period = 5.605 ns )                    ; LCD_CONTENT:u1|LUT_DATA[1]  ; LCD_CONTENT:u1|LUT_DATA[1]    ; clock      ; clock    ; None                        ; None                      ; 5.391 ns                ;
; N/A                                     ; 181.03 MHz ( period = 5.524 ns )                    ; LCD_CONTENT:u1|LUT_DATA[2]  ; LCD_CONTENT:u1|LUT_DATA[2]    ; clock      ; clock    ; None                        ; None                      ; 5.310 ns                ;
; N/A                                     ; 181.46 MHz ( period = 5.511 ns )                    ; LCD_CONTENT:u1|LUT_DATA[0]  ; LCD_CONTENT:u1|LUT_DATA[0]    ; clock      ; clock    ; None                        ; None                      ; 5.297 ns                ;
; N/A                                     ; 185.60 MHz ( period = 5.388 ns )                    ; LCD_CONTENT:u1|LUT_DATA[6]  ; LCD_CONTENT:u1|LUT_DATA[6]    ; clock      ; clock    ; None                        ; None                      ; 5.174 ns                ;
; N/A                                     ; 193.05 MHz ( period = 5.180 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|LUT_INDEX[5]   ; clock      ; clock    ; None                        ; None                      ; 4.966 ns                ;
; N/A                                     ; 193.16 MHz ( period = 5.177 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|LUT_INDEX[4]   ; clock      ; clock    ; None                        ; None                      ; 4.963 ns                ;
; N/A                                     ; 194.82 MHz ( period = 5.133 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|LUT_INDEX[5]   ; clock      ; clock    ; None                        ; None                      ; 4.918 ns                ;
; N/A                                     ; 194.93 MHz ( period = 5.130 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|LUT_INDEX[4]   ; clock      ; clock    ; None                        ; None                      ; 4.915 ns                ;
; N/A                                     ; 196.50 MHz ( period = 5.089 ns )                    ; LCD_CONTENT:u1|LUT_DATA[4]  ; LCD_CONTENT:u1|LUT_DATA[4]    ; clock      ; clock    ; None                        ; None                      ; 4.875 ns                ;
; N/A                                     ; 198.37 MHz ( period = 5.041 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|LUT_INDEX[5]   ; clock      ; clock    ; None                        ; None                      ; 4.827 ns                ;
; N/A                                     ; 198.49 MHz ( period = 5.038 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|LUT_INDEX[4]   ; clock      ; clock    ; None                        ; None                      ; 4.824 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|LUT_INDEX[3]   ; clock      ; clock    ; None                        ; None                      ; 4.784 ns                ;
; N/A                                     ; 201.98 MHz ( period = 4.951 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|LUT_INDEX[3]   ; clock      ; clock    ; None                        ; None                      ; 4.736 ns                ;
; N/A                                     ; 203.46 MHz ( period = 4.915 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|LUT_INDEX[1]   ; clock      ; clock    ; None                        ; None                      ; 4.702 ns                ;
; N/A                                     ; 203.62 MHz ( period = 4.911 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|LUT_INDEX[2]   ; clock      ; clock    ; None                        ; None                      ; 4.698 ns                ;
; N/A                                     ; 205.21 MHz ( period = 4.873 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|LUT_INDEX[5]   ; clock      ; clock    ; None                        ; None                      ; 4.658 ns                ;
; N/A                                     ; 205.30 MHz ( period = 4.871 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mLCD_ST.000000 ; clock      ; clock    ; None                        ; None                      ; 4.648 ns                ;
; N/A                                     ; 205.34 MHz ( period = 4.870 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|LUT_INDEX[4]   ; clock      ; clock    ; None                        ; None                      ; 4.655 ns                ;
; N/A                                     ; 205.42 MHz ( period = 4.868 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|LUT_INDEX[1]   ; clock      ; clock    ; None                        ; None                      ; 4.654 ns                ;
; N/A                                     ; 205.59 MHz ( period = 4.864 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|LUT_INDEX[2]   ; clock      ; clock    ; None                        ; None                      ; 4.650 ns                ;
; N/A                                     ; 205.80 MHz ( period = 4.859 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|LUT_INDEX[3]   ; clock      ; clock    ; None                        ; None                      ; 4.645 ns                ;
; N/A                                     ; 207.30 MHz ( period = 4.824 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mLCD_ST.000000 ; clock      ; clock    ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; 209.38 MHz ( period = 4.776 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|LUT_INDEX[1]   ; clock      ; clock    ; None                        ; None                      ; 4.563 ns                ;
; N/A                                     ; 209.56 MHz ( period = 4.772 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|LUT_INDEX[2]   ; clock      ; clock    ; None                        ; None                      ; 4.559 ns                ;
; N/A                                     ; 211.33 MHz ( period = 4.732 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mLCD_ST.000000 ; clock      ; clock    ; None                        ; None                      ; 4.509 ns                ;
; N/A                                     ; 213.17 MHz ( period = 4.691 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|LUT_INDEX[3]   ; clock      ; clock    ; None                        ; None                      ; 4.476 ns                ;
; N/A                                     ; 217.01 MHz ( period = 4.608 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|LUT_INDEX[1]   ; clock      ; clock    ; None                        ; None                      ; 4.394 ns                ;
; N/A                                     ; 217.20 MHz ( period = 4.604 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|LUT_INDEX[2]   ; clock      ; clock    ; None                        ; None                      ; 4.390 ns                ;
; N/A                                     ; 217.91 MHz ( period = 4.589 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mLCD_ST.000001 ; clock      ; clock    ; None                        ; None                      ; 4.366 ns                ;
; N/A                                     ; 219.11 MHz ( period = 4.564 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|mLCD_ST.000000 ; clock      ; clock    ; None                        ; None                      ; 4.340 ns                ;
; N/A                                     ; 220.17 MHz ( period = 4.542 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mLCD_ST.000001 ; clock      ; clock    ; None                        ; None                      ; 4.318 ns                ;
; N/A                                     ; 224.72 MHz ( period = 4.450 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mLCD_ST.000001 ; clock      ; clock    ; None                        ; None                      ; 4.227 ns                ;
; N/A                                     ; 230.41 MHz ( period = 4.340 ns )                    ; LCD_CONTENT:u1|mDLY[7]      ; LCD_CONTENT:u1|mLCD_ST.000000 ; clock      ; clock    ; None                        ; None                      ; 4.142 ns                ;
; N/A                                     ; 231.70 MHz ( period = 4.316 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mLCD_ST.000011 ; clock      ; clock    ; None                        ; None                      ; 4.093 ns                ;
; N/A                                     ; 231.70 MHz ( period = 4.316 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mLCD_ST.000010 ; clock      ; clock    ; None                        ; None                      ; 4.093 ns                ;
; N/A                                     ; 231.70 MHz ( period = 4.316 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mLCD_Start     ; clock      ; clock    ; None                        ; None                      ; 4.093 ns                ;
; N/A                                     ; 231.75 MHz ( period = 4.315 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mLCD_DATA[0]   ; clock      ; clock    ; None                        ; None                      ; 4.067 ns                ;
; N/A                                     ; 231.75 MHz ( period = 4.315 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mLCD_DATA[1]   ; clock      ; clock    ; None                        ; None                      ; 4.067 ns                ;
; N/A                                     ; 231.75 MHz ( period = 4.315 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mLCD_DATA[2]   ; clock      ; clock    ; None                        ; None                      ; 4.067 ns                ;
; N/A                                     ; 232.34 MHz ( period = 4.304 ns )                    ; LCD_CONTENT:u1|mDLY[5]      ; LCD_CONTENT:u1|mLCD_ST.000000 ; clock      ; clock    ; None                        ; None                      ; 4.106 ns                ;
; N/A                                     ; 232.50 MHz ( period = 4.301 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mDLY[17]       ; clock      ; clock    ; None                        ; None                      ; 4.052 ns                ;
; N/A                                     ; 232.50 MHz ( period = 4.301 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mDLY[12]       ; clock      ; clock    ; None                        ; None                      ; 4.052 ns                ;
; N/A                                     ; 232.50 MHz ( period = 4.301 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mDLY[9]        ; clock      ; clock    ; None                        ; None                      ; 4.052 ns                ;
; N/A                                     ; 232.50 MHz ( period = 4.301 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mDLY[11]       ; clock      ; clock    ; None                        ; None                      ; 4.052 ns                ;
; N/A                                     ; 232.50 MHz ( period = 4.301 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mDLY[10]       ; clock      ; clock    ; None                        ; None                      ; 4.052 ns                ;
; N/A                                     ; 232.50 MHz ( period = 4.301 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mDLY[14]       ; clock      ; clock    ; None                        ; None                      ; 4.052 ns                ;
; N/A                                     ; 232.50 MHz ( period = 4.301 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mDLY[16]       ; clock      ; clock    ; None                        ; None                      ; 4.052 ns                ;
; N/A                                     ; 232.50 MHz ( period = 4.301 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mDLY[13]       ; clock      ; clock    ; None                        ; None                      ; 4.052 ns                ;
; N/A                                     ; 232.50 MHz ( period = 4.301 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mDLY[15]       ; clock      ; clock    ; None                        ; None                      ; 4.052 ns                ;
; N/A                                     ; 233.54 MHz ( period = 4.282 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|mLCD_ST.000001 ; clock      ; clock    ; None                        ; None                      ; 4.058 ns                ;
; N/A                                     ; 234.25 MHz ( period = 4.269 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mLCD_ST.000011 ; clock      ; clock    ; None                        ; None                      ; 4.045 ns                ;
; N/A                                     ; 234.25 MHz ( period = 4.269 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mLCD_ST.000010 ; clock      ; clock    ; None                        ; None                      ; 4.045 ns                ;
; N/A                                     ; 234.25 MHz ( period = 4.269 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mLCD_Start     ; clock      ; clock    ; None                        ; None                      ; 4.045 ns                ;
; N/A                                     ; 234.30 MHz ( period = 4.268 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mLCD_DATA[0]   ; clock      ; clock    ; None                        ; None                      ; 4.019 ns                ;
; N/A                                     ; 234.30 MHz ( period = 4.268 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mLCD_DATA[1]   ; clock      ; clock    ; None                        ; None                      ; 4.019 ns                ;
; N/A                                     ; 234.30 MHz ( period = 4.268 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mLCD_DATA[2]   ; clock      ; clock    ; None                        ; None                      ; 4.019 ns                ;
; N/A                                     ; 235.07 MHz ( period = 4.254 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[17]       ; clock      ; clock    ; None                        ; None                      ; 4.004 ns                ;
; N/A                                     ; 235.07 MHz ( period = 4.254 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[12]       ; clock      ; clock    ; None                        ; None                      ; 4.004 ns                ;
; N/A                                     ; 235.07 MHz ( period = 4.254 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[9]        ; clock      ; clock    ; None                        ; None                      ; 4.004 ns                ;
; N/A                                     ; 235.07 MHz ( period = 4.254 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[11]       ; clock      ; clock    ; None                        ; None                      ; 4.004 ns                ;
; N/A                                     ; 235.07 MHz ( period = 4.254 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[10]       ; clock      ; clock    ; None                        ; None                      ; 4.004 ns                ;
; N/A                                     ; 235.07 MHz ( period = 4.254 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[14]       ; clock      ; clock    ; None                        ; None                      ; 4.004 ns                ;
; N/A                                     ; 235.07 MHz ( period = 4.254 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[16]       ; clock      ; clock    ; None                        ; None                      ; 4.004 ns                ;
; N/A                                     ; 235.07 MHz ( period = 4.254 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[13]       ; clock      ; clock    ; None                        ; None                      ; 4.004 ns                ;
; N/A                                     ; 235.07 MHz ( period = 4.254 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[15]       ; clock      ; clock    ; None                        ; None                      ; 4.004 ns                ;
; N/A                                     ; 235.40 MHz ( period = 4.248 ns )                    ; LCD_CONTENT:u1|mDLY[6]      ; LCD_CONTENT:u1|mLCD_ST.000000 ; clock      ; clock    ; None                        ; None                      ; 4.050 ns                ;
; N/A                                     ; 236.18 MHz ( period = 4.234 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[0] ; LCD_CONTENT:u1|LUT_INDEX[3]   ; clock      ; clock    ; None                        ; None                      ; 4.019 ns                ;
; N/A                                     ; 239.41 MHz ( period = 4.177 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mLCD_ST.000011 ; clock      ; clock    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; 239.41 MHz ( period = 4.177 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mLCD_ST.000010 ; clock      ; clock    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; 239.41 MHz ( period = 4.177 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mLCD_Start     ; clock      ; clock    ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; 239.46 MHz ( period = 4.176 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mLCD_DATA[0]   ; clock      ; clock    ; None                        ; None                      ; 3.928 ns                ;
; N/A                                     ; 239.46 MHz ( period = 4.176 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mLCD_DATA[1]   ; clock      ; clock    ; None                        ; None                      ; 3.928 ns                ;
; N/A                                     ; 239.46 MHz ( period = 4.176 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mLCD_DATA[2]   ; clock      ; clock    ; None                        ; None                      ; 3.928 ns                ;
; N/A                                     ; 240.04 MHz ( period = 4.166 ns )                    ; LCD_CONTENT:u1|mDLY[8]      ; LCD_CONTENT:u1|mLCD_ST.000000 ; clock      ; clock    ; None                        ; None                      ; 3.968 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mDLY[17]       ; clock      ; clock    ; None                        ; None                      ; 3.913 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mDLY[12]       ; clock      ; clock    ; None                        ; None                      ; 3.913 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mDLY[9]        ; clock      ; clock    ; None                        ; None                      ; 3.913 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mDLY[11]       ; clock      ; clock    ; None                        ; None                      ; 3.913 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mDLY[10]       ; clock      ; clock    ; None                        ; None                      ; 3.913 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mDLY[14]       ; clock      ; clock    ; None                        ; None                      ; 3.913 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mDLY[16]       ; clock      ; clock    ; None                        ; None                      ; 3.913 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mDLY[13]       ; clock      ; clock    ; None                        ; None                      ; 3.913 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mDLY[15]       ; clock      ; clock    ; None                        ; None                      ; 3.913 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; LCD_CONTENT:u1|mDLY[7]      ; LCD_CONTENT:u1|mLCD_ST.000001 ; clock      ; clock    ; None                        ; None                      ; 3.860 ns                ;
; N/A                                     ; 248.63 MHz ( period = 4.022 ns )                    ; LCD_CONTENT:u1|mDLY[5]      ; LCD_CONTENT:u1|mLCD_ST.000001 ; clock      ; clock    ; None                        ; None                      ; 3.824 ns                ;
; N/A                                     ; 249.31 MHz ( period = 4.011 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mDLY[1]        ; clock      ; clock    ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 249.31 MHz ( period = 4.011 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mDLY[2]        ; clock      ; clock    ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 249.31 MHz ( period = 4.011 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mDLY[7]        ; clock      ; clock    ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 249.31 MHz ( period = 4.011 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mDLY[5]        ; clock      ; clock    ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 249.31 MHz ( period = 4.011 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mDLY[8]        ; clock      ; clock    ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 249.31 MHz ( period = 4.011 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mDLY[6]        ; clock      ; clock    ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 249.31 MHz ( period = 4.011 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mDLY[3]        ; clock      ; clock    ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 249.31 MHz ( period = 4.011 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mDLY[4]        ; clock      ; clock    ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 249.31 MHz ( period = 4.011 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mDLY[0]        ; clock      ; clock    ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 249.44 MHz ( period = 4.009 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|mLCD_ST.000011 ; clock      ; clock    ; None                        ; None                      ; 3.785 ns                ;
; N/A                                     ; 249.44 MHz ( period = 4.009 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|mLCD_ST.000010 ; clock      ; clock    ; None                        ; None                      ; 3.785 ns                ;
; N/A                                     ; 249.44 MHz ( period = 4.009 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|mLCD_Start     ; clock      ; clock    ; None                        ; None                      ; 3.785 ns                ;
; N/A                                     ; 249.50 MHz ( period = 4.008 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|mLCD_DATA[0]   ; clock      ; clock    ; None                        ; None                      ; 3.759 ns                ;
; N/A                                     ; 249.50 MHz ( period = 4.008 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|mLCD_DATA[1]   ; clock      ; clock    ; None                        ; None                      ; 3.759 ns                ;
; N/A                                     ; 249.50 MHz ( period = 4.008 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|mLCD_DATA[2]   ; clock      ; clock    ; None                        ; None                      ; 3.759 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|mDLY[17]       ; clock      ; clock    ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|mDLY[12]       ; clock      ; clock    ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|mDLY[9]        ; clock      ; clock    ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|mDLY[11]       ; clock      ; clock    ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|mDLY[10]       ; clock      ; clock    ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|mDLY[14]       ; clock      ; clock    ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|mDLY[16]       ; clock      ; clock    ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|mDLY[13]       ; clock      ; clock    ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|mDLY[15]       ; clock      ; clock    ; None                        ; None                      ; 3.744 ns                ;
; N/A                                     ; 252.14 MHz ( period = 3.966 ns )                    ; LCD_CONTENT:u1|mDLY[6]      ; LCD_CONTENT:u1|mLCD_ST.000001 ; clock      ; clock    ; None                        ; None                      ; 3.768 ns                ;
; N/A                                     ; 252.27 MHz ( period = 3.964 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[1]        ; clock      ; clock    ; None                        ; None                      ; 3.724 ns                ;
; N/A                                     ; 252.27 MHz ( period = 3.964 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[2]        ; clock      ; clock    ; None                        ; None                      ; 3.724 ns                ;
; N/A                                     ; 252.27 MHz ( period = 3.964 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[7]        ; clock      ; clock    ; None                        ; None                      ; 3.724 ns                ;
; N/A                                     ; 252.27 MHz ( period = 3.964 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[5]        ; clock      ; clock    ; None                        ; None                      ; 3.724 ns                ;
; N/A                                     ; 252.27 MHz ( period = 3.964 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[8]        ; clock      ; clock    ; None                        ; None                      ; 3.724 ns                ;
; N/A                                     ; 252.27 MHz ( period = 3.964 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[6]        ; clock      ; clock    ; None                        ; None                      ; 3.724 ns                ;
; N/A                                     ; 252.27 MHz ( period = 3.964 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[3]        ; clock      ; clock    ; None                        ; None                      ; 3.724 ns                ;
; N/A                                     ; 252.27 MHz ( period = 3.964 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[4]        ; clock      ; clock    ; None                        ; None                      ; 3.724 ns                ;
; N/A                                     ; 252.27 MHz ( period = 3.964 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mDLY[0]        ; clock      ; clock    ; None                        ; None                      ; 3.724 ns                ;
; N/A                                     ; 253.49 MHz ( period = 3.945 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[1] ; LCD_CONTENT:u1|LUT_DATA[7]    ; clock      ; clock    ; None                        ; None                      ; 3.711 ns                ;
; N/A                                     ; 257.40 MHz ( period = 3.885 ns )                    ; LCD_CONTENT:u1|mDLY[3]      ; LCD_CONTENT:u1|mLCD_ST.000000 ; clock      ; clock    ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 257.47 MHz ( period = 3.884 ns )                    ; LCD_CONTENT:u1|mDLY[8]      ; LCD_CONTENT:u1|mLCD_ST.000001 ; clock      ; clock    ; None                        ; None                      ; 3.686 ns                ;
; N/A                                     ; 257.73 MHz ( period = 3.880 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[5] ; LCD_CONTENT:u1|LUT_INDEX[5]   ; clock      ; clock    ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 257.93 MHz ( period = 3.877 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[5] ; LCD_CONTENT:u1|LUT_INDEX[4]   ; clock      ; clock    ; None                        ; None                      ; 3.663 ns                ;
; N/A                                     ; 258.26 MHz ( period = 3.872 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mDLY[1]        ; clock      ; clock    ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; 258.26 MHz ( period = 3.872 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mDLY[2]        ; clock      ; clock    ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; 258.26 MHz ( period = 3.872 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mDLY[7]        ; clock      ; clock    ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; 258.26 MHz ( period = 3.872 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mDLY[5]        ; clock      ; clock    ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; 258.26 MHz ( period = 3.872 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mDLY[8]        ; clock      ; clock    ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; 258.26 MHz ( period = 3.872 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mDLY[6]        ; clock      ; clock    ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; 258.26 MHz ( period = 3.872 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mDLY[3]        ; clock      ; clock    ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; 258.26 MHz ( period = 3.872 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mDLY[4]        ; clock      ; clock    ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; 258.26 MHz ( period = 3.872 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[3] ; LCD_CONTENT:u1|mDLY[0]        ; clock      ; clock    ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; 260.01 MHz ( period = 3.846 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[0] ; LCD_CONTENT:u1|LUT_DATA[7]    ; clock      ; clock    ; None                        ; None                      ; 3.612 ns                ;
; N/A                                     ; 261.78 MHz ( period = 3.820 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mLCD_RS        ; clock      ; clock    ; None                        ; None                      ; 3.582 ns                ;
; N/A                                     ; 261.78 MHz ( period = 3.820 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mLCD_DATA[3]   ; clock      ; clock    ; None                        ; None                      ; 3.582 ns                ;
; N/A                                     ; 261.78 MHz ( period = 3.820 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mLCD_DATA[4]   ; clock      ; clock    ; None                        ; None                      ; 3.582 ns                ;
; N/A                                     ; 261.78 MHz ( period = 3.820 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mLCD_DATA[5]   ; clock      ; clock    ; None                        ; None                      ; 3.582 ns                ;
; N/A                                     ; 261.78 MHz ( period = 3.820 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mLCD_DATA[6]   ; clock      ; clock    ; None                        ; None                      ; 3.582 ns                ;
; N/A                                     ; 261.78 MHz ( period = 3.820 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[4] ; LCD_CONTENT:u1|mLCD_DATA[7]   ; clock      ; clock    ; None                        ; None                      ; 3.582 ns                ;
; N/A                                     ; 265.04 MHz ( period = 3.773 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mLCD_RS        ; clock      ; clock    ; None                        ; None                      ; 3.534 ns                ;
; N/A                                     ; 265.04 MHz ( period = 3.773 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mLCD_DATA[3]   ; clock      ; clock    ; None                        ; None                      ; 3.534 ns                ;
; N/A                                     ; 265.04 MHz ( period = 3.773 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mLCD_DATA[4]   ; clock      ; clock    ; None                        ; None                      ; 3.534 ns                ;
; N/A                                     ; 265.04 MHz ( period = 3.773 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mLCD_DATA[5]   ; clock      ; clock    ; None                        ; None                      ; 3.534 ns                ;
; N/A                                     ; 265.04 MHz ( period = 3.773 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mLCD_DATA[6]   ; clock      ; clock    ; None                        ; None                      ; 3.534 ns                ;
; N/A                                     ; 265.04 MHz ( period = 3.773 ns )                    ; LCD_CONTENT:u1|LUT_INDEX[2] ; LCD_CONTENT:u1|mLCD_DATA[7]   ; clock      ; clock    ; None                        ; None                      ; 3.534 ns                ;
; N/A                                     ; 266.24 MHz ( period = 3.756 ns )                    ; LCD_CONTENT:u1|mDLY[7]      ; LCD_CONTENT:u1|mLCD_ST.000010 ; clock      ; clock    ; None                        ; None                      ; 3.558 ns                ;
; N/A                                     ; 266.24 MHz ( period = 3.756 ns )                    ; LCD_CONTENT:u1|mDLY[4]      ; LCD_CONTENT:u1|mLCD_ST.000000 ; clock      ; clock    ; None                        ; None                      ; 3.558 ns                ;
; N/A                                     ; 266.88 MHz ( period = 3.747 ns )                    ; LCD_CONTENT:u1|mDLY[7]      ; LCD_CONTENT:u1|mDLY[1]        ; clock      ; clock    ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; 266.88 MHz ( period = 3.747 ns )                    ; LCD_CONTENT:u1|mDLY[7]      ; LCD_CONTENT:u1|mDLY[2]        ; clock      ; clock    ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; 266.88 MHz ( period = 3.747 ns )                    ; LCD_CONTENT:u1|mDLY[7]      ; LCD_CONTENT:u1|mDLY[7]        ; clock      ; clock    ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; 266.88 MHz ( period = 3.747 ns )                    ; LCD_CONTENT:u1|mDLY[7]      ; LCD_CONTENT:u1|mDLY[5]        ; clock      ; clock    ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; 266.88 MHz ( period = 3.747 ns )                    ; LCD_CONTENT:u1|mDLY[7]      ; LCD_CONTENT:u1|mDLY[8]        ; clock      ; clock    ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; 266.88 MHz ( period = 3.747 ns )                    ; LCD_CONTENT:u1|mDLY[7]      ; LCD_CONTENT:u1|mDLY[6]        ; clock      ; clock    ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; 266.88 MHz ( period = 3.747 ns )                    ; LCD_CONTENT:u1|mDLY[7]      ; LCD_CONTENT:u1|mDLY[3]        ; clock      ; clock    ; None                        ; None                      ; 3.533 ns                ;
; N/A                                     ; 266.88 MHz ( period = 3.747 ns )                    ; LCD_CONTENT:u1|mDLY[7]      ; LCD_CONTENT:u1|mDLY[4]        ; clock      ; clock    ; None                        ; None                      ; 3.533 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                             ;                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'key0'                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                  ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 215.61 MHz ( period = 4.638 ns )                    ; cv4[1]                ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 4.349 ns                ;
; N/A                                     ; 219.44 MHz ( period = 4.557 ns )                    ; cv1[0]                ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 4.301 ns                ;
; N/A                                     ; 222.82 MHz ( period = 4.488 ns )                    ; cv3[2]                ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 4.231 ns                ;
; N/A                                     ; 225.48 MHz ( period = 4.435 ns )                    ; cv2[0]                ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 4.167 ns                ;
; N/A                                     ; 226.30 MHz ( period = 4.419 ns )                    ; cv3[0]                ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 4.163 ns                ;
; N/A                                     ; 226.30 MHz ( period = 4.419 ns )                    ; cv3[0]                ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 4.163 ns                ;
; N/A                                     ; 226.40 MHz ( period = 4.417 ns )                    ; cv4[0]                ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 4.149 ns                ;
; N/A                                     ; 227.12 MHz ( period = 4.403 ns )                    ; cv2[0]                ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 4.135 ns                ;
; N/A                                     ; 227.53 MHz ( period = 4.395 ns )                    ; cv3[1]                ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 4.138 ns                ;
; N/A                                     ; 227.63 MHz ( period = 4.393 ns )                    ; cv3[3]                ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 4.136 ns                ;
; N/A                                     ; 227.69 MHz ( period = 4.392 ns )                    ; cv1[3]                ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 4.138 ns                ;
; N/A                                     ; 228.10 MHz ( period = 4.384 ns )                    ; cv2[2]                ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 4.128 ns                ;
; N/A                                     ; 230.31 MHz ( period = 4.342 ns )                    ; cv4[2]                ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 4.053 ns                ;
; N/A                                     ; 231.37 MHz ( period = 4.322 ns )                    ; cv2[2]                ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 4.066 ns                ;
; N/A                                     ; 231.80 MHz ( period = 4.314 ns )                    ; cv2[1]                ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 4.058 ns                ;
; N/A                                     ; 233.75 MHz ( period = 4.278 ns )                    ; cv1[1]                ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 4.024 ns                ;
; N/A                                     ; 234.03 MHz ( period = 4.273 ns )                    ; cv4[4]                ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 3.984 ns                ;
; N/A                                     ; 235.18 MHz ( period = 4.252 ns )                    ; cv2[1]                ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 3.996 ns                ;
; N/A                                     ; 235.52 MHz ( period = 4.246 ns )                    ; cv3[1]                ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 3.989 ns                ;
; N/A                                     ; 235.68 MHz ( period = 4.243 ns )                    ; cv4[1]                ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; 235.68 MHz ( period = 4.243 ns )                    ; cv4[1]                ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 3.954 ns                ;
; N/A                                     ; 235.74 MHz ( period = 4.242 ns )                    ; cv4[1]                ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 3.953 ns                ;
; N/A                                     ; 235.79 MHz ( period = 4.241 ns )                    ; cv4[1]                ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 3.952 ns                ;
; N/A                                     ; 237.93 MHz ( period = 4.203 ns )                    ; cv4[1]                ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 3.914 ns                ;
; N/A                                     ; 238.38 MHz ( period = 4.195 ns )                    ; cv1[0]                ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 3.939 ns                ;
; N/A                                     ; 238.38 MHz ( period = 4.195 ns )                    ; cv1[0]                ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 3.939 ns                ;
; N/A                                     ; 238.44 MHz ( period = 4.194 ns )                    ; cv1[0]                ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 3.938 ns                ;
; N/A                                     ; 239.75 MHz ( period = 4.171 ns )                    ; cv2[3]                ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 3.915 ns                ;
; N/A                                     ; 240.10 MHz ( period = 4.165 ns )                    ; cv1[0]                ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 3.909 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; cv1[4]                ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 3.908 ns                ;
; N/A                                     ; 240.27 MHz ( period = 4.162 ns )                    ; cv1[0]                ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 3.906 ns                ;
; N/A                                     ; 243.37 MHz ( period = 4.109 ns )                    ; cv2[3]                ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 3.853 ns                ;
; N/A                                     ; 243.37 MHz ( period = 4.109 ns )                    ; cv3[4]                ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 3.852 ns                ;
; N/A                                     ; 244.32 MHz ( period = 4.093 ns )                    ; cv1[2]                ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 3.839 ns                ;
; N/A                                     ; 244.32 MHz ( period = 4.093 ns )                    ; cv3[2]                ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 3.836 ns                ;
; N/A                                     ; 244.62 MHz ( period = 4.088 ns )                    ; cv3[2]                ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 3.831 ns                ;
; N/A                                     ; 246.06 MHz ( period = 4.064 ns )                    ; cv3[4]                ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 3.807 ns                ;
; N/A                                     ; 246.91 MHz ( period = 4.050 ns )                    ; cv4[3]                ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 247.77 MHz ( period = 4.036 ns )                    ; cv4[4]                ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 3.747 ns                ;
; N/A                                     ; 248.51 MHz ( period = 4.024 ns )                    ; cv3[0]                ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 3.768 ns                ;
; N/A                                     ; 248.63 MHz ( period = 4.022 ns )                    ; cv4[0]                ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; 248.63 MHz ( period = 4.022 ns )                    ; cv4[0]                ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 3.754 ns                ;
; N/A                                     ; 248.69 MHz ( period = 4.021 ns )                    ; cv4[0]                ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 3.753 ns                ;
; N/A                                     ; 248.76 MHz ( period = 4.020 ns )                    ; cv4[0]                ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 3.752 ns                ;
; N/A                                     ; 248.82 MHz ( period = 4.019 ns )                    ; cv3[0]                ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 3.763 ns                ;
; N/A                                     ; 249.50 MHz ( period = 4.008 ns )                    ; cv2[0]                ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 3.740 ns                ;
; N/A                                     ; 249.50 MHz ( period = 4.008 ns )                    ; cv2[0]                ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 3.740 ns                ;
; N/A                                     ; 249.56 MHz ( period = 4.007 ns )                    ; cv2[0]                ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 3.739 ns                ;
; N/A                                     ; 250.00 MHz ( period = 4.000 ns )                    ; cv3[1]                ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 3.743 ns                ;
; N/A                                     ; 250.00 MHz ( period = 4.000 ns )                    ; cv3[1]                ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 3.743 ns                ;
; N/A                                     ; 250.06 MHz ( period = 3.999 ns )                    ; cv3[1]                ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 3.742 ns                ;
; N/A                                     ; 250.13 MHz ( period = 3.998 ns )                    ; cv3[3]                ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 3.741 ns                ;
; N/A                                     ; 250.13 MHz ( period = 3.998 ns )                    ; cv2[0]                ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 3.730 ns                ;
; N/A                                     ; 250.19 MHz ( period = 3.997 ns )                    ; cv3[0]                ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 3.741 ns                ;
; N/A                                     ; 250.19 MHz ( period = 3.997 ns )                    ; cv1[3]                ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 3.743 ns                ;
; N/A                                     ; 250.25 MHz ( period = 3.996 ns )                    ; cv3[0]                ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 3.740 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; cv2[4]                ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 3.738 ns                ;
; N/A                                     ; 250.44 MHz ( period = 3.993 ns )                    ; cv3[3]                ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 3.736 ns                ;
; N/A                                     ; 250.50 MHz ( period = 3.992 ns )                    ; cv1[3]                ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 3.738 ns                ;
; N/A                                     ; 251.13 MHz ( period = 3.982 ns )                    ; cv4[0]                ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 3.714 ns                ;
; N/A                                     ; 251.64 MHz ( period = 3.974 ns )                    ; cv3[2]                ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 3.717 ns                ;
; N/A                                     ; 251.64 MHz ( period = 3.974 ns )                    ; cv3[2]                ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 3.717 ns                ;
; N/A                                     ; 251.70 MHz ( period = 3.973 ns )                    ; cv3[2]                ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 3.716 ns                ;
; N/A                                     ; 252.53 MHz ( period = 3.960 ns )                    ; cv3[1]                ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 253.36 MHz ( period = 3.947 ns )                    ; cv4[2]                ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 3.658 ns                ;
; N/A                                     ; 253.68 MHz ( period = 3.942 ns )                    ; cv4[2]                ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 3.653 ns                ;
; N/A                                     ; 254.26 MHz ( period = 3.933 ns )                    ; cv2[2]                ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 3.677 ns                ;
; N/A                                     ; 254.32 MHz ( period = 3.932 ns )                    ; cv2[4]                ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 3.676 ns                ;
; N/A                                     ; 254.52 MHz ( period = 3.929 ns )                    ; cv2[2]                ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 3.673 ns                ;
; N/A                                     ; 254.58 MHz ( period = 3.928 ns )                    ; cv2[2]                ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 3.672 ns                ;
; N/A                                     ; 254.65 MHz ( period = 3.927 ns )                    ; cv2[2]                ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 3.671 ns                ;
; N/A                                     ; 255.36 MHz ( period = 3.916 ns )                    ; cv1[1]                ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 3.662 ns                ;
; N/A                                     ; 255.36 MHz ( period = 3.916 ns )                    ; cv1[1]                ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 3.662 ns                ;
; N/A                                     ; 255.43 MHz ( period = 3.915 ns )                    ; cv1[1]                ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 3.661 ns                ;
; N/A                                     ; 256.08 MHz ( period = 3.905 ns )                    ; cv3[3]                ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 3.648 ns                ;
; N/A                                     ; 256.87 MHz ( period = 3.893 ns )                    ; cv3[5]                ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 3.636 ns                ;
; N/A                                     ; 257.07 MHz ( period = 3.890 ns )                    ; cv4[2]                ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 3.601 ns                ;
; N/A                                     ; 257.33 MHz ( period = 3.886 ns )                    ; cv1[1]                ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 3.632 ns                ;
; N/A                                     ; 257.33 MHz ( period = 3.886 ns )                    ; cv3[3]                ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 3.629 ns                ;
; N/A                                     ; 257.40 MHz ( period = 3.885 ns )                    ; cv3[3]                ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 3.628 ns                ;
; N/A                                     ; 257.53 MHz ( period = 3.883 ns )                    ; cv1[1]                ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 3.629 ns                ;
; N/A                                     ; 257.86 MHz ( period = 3.878 ns )                    ; cv4[4]                ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 258.20 MHz ( period = 3.873 ns )                    ; cv4[4]                ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 258.46 MHz ( period = 3.869 ns )                    ; cv2[1]                ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 3.613 ns                ;
; N/A                                     ; 258.53 MHz ( period = 3.868 ns )                    ; cv2[1]                ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 3.612 ns                ;
; N/A                                     ; 258.87 MHz ( period = 3.863 ns )                    ; cv2[1]                ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 3.607 ns                ;
; N/A                                     ; 259.27 MHz ( period = 3.857 ns )                    ; cv2[1]                ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 3.601 ns                ;
; N/A                                     ; 260.15 MHz ( period = 3.844 ns )                    ; cv1[3]                ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; 260.21 MHz ( period = 3.843 ns )                    ; cv1[3]                ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 3.589 ns                ;
; N/A                                     ; 261.30 MHz ( period = 3.827 ns )                    ; cv4[3]                ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 3.538 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; cv1[3]                ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 3.560 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; cv1[4]                ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 3.537 ns                ;
; N/A                                     ; 263.78 MHz ( period = 3.791 ns )                    ; cv1[4]                ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 3.537 ns                ;
; N/A                                     ; 263.85 MHz ( period = 3.790 ns )                    ; cv1[4]                ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 3.536 ns                ;
; N/A                                     ; 265.32 MHz ( period = 3.769 ns )                    ; cv1[5]                ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 3.515 ns                ;
; N/A                                     ; 265.46 MHz ( period = 3.767 ns )                    ; cv1[4]                ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 3.513 ns                ;
; N/A                                     ; 265.89 MHz ( period = 3.761 ns )                    ; cv1[4]                ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 3.507 ns                ;
; N/A                                     ; 268.82 MHz ( period = 3.720 ns )                    ; cv2[3]                ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 3.464 ns                ;
; N/A                                     ; 269.11 MHz ( period = 3.716 ns )                    ; cv2[3]                ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 3.460 ns                ;
; N/A                                     ; 269.18 MHz ( period = 3.715 ns )                    ; cv2[3]                ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 3.459 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; cv3[4]                ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 3.457 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; cv2[3]                ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 3.458 ns                ;
; N/A                                     ; 269.25 MHz ( period = 3.714 ns )                    ; cv3[4]                ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 3.457 ns                ;
; N/A                                     ; 269.32 MHz ( period = 3.713 ns )                    ; cv3[4]                ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 3.456 ns                ;
; N/A                                     ; 269.47 MHz ( period = 3.711 ns )                    ; cv4[2]                ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; 269.54 MHz ( period = 3.710 ns )                    ; cv4[2]                ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 3.421 ns                ;
; N/A                                     ; 270.42 MHz ( period = 3.698 ns )                    ; cv1[2]                ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 3.444 ns                ;
; N/A                                     ; 270.49 MHz ( period = 3.697 ns )                    ; cv3[4]                ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 3.440 ns                ;
; N/A                                     ; 270.78 MHz ( period = 3.693 ns )                    ; cv1[2]                ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; 272.48 MHz ( period = 3.670 ns )                    ; cv1[2]                ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 3.416 ns                ;
; N/A                                     ; 272.55 MHz ( period = 3.669 ns )                    ; cv1[2]                ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 3.415 ns                ;
; N/A                                     ; 272.63 MHz ( period = 3.668 ns )                    ; cv1[2]                ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 3.414 ns                ;
; N/A                                     ; 273.60 MHz ( period = 3.655 ns )                    ; cv4[3]                ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 3.366 ns                ;
; N/A                                     ; 273.97 MHz ( period = 3.650 ns )                    ; cv4[3]                ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 3.361 ns                ;
; N/A                                     ; 274.27 MHz ( period = 3.646 ns )                    ; cv4[5]                ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 3.357 ns                ;
; N/A                                     ; 278.94 MHz ( period = 3.585 ns )                    ; cv4[4]                ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 3.296 ns                ;
; N/A                                     ; 279.25 MHz ( period = 3.581 ns )                    ; cv4[4]                ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 3.292 ns                ;
; N/A                                     ; 279.56 MHz ( period = 3.577 ns )                    ; cv4[5]                ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 3.288 ns                ;
; N/A                                     ; 282.25 MHz ( period = 3.543 ns )                    ; cv2[4]                ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 3.287 ns                ;
; N/A                                     ; 282.41 MHz ( period = 3.541 ns )                    ; cv3[5]                ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 3.284 ns                ;
; N/A                                     ; 282.57 MHz ( period = 3.539 ns )                    ; cv2[4]                ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 282.65 MHz ( period = 3.538 ns )                    ; cv2[4]                ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 3.282 ns                ;
; N/A                                     ; 282.73 MHz ( period = 3.537 ns )                    ; cv2[4]                ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 3.281 ns                ;
; N/A                                     ; 283.21 MHz ( period = 3.531 ns )                    ; cv4[3]                ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 3.242 ns                ;
; N/A                                     ; 283.29 MHz ( period = 3.530 ns )                    ; cv4[3]                ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 3.241 ns                ;
; N/A                                     ; 285.88 MHz ( period = 3.498 ns )                    ; cv3[5]                ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 3.241 ns                ;
; N/A                                     ; 285.88 MHz ( period = 3.498 ns )                    ; cv3[5]                ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 3.241 ns                ;
; N/A                                     ; 285.96 MHz ( period = 3.497 ns )                    ; cv3[5]                ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 3.240 ns                ;
; N/A                                     ; 289.18 MHz ( period = 3.458 ns )                    ; cv3[5]                ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 3.201 ns                ;
; N/A                                     ; 290.61 MHz ( period = 3.441 ns )                    ; cv2[5]                ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 3.185 ns                ;
; N/A                                     ; 293.51 MHz ( period = 3.407 ns )                    ; cv1[5]                ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 293.51 MHz ( period = 3.407 ns )                    ; cv1[5]                ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 3.153 ns                ;
; N/A                                     ; 293.60 MHz ( period = 3.406 ns )                    ; cv1[5]                ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; 295.95 MHz ( period = 3.379 ns )                    ; cv2[5]                ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 296.12 MHz ( period = 3.377 ns )                    ; cv1[5]                ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 3.123 ns                ;
; N/A                                     ; 296.38 MHz ( period = 3.374 ns )                    ; cv1[5]                ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 3.120 ns                ;
; N/A                                     ; 307.60 MHz ( period = 3.251 ns )                    ; cv4[5]                ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 2.962 ns                ;
; N/A                                     ; 308.07 MHz ( period = 3.246 ns )                    ; cv4[5]                ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 2.957 ns                ;
; N/A                                     ; 312.99 MHz ( period = 3.195 ns )                    ; estado_atual.00000011 ; nulo[5]               ; key0       ; key0     ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 312.99 MHz ( period = 3.195 ns )                    ; estado_atual.00000011 ; nulo[4]               ; key0       ; key0     ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 312.99 MHz ( period = 3.195 ns )                    ; estado_atual.00000011 ; nulo[3]               ; key0       ; key0     ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 312.99 MHz ( period = 3.195 ns )                    ; estado_atual.00000011 ; nulo[2]               ; key0       ; key0     ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 312.99 MHz ( period = 3.195 ns )                    ; estado_atual.00000011 ; nulo[1]               ; key0       ; key0     ; None                        ; None                      ; 3.013 ns                ;
; N/A                                     ; 319.90 MHz ( period = 3.126 ns )                    ; cv4[5]                ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 2.837 ns                ;
; N/A                                     ; 320.31 MHz ( period = 3.122 ns )                    ; cv4[5]                ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 2.833 ns                ;
; N/A                                     ; 334.45 MHz ( period = 2.990 ns )                    ; cv2[5]                ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 2.734 ns                ;
; N/A                                     ; 334.90 MHz ( period = 2.986 ns )                    ; cv2[5]                ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 2.730 ns                ;
; N/A                                     ; 335.01 MHz ( period = 2.985 ns )                    ; cv2[5]                ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 2.729 ns                ;
; N/A                                     ; 335.12 MHz ( period = 2.984 ns )                    ; estado_atual.00000011 ; cv4[5]                ; key0       ; key0     ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; 335.12 MHz ( period = 2.984 ns )                    ; estado_atual.00000011 ; cv4[4]                ; key0       ; key0     ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; 335.12 MHz ( period = 2.984 ns )                    ; estado_atual.00000011 ; cv4[3]                ; key0       ; key0     ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; 335.12 MHz ( period = 2.984 ns )                    ; estado_atual.00000011 ; cv4[2]                ; key0       ; key0     ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; 335.12 MHz ( period = 2.984 ns )                    ; estado_atual.00000011 ; cv4[1]                ; key0       ; key0     ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; 335.12 MHz ( period = 2.984 ns )                    ; cv2[5]                ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 2.728 ns                ;
; N/A                                     ; 359.84 MHz ( period = 2.779 ns )                    ; estado_atual.00000011 ; cv2[5]                ; key0       ; key0     ; None                        ; None                      ; 2.565 ns                ;
; N/A                                     ; 359.84 MHz ( period = 2.779 ns )                    ; estado_atual.00000011 ; cv2[4]                ; key0       ; key0     ; None                        ; None                      ; 2.565 ns                ;
; N/A                                     ; 359.84 MHz ( period = 2.779 ns )                    ; estado_atual.00000011 ; cv2[3]                ; key0       ; key0     ; None                        ; None                      ; 2.565 ns                ;
; N/A                                     ; 359.84 MHz ( period = 2.779 ns )                    ; estado_atual.00000011 ; cv2[2]                ; key0       ; key0     ; None                        ; None                      ; 2.565 ns                ;
; N/A                                     ; 359.84 MHz ( period = 2.779 ns )                    ; estado_atual.00000011 ; cv2[1]                ; key0       ; key0     ; None                        ; None                      ; 2.565 ns                ;
; N/A                                     ; 397.93 MHz ( period = 2.513 ns )                    ; estado_atual.00000011 ; cv3[5]                ; key0       ; key0     ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; 397.93 MHz ( period = 2.513 ns )                    ; estado_atual.00000011 ; cv3[4]                ; key0       ; key0     ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; 397.93 MHz ( period = 2.513 ns )                    ; estado_atual.00000011 ; cv3[3]                ; key0       ; key0     ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; 397.93 MHz ( period = 2.513 ns )                    ; estado_atual.00000011 ; cv3[2]                ; key0       ; key0     ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; 397.93 MHz ( period = 2.513 ns )                    ; estado_atual.00000011 ; cv3[1]                ; key0       ; key0     ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; 421.59 MHz ( period = 2.372 ns )                    ; nulo[0]               ; nulo[5]               ; key0       ; key0     ; None                        ; None                      ; 2.156 ns                ;
; N/A                                     ; 434.22 MHz ( period = 2.303 ns )                    ; cv1[1]                ; cv1[5]                ; key0       ; key0     ; None                        ; None                      ; 2.089 ns                ;
; N/A                                     ; 434.59 MHz ( period = 2.301 ns )                    ; nulo[0]               ; nulo[4]               ; key0       ; key0     ; None                        ; None                      ; 2.085 ns                ;
; N/A                                     ; 448.03 MHz ( period = 2.232 ns )                    ; cv1[1]                ; cv1[4]                ; key0       ; key0     ; None                        ; None                      ; 2.018 ns                ;
; N/A                                     ; 448.43 MHz ( period = 2.230 ns )                    ; nulo[0]               ; nulo[3]               ; key0       ; key0     ; None                        ; None                      ; 2.014 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; estado_atual.00000100 ; cadVencedr2[2]        ; key0       ; key0     ; None                        ; None                      ; 1.921 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; estado_atual.00000100 ; cadVencedr2[1]        ; key0       ; key0     ; None                        ; None                      ; 1.921 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; estado_atual.00000100 ; cadVencedr1[3]        ; key0       ; key0     ; None                        ; None                      ; 1.921 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; estado_atual.00000100 ; cadVencedr2[0]        ; key0       ; key0     ; None                        ; None                      ; 1.921 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; estado_atual.00000100 ; cadVencedr1[0]        ; key0       ; key0     ; None                        ; None                      ; 1.921 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; estado_atual.00000100 ; cadVencedr1[2]        ; key0       ; key0     ; None                        ; None                      ; 1.921 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; cv2[0]                ; cv2[5]                ; key0       ; key0     ; None                        ; None                      ; 1.945 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; cv1[1]                ; cv1[3]                ; key0       ; key0     ; None                        ; None                      ; 1.947 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; nulo[0]               ; nulo[2]               ; key0       ; key0     ; None                        ; None                      ; 1.943 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; cv3[0]                ; cv3[5]                ; key0       ; key0     ; None                        ; None                      ; 1.911 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; cv3[1]                ; cv3[5]                ; key0       ; key0     ; None                        ; None                      ; 1.890 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; estado_atual.00000011 ; total[1]              ; key0       ; key0     ; None                        ; None                      ; 1.967 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; estado_atual.00000011 ; total[5]              ; key0       ; key0     ; None                        ; None                      ; 1.967 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; estado_atual.00000011 ; total[4]              ; key0       ; key0     ; None                        ; None                      ; 1.967 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; estado_atual.00000011 ; total[3]              ; key0       ; key0     ; None                        ; None                      ; 1.967 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; estado_atual.00000011 ; total[2]              ; key0       ; key0     ; None                        ; None                      ; 1.967 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; cv2[0]                ; cv2[4]                ; key0       ; key0     ; None                        ; None                      ; 1.874 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; cv1[1]                ; cv1[2]                ; key0       ; key0     ; None                        ; None                      ; 1.876 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; cv2[1]                ; cv2[5]                ; key0       ; key0     ; None                        ; None                      ; 1.851 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; cv3[0]                ; cv3[4]                ; key0       ; key0     ; None                        ; None                      ; 1.840 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; cv3[1]                ; cv3[4]                ; key0       ; key0     ; None                        ; None                      ; 1.819 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; cv2[0]                ; cv2[3]                ; key0       ; key0     ; None                        ; None                      ; 1.803 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; cv2[1]                ; cv2[4]                ; key0       ; key0     ; None                        ; None                      ; 1.780 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; cv3[0]                ; cv3[3]                ; key0       ; key0     ; None                        ; None                      ; 1.769 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; cv3[1]                ; cv3[3]                ; key0       ; key0     ; None                        ; None                      ; 1.748 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; cv2[0]                ; cv2[2]                ; key0       ; key0     ; None                        ; None                      ; 1.732 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; estado_atual.00000011 ; cv4[0]                ; key0       ; key0     ; None                        ; None                      ; 1.755 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; estado_atual.00000011 ; cv2[0]                ; key0       ; key0     ; None                        ; None                      ; 1.754 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; estado_atual.00000010 ; estado_atual.00000011 ; key0       ; key0     ; None                        ; None                      ; 1.657 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; cv2[3]                ; cv2[5]                ; key0       ; key0     ; None                        ; None                      ; 1.730 ns                ;
; N/A                                     ; Restricted to 450.05 MHz ( period = 2.222 ns )      ; total[1]              ; total[5]              ; key0       ; key0     ; None                        ; None                      ; 1.720 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                       ;                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'key2'                                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d2[1] ; digitos:a1|d2[2] ; key2       ; key2     ; None                        ; None                      ; 0.863 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d2[1] ; digitos:a1|d2[0] ; key2       ; key2     ; None                        ; None                      ; 0.861 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d2[1] ; digitos:a1|d2[3] ; key2       ; key2     ; None                        ; None                      ; 0.832 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d2[3] ; digitos:a1|d2[0] ; key2       ; key2     ; None                        ; None                      ; 0.828 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d2[0] ; digitos:a1|d2[3] ; key2       ; key2     ; None                        ; None                      ; 0.808 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d2[3] ; digitos:a1|d2[1] ; key2       ; key2     ; None                        ; None                      ; 0.790 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d2[3] ; digitos:a1|d2[2] ; key2       ; key2     ; None                        ; None                      ; 0.787 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d2[0] ; digitos:a1|d2[2] ; key2       ; key2     ; None                        ; None                      ; 0.565 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d2[0] ; digitos:a1|d2[1] ; key2       ; key2     ; None                        ; None                      ; 0.561 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d2[2] ; digitos:a1|d2[0] ; key2       ; key2     ; None                        ; None                      ; 0.556 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d2[2] ; digitos:a1|d2[3] ; key2       ; key2     ; None                        ; None                      ; 0.553 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d2[2] ; digitos:a1|d2[2] ; key2       ; key2     ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d2[0] ; digitos:a1|d2[0] ; key2       ; key2     ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d2[3] ; digitos:a1|d2[3] ; key2       ; key2     ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d2[1] ; digitos:a1|d2[1] ; key2       ; key2     ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'key1'                                                                                                                                                                                      ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d1[0] ; digitos:a1|d1[3] ; key1       ; key1     ; None                        ; None                      ; 1.114 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d1[3] ; digitos:a1|d1[0] ; key1       ; key1     ; None                        ; None                      ; 0.860 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d1[1] ; digitos:a1|d1[0] ; key1       ; key1     ; None                        ; None                      ; 0.837 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d1[1] ; digitos:a1|d1[2] ; key1       ; key1     ; None                        ; None                      ; 0.832 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d1[3] ; digitos:a1|d1[1] ; key1       ; key1     ; None                        ; None                      ; 0.825 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d1[3] ; digitos:a1|d1[2] ; key1       ; key1     ; None                        ; None                      ; 0.824 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d1[1] ; digitos:a1|d1[3] ; key1       ; key1     ; None                        ; None                      ; 0.809 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d1[0] ; digitos:a1|d1[1] ; key1       ; key1     ; None                        ; None                      ; 0.557 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d1[0] ; digitos:a1|d1[2] ; key1       ; key1     ; None                        ; None                      ; 0.556 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d1[2] ; digitos:a1|d1[0] ; key1       ; key1     ; None                        ; None                      ; 0.548 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d1[2] ; digitos:a1|d1[3] ; key1       ; key1     ; None                        ; None                      ; 0.548 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d1[0] ; digitos:a1|d1[0] ; key1       ; key1     ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d1[2] ; digitos:a1|d1[2] ; key1       ; key1     ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d1[1] ; digitos:a1|d1[1] ; key1       ; key1     ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; digitos:a1|d1[3] ; digitos:a1|d1[3] ; key1       ; key1     ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 5.202 ns   ; key0  ; LCD_Reset_Delay:r0|oRESET ; clock    ;
; N/A   ; None         ; 4.041 ns   ; chave ; estado_atual.00000001     ; key0     ;
; N/A   ; None         ; 3.943 ns   ; chave ; estado_atual.00000100     ; key0     ;
+-------+--------------+------------+-------+---------------------------+----------+


+--------------------------------------------------------------------------------------------------------+
; tco                                                                                                    ;
+-------+--------------+------------+-----------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                    ; To          ; From Clock ;
+-------+--------------+------------+-----------------------------------------+-------------+------------+
; N/A   ; None         ; 9.808 ns   ; digitos:a1|d2[3]                        ; display2[0] ; key2       ;
; N/A   ; None         ; 9.749 ns   ; digitos:a1|d2[2]                        ; display2[0] ; key2       ;
; N/A   ; None         ; 9.718 ns   ; estado_atual.00000001                   ; HEX0[0]     ; key0       ;
; N/A   ; None         ; 9.711 ns   ; estado_atual.00000110                   ; HEX0[1]     ; key0       ;
; N/A   ; None         ; 9.662 ns   ; digitos:a1|d2[2]                        ; display2[2] ; key2       ;
; N/A   ; None         ; 9.613 ns   ; digitos:a1|d1[3]                        ; display1[3] ; key1       ;
; N/A   ; None         ; 9.608 ns   ; digitos:a1|d1[2]                        ; display1[3] ; key1       ;
; N/A   ; None         ; 9.589 ns   ; digitos:a1|d2[1]                        ; display2[0] ; key2       ;
; N/A   ; None         ; 9.561 ns   ; digitos:a1|d2[1]                        ; display2[2] ; key2       ;
; N/A   ; None         ; 9.549 ns   ; digitos:a1|d2[0]                        ; display2[0] ; key2       ;
; N/A   ; None         ; 9.527 ns   ; digitos:a1|d2[0]                        ; display2[2] ; key2       ;
; N/A   ; None         ; 9.506 ns   ; estado_atual.00000100                   ; HEX0[3]     ; key0       ;
; N/A   ; None         ; 9.430 ns   ; estado_atual.00000100                   ; HEX0[5]     ; key0       ;
; N/A   ; None         ; 9.404 ns   ; digitos:a1|d1[3]                        ; display1[5] ; key1       ;
; N/A   ; None         ; 9.388 ns   ; estado_atual.00000100                   ; HEX0[0]     ; key0       ;
; N/A   ; None         ; 9.372 ns   ; digitos:a1|d1[2]                        ; display1[5] ; key1       ;
; N/A   ; None         ; 9.354 ns   ; estado_atual.esperaMsg                  ; HEX0[4]     ; key0       ;
; N/A   ; None         ; 9.326 ns   ; digitos:a1|d1[0]                        ; display1[1] ; key1       ;
; N/A   ; None         ; 9.314 ns   ; digitos:a1|d1[0]                        ; display1[3] ; key1       ;
; N/A   ; None         ; 9.306 ns   ; digitos:a1|d1[2]                        ; display1[1] ; key1       ;
; N/A   ; None         ; 9.299 ns   ; estado_atual.00000101                   ; HEX0[5]     ; key0       ;
; N/A   ; None         ; 9.276 ns   ; estado_atual.00000111                   ; HEX0[6]     ; key0       ;
; N/A   ; None         ; 9.240 ns   ; estado_atual.00000101                   ; HEX0[1]     ; key0       ;
; N/A   ; None         ; 9.217 ns   ; estado_atual.00000001                   ; HEX0[3]     ; key0       ;
; N/A   ; None         ; 9.154 ns   ; digitos:a1|d1[0]                        ; display1[4] ; key1       ;
; N/A   ; None         ; 9.148 ns   ; digitos:a1|d1[1]                        ; display1[3] ; key1       ;
; N/A   ; None         ; 9.124 ns   ; estado_atual.00000001                   ; HEX0[6]     ; key0       ;
; N/A   ; None         ; 9.121 ns   ; digitos:a1|d1[2]                        ; display1[4] ; key1       ;
; N/A   ; None         ; 9.104 ns   ; digitos:a1|d1[0]                        ; display1[5] ; key1       ;
; N/A   ; None         ; 9.096 ns   ; estado_atual.00000110                   ; HEX0[5]     ; key0       ;
; N/A   ; None         ; 9.061 ns   ; digitos:a1|d2[3]                        ; display2[5] ; key2       ;
; N/A   ; None         ; 9.059 ns   ; estado_atual.00000010                   ; HEX0[4]     ; key0       ;
; N/A   ; None         ; 9.033 ns   ; estado_atual.esperaMsg                  ; HEX0[6]     ; key0       ;
; N/A   ; None         ; 9.004 ns   ; estado_atual.esperaMsg                  ; HEX0[5]     ; key0       ;
; N/A   ; None         ; 9.002 ns   ; digitos:a1|d1[1]                        ; display1[1] ; key1       ;
; N/A   ; None         ; 8.976 ns   ; digitos:a1|d2[2]                        ; display2[5] ; key2       ;
; N/A   ; None         ; 8.946 ns   ; digitos:a1|d1[3]                        ; display1[6] ; key1       ;
; N/A   ; None         ; 8.941 ns   ; digitos:a1|d1[1]                        ; display1[5] ; key1       ;
; N/A   ; None         ; 8.928 ns   ; digitos:a1|d2[2]                        ; display2[1] ; key2       ;
; N/A   ; None         ; 8.914 ns   ; digitos:a1|d2[3]                        ; display2[6] ; key2       ;
; N/A   ; None         ; 8.907 ns   ; estado_atual.00000110                   ; HEX0[4]     ; key0       ;
; N/A   ; None         ; 8.905 ns   ; digitos:a1|d1[2]                        ; display1[6] ; key1       ;
; N/A   ; None         ; 8.896 ns   ; estado_atual.00000111                   ; HEX0[3]     ; key0       ;
; N/A   ; None         ; 8.888 ns   ; estado_atual.00000010                   ; HEX0[2]     ; key0       ;
; N/A   ; None         ; 8.874 ns   ; digitos:a1|d2[2]                        ; display2[4] ; key2       ;
; N/A   ; None         ; 8.859 ns   ; digitos:a1|d2[1]                        ; display2[5] ; key2       ;
; N/A   ; None         ; 8.825 ns   ; digitos:a1|d2[0]                        ; display2[5] ; key2       ;
; N/A   ; None         ; 8.810 ns   ; digitos:a1|d2[2]                        ; display2[6] ; key2       ;
; N/A   ; None         ; 8.808 ns   ; digitos:a1|d1[1]                        ; display1[4] ; key1       ;
; N/A   ; None         ; 8.788 ns   ; digitos:a1|d2[1]                        ; display2[1] ; key2       ;
; N/A   ; None         ; 8.753 ns   ; digitos:a1|d2[0]                        ; display2[1] ; key2       ;
; N/A   ; None         ; 8.732 ns   ; digitos:a1|d2[1]                        ; display2[4] ; key2       ;
; N/A   ; None         ; 8.688 ns   ; digitos:a1|d1[2]                        ; display1[0] ; key1       ;
; N/A   ; None         ; 8.687 ns   ; digitos:a1|d1[3]                        ; display1[0] ; key1       ;
; N/A   ; None         ; 8.669 ns   ; digitos:a1|d2[0]                        ; display2[4] ; key2       ;
; N/A   ; None         ; 8.654 ns   ; digitos:a1|d2[1]                        ; display2[6] ; key2       ;
; N/A   ; None         ; 8.647 ns   ; digitos:a1|d2[3]                        ; display2[3] ; key2       ;
; N/A   ; None         ; 8.619 ns   ; digitos:a1|d2[0]                        ; display2[6] ; key2       ;
; N/A   ; None         ; 8.608 ns   ; digitos:a1|d1[0]                        ; display1[6] ; key1       ;
; N/A   ; None         ; 8.587 ns   ; digitos:a1|d2[2]                        ; display2[3] ; key2       ;
; N/A   ; None         ; 8.579 ns   ; LCD_CONTENT:u1|mLCD_DATA[3]             ; LCD_DATA[3] ; clock      ;
; N/A   ; None         ; 8.561 ns   ; digitos:a1|d1[2]                        ; display1[2] ; key1       ;
; N/A   ; None         ; 8.533 ns   ; digitos:a1|d1[0]                        ; display1[2] ; key1       ;
; N/A   ; None         ; 8.440 ns   ; digitos:a1|d1[1]                        ; display1[6] ; key1       ;
; N/A   ; None         ; 8.433 ns   ; digitos:a1|d2[1]                        ; display2[3] ; key2       ;
; N/A   ; None         ; 8.396 ns   ; digitos:a1|d2[0]                        ; display2[3] ; key2       ;
; N/A   ; None         ; 8.383 ns   ; digitos:a1|d1[0]                        ; display1[0] ; key1       ;
; N/A   ; None         ; 8.256 ns   ; digitos:a1|d1[1]                        ; display1[2] ; key1       ;
; N/A   ; None         ; 8.235 ns   ; digitos:a1|d1[1]                        ; display1[0] ; key1       ;
; N/A   ; None         ; 7.834 ns   ; LCD_CONTENT:u1|LCD_Controller:u0|LCD_EN ; LCD_EN      ; clock      ;
; N/A   ; None         ; 7.711 ns   ; LCD_CONTENT:u1|mLCD_DATA[5]             ; LCD_DATA[5] ; clock      ;
; N/A   ; None         ; 7.633 ns   ; LCD_CONTENT:u1|mLCD_DATA[4]             ; LCD_DATA[4] ; clock      ;
; N/A   ; None         ; 7.591 ns   ; LCD_CONTENT:u1|mLCD_DATA[0]             ; LCD_DATA[0] ; clock      ;
; N/A   ; None         ; 7.476 ns   ; LCD_CONTENT:u1|mLCD_RS                  ; LCD_RS      ; clock      ;
; N/A   ; None         ; 7.427 ns   ; LCD_CONTENT:u1|mLCD_DATA[1]             ; LCD_DATA[1] ; clock      ;
; N/A   ; None         ; 7.039 ns   ; LCD_CONTENT:u1|mLCD_DATA[6]             ; LCD_DATA[6] ; clock      ;
; N/A   ; None         ; 6.776 ns   ; LCD_CONTENT:u1|mLCD_DATA[7]             ; LCD_DATA[7] ; clock      ;
; N/A   ; None         ; 6.750 ns   ; LCD_CONTENT:u1|mLCD_DATA[2]             ; LCD_DATA[2] ; clock      ;
+-------+--------------+------------+-----------------------------------------+-------------+------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 9.561 ns        ; key0 ; gpio ;
+-------+-------------------+-----------------+------+------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -3.713 ns ; chave ; estado_atual.00000100     ; key0     ;
; N/A           ; None        ; -3.811 ns ; chave ; estado_atual.00000001     ; key0     ;
; N/A           ; None        ; -4.972 ns ; key0  ; LCD_Reset_Delay:r0|oRESET ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Oct 26 16:35:38 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off urna -c urna --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
    Info: Assuming node "key0" is an undefined clock
    Info: Assuming node "key2" is an undefined clock
    Info: Assuming node "key1" is an undefined clock
Info: Clock "clock" has Internal fmax of 141.0 MHz between source register "LCD_CONTENT:u1|LUT_INDEX[0]" and destination register "LCD_CONTENT:u1|LUT_DATA[2]" (period= 7.092 ns)
    Info: + Longest register to register delay is 6.878 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y31_N5; Fanout = 165; REG Node = 'LCD_CONTENT:u1|LUT_INDEX[0]'
        Info: 2: + IC(1.666 ns) + CELL(0.150 ns) = 1.816 ns; Loc. = LCCOMB_X29_Y26_N20; Fanout = 1; COMB Node = 'LCD_CONTENT:u1|Mux52~204'
        Info: 3: + IC(0.258 ns) + CELL(0.245 ns) = 2.319 ns; Loc. = LCCOMB_X29_Y26_N2; Fanout = 1; COMB Node = 'LCD_CONTENT:u1|Mux52~129'
        Info: 4: + IC(1.038 ns) + CELL(0.275 ns) = 3.632 ns; Loc. = LCCOMB_X29_Y31_N12; Fanout = 1; COMB Node = 'LCD_CONTENT:u1|Selector18~12'
        Info: 5: + IC(0.271 ns) + CELL(0.438 ns) = 4.341 ns; Loc. = LCCOMB_X29_Y31_N30; Fanout = 1; COMB Node = 'LCD_CONTENT:u1|Mux41~0'
        Info: 6: + IC(0.252 ns) + CELL(0.149 ns) = 4.742 ns; Loc. = LCCOMB_X29_Y31_N16; Fanout = 1; COMB Node = 'LCD_CONTENT:u1|Mux41~1'
        Info: 7: + IC(0.440 ns) + CELL(0.150 ns) = 5.332 ns; Loc. = LCCOMB_X29_Y31_N10; Fanout = 2; COMB Node = 'LCD_CONTENT:u1|Mux59~2'
        Info: 8: + IC(0.257 ns) + CELL(0.150 ns) = 5.739 ns; Loc. = LCCOMB_X29_Y31_N20; Fanout = 1; COMB Node = 'LCD_CONTENT:u1|Mux59~4'
        Info: 9: + IC(0.253 ns) + CELL(0.275 ns) = 6.267 ns; Loc. = LCCOMB_X29_Y31_N14; Fanout = 1; COMB Node = 'LCD_CONTENT:u1|Mux59~5'
        Info: 10: + IC(0.256 ns) + CELL(0.271 ns) = 6.794 ns; Loc. = LCCOMB_X29_Y31_N22; Fanout = 1; COMB Node = 'LCD_CONTENT:u1|Mux59~3'
        Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 6.878 ns; Loc. = LCFF_X29_Y31_N23; Fanout = 6; REG Node = 'LCD_CONTENT:u1|LUT_DATA[2]'
        Info: Total cell delay = 2.187 ns ( 31.80 % )
        Info: Total interconnect delay = 4.691 ns ( 68.20 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.688 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 81; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X29_Y31_N23; Fanout = 6; REG Node = 'LCD_CONTENT:u1|LUT_DATA[2]'
            Info: Total cell delay = 1.536 ns ( 57.14 % )
            Info: Total interconnect delay = 1.152 ns ( 42.86 % )
        Info: - Longest clock path from clock "clock" to source register is 2.688 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 81; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X29_Y31_N5; Fanout = 165; REG Node = 'LCD_CONTENT:u1|LUT_INDEX[0]'
            Info: Total cell delay = 1.536 ns ( 57.14 % )
            Info: Total interconnect delay = 1.152 ns ( 42.86 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "key0" has Internal fmax of 215.61 MHz between source register "cv4[1]" and destination register "cadVencedr1[3]" (period= 4.638 ns)
    Info: + Longest register to register delay is 4.349 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y24_N13; Fanout = 13; REG Node = 'cv4[1]'
        Info: 2: + IC(1.460 ns) + CELL(0.393 ns) = 1.853 ns; Loc. = LCCOMB_X33_Y27_N20; Fanout = 1; COMB Node = 'LessThan8~3'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.924 ns; Loc. = LCCOMB_X33_Y27_N22; Fanout = 1; COMB Node = 'LessThan8~5'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.995 ns; Loc. = LCCOMB_X33_Y27_N24; Fanout = 1; COMB Node = 'LessThan8~7'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.066 ns; Loc. = LCCOMB_X33_Y27_N26; Fanout = 1; COMB Node = 'LessThan8~9'
        Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 2.476 ns; Loc. = LCCOMB_X33_Y27_N28; Fanout = 1; COMB Node = 'LessThan8~10'
        Info: 7: + IC(0.258 ns) + CELL(0.393 ns) = 3.127 ns; Loc. = LCCOMB_X33_Y27_N12; Fanout = 5; COMB Node = 'always5~0'
        Info: 8: + IC(0.305 ns) + CELL(0.438 ns) = 3.870 ns; Loc. = LCCOMB_X33_Y27_N0; Fanout = 2; COMB Node = 'cadVencedr1~2'
        Info: 9: + IC(0.245 ns) + CELL(0.150 ns) = 4.265 ns; Loc. = LCCOMB_X33_Y27_N2; Fanout = 1; COMB Node = 'cadVencedr1[3]~4'
        Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 4.349 ns; Loc. = LCFF_X33_Y27_N3; Fanout = 9; REG Node = 'cadVencedr1[3]'
        Info: Total cell delay = 2.081 ns ( 47.85 % )
        Info: Total interconnect delay = 2.268 ns ( 52.15 % )
    Info: - Smallest clock skew is -0.075 ns
        Info: + Shortest clock path from clock "key0" to destination register is 3.195 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 72; CLK Node = 'key0'
            Info: 2: + IC(1.796 ns) + CELL(0.537 ns) = 3.195 ns; Loc. = LCFF_X33_Y27_N3; Fanout = 9; REG Node = 'cadVencedr1[3]'
            Info: Total cell delay = 1.399 ns ( 43.79 % )
            Info: Total interconnect delay = 1.796 ns ( 56.21 % )
        Info: - Longest clock path from clock "key0" to source register is 3.270 ns
            Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 72; CLK Node = 'key0'
            Info: 2: + IC(1.871 ns) + CELL(0.537 ns) = 3.270 ns; Loc. = LCFF_X33_Y24_N13; Fanout = 13; REG Node = 'cv4[1]'
            Info: Total cell delay = 1.399 ns ( 42.78 % )
            Info: Total interconnect delay = 1.871 ns ( 57.22 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "key2" Internal fmax is restricted to 450.05 MHz between source register "digitos:a1|d2[1]" and destination register "digitos:a1|d2[2]"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.863 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y24_N11; Fanout = 15; REG Node = 'digitos:a1|d2[1]'
            Info: 2: + IC(0.341 ns) + CELL(0.438 ns) = 0.779 ns; Loc. = LCCOMB_X29_Y24_N28; Fanout = 1; COMB Node = 'digitos:a1|d2~2'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.863 ns; Loc. = LCFF_X29_Y24_N29; Fanout = 16; REG Node = 'digitos:a1|d2[2]'
            Info: Total cell delay = 0.522 ns ( 60.49 % )
            Info: Total interconnect delay = 0.341 ns ( 39.51 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "key2" to destination register is 2.593 ns
                Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'key2'
                Info: 2: + IC(0.045 ns) + CELL(0.155 ns) = 1.042 ns; Loc. = CLKDELAYCTRL_G5; Fanout = 1; COMB Node = 'key2~clk_delay_ctrl'
                Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.042 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'key2~clkctrl'
                Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 2.593 ns; Loc. = LCFF_X29_Y24_N29; Fanout = 16; REG Node = 'digitos:a1|d2[2]'
                Info: Total cell delay = 1.534 ns ( 59.16 % )
                Info: Total interconnect delay = 1.059 ns ( 40.84 % )
            Info: - Longest clock path from clock "key2" to source register is 2.593 ns
                Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'key2'
                Info: 2: + IC(0.045 ns) + CELL(0.155 ns) = 1.042 ns; Loc. = CLKDELAYCTRL_G5; Fanout = 1; COMB Node = 'key2~clk_delay_ctrl'
                Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.042 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'key2~clkctrl'
                Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 2.593 ns; Loc. = LCFF_X29_Y24_N11; Fanout = 15; REG Node = 'digitos:a1|d2[1]'
                Info: Total cell delay = 1.534 ns ( 59.16 % )
                Info: Total interconnect delay = 1.059 ns ( 40.84 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "key1" Internal fmax is restricted to 450.05 MHz between source register "digitos:a1|d1[0]" and destination register "digitos:a1|d1[3]"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.114 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y21_N1; Fanout = 16; REG Node = 'digitos:a1|d1[0]'
            Info: 2: + IC(0.624 ns) + CELL(0.406 ns) = 1.030 ns; Loc. = LCCOMB_X29_Y21_N6; Fanout = 1; COMB Node = 'digitos:a1|d1~3'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.114 ns; Loc. = LCFF_X29_Y21_N7; Fanout = 14; REG Node = 'digitos:a1|d1[3]'
            Info: Total cell delay = 0.490 ns ( 43.99 % )
            Info: Total interconnect delay = 0.624 ns ( 56.01 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "key1" to destination register is 2.601 ns
                Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'key1'
                Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'key1~clk_delay_ctrl'
                Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'key1~clkctrl'
                Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 2.601 ns; Loc. = LCFF_X29_Y21_N7; Fanout = 14; REG Node = 'digitos:a1|d1[3]'
                Info: Total cell delay = 1.534 ns ( 58.98 % )
                Info: Total interconnect delay = 1.067 ns ( 41.02 % )
            Info: - Longest clock path from clock "key1" to source register is 2.601 ns
                Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 1; CLK Node = 'key1'
                Info: 2: + IC(0.041 ns) + CELL(0.155 ns) = 1.038 ns; Loc. = CLKDELAYCTRL_G4; Fanout = 1; COMB Node = 'key1~clk_delay_ctrl'
                Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.038 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'key1~clkctrl'
                Info: 4: + IC(1.026 ns) + CELL(0.537 ns) = 2.601 ns; Loc. = LCFF_X29_Y21_N1; Fanout = 16; REG Node = 'digitos:a1|d1[0]'
                Info: Total cell delay = 1.534 ns ( 58.98 % )
                Info: Total interconnect delay = 1.067 ns ( 41.02 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "LCD_Reset_Delay:r0|oRESET" (data pin = "key0", clock pin = "clock") is 5.202 ns
    Info: + Longest pin to register delay is 7.888 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 72; CLK Node = 'key0'
        Info: 2: + IC(6.366 ns) + CELL(0.660 ns) = 7.888 ns; Loc. = LCFF_X34_Y8_N21; Fanout = 1; REG Node = 'LCD_Reset_Delay:r0|oRESET'
        Info: Total cell delay = 1.522 ns ( 19.30 % )
        Info: Total interconnect delay = 6.366 ns ( 80.70 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.650 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 81; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.996 ns) + CELL(0.537 ns) = 2.650 ns; Loc. = LCFF_X34_Y8_N21; Fanout = 1; REG Node = 'LCD_Reset_Delay:r0|oRESET'
        Info: Total cell delay = 1.536 ns ( 57.96 % )
        Info: Total interconnect delay = 1.114 ns ( 42.04 % )
Info: tco from clock "key2" to destination pin "display2[0]" through register "digitos:a1|d2[3]" is 9.808 ns
    Info: + Longest clock path from clock "key2" to source register is 2.593 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'key2'
        Info: 2: + IC(0.045 ns) + CELL(0.155 ns) = 1.042 ns; Loc. = CLKDELAYCTRL_G5; Fanout = 1; COMB Node = 'key2~clk_delay_ctrl'
        Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 1.042 ns; Loc. = CLKCTRL_G5; Fanout = 4; COMB Node = 'key2~clkctrl'
        Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 2.593 ns; Loc. = LCFF_X29_Y24_N23; Fanout = 14; REG Node = 'digitos:a1|d2[3]'
        Info: Total cell delay = 1.534 ns ( 59.16 % )
        Info: Total interconnect delay = 1.059 ns ( 40.84 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.965 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y24_N23; Fanout = 14; REG Node = 'digitos:a1|d2[3]'
        Info: 2: + IC(0.800 ns) + CELL(0.376 ns) = 1.176 ns; Loc. = LCCOMB_X29_Y24_N8; Fanout = 1; COMB Node = 'digitos:a1|Mux7~0'
        Info: 3: + IC(3.147 ns) + CELL(2.642 ns) = 6.965 ns; Loc. = PIN_T2; Fanout = 0; PIN Node = 'display2[0]'
        Info: Total cell delay = 3.018 ns ( 43.33 % )
        Info: Total interconnect delay = 3.947 ns ( 56.67 % )
Info: Longest tpd from source pin "key0" to destination pin "gpio" is 9.561 ns
    Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 72; CLK Node = 'key0'
    Info: 2: + IC(6.067 ns) + CELL(2.632 ns) = 9.561 ns; Loc. = PIN_W23; Fanout = 0; PIN Node = 'gpio'
    Info: Total cell delay = 3.494 ns ( 36.54 % )
    Info: Total interconnect delay = 6.067 ns ( 63.46 % )
Info: th for register "estado_atual.00000100" (data pin = "chave", clock pin = "key0") is -3.713 ns
    Info: + Longest clock path from clock "key0" to destination register is 3.271 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 72; CLK Node = 'key0'
        Info: 2: + IC(1.872 ns) + CELL(0.537 ns) = 3.271 ns; Loc. = LCFF_X29_Y23_N9; Fanout = 12; REG Node = 'estado_atual.00000100'
        Info: Total cell delay = 1.399 ns ( 42.77 % )
        Info: Total interconnect delay = 1.872 ns ( 57.23 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 7.250 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; PIN Node = 'chave'
        Info: 2: + IC(6.039 ns) + CELL(0.275 ns) = 7.166 ns; Loc. = LCCOMB_X29_Y23_N8; Fanout = 1; COMB Node = 'estado_atual~24'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.250 ns; Loc. = LCFF_X29_Y23_N9; Fanout = 12; REG Node = 'estado_atual.00000100'
        Info: Total cell delay = 1.211 ns ( 16.70 % )
        Info: Total interconnect delay = 6.039 ns ( 83.30 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Fri Oct 26 16:35:42 2018
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


