Open Register Design Tool, version=160614.01, input=./rdl_hier_01/test.rdl
Ordt: reading parameters from ./rdl_hier_01/test.parms...
Ordt: building verilog...
Ordt: writing verilog file ./rdl_hier_01/output/output.v...
Ordt: building systemverilog...
Ordt: writing systemverilog file ./rdl_hier_01/output/output.sv...
Ordt: building jspec...
Ordt: writing jspec file ./rdl_hier_01/output/output.js...
Ordt: building register list...
Ordt: writing register list file ./rdl_hier_01/output/output.reglist...
Ordt: building verilog testbench...
Ordt: writing verilog testbench file ./rdl_hier_01/output/vbench.v...
Ordt: building UVM regs...
Ordt: writing UVM regs file ./rdl_hier_01/output/uvmregs.sv...
Ordt: building UVM regs package...
Ordt: writing UVM regs package file ./rdl_hier_01/output/uvm_reg_jrdl_pkg.sv...
Ordt: building xml...
Ordt: writing xml file ./rdl_hier_01/output/output.xml...
Ordt complete Wed Jun 15 21:59:45 EDT 2016
