{"top":"global.identity_stream",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U4":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U5":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2.out","add_all__U4.in0"],
          ["mul_d1__U3.out","add_all__U4.in1"],
          ["add_all__U5.in0","add_all__U4.out"],
          ["const_term.out","add_all__U5.in1"],
          ["self.out","add_all__U5.out"],
          ["mul_d0__U2.in0","coeff_0.out"],
          ["mul_d1__U3.in0","coeff_1.out"],
          ["self.d.0","mul_d0__U2.in1"],
          ["self.d.1","mul_d1__U3.in1"]
        ]
      },
      "aff__U14":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U17":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U18":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U15":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U16":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U15.out","add_all__U17.in0"],
          ["mul_d1__U16.out","add_all__U17.in1"],
          ["add_all__U18.in0","add_all__U17.out"],
          ["const_term.out","add_all__U18.in1"],
          ["self.out","add_all__U18.out"],
          ["mul_d0__U15.in0","coeff_0.out"],
          ["mul_d1__U16.in0","coeff_1.out"],
          ["self.d.0","mul_d0__U15.in1"],
          ["self.d.1","mul_d1__U16.in1"]
        ]
      },
      "aff__U27":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U30":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U31":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U28":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U29":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U28.out","add_all__U30.in0"],
          ["mul_d1__U29.out","add_all__U30.in1"],
          ["add_all__U31.in0","add_all__U30.out"],
          ["const_term.out","add_all__U31.in1"],
          ["self.out","add_all__U31.out"],
          ["mul_d0__U28.in0","coeff_0.out"],
          ["mul_d1__U29.in0","coeff_1.out"],
          ["self.d.0","mul_d0__U28.in1"],
          ["self.d.1","mul_d1__U29.in1"]
        ]
      },
      "aff__U32":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U35":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U36":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U33":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U34":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U33.out","add_all__U35.in0"],
          ["mul_d1__U34.out","add_all__U35.in1"],
          ["add_all__U36.in0","add_all__U35.out"],
          ["const_term.out","add_all__U36.in1"],
          ["self.out","add_all__U36.out"],
          ["mul_d0__U33.in0","coeff_0.out"],
          ["mul_d1__U34.in0","coeff_1.out"],
          ["self.d.0","mul_d0__U33.in1"],
          ["self.d.1","mul_d1__U34.in1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U8":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0009"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U6.out"],
          ["d_1_inc.in1","_U6.out"],
          ["inc_time.in1","_U6.out"],
          ["cmp_time.in1","_U7.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U8.in0"],
          ["d_1_at_max.out","d_0_am__U8.in1"],
          ["d_0_next_value.sel","d_0_am__U8.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "affine_controller__U13":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U20":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U14"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U21":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0009"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U19.out"],
          ["d_1_inc.in1","_U19.out"],
          ["inc_time.in1","_U19.out"],
          ["cmp_time.in1","_U20.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U21.in0"],
          ["d_1_at_max.out","d_0_am__U21.in1"],
          ["d_0_next_value.sel","d_0_am__U21.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["true.out","d_1_next_value.sel"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"]
        ]
      },
      "array_delay_U22":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",2,["Array",16,"BitIn"]]],
          ["out",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U23":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U24":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U23.clk"],
          ["self.in.0","_U23.in"],
          ["self.out.0","_U23.out"],
          ["self.clk","_U24.clk"],
          ["self.in.1","_U24.in"],
          ["self.out.1","_U24.out"]
        ]
      },
      "array_delay_U9":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",2,["Array",16,"BitIn"]]],
          ["out",["Array",2,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U10":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U11":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U10.clk"],
          ["self.in.0","_U10.in"],
          ["self.out.0","_U10.out"],
          ["self.clk","_U11.clk"],
          ["self.in.1","_U11.in"],
          ["self.out.1","_U11.out"]
        ]
      },
      "cu_ld":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in_ld_read",["Array",1,["Array",16,"BitIn"]]],
          ["in_buf_ld_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "slice__U12":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",16], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["slice__U12.out","self.in_buf_ld_write.0"],
          ["slice__U12.in","self.in_ld_read.0"]
        ]
      },
      "cu_st":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in_buf_st_read",["Array",1,["Array",16,"BitIn"]]],
          ["out_st_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "slice__U25":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",16], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["slice__U25.in","self.in_buf_st_read.0"],
          ["slice__U25.out","self.out_st_write.0"]
        ]
      },
      "identity_stream":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in_ld_read_valid","Bit"],
          ["in_ld_read",["Array",1,["Array",16,"BitIn"]]],
          ["out_st_write_en","Bit"],
          ["out_st_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U37":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "in_buf":{
            "modref":"global.in_buf_ub"
          },
          "ld":{
            "modref":"global.cu_ld"
          },
          "ld_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "ld_port_controller":{
            "modref":"global.affine_controller__U0"
          },
          "ld_read_start":{
            "modref":"corebit.wire"
          },
          "ld_write_start":{
            "modref":"corebit.wire"
          },
          "ld_write_start_control_vars":{
            "modref":"global.array_delay_U9"
          },
          "st":{
            "modref":"global.cu_st"
          },
          "st_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "st_port_controller":{
            "modref":"global.affine_controller__U13"
          },
          "st_read_start":{
            "modref":"corebit.wire"
          },
          "st_write_start":{
            "modref":"corebit.wire"
          },
          "st_write_start_control_vars":{
            "modref":"global.array_delay_U22"
          }
        },
        "connections":[
          ["self.clk","_U37.clk"],
          ["self.in_ld_read.0","_U37.in"],
          ["ld.in_ld_read.0","_U37.out"],
          ["self.clk","in_buf.clk"],
          ["ld.in_buf_ld_write","in_buf.ld_write"],
          ["ld_write_start_control_vars.out","in_buf.ld_write_ctrl_vars"],
          ["ld_write_start.out","in_buf.ld_write_wen"],
          ["st.in_buf_st_read","in_buf.st_read"],
          ["st_port_controller.d","in_buf.st_read_ctrl_vars"],
          ["st_read_start.out","in_buf.st_read_ren"],
          ["self.clk","ld.clk"],
          ["self.clk","ld_exe_start.clk"],
          ["ld_port_controller.valid","ld_exe_start.in"],
          ["ld_write_start.in","ld_exe_start.out"],
          ["self.clk","ld_port_controller.clk"],
          ["ld_write_start_control_vars.in","ld_port_controller.d"],
          ["ld_read_start.in","ld_port_controller.valid"],
          ["self.in_ld_read_valid","ld_read_start.out"],
          ["self.clk","ld_write_start_control_vars.clk"],
          ["st.clk","self.clk"],
          ["st_exe_start.clk","self.clk"],
          ["st_port_controller.clk","self.clk"],
          ["st_write_start_control_vars.clk","self.clk"],
          ["st.out_st_write","self.out_st_write"],
          ["st_write_start.out","self.out_st_write_en"],
          ["st_port_controller.valid","st_exe_start.in"],
          ["st_write_start.in","st_exe_start.out"],
          ["st_write_start_control_vars.in","st_port_controller.d"],
          ["st_read_start.in","st_port_controller.valid"]
        ]
      },
      "in_buf_ld_0_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["in_buf_ld_0_to_in_buf_st_3",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.valid","self.en"],
          ["self.in_buf_ld_0_to_in_buf_st_3","self.in"]
        ]
      },
      "in_buf_st_3_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["in_buf_ld_0_to_in_buf_st_3",["Array",16,"BitIn"]],
          ["d",["Array",2,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.in_buf_ld_0_to_in_buf_st_3"]
        ]
      },
      "in_buf_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["ld_write_wen","BitIn"],
          ["ld_write_ctrl_vars",["Array",2,["Array",16,"BitIn"]]],
          ["ld_write",["Array",1,["Array",16,"BitIn"]]],
          ["st_read_ren","BitIn"],
          ["st_read_ctrl_vars",["Array",2,["Array",16,"BitIn"]]],
          ["st_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "in_buf_ld_0_broadcast":{
            "modref":"global.in_buf_ld_0_broadcast"
          },
          "in_buf_ld_0_to_in_buf_st_3":{
            "modref":"global.ram__U26"
          },
          "in_buf_ld_0_to_in_buf_st_3_read_addrgen":{
            "modref":"global.aff__U27"
          },
          "in_buf_ld_0_to_in_buf_st_3_write_addrgen":{
            "modref":"global.aff__U32"
          },
          "in_buf_st_3_select":{
            "modref":"global.in_buf_st_3_select"
          }
        },
        "connections":[
          ["self.ld_write_wen","in_buf_ld_0_broadcast.en"],
          ["self.ld_write.0","in_buf_ld_0_broadcast.in"],
          ["in_buf_ld_0_to_in_buf_st_3.wdata","in_buf_ld_0_broadcast.in_buf_ld_0_to_in_buf_st_3"],
          ["in_buf_ld_0_to_in_buf_st_3.wen","in_buf_ld_0_broadcast.valid"],
          ["self.clk","in_buf_ld_0_to_in_buf_st_3.clk"],
          ["in_buf_ld_0_to_in_buf_st_3_read_addrgen.out","in_buf_ld_0_to_in_buf_st_3.raddr"],
          ["in_buf_st_3_select.in_buf_ld_0_to_in_buf_st_3","in_buf_ld_0_to_in_buf_st_3.rdata"],
          ["self.st_read_ren","in_buf_ld_0_to_in_buf_st_3.ren"],
          ["in_buf_ld_0_to_in_buf_st_3_write_addrgen.out","in_buf_ld_0_to_in_buf_st_3.waddr"],
          ["self.st_read_ctrl_vars","in_buf_ld_0_to_in_buf_st_3_read_addrgen.d"],
          ["self.ld_write_ctrl_vars","in_buf_ld_0_to_in_buf_st_3_write_addrgen.d"],
          ["self.clk","in_buf_st_3_select.clk"],
          ["self.st_read_ctrl_vars","in_buf_st_3_select.d"],
          ["self.st_read.0","in_buf_st_3_select.out"]
        ]
      },
      "ram__U26":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["waddr",["Array",16,"BitIn"]],
          ["wen","BitIn"],
          ["rdata",["Array",16,"Bit"]],
          ["raddr",["Array",16,"BitIn"]],
          ["ren","BitIn"]
        ]],
        "instances":{
          "mem":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",10], "has_init":["Bool",false], "width":["Int",16]}
          },
          "raddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",4], "lo":["Int",0], "width":["Int",16]}
          },
          "readreg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "waddr_slice":{
            "genref":"coreir.slice",
            "genargs":{"hi":["Int",4], "lo":["Int",0], "width":["Int",16]}
          }
        },
        "connections":[
          ["self.clk","mem.clk"],
          ["raddr_slice.out","mem.raddr"],
          ["readreg.in","mem.rdata"],
          ["waddr_slice.out","mem.waddr"],
          ["self.wdata","mem.wdata"],
          ["self.wen","mem.wen"],
          ["self.raddr","raddr_slice.in"],
          ["self.clk","readreg.clk"],
          ["self.ren","readreg.en"],
          ["self.rdata","readreg.out"],
          ["waddr_slice.in","self.waddr"]
        ]
      }
    }
  }
}
}
