<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - alpha1st_Level_Decomp.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../alpha1st_Level_Decomp.vhd" target="rtwreport_document_frame" id="linkToText_plain">alpha1st_Level_Decomp.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\db3_2_Level_fixdt\alpha1st_Level_Decomp.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2024-04-17 21:48:34</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.10 and HDL Coder 3.18</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: alpha1st_Level_Decomp</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: db3_2_Level_fixdt/DWT_db3_2_Level/1st_Level_Decomp</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 1</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">ENTITY</span> alpha1st_Level_Decomp <span class="KW">IS</span>
</span><span><a class="LN" id="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        In_E                              :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En23</span>
</span><span><a class="LN" id="27">   27   </a>        In_O                              :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En23</span>
</span><span><a class="LN" id="28">   28   </a>        Out_HiD                           :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En24</span>
</span><span><a class="LN" id="29">   29   </a>        Out_LoD                           :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix16_En23</span>
</span><span><a class="LN" id="30">   30   </a>        );
</span><span><a class="LN" id="31">   31   </a><span class="KW">END</span> alpha1st_Level_Decomp;
</span><span><a class="LN" id="32">   32   </a>
</span><span><a class="LN" id="33">   33   </a>
</span><span><a class="LN" id="34">   34   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> alpha1st_Level_Decomp <span class="KW">IS</span>
</span><span><a class="LN" id="35">   35   </a>
</span><span><a class="LN" id="36">   36   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="37">   37   </a>  <span class="KW">COMPONENT</span> HiD_Even
</span><span><a class="LN" id="38">   38   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="39">   39   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="40">   40   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="41">   41   </a>          In_HiD_e                        :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En23</span>
</span><span><a class="LN" id="42">   42   </a>          Out_HiD_e                       :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix16_En23</span>
</span><span><a class="LN" id="43">   43   </a>          );
</span><span><a class="LN" id="44">   44   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="45">   45   </a>
</span><span><a class="LN" id="46">   46   </a>  <span class="KW">COMPONENT</span> HiD_Odd
</span><span><a class="LN" id="47">   47   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="48">   48   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="49">   49   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="50">   50   </a>          In_HiD_o                        :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En23</span>
</span><span><a class="LN" id="51">   51   </a>          Out_HiD_o                       :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix16_En23</span>
</span><span><a class="LN" id="52">   52   </a>          );
</span><span><a class="LN" id="53">   53   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="54">   54   </a>
</span><span><a class="LN" id="55">   55   </a>  <span class="KW">COMPONENT</span> LoD_Even
</span><span><a class="LN" id="56">   56   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="57">   57   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="58">   58   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="59">   59   </a>          In_LoD_e                        :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En23</span>
</span><span><a class="LN" id="60">   60   </a>          Out_LoD_e                       :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix16_En23</span>
</span><span><a class="LN" id="61">   61   </a>          );
</span><span><a class="LN" id="62">   62   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="63">   63   </a>
</span><span><a class="LN" id="64">   64   </a>  <span class="KW">COMPONENT</span> LoD_Odd
</span><span><a class="LN" id="65">   65   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="66">   66   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="67">   67   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="68">   68   </a>          In_LoD_o                        :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En23</span>
</span><span><a class="LN" id="69">   69   </a>          Out_LoD_o                       :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix16_En23</span>
</span><span><a class="LN" id="70">   70   </a>          );
</span><span><a class="LN" id="71">   71   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="72">   72   </a>
</span><span><a class="LN" id="73">   73   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="74">   74   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : HiD_Even
</span><span><a class="LN" id="75">   75   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.HiD_Even(rtl);
</span><span><a class="LN" id="76">   76   </a>
</span><span><a class="LN" id="77">   77   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : HiD_Odd
</span><span><a class="LN" id="78">   78   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.HiD_Odd(rtl);
</span><span><a class="LN" id="79">   79   </a>
</span><span><a class="LN" id="80">   80   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : LoD_Even
</span><span><a class="LN" id="81">   81   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.LoD_Even(rtl);
</span><span><a class="LN" id="82">   82   </a>
</span><span><a class="LN" id="83">   83   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : LoD_Odd
</span><span><a class="LN" id="84">   84   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.LoD_Odd(rtl);
</span><span><a class="LN" id="85">   85   </a>
</span><span><a class="LN" id="86">   86   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="87">   87   </a>  <span class="KW">SIGNAL</span> kconst                           : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En16</span>
</span><span><a class="LN" id="88">   88   </a>  <span class="KW">SIGNAL</span> kconst_1                         : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En16</span>
</span><span><a class="LN" id="89">   89   </a>  <span class="KW">SIGNAL</span> HiD_Even_out1                    : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="90">   90   </a>  <span class="KW">SIGNAL</span> HiD_Even_out1_signed             : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En23</span>
</span><span><a class="LN" id="91">   91   </a>  <span class="KW">SIGNAL</span> HiD_Odd_out1                     : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="92">   92   </a>  <span class="KW">SIGNAL</span> HiD_Odd_out1_signed              : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En23</span>
</span><span><a class="LN" id="93">   93   </a>  <span class="KW">SIGNAL</span> Add_add_temp                     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En23</span>
</span><span><a class="LN" id="94">   94   </a>  <span class="KW">SIGNAL</span> Add_out1                         : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En24</span>
</span><span><a class="LN" id="95">   95   </a>  <span class="KW">SIGNAL</span> Add_out1_1                       : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En24</span>
</span><span><a class="LN" id="96">   96   </a>  <span class="KW">SIGNAL</span> HiD_cast                         : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En16</span>
</span><span><a class="LN" id="97">   97   </a>  <span class="KW">SIGNAL</span> HiD_mul_temp                     : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En40</span>
</span><span><a class="LN" id="98">   98   </a>  <span class="KW">SIGNAL</span> HiD_cast_1                       : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En40</span>
</span><span><a class="LN" id="99">   99   </a>  <span class="KW">SIGNAL</span> HiD_out1                         : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En24</span>
</span><span><a class="LN" id="100">  100   </a>  <span class="KW">SIGNAL</span> HiD_out1_1                       : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En24</span>
</span><span><a class="LN" id="101">  101   </a>  <span class="KW">SIGNAL</span> kconst_2                         : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En16</span>
</span><span><a class="LN" id="102">  102   </a>  <span class="KW">SIGNAL</span> kconst_3                         : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En16</span>
</span><span><a class="LN" id="103">  103   </a>  <span class="KW">SIGNAL</span> LoD_Even_out1                    : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="104">  104   </a>  <span class="KW">SIGNAL</span> LoD_Even_out1_signed             : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En23</span>
</span><span><a class="LN" id="105">  105   </a>  <span class="KW">SIGNAL</span> LoD_Odd_out1                     : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="106">  106   </a>  <span class="KW">SIGNAL</span> LoD_Odd_out1_signed              : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En23</span>
</span><span><a class="LN" id="107">  107   </a>  <span class="KW">SIGNAL</span> Add1_add_cast                    : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En22</span>
</span><span><a class="LN" id="108">  108   </a>  <span class="KW">SIGNAL</span> Add1_add_cast_1                  : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En22</span>
</span><span><a class="LN" id="109">  109   </a>  <span class="KW">SIGNAL</span> Add1_out1                        : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En22</span>
</span><span><a class="LN" id="110">  110   </a>  <span class="KW">SIGNAL</span> Add1_out1_1                      : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En22</span>
</span><span><a class="LN" id="111">  111   </a>  <span class="KW">SIGNAL</span> LoD_cast                         : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En16</span>
</span><span><a class="LN" id="112">  112   </a>  <span class="KW">SIGNAL</span> LoD_mul_temp                     : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En38</span>
</span><span><a class="LN" id="113">  113   </a>  <span class="KW">SIGNAL</span> LoD_cast_1                       : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En38</span>
</span><span><a class="LN" id="114">  114   </a>  <span class="KW">SIGNAL</span> LoD_out1                         : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En23</span>
</span><span><a class="LN" id="115">  115   </a>  <span class="KW">SIGNAL</span> LoD_out1_1                       : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En23</span>
</span><span><a class="LN" id="116">  116   </a>
</span><span><a class="LN" id="117">  117   </a>  <span class="KW">ATTRIBUTE</span> multstyle : string;
</span><span><a class="LN" id="118">  118   </a>
</span><span><a class="LN" id="119">  119   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="120" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:11')" name="code2model">  120   </a>  u_HiD_Even : HiD_Even
</span><span><a class="LN" id="121" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:11')" name="code2model">  121   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="122" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:11')" name="code2model">  122   </a>              reset =&gt; reset,
</span><span><a class="LN" id="123" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:11')" name="code2model">  123   </a>              enb =&gt; enb,
</span><span><a class="LN" id="124" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:11')" name="code2model">  124   </a>              In_HiD_e =&gt; In_E,  <span class="CT">-- ufix16_En23</span>
</span><span><a class="LN" id="125" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:11')" name="code2model">  125   </a>              Out_HiD_e =&gt; HiD_Even_out1  <span class="CT">-- sfix16_En23</span>
</span><span><a class="LN" id="126" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:11')" name="code2model">  126   </a>              );
</span><span><a class="LN" id="127">  127   </a>
</span><span><a class="LN" id="128" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:28')" name="code2model">  128   </a>  u_HiD_Odd : HiD_Odd
</span><span><a class="LN" id="129" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:28')" name="code2model">  129   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="130" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:28')" name="code2model">  130   </a>              reset =&gt; reset,
</span><span><a class="LN" id="131" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:28')" name="code2model">  131   </a>              enb =&gt; enb,
</span><span><a class="LN" id="132" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:28')" name="code2model">  132   </a>              In_HiD_o =&gt; In_O,  <span class="CT">-- ufix16_En23</span>
</span><span><a class="LN" id="133" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:28')" name="code2model">  133   </a>              Out_HiD_o =&gt; HiD_Odd_out1  <span class="CT">-- sfix16_En23</span>
</span><span><a class="LN" id="134" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:28')" name="code2model">  134   </a>              );
</span><span><a class="LN" id="135">  135   </a>
</span><span><a class="LN" id="136" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:46')" name="code2model">  136   </a>  u_LoD_Even : LoD_Even
</span><span><a class="LN" id="137" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:46')" name="code2model">  137   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="138" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:46')" name="code2model">  138   </a>              reset =&gt; reset,
</span><span><a class="LN" id="139" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:46')" name="code2model">  139   </a>              enb =&gt; enb,
</span><span><a class="LN" id="140" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:46')" name="code2model">  140   </a>              In_LoD_e =&gt; In_E,  <span class="CT">-- ufix16_En23</span>
</span><span><a class="LN" id="141" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:46')" name="code2model">  141   </a>              Out_LoD_e =&gt; LoD_Even_out1  <span class="CT">-- sfix16_En23</span>
</span><span><a class="LN" id="142" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:46')" name="code2model">  142   </a>              );
</span><span><a class="LN" id="143">  143   </a>
</span><span><a class="LN" id="144" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:63')" name="code2model">  144   </a>  u_LoD_Odd : LoD_Odd
</span><span><a class="LN" id="145" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:63')" name="code2model">  145   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="146" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:63')" name="code2model">  146   </a>              reset =&gt; reset,
</span><span><a class="LN" id="147" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:63')" name="code2model">  147   </a>              enb =&gt; enb,
</span><span><a class="LN" id="148" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:63')" name="code2model">  148   </a>              In_LoD_o =&gt; In_O,  <span class="CT">-- ufix16_En23</span>
</span><span><a class="LN" id="149" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:63')" name="code2model">  149   </a>              Out_LoD_o =&gt; LoD_Odd_out1  <span class="CT">-- sfix16_En23</span>
</span><span><a class="LN" id="150" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:63')" name="code2model">  150   </a>              );
</span><span><a class="LN" id="151">  151   </a>
</span><span><a class="LN" id="152">  152   </a>  kconst &lt;= to_unsigned(16#89FF#, 16);
</span><span><a class="LN" id="153">  153   </a>
</span><span><a class="LN" id="154">  154   </a>  HwModeRegister_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="155">  155   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="156">  156   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="157">  157   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="158">  158   </a>        kconst_1 &lt;= to_unsigned(16#0000#, 16);
</span><span><a class="LN" id="159">  159   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="160">  160   </a>        kconst_1 &lt;= kconst;
</span><span><a class="LN" id="161">  161   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="162">  162   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="163">  163   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> HwModeRegister_process;
</span><span><a class="LN" id="164">  164   </a>
</span><span><a class="LN" id="165">  165   </a>
</span><span><a class="LN" id="166">  166   </a>  HiD_Even_out1_signed &lt;= signed(HiD_Even_out1);
</span><span><a class="LN" id="167">  167   </a>
</span><span><a class="LN" id="168">  168   </a>  HiD_Odd_out1_signed &lt;= signed(HiD_Odd_out1);
</span><span><a class="LN" id="169">  169   </a>
</span><span><a class="LN" id="170" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:4')" name="code2model">  170   </a>  Add_add_temp &lt;= HiD_Even_out1_signed + HiD_Odd_out1_signed;
</span><span><a class="LN" id="171" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:4')" name="code2model">  171   </a>  Add_out1 &lt;= Add_add_temp(14 <span class="KW">DOWNTO</span> 0) &amp; '0';
</span><span><a class="LN" id="172">  172   </a>
</span><span><a class="LN" id="173">  173   </a>  HwModeRegister1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="174">  174   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="175">  175   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="176">  176   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="177">  177   </a>        Add_out1_1 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="178">  178   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="179">  179   </a>        Add_out1_1 &lt;= Add_out1;
</span><span><a class="LN" id="180">  180   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="181">  181   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="182">  182   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> HwModeRegister1_process;
</span><span><a class="LN" id="183">  183   </a>
</span><span><a class="LN" id="184">  184   </a>
</span><span><a class="LN" id="185" href="matlab:coder.internal.code2model({'db3_2_Level_fixdt:1023','db3_2_Level_fixdt:6'})" name="code2model">  185   </a>  HiD_cast &lt;= signed(resize(kconst_1, 17));
</span><span><a class="LN" id="186" href="matlab:coder.internal.code2model({'db3_2_Level_fixdt:1023','db3_2_Level_fixdt:6'})" name="code2model">  186   </a>  HiD_mul_temp &lt;= HiD_cast * Add_out1_1;
</span><span><a class="LN" id="187" href="matlab:coder.internal.code2model({'db3_2_Level_fixdt:1023','db3_2_Level_fixdt:6'})" name="code2model">  187   </a>  HiD_cast_1 &lt;= HiD_mul_temp(31 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="188" href="matlab:coder.internal.code2model({'db3_2_Level_fixdt:1023','db3_2_Level_fixdt:6'})" name="code2model">  188   </a>  HiD_out1 &lt;= HiD_cast_1(31 <span class="KW">DOWNTO</span> 16);
</span><span><a class="LN" id="189">  189   </a>
</span><span><a class="LN" id="190">  190   </a>  PipelineRegister_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="191">  191   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="192">  192   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="193">  193   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="194">  194   </a>        HiD_out1_1 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="195">  195   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="196">  196   </a>        HiD_out1_1 &lt;= HiD_out1;
</span><span><a class="LN" id="197">  197   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="198">  198   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="199">  199   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> PipelineRegister_process;
</span><span><a class="LN" id="200">  200   </a>
</span><span><a class="LN" id="201">  201   </a>
</span><span><a class="LN" id="202">  202   </a>  Out_HiD &lt;= std_logic_vector(HiD_out1_1);
</span><span><a class="LN" id="203">  203   </a>
</span><span><a class="LN" id="204">  204   </a>  kconst_2 &lt;= to_unsigned(16#89FF#, 16);
</span><span><a class="LN" id="205">  205   </a>
</span><span><a class="LN" id="206">  206   </a>  HwModeRegister2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="207">  207   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="208">  208   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="209">  209   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="210">  210   </a>        kconst_3 &lt;= to_unsigned(16#0000#, 16);
</span><span><a class="LN" id="211">  211   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="212">  212   </a>        kconst_3 &lt;= kconst_2;
</span><span><a class="LN" id="213">  213   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="214">  214   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="215">  215   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> HwModeRegister2_process;
</span><span><a class="LN" id="216">  216   </a>
</span><span><a class="LN" id="217">  217   </a>
</span><span><a class="LN" id="218">  218   </a>  LoD_Even_out1_signed &lt;= signed(LoD_Even_out1);
</span><span><a class="LN" id="219">  219   </a>
</span><span><a class="LN" id="220">  220   </a>  LoD_Odd_out1_signed &lt;= signed(LoD_Odd_out1);
</span><span><a class="LN" id="221">  221   </a>
</span><span><a class="LN" id="222" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:5')" name="code2model">  222   </a>  Add1_add_cast &lt;= resize(LoD_Even_out1_signed(15 <span class="KW">DOWNTO</span> 1), 16);
</span><span><a class="LN" id="223" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:5')" name="code2model">  223   </a>  Add1_add_cast_1 &lt;= resize(LoD_Odd_out1_signed(15 <span class="KW">DOWNTO</span> 1), 16);
</span><span><a class="LN" id="224" href="matlab:coder.internal.code2model('db3_2_Level_fixdt:5')" name="code2model">  224   </a>  Add1_out1 &lt;= Add1_add_cast + Add1_add_cast_1;
</span><span><a class="LN" id="225">  225   </a>
</span><span><a class="LN" id="226">  226   </a>  HwModeRegister3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="227">  227   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="228">  228   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="229">  229   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="230">  230   </a>        Add1_out1_1 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="231">  231   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="232">  232   </a>        Add1_out1_1 &lt;= Add1_out1;
</span><span><a class="LN" id="233">  233   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="234">  234   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="235">  235   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> HwModeRegister3_process;
</span><span><a class="LN" id="236">  236   </a>
</span><span><a class="LN" id="237">  237   </a>
</span><span><a class="LN" id="238" href="matlab:coder.internal.code2model({'db3_2_Level_fixdt:1024','db3_2_Level_fixdt:7'})" name="code2model">  238   </a>  LoD_cast &lt;= signed(resize(kconst_3, 17));
</span><span><a class="LN" id="239" href="matlab:coder.internal.code2model({'db3_2_Level_fixdt:1024','db3_2_Level_fixdt:7'})" name="code2model">  239   </a>  LoD_mul_temp &lt;= LoD_cast * Add1_out1_1;
</span><span><a class="LN" id="240" href="matlab:coder.internal.code2model({'db3_2_Level_fixdt:1024','db3_2_Level_fixdt:7'})" name="code2model">  240   </a>  LoD_cast_1 &lt;= LoD_mul_temp(31 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="241" href="matlab:coder.internal.code2model({'db3_2_Level_fixdt:1024','db3_2_Level_fixdt:7'})" name="code2model">  241   </a>  LoD_out1 &lt;= LoD_cast_1(30 <span class="KW">DOWNTO</span> 15);
</span><span><a class="LN" id="242">  242   </a>
</span><span><a class="LN" id="243">  243   </a>  PipelineRegister1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="244">  244   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="245">  245   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="246">  246   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="247">  247   </a>        LoD_out1_1 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="248">  248   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="249">  249   </a>        LoD_out1_1 &lt;= LoD_out1;
</span><span><a class="LN" id="250">  250   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="251">  251   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="252">  252   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> PipelineRegister1_process;
</span><span><a class="LN" id="253">  253   </a>
</span><span><a class="LN" id="254">  254   </a>
</span><span><a class="LN" id="255">  255   </a>  Out_LoD &lt;= std_logic_vector(LoD_out1_1);
</span><span><a class="LN" id="256">  256   </a>
</span><span><a class="LN" id="257">  257   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="258">  258   </a>
</span><span><a class="LN" id="259">  259   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
