
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.27+30 (git sha1 101075611fc, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openlane/designs/add_test_2/test_add_2.v
Parsing SystemVerilog input from `/openlane/designs/add_test_2/test_add_2.v' to AST representation.
Generating RTLIL representation for module `\add_test_2'.
Successfully finished Verilog frontend.

2. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/add_test_2/runs/RUN_2023.04.16_12.08.58/tmp/synthesis/hierarchy.dot'.
Dumping module add_test_2 to page 1.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \add_test_2

3.2. Analyzing design hierarchy..
Top module:  \add_test_2
Removed 0 unused modules.

4. Executing TRIBUF pass.

5. Executing HIERARCHY pass (managing design hierarchy).

5.1. Analyzing design hierarchy..
Top module:  \add_test_2

5.2. Analyzing design hierarchy..
Top module:  \add_test_2
Removed 0 unused modules.

6. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

8. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

9. Executing PROC_INIT pass (extract init attributes).

10. Executing PROC_ARST pass (detect async resets in processes).

11. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

12. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\add_test_2.$proc$/openlane/designs/add_test_2/test_add_2.v:8$1'.

13. Executing PROC_DLATCH pass (convert process syncs to latches).

14. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\add_test_2.\res_r' using process `\add_test_2.$proc$/openlane/designs/add_test_2/test_add_2.v:8$1'.
  created $dff cell `$procdff$3' with positive edge clock.

15. Executing PROC_MEMWR pass (convert process memory writes to cells).

16. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `add_test_2.$proc$/openlane/designs/add_test_2/test_add_2.v:8$1'.
Cleaned up 0 empty switches.

17. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_test_2.

18. Executing FLATTEN pass (flatten design).

19. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_test_2.

20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_test_2..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

21. Executing CHECK pass (checking for obvious problems).
Checking module add_test_2...
Found and reported 0 problems.

22. Executing OPT pass (performing simple optimizations).

22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_test_2.

22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_test_2'.
Removed a total of 0 cells.

22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_test_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_test_2.
Performed a total of 0 changes.

22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_test_2'.
Removed a total of 0 cells.

22.6. Executing OPT_DFF pass (perform DFF optimizations).

22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_test_2..

22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_test_2.

22.9. Finished OPT passes. (There is nothing left to do.)

23. Executing FSM pass (extract and optimize FSM).

23.1. Executing FSM_DETECT pass (finding FSMs in design).

23.2. Executing FSM_EXTRACT pass (extracting FSM from design).

23.3. Executing FSM_OPT pass (simple optimizations of FSMs).

23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_test_2..

23.5. Executing FSM_OPT pass (simple optimizations of FSMs).

23.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

23.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

23.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_test_2.

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_test_2'.
Removed a total of 0 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_test_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_test_2.
Performed a total of 0 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_test_2'.
Removed a total of 0 cells.

24.6. Executing OPT_DFF pass (perform DFF optimizations).

24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_test_2..

24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_test_2.

24.9. Finished OPT passes. (There is nothing left to do.)

25. Executing WREDUCE pass (reducing word size of cells).

26. Executing PEEPOPT pass (run peephole optimizers).

27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_test_2..

28. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module add_test_2:
  creating $macc model for $add$/openlane/designs/add_test_2/test_add_2.v:9$2 ($add).
  creating $alu model for $macc $add$/openlane/designs/add_test_2/test_add_2.v:9$2.
  creating $alu cell for $add$/openlane/designs/add_test_2/test_add_2.v:9$2: $auto$alumacc.cc:485:replace_alu$4
  created 1 $alu and 0 $macc cells.

29. Executing SHARE pass (SAT-based resource sharing).

30. Executing OPT pass (performing simple optimizations).

30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_test_2.

30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_test_2'.
Removed a total of 0 cells.

30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_test_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_test_2.
Performed a total of 0 changes.

30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_test_2'.
Removed a total of 0 cells.

30.6. Executing OPT_DFF pass (perform DFF optimizations).

30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_test_2..

30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_test_2.

30.9. Finished OPT passes. (There is nothing left to do.)

31. Executing MEMORY pass.

31.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

31.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

31.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

31.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

31.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

31.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_test_2..

31.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

31.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_test_2..

31.10. Executing MEMORY_COLLECT pass (generating $mem cells).

32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_test_2..

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_test_2.

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_test_2'.
Removed a total of 0 cells.

33.3. Executing OPT_DFF pass (perform DFF optimizations).

33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_test_2..

33.5. Finished fast OPT passes.

34. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

35. Executing OPT pass (performing simple optimizations).

35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_test_2.

35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_test_2'.
Removed a total of 0 cells.

35.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_test_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

35.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_test_2.
Performed a total of 0 changes.

35.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_test_2'.
Removed a total of 0 cells.

35.6. Executing OPT_SHARE pass.

35.7. Executing OPT_DFF pass (perform DFF optimizations).

35.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_test_2..

35.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_test_2.

35.10. Finished OPT passes. (There is nothing left to do.)

36. Executing TECHMAP pass (map to technology primitives).

36.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

36.2. Continuing TECHMAP pass.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~288 debug messages>

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_test_2.
<suppressed ~20 debug messages>

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_test_2'.
Removed a total of 0 cells.

37.3. Executing OPT_DFF pass (perform DFF optimizations).

37.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_test_2..
Removed 28 unused cells and 35 unused wires.
<suppressed ~29 debug messages>

37.5. Finished fast OPT passes.

38. Executing ABC pass (technology mapping using ABC).

38.1. Extracting gate netlist of module `\add_test_2' to `<abc-temp-dir>/input.blif'..
Extracted 98 gates and 130 wires to a netlist network with 32 inputs and 16 outputs.

38.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

38.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        5
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:                OR cells:       16
ABC RESULTS:              XNOR cells:       18
ABC RESULTS:              NAND cells:       10
ABC RESULTS:               NOR cells:       11
ABC RESULTS:            ANDNOT cells:       23
ABC RESULTS:               XOR cells:       13
ABC RESULTS:        internal signals:       82
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       16
Removing temp directory.

39. Executing OPT pass (performing simple optimizations).

39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_test_2.

39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_test_2'.
Removed a total of 0 cells.

39.3. Executing OPT_DFF pass (perform DFF optimizations).

39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_test_2..
Removed 0 unused cells and 88 unused wires.
<suppressed ~1 debug messages>

39.5. Finished fast OPT passes.

40. Executing HIERARCHY pass (managing design hierarchy).

40.1. Analyzing design hierarchy..
Top module:  \add_test_2

40.2. Analyzing design hierarchy..
Top module:  \add_test_2
Removed 0 unused modules.

41. Printing statistics.

=== add_test_2 ===

   Number of wires:                 88
   Number of wire bits:            163
   Number of public wires:           4
   Number of public wire bits:      49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $_ANDNOT_                      23
     $_AND_                          5
     $_DFF_P_                       16
     $_NAND_                        10
     $_NOR_                         11
     $_ORNOT_                        2
     $_OR_                          16
     $_XNOR_                        18
     $_XOR_                         13

42. Executing CHECK pass (checking for obvious problems).
Checking module add_test_2...
Found and reported 0 problems.

43. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/add_test_2/runs/RUN_2023.04.16_12.08.58/tmp/synthesis/post_techmap.dot'.
Dumping module add_test_2 to page 1.

44. Executing OPT pass (performing simple optimizations).

44.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_test_2.

44.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_test_2'.
Removed a total of 0 cells.

44.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \add_test_2..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

44.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \add_test_2.
Performed a total of 0 changes.

44.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\add_test_2'.
Removed a total of 0 cells.

44.6. Executing OPT_DFF pass (perform DFF optimizations).

44.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_test_2..

44.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module add_test_2.

44.9. Finished OPT passes. (There is nothing left to do.)

45. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_test_2..

46. Printing statistics.

=== add_test_2 ===

   Number of wires:                 88
   Number of wire bits:            163
   Number of public wires:           4
   Number of public wire bits:      49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $_ANDNOT_                      23
     $_AND_                          5
     $_DFF_P_                       16
     $_NAND_                        10
     $_NOR_                         11
     $_ORNOT_                        2
     $_OR_                          16
     $_XNOR_                        18
     $_XOR_                         13

mapping tbuf

47. Executing TECHMAP pass (map to technology primitives).

47.1. Executing Verilog-2005 frontend: /home/unix/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/unix/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

47.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

48. Executing SIMPLEMAP pass (map simple cells to gate primitives).

49. Executing TECHMAP pass (map to technology primitives).

49.1. Executing Verilog-2005 frontend: /home/unix/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/unix/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

49.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

50. Executing SIMPLEMAP pass (map simple cells to gate primitives).

51. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

51.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\add_test_2':
  mapped 16 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

52. Printing statistics.

=== add_test_2 ===

   Number of wires:                 88
   Number of wire bits:            163
   Number of public wires:           4
   Number of public wire bits:      49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     $_ANDNOT_                      23
     $_AND_                          5
     $_NAND_                        10
     $_NOR_                         11
     $_ORNOT_                        2
     $_OR_                          16
     $_XNOR_                        18
     $_XOR_                         13
     sky130_fd_sc_hd__dfxtp_2       16

[INFO]: USING STRATEGY DELAY 4

53. Executing ABC pass (technology mapping using ABC).

53.1. Extracting gate netlist of module `\add_test_2' to `/tmp/yosys-abc-YuBaiJ/input.blif'..
Extracted 98 gates and 130 wires to a netlist network with 32 inputs and 16 outputs.

53.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-YuBaiJ/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-YuBaiJ/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-YuBaiJ/input.blif 
ABC: + read_lib -w /openlane/designs/add_test_2/runs/RUN_2023.04.16_12.08.58/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.07 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/add_test_2/runs/RUN_2023.04.16_12.08.58/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.11 sec
ABC: Memory =    9.54 MB. Time =     0.11 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/add_test_2/runs/RUN_2023.04.16_12.08.58/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/add_test_2/runs/RUN_2023.04.16_12.08.58/tmp/synthesis/synthesis.sdc 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + &get -n 
ABC: + &st 
ABC: + &syn2 
ABC: + &if -g -K 6 
ABC: + &synch2 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -c -N 10 
ABC: + topo 
ABC: + stime -c 
ABC: WireLoad = "Small"  Gates =     85 (  1.2 %)   Cap = 13.8 ff (  0.6 %)   Area =      987.20 ( 98.8 %)   Delay =  2138.07 ps  ( 21.2 %)               
ABC: + upsize -c 
ABC: + dnsize -c 
ABC: + 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     85 (  1.2 %)   Cap = 13.9 ff (  5.4 %)   Area =     1025.98 ( 88.2 %)   Delay =  1917.98 ps  ( 14.1 %)               
ABC: Path  0 --      10 : 0    4 pi                       A =   0.00  Df =  52.5  -28.6 ps  S =  78.8 ps  Cin =  0.0 ff  Cout =  15.8 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      65 : 2    3 sky130_fd_sc_hd__xnor2_2 A =  16.27  Df = 255.7  -30.5 ps  S = 247.4 ps  Cin =  8.5 ff  Cout =  15.5 ff  Cmax = 121.8 ff  G =  177  
ABC: Path  2 --      85 : 4    1 sky130_fd_sc_hd__or4_4   A =  11.26  Df = 764.2 -319.6 ps  S =  82.8 ps  Cin =  2.4 ff  Cout =   4.8 ff  Cmax = 534.7 ff  G =  184  
ABC: Path  3 --      86 : 3    3 sky130_fd_sc_hd__a21o_4  A =  15.01  Df = 972.9 -433.2 ps  S =  55.7 ps  Cin =  4.5 ff  Cout =  14.7 ff  Cmax = 568.6 ff  G =  309  
ABC: Path  4 --     111 : 4    4 sky130_fd_sc_hd__a211o_4 A =  17.52  Df =1337.9 -420.4 ps  S =  83.2 ps  Cin =  4.6 ff  Cout =  23.9 ff  Cmax = 559.4 ff  G =  494  
ABC: Path  5 --     124 : 3    2 sky130_fd_sc_hd__o21ai_4 A =  16.27  Df =1517.4 -528.2 ps  S = 142.7 ps  Cin =  8.8 ff  Cout =  11.7 ff  Cmax = 224.3 ff  G =  127  
ABC: Path  6 --     131 : 5    1 sky130_fd_sc_hd__a32o_2  A =  11.26  Df =1717.0 -102.6 ps  S = 115.9 ps  Cin =  2.3 ff  Cout =  16.3 ff  Cmax = 264.6 ff  G =  681  
ABC: Path  7 --     132 : 2    1 sky130_fd_sc_hd__xnor2_4 A =  27.53  Df =1918.0  -33.7 ps  S = 298.8 ps  Cin = 16.3 ff  Cout =  33.4 ff  Cmax = 211.5 ff  G =  204  
ABC: Start-point = pi9 (\r2 [4]).  End-point = po14 ($auto$alumacc.cc:485:replace_alu$4.Y [15]).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   32/   16  lat =    0  nd =    85  edge =    227  area =1026.19  delay = 7.00  lev = 7
ABC: + write_blif /tmp/yosys-abc-YuBaiJ/output.blif 

53.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__or2_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21o_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211o_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ai_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__or4b_4 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xnor2_4 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        8
ABC RESULTS:        internal signals:       82
ABC RESULTS:           input signals:       32
ABC RESULTS:          output signals:       16
Removing temp directory.

54. Executing SETUNDEF pass (replace undef values with defined constants).

55. Executing HILOMAP pass (mapping to constant drivers).

56. Executing SPLITNETS pass (splitting up multi-bit signals).

57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \add_test_2..
Removed 0 unused cells and 146 unused wires.
<suppressed ~1 debug messages>

58. Executing INSBUF pass (insert buffer cells for connected wires).

59. Executing CHECK pass (checking for obvious problems).
Checking module add_test_2...
Warning: Wire add_test_2.\res_r [15] is used but has no driver.
Warning: Wire add_test_2.\res_r [14] is used but has no driver.
Warning: Wire add_test_2.\res_r [13] is used but has no driver.
Warning: Wire add_test_2.\res_r [12] is used but has no driver.
Warning: Wire add_test_2.\res_r [11] is used but has no driver.
Warning: Wire add_test_2.\res_r [10] is used but has no driver.
Warning: Wire add_test_2.\res_r [9] is used but has no driver.
Warning: Wire add_test_2.\res_r [8] is used but has no driver.
Warning: Wire add_test_2.\res_r [7] is used but has no driver.
Warning: Wire add_test_2.\res_r [6] is used but has no driver.
Warning: Wire add_test_2.\res_r [5] is used but has no driver.
Warning: Wire add_test_2.\res_r [4] is used but has no driver.
Warning: Wire add_test_2.\res_r [3] is used but has no driver.
Warning: Wire add_test_2.\res_r [2] is used but has no driver.
Warning: Wire add_test_2.\res_r [1] is used but has no driver.
Warning: Wire add_test_2.\res_r [0] is used but has no driver.
Found and reported 16 problems.

60. Printing statistics.

=== add_test_2 ===

   Number of wires:                 89
   Number of wire bits:            134
   Number of public wires:           4
   Number of public wire bits:      49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                101
     sky130_fd_sc_hd__a211o_2        1
     sky130_fd_sc_hd__a211o_4        1
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21o_2         6
     sky130_fd_sc_hd__a21o_4         1
     sky130_fd_sc_hd__a21oi_2        2
     sky130_fd_sc_hd__a22o_2         4
     sky130_fd_sc_hd__a22oi_2        2
     sky130_fd_sc_hd__a31o_2         1
     sky130_fd_sc_hd__a32o_2         2
     sky130_fd_sc_hd__and2_2         1
     sky130_fd_sc_hd__dfxtp_2       16
     sky130_fd_sc_hd__inv_2          1
     sky130_fd_sc_hd__nand2_2        6
     sky130_fd_sc_hd__nand3b_2       1
     sky130_fd_sc_hd__nor2_2         4
     sky130_fd_sc_hd__o211a_2        1
     sky130_fd_sc_hd__o21a_2         4
     sky130_fd_sc_hd__o21ai_2        4
     sky130_fd_sc_hd__o21ai_4        1
     sky130_fd_sc_hd__o21ba_2        1
     sky130_fd_sc_hd__o22ai_2        1
     sky130_fd_sc_hd__o31a_2         1
     sky130_fd_sc_hd__or2_2          2
     sky130_fd_sc_hd__or2_4          1
     sky130_fd_sc_hd__or3_2          1
     sky130_fd_sc_hd__or4_4          2
     sky130_fd_sc_hd__or4b_4         1
     sky130_fd_sc_hd__xnor2_2       21
     sky130_fd_sc_hd__xnor2_4        2
     sky130_fd_sc_hd__xor2_2         8

   Chip area for module '\add_test_2': 1366.310400

61. Executing Verilog backend.
Dumping module `\add_test_2'.

Warnings: 16 unique messages, 16 total
End of script. Logfile hash: ab0ed7407c, CPU: user 0.48s system 0.03s, MEM: 28.46 MB peak
Yosys 0.27+30 (git sha1 101075611fc, gcc 8.3.1 -fPIC -Os)
Time spent: 50% 2x abc (0 sec), 15% 4x stat (0 sec), ...
