Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Dec  7 10:55:10 2016
| Host         : centennial.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.2 (Maipo)
| Command      : report_control_sets -verbose -file chip_interface_control_sets_placed.rpt
| Design       : chip_interface
| Device       : xc7z020
--------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    62 |
| Minimum Number of register sites lost to control set restrictions |   184 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             443 |          152 |
| No           | No                    | Yes                    |              13 |            6 |
| No           | Yes                   | No                     |             106 |           43 |
| Yes          | No                    | No                     |             232 |           75 |
| Yes          | No                    | Yes                    |              17 |            5 |
| Yes          | Yes                   | No                     |             541 |          159 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+
|              Clock Signal              |                                Enable Signal                               |                              Set/Reset Signal                             | Slice Load Count | Bel Load Count |
+----------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 |                                                                            | jtMod/uut/u_pg/phase_base_VI[19]_i_1_n_0                                  |                1 |              2 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 |                                                                            | reset_IBUF                                                                |                1 |              2 |
|  MCKR_BUFG                             |                                                                            | jtMod/uut/u_mmr/SR[0]                                                     |                4 |              4 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 | jtMod/uut/u_mmr/u_reg/busy_kon0                                            | jtMod/uut/rst_p1                                                          |                1 |              4 |
|  audMod/i_clocking/CLK_48              | audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_bits_left[3]_i_1_n_0 |                                                                           |                2 |              4 |
|  audMod/i_clocking/CLK_48              | audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0         |                                                                           |                2 |              4 |
|  clk_100_IBUF_BUFG                     |                                                                            | reset_IBUF                                                                |                1 |              4 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 | jtMod/uut/u_noise/u_zerosh/E[0]                                            | jtMod/uut/u_noise/u_zerosh/SR[0]                                          |                1 |              5 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 | jtMod/uut/u_mmr/load_A_i_2_n_0                                             | jtMod/uut/u_mmr/csm                                                       |                3 |              5 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 | jtMod/uut/u_mmr/u_reg/cnt0                                                 | jtMod/uut/rst_p1                                                          |                1 |              5 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 | jtMod/uut/u_mmr/u_reg/csm_cnt[4]_i_2_n_0                                   | jtMod/uut/u_mmr/u_reg/csm_state[1]                                        |                1 |              5 |
|  MCKR_BUFG                             | jtMod/uut/timers/timer_A/E[0]                                              | jtMod/uut/u_mmr/load_A                                                    |                1 |              6 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 |                                                                            | jtMod/uut/u_eg/u_kssh/SS[0]                                               |                3 |              6 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 | jtMod/uut/u_mmr/ne5_out                                                    |                                                                           |                2 |              6 |
|  audMod/i_clocking/CLK_48              | audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0        |                                                                           |                2 |              6 |
|  MCKR_BUFG                             |                                                                            | reset_IBUF                                                                |                4 |              7 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 | jtMod/uut/u_mmr/lfo_amd[6]_i_1_n_0                                         | jtMod/uut/rst_p1                                                          |                2 |              7 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 | jtMod/uut/u_mmr/lfo_pmd[6]_i_1_n_0                                         | jtMod/uut/rst_p1                                                          |                3 |              7 |
|  MCKR_BUFG                             | jtMod/uut/u_lfo/am[6]_i_2_n_0                                              | jtMod/uut/u_mmr/SR[0]                                                     |                3 |              7 |
|  MCKR_BUFG                             | jtMod/uut/u_mmr/cnt_reg[0][0]                                              |                                                                           |                3 |              8 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 | jtMod/uut/u_mmr/lfo_freq[7]_i_1_n_0                                        | jtMod/uut/rst_p1                                                          |                4 |              8 |
|  MCKR_BUFG                             | jtMod/uut/u_mmr/cnt_reg[7][0]                                              | jtMod/uut/u_mmr/SR[0]                                                     |                3 |              8 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 | jtMod/uut/u_mmr/selected_register[7]_i_1_n_0                               | jtMod/uut/rst_p1                                                          |                3 |              8 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 | jtMod/uut/u_mmr/value_B[7]_i_1_n_0                                         | jtMod/uut/rst_p1                                                          |                2 |              8 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 | jtMod/uut/u_mmr/value_A[9]_i_1_n_0                                         | jtMod/uut/rst_p1                                                          |                2 |              8 |
|  MCKR_BUFG                             | jtMod/uut/u_lfo/pm[7]_i_1_n_0                                              | jtMod/uut/u_mmr/SR[0]                                                     |                8 |              8 |
|  audMod/i_clocking/CLK_48              | audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0      |                                                                           |                3 |              8 |
|  audMod/i_clocking/CLK_48              | audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0      |                                                                           |                4 |              8 |
|  audMod/i_clocking/CLK_48              | audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_lr_last_i_1_n_0 | audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[39]_i_1_n_0 |                2 |              8 |
|  MCKR_BUFG                             | jtMod/busy05_out                                                           | reset_IBUF                                                                |                3 |              9 |
|  MCKR_BUFG                             | jtMod/a0                                                                   |                                                                           |                4 |              9 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 | jtMod/uut/u_eg/E[0]                                                        | jtMod/uut/u_mmr/limit_reg[9][0]                                           |                4 |             10 |
|  MCKR_BUFG                             | jtMod/uut/u_mmr/cnt_reg[0]_0[0]                                            |                                                                           |                3 |             10 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 | jtMod/uut/u_eg/eg_in[9]_i_2_n_0                                            | jtMod/uut/u_eg/u_aroffsh/SR[0]                                            |                4 |             10 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 |                                                                            | jtMod/uut/u_eg/u_tlsh/SS[0]                                               |                3 |             10 |
|  MCKR_BUFG                             | jtMod/uut/timers/timer_B/E[0]                                              | jtMod/uut/u_mmr/load_B                                                    |                2 |             10 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 |                                                                            | jtMod/uut/u_mmr/u_reg/up_rl                                               |                5 |             11 |
|  MCKR_BUFG                             |                                                                            |                                                                           |                8 |             12 |
|  audMod/i_clocking/CLK_48              |                                                                            |                                                                           |               10 |             13 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 |                                                                            | jtMod/uut/u_op/log_msb2[4]                                                |                4 |             13 |
|  audMod/i_clocking/CLK_48              | audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[2]_i_1_n_0        | audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0       |                5 |             14 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 | jtMod/uut/u_eg/eg_cnt[0]_i_1_n_0                                           | jtMod/uut/rst_p1                                                          |                4 |             15 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 | jtMod/uut/u_acc/u_zerosh/out_reg[0]                                        | jtMod/uut/u_acc/u_left/out[14]_i_1_n_0                                    |                4 |             15 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 | jtMod/uut/u_acc/u_zerosh/out_reg[0]                                        | jtMod/uut/u_acc/u_right/out[14]_i_1__0_n_0                                |                3 |             15 |
|  audMod/i_clocking/CLK_48              | audMod/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/delay[15]_i_1_n_0        |                                                                           |                5 |             16 |
|  MCKR_BUFG                             | jtMod/data_cnt_rep[7]_i_1_n_0                                              | reset_IBUF                                                                |                5 |             17 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 |                                                                            | jtMod/uut/u_pg/phase_base_V[17]_i_1_n_0                                   |                3 |             18 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 | jtMod/uut/u_acc/u_rlsh/sum_reg[18]                                         |                                                                           |                5 |             19 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 | jtMod/uut/u_acc/u_rlsh/sel                                                 |                                                                           |                5 |             19 |
|  MCKR_BUFG                             | jtMod/uut/u_mmr/u_reg/zero                                                 | jtMod/uut/rst_p1                                                          |                5 |             19 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 |                                                                            | jtMod/uut/u_pg/u_kosh/Q[0]                                                |                5 |             20 |
|  MCKR_BUFG                             | jtMod/uut/u_mmr/E[0]                                                       | jtMod/uut/u_mmr/SR[0]                                                     |               13 |             21 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 |                                                                            | jtMod/uut/rst_p1                                                          |               15 |             22 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 | jtMod/uut/u_noise/noise_lfsr[0].u_lfsr/bb_reg[14]_0                        |                                                                           |                8 |             22 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 | jtMod/uut/u_op/u_con1sh/mod7_en                                            |                                                                           |                8 |             28 |
|  audHelp/CLK                           | jtMod/uut/u_mmr/u_reg/zero                                                 |                                                                           |               12 |             32 |
|  MCKR_BUFG                             | jtMod/uut/u_lfo/amnoise[0].u_noise_am/bb_reg[18]                           |                                                                           |               10 |             32 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 | jtMod/uut/u_mmr/u_reg/chdata_wr                                            |                                                                           |                5 |             40 |
|  audMod/i_clocking/CLK_48              | audMod/Inst_adau1761_izedboard/Inst_i2s_data_interface/i2s_lr_last_i_1_n_0 |                                                                           |               10 |             42 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 | jtMod/uut/u_noise/noise_lfsr[0].u_lfsr/bb_reg[14]_0                        | jtMod/uut/rst_p1                                                          |               28 |            137 |
|  MCKR_BUFG                             | jtMod/uut/u_lfo/amnoise[0].u_noise_am/bb_reg[18]                           | jtMod/uut/rst_p1                                                          |               44 |            159 |
|  bit_shifter[0].bits_reg[0][6]_i_1_n_0 |                                                                            |                                                                           |              164 |            545 |
+----------------------------------------+----------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------+----------------+


