<DOC>
<DOCNO>EP-0656651</DOCNO> 
<TEXT>
<INVENTION-TITLE>
Process for the manufacturing of an integrated circuit device.
</INVENTION-TITLE>
<CLASSIFICATIONS>G03F7207	G03F7207	H01L2102	H01L21302	H01L213065	H01L2170	H01L2176	H01L21762	H01L21763	</CLASSIFICATIONS>
<CLASSIFICATIONS-THIRD>G03F	G03F	H01L	H01L	H01L	H01L	H01L	H01L	H01L	</CLASSIFICATIONS-THIRD>
<CLASSIFICATIONS-FOURTH>G03F7	G03F7	H01L21	H01L21	H01L21	H01L21	H01L21	H01L21	H01L21	</CLASSIFICATIONS-FOURTH>
<ABSTRACT>
A trench structure (14) is produced in a two-stage trench process in a substrate wafer (1), a trench mask (10) being produced in a first etching step, and the trench structure (14) being produced in the substrate wafer (1) in a second etching step. During the trench process, a lithographic assistance structure is produced in the substrate wafer (1). During production of a trench mask (14), a protective structure (2) is produced in the region (L) of the lithographic assistance structure, which protective structure protects the substrate wafer (1) in the region (L) of the lithographic assistance structure before etching attack in the second etching step. 
<
IMAGE
>
</ABSTRACT>
<APPLICANTS>
<APPLICANT-NAME>
SIEMENS AG
</APPLICANT-NAME>
<APPLICANT-NAME>
SIEMENS AKTIENGESELLSCHAFT
</APPLICANT-NAME>
</APPLICANTS>
<INVENTORS>
<INVENTOR-NAME>
BIERINGER FRITZ DIPL-ING
</INVENTOR-NAME>
<INVENTOR-NAME>
SCHWALKE UDO JR
</INVENTOR-NAME>
<INVENTOR-NAME>
BIERINGER, FRITZ, DIPL.-ING.
</INVENTOR-NAME>
<INVENTOR-NAME>
SCHWALKE, UDO, JR.
</INVENTOR-NAME>
</INVENTORS>
</TEXT>
</DOC>
