# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_finn_design_wrapper_func_impl.v" \
"../../../../../finn_vivado_stitch_proj.srcs/sim_1/new/tb_nn.v" \

# Do not sort compile order
nosort
