---
layout: default
title: "Advanced-Packaging | å…ˆç«¯ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ³ã‚°æŠ€è¡“"
---

# ğŸ“¦ Advanced Packaging / å…ˆç«¯ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ³ã‚°æŠ€è¡“

## ğŸ— æ¦‚è¦ / Overview
å…ˆç«¯ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ³ã‚° (Advanced Packaging) ã¯ã€è¤‡æ•°ã®ãƒãƒƒãƒ—ã‚„ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã‚’é«˜å¯†åº¦ã«é›†ç©ã—ã€ã‚·ã‚¹ãƒ†ãƒ æ€§èƒ½ã‚’æœ€å¤§åŒ–ã™ã‚‹æŠ€è¡“ç¾¤ã§ã™ã€‚  
*Advanced Packaging refers to technologies that integrate multiple chips and modules at high density to maximize system performance.*  

ä»£è¡¨çš„ãªæ–¹å¼ã¨ã—ã¦ã€2.5D/3Dç©å±¤ã€TSV (Through-Silicon Via)ã€Fan-Outã€CoWoSã€InFO ãªã©ãŒã‚ã‚Šã¾ã™ã€‚  
*Representative methods include 2.5D/3D stacking, TSV (Through-Silicon Via), Fan-Out, CoWoS, and InFO.*  

---

## ğŸ“‚ ã‚µãƒ–ãƒˆãƒ”ãƒƒã‚¯ / Subtopics
```
Advanced-Packaging/
 â”œâ”€â”€ 2.5D-3D.md       â† 2.5D/3Dç©å±¤ / 2.5D & 3D Stacking
 â”œâ”€â”€ TSV.md           â† è²«é€šã‚·ãƒªã‚³ãƒ³ãƒ“ã‚¢ / TSV
 â”œâ”€â”€ FanOut.md        â† Fan-Outãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ / Fan-Out
 â”œâ”€â”€ CoWoS.md         â† CoWoS / Chip-on-Wafer-on-Substrate
 â””â”€â”€ InFO.md          â† InFO / Integrated Fan-Out
```

---

## ğŸ”‘ ã‚­ãƒ¼ãƒˆãƒ”ãƒƒã‚¯ / Key Topics
2.5D/3Dç©å±¤ï¼šã‚·ãƒªã‚³ãƒ³ã‚¤ãƒ³ã‚¿ãƒ¼ãƒãƒ¼ã‚¶ã€ç†±ç®¡ç†ã€ãƒãƒ³ãƒ—è¨­è¨ˆã€‚  
*2.5D/3D stacking: silicon interposers, thermal management, bump design.*  

TSVï¼šä½æŠµæŠ—åŒ–ã€ã‚¹ãƒˆãƒ¬ã‚¹ç®¡ç†ã€æ­©ç•™ã¾ã‚Šã€‚  
*TSV: low resistance, stress management, yield challenges.*  

Fan-Outï¼šãƒ‘ãƒƒã‚±ãƒ¼ã‚¸åšä½æ¸›ã€å†é…ç·šå±¤ (RDL) æŠ€è¡“ã€‚  
*Fan-Out: package thinning, redistribution layer (RDL) technology.*  

CoWoSï¼šHBMãƒ¡ãƒ¢ãƒªçµ±åˆã€é«˜å¸¯åŸŸå¹…ã€GPU/AIå¿œç”¨ã€‚  
*CoWoS: HBM memory integration, high bandwidth, GPU/AI applications.*  

InFOï¼šã‚¹ãƒãƒ¼ãƒˆãƒ•ã‚©ãƒ³å‘ã‘SoCã€è–„å‹ãƒ»ä½ã‚³ã‚¹ãƒˆåŒ–ã€‚  
*InFO: SoCs for smartphones, thin form factor, cost-effective integration.*  

---

## ğŸŒ æ•™æãƒã‚¸ã‚·ãƒ§ãƒ³ / Position
```mermaid
graph TD
  A[Assembly & Integration<br/>å®Ÿè£…æŠ€è¡“] --> B[Advanced Packaging<br/>å…ˆç«¯ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ãƒ³ã‚° / Advanced Packaging]
  B --> C[SystemDK<br/>ãƒãƒƒãƒ—é–“ç›¸äº’æ¥ç¶šãƒ»ç†±è§£æ / Interconnect & Thermal Analysis]
```

---

## âœ… å­¦ç¿’ç›®æ¨™ / Learning Goals
2.5D/3D, TSV, Fan-Out ãªã©ã®ä¸»è¦ãªå…ˆç«¯ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸æŠ€è¡“ã‚’ç†è§£ã™ã‚‹ã€‚  
*Understand key advanced packaging technologies such as 2.5D/3D, TSV, and Fan-Out.*  

è¨­è¨ˆãƒ»è£½é€ ä¸Šã®èª²é¡Œï¼ˆæ­©ç•™ã¾ã‚Šã€ç†±ã€ä¿¡å·é…å»¶ï¼‰ã‚’æŠŠæ¡ã™ã‚‹ã€‚  
*Identify design and manufacturing challenges including yield, thermal issues, and signal delay.*  

å„æ–¹å¼ã®å¿œç”¨é ˜åŸŸ (ã‚¹ãƒãƒ›ã€GPUã€AI) ã‚’æ•´ç†ã™ã‚‹ã€‚  
*Organize application domains for each method (smartphones, GPUs, AI).*  

**SystemDK** ã«ã‚ˆã‚‹ç›¸äº’æ¥ç¶šãƒ»ç†±ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ã‚’å¿œç”¨ã™ã‚‹ã€‚  
*Apply **SystemDK** interconnect and thermal simulations.*  

---

[â¬†ï¸ Back to Assembly & Integration](../)
