Analysis & Synthesis report for DE2i_150_TV
Wed Apr 16 16:58:08 2014
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE2i_150_TV|I2C_AV_Config:u1|mSetup_ST
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_pet:auto_generated|sign_div_unsign_3li:divider|alt_u_div_5ag:divider
 19. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 20. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated
 21. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p
 22. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p
 23. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram
 24. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_brp
 25. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_bwp
 26. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 27. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
 28. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:ws_brp
 29. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:ws_bwp
 30. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 31. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
 32. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 33. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated
 34. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p
 35. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p
 36. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram
 37. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_brp
 38. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_bwp
 39. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 40. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
 41. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:ws_brp
 42. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:ws_bwp
 43. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 44. Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
 45. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 46. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated
 47. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p
 48. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p
 49. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram
 50. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_brp
 51. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_bwp
 52. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 53. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
 54. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:ws_brp
 55. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:ws_bwp
 56. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 57. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
 58. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 59. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated
 60. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p
 61. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p
 62. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram
 63. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_brp
 64. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_bwp
 65. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp
 66. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13
 67. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:ws_brp
 68. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:ws_bwp
 69. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp
 70. Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16
 71. Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated
 72. Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult1|dffpipe_b3c:pre_result
 73. Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult2|dffpipe_b3c:pre_result
 74. Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult3|dffpipe_b3c:pre_result
 75. Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated
 76. Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult1|dffpipe_b3c:pre_result
 77. Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult2|dffpipe_b3c:pre_result
 78. Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult3|dffpipe_b3c:pre_result
 79. Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated
 80. Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult1|dffpipe_b3c:pre_result
 81. Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult2|dffpipe_b3c:pre_result
 82. Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult3|dffpipe_b3c:pre_result
 83. Source assignments for Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bi01:auto_generated|altsyncram_hbd1:altsyncram2
 84. Source assignments for Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bi01:auto_generated|altsyncram_hbd1:altsyncram2
 85. Source assignments for buffer3:delayer|altshift_taps:line1_rtl_0|shift_taps_70n:auto_generated|altsyncram_iu81:altsyncram2
 86. Source assignments for buffer3:delayer|altshift_taps:line3_rtl_0|shift_taps_3vm:auto_generated|altsyncram_mr81:altsyncram2
 87. Parameter Settings for User Entity Instance: DIV:u5|lpm_divide:LPM_DIVIDE_component
 88. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6
 89. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component
 90. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1
 91. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1
 92. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1
 93. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 94. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 95. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 96. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 97. Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component
 98. Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component
 99. Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component
100. Parameter Settings for User Entity Instance: VGA_Ctrl:u9
101. Parameter Settings for User Entity Instance: Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component
102. Parameter Settings for User Entity Instance: Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component
103. Parameter Settings for User Entity Instance: I2C_AV_Config:u1
104. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
105. Parameter Settings for Inferred Entity Instance: buffer3:delayer|altshift_taps:line1_rtl_0
106. Parameter Settings for Inferred Entity Instance: buffer3:delayer|altshift_taps:line3_rtl_0
107. altpll Parameter Settings by Entity Instance
108. dcfifo Parameter Settings by Entity Instance
109. altmult_add Parameter Settings by Entity Instance
110. altshift_taps Parameter Settings by Entity Instance
111. Port Connectivity Checks: "I2C_AV_Config:u1|I2C_Controller:u0"
112. Port Connectivity Checks: "Line_Buffer:u11"
113. Port Connectivity Checks: "Line_Buffer:u10"
114. Port Connectivity Checks: "VGA_Ctrl:u9"
115. Port Connectivity Checks: "intensityCalc:iFor[8].iCalc"
116. Port Connectivity Checks: "intensityCalc:iFor[7].iCalc"
117. Port Connectivity Checks: "intensityCalc:iFor[6].iCalc"
118. Port Connectivity Checks: "intensityCalc:iFor[5].iCalc"
119. Port Connectivity Checks: "intensityCalc:iFor[4].iCalc"
120. Port Connectivity Checks: "intensityCalc:iFor[3].iCalc"
121. Port Connectivity Checks: "intensityCalc:iFor[2].iCalc"
122. Port Connectivity Checks: "intensityCalc:iFor[1].iCalc"
123. Port Connectivity Checks: "intensityCalc:iFor[0].iCalc"
124. Port Connectivity Checks: "buffer3:delayer"
125. Port Connectivity Checks: "YCbCr2RGB:u8|MAC_3:u2"
126. Port Connectivity Checks: "YCbCr2RGB:u8|MAC_3:u1"
127. Port Connectivity Checks: "YCbCr2RGB:u8|MAC_3:u0"
128. Port Connectivity Checks: "YCbCr2RGB:u8"
129. Port Connectivity Checks: "YUV422_to_444:u7"
130. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2"
131. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1"
132. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2"
133. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1"
134. Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"
135. Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"
136. Port Connectivity Checks: "Sdram_Control_4Port:u6"
137. Port Connectivity Checks: "DIV:u5"
138. Port Connectivity Checks: "ITU_656_Decoder:u4"
139. Port Connectivity Checks: "TD_Detect:u2"
140. Port Connectivity Checks: "SEG7_LUT_8:u0"
141. SignalTap II Logic Analyzer Settings
142. Elapsed Time Per Partition
143. Connections to In-System Debugging Instance "auto_signaltap_0"
144. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 16 16:58:08 2014    ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name                      ; DE2i_150_TV                              ;
; Top-level Entity Name              ; DE2i_150_TV                              ;
; Family                             ; Cyclone IV GX                            ;
; Total logic elements               ; 2,864                                    ;
;     Total combinational functions  ; 2,117                                    ;
;     Dedicated logic registers      ; 1,795                                    ;
; Total registers                    ; 1795                                     ;
; Total pins                         ; 459                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 144,696                                  ;
; Embedded Multiplier 9-bit elements ; 18                                       ;
; Total GXB Receiver Channel PCS     ; 0                                        ;
; Total GXB Receiver Channel PMA     ; 0                                        ;
; Total GXB Transmitter Channel PCS  ; 0                                        ;
; Total GXB Transmitter Channel PMA  ; 0                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; DE2i_150_TV        ; DE2i_150_TV        ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                 ;
+-------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                    ; Library ;
+-------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+
; v/YUV422_to_444.v                         ; yes             ; User Verilog HDL File        ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/YUV422_to_444.v                         ;         ;
; v/YCbCr2RGB.v                             ; yes             ; User Verilog HDL File        ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/YCbCr2RGB.v                             ;         ;
; v/VGA_Ctrl.v                              ; yes             ; User Verilog HDL File        ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/VGA_Ctrl.v                              ;         ;
; v/TD_Detect.v                             ; yes             ; User Verilog HDL File        ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/TD_Detect.v                             ;         ;
; v/SEG7_LUT_8.v                            ; yes             ; User Verilog HDL File        ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/SEG7_LUT_8.v                            ;         ;
; v/SEG7_LUT.v                              ; yes             ; User Verilog HDL File        ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/SEG7_LUT.v                              ;         ;
; v/Reset_Delay.v                           ; yes             ; User Verilog HDL File        ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/Reset_Delay.v                           ;         ;
; v/MAC_3.v                                 ; yes             ; User Wizard-Generated File   ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/MAC_3.v                                 ;         ;
; v/Line_Buffer.v                           ; yes             ; User Wizard-Generated File   ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/Line_Buffer.v                           ;         ;
; v/ITU_656_Decoder.v                       ; yes             ; User Verilog HDL File        ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/ITU_656_Decoder.v                       ;         ;
; v/I2C_Controller.v                        ; yes             ; User Verilog HDL File        ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/I2C_Controller.v                        ;         ;
; v/I2C_AV_Config.v                         ; yes             ; User Verilog HDL File        ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/I2C_AV_Config.v                         ;         ;
; v/DIV.v                                   ; yes             ; User Wizard-Generated File   ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/DIV.v                                   ;         ;
; DE2i_150_TV.v                             ; yes             ; User Verilog HDL File        ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/DE2i_150_TV.v                             ;         ;
; Sdram_Control_4Port/Sdram_WR_FIFO.v       ; yes             ; User Wizard-Generated File   ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v       ;         ;
; Sdram_Control_4Port/Sdram_RD_FIFO.v       ; yes             ; User Wizard-Generated File   ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_RD_FIFO.v       ;         ;
; Sdram_Control_4Port/Sdram_PLL.v           ; yes             ; User Wizard-Generated File   ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_PLL.v           ;         ;
; Sdram_Control_4Port/Sdram_Params.h        ; yes             ; User Unspecified File        ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Params.h        ;         ;
; Sdram_Control_4Port/Sdram_Control_4Port.v ; yes             ; User Verilog HDL File        ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_Control_4Port.v ;         ;
; Sdram_Control_4Port/sdr_data_path.v       ; yes             ; User Verilog HDL File        ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/sdr_data_path.v       ;         ;
; Sdram_Control_4Port/control_interface.v   ; yes             ; User Verilog HDL File        ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/control_interface.v   ;         ;
; Sdram_Control_4Port/command.v             ; yes             ; User Verilog HDL File        ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/command.v             ;         ;
; buffer3.v                                 ; yes             ; User Verilog HDL File        ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/buffer3.v                                 ;         ;
; intensityCalc.v                           ; yes             ; User Verilog HDL File        ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/intensityCalc.v                           ;         ;
; edgedetectH.v                             ; yes             ; User Verilog HDL File        ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/edgedetectH.v                             ;         ;
; edgedetectV.v                             ; yes             ; User Verilog HDL File        ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/edgedetectV.v                             ;         ;
; newPress.v                                ; yes             ; User Verilog HDL File        ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/newPress.v                                ;         ;
; lpm_divide.tdf                            ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_divide.tdf                                   ;         ;
; abs_divider.inc                           ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/abs_divider.inc                                  ;         ;
; sign_div_unsign.inc                       ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/sign_div_unsign.inc                              ;         ;
; aglobal121.inc                            ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc                                   ;         ;
; db/lpm_divide_pet.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/lpm_divide_pet.tdf                     ;         ;
; db/sign_div_unsign_3li.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/sign_div_unsign_3li.tdf                ;         ;
; db/alt_u_div_5ag.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/alt_u_div_5ag.tdf                      ;         ;
; db/add_sub_1tc.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/add_sub_1tc.tdf                        ;         ;
; db/add_sub_2tc.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/add_sub_2tc.tdf                        ;         ;
; altpll.tdf                                ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf                                       ;         ;
; stratix_pll.inc                           ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_pll.inc                                  ;         ;
; stratixii_pll.inc                         ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/stratixii_pll.inc                                ;         ;
; cycloneii_pll.inc                         ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                ;         ;
; db/altpll_eoe2.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altpll_eoe2.tdf                        ;         ;
; dcfifo.tdf                                ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf                                       ;         ;
; lpm_counter.inc                           ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_counter.inc                                  ;         ;
; lpm_add_sub.inc                           ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                  ;         ;
; altdpram.inc                              ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc                                     ;         ;
; a_graycounter.inc                         ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/a_graycounter.inc                                ;         ;
; a_fefifo.inc                              ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/a_fefifo.inc                                     ;         ;
; a_gray2bin.inc                            ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/a_gray2bin.inc                                   ;         ;
; dffpipe.inc                               ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/dffpipe.inc                                      ;         ;
; alt_sync_fifo.inc                         ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                ;         ;
; lpm_compare.inc                           ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_compare.inc                                  ;         ;
; altsyncram_fifo.inc                       ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                              ;         ;
; db/dcfifo_dmq1.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dcfifo_dmq1.tdf                        ;         ;
; db/a_gray2bin_0mb.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/a_gray2bin_0mb.tdf                     ;         ;
; db/a_graycounter_va7.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/a_graycounter_va7.tdf                  ;         ;
; db/a_graycounter_roc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/a_graycounter_roc.tdf                  ;         ;
; db/altsyncram_lj51.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_lj51.tdf                    ;         ;
; db/dffpipe_oe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dffpipe_oe9.tdf                        ;         ;
; db/alt_synch_pipe_qld.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/alt_synch_pipe_qld.tdf                 ;         ;
; db/dffpipe_pe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dffpipe_pe9.tdf                        ;         ;
; db/alt_synch_pipe_rld.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/alt_synch_pipe_rld.tdf                 ;         ;
; db/dffpipe_qe9.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dffpipe_qe9.tdf                        ;         ;
; db/cmpr_hb6.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cmpr_hb6.tdf                           ;         ;
; altmult_add.tdf                           ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altmult_add.tdf                                  ;         ;
; stratix_mac_mult.inc                      ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_mac_mult.inc                             ;         ;
; stratix_mac_out.inc                       ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_mac_out.inc                              ;         ;
; db/mult_add_gn74.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/mult_add_gn74.tdf                      ;         ;
; db/ded_mult_4k91.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/ded_mult_4k91.tdf                      ;         ;
; db/dffpipe_b3c.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/dffpipe_b3c.tdf                        ;         ;
; altshift_taps.tdf                         ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altshift_taps.tdf                                ;         ;
; lpm_constant.inc                          ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_constant.inc                                 ;         ;
; db/shift_taps_bi01.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/shift_taps_bi01.tdf                    ;         ;
; db/altsyncram_hbd1.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_hbd1.tdf                    ;         ;
; db/cntr_t1g.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cntr_t1g.tdf                           ;         ;
; db/cmpr_1mc.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cmpr_1mc.tdf                           ;         ;
; db/cntr_jhh.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cntr_jhh.tdf                           ;         ;
; sld_signaltap.vhd                         ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                ;         ;
; sld_signaltap_impl.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/12.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                           ;         ;
; sld_ela_control.vhd                       ; yes             ; Encrypted Megafunction       ; c:/altera/12.1/quartus/libraries/megafunctions/sld_ela_control.vhd                              ;         ;
; lpm_shiftreg.tdf                          ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                 ;         ;
; dffeea.inc                                ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/dffeea.inc                                       ;         ;
; sld_mbpmg.vhd                             ; yes             ; Encrypted Megafunction       ; c:/altera/12.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                    ;         ;
; sld_ela_trigger_flow_mgr.vhd              ; yes             ; Encrypted Megafunction       ; c:/altera/12.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                     ;         ;
; sld_buffer_manager.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                           ;         ;
; altsyncram.tdf                            ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf                                   ;         ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;         ;
; lpm_mux.inc                               ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc                                      ;         ;
; lpm_decode.inc                            ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc                                   ;         ;
; a_rdenreg.inc                             ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;         ;
; altrom.inc                                ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altrom.inc                                       ;         ;
; altram.inc                                ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altram.inc                                       ;         ;
; db/altsyncram_u424.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_u424.tdf                    ;         ;
; altdpram.tdf                              ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altdpram.tdf                                     ;         ;
; memmodes.inc                              ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/others/maxplus2/memmodes.inc                                   ;         ;
; a_hdffe.inc                               ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/a_hdffe.inc                                      ;         ;
; alt_le_rden_reg.inc                       ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                              ;         ;
; altsyncram.inc                            ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.inc                                   ;         ;
; lpm_mux.tdf                               ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.tdf                                      ;         ;
; muxlut.inc                                ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/muxlut.inc                                       ;         ;
; bypassff.inc                              ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/bypassff.inc                                     ;         ;
; altshift.inc                              ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/altshift.inc                                     ;         ;
; db/mux_n0d.tdf                            ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/mux_n0d.tdf                            ;         ;
; lpm_decode.tdf                            ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.tdf                                   ;         ;
; declut.inc                                ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/declut.inc                                       ;         ;
; db/decode_73g.tdf                         ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/decode_73g.tdf                         ;         ;
; lpm_counter.tdf                           ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/lpm_counter.tdf                                  ;         ;
; cmpconst.inc                              ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/cmpconst.inc                                     ;         ;
; alt_counter_stratix.inc                   ; yes             ; Megafunction                 ; c:/altera/12.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                          ;         ;
; db/cntr_8ki.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cntr_8ki.tdf                           ;         ;
; db/cmpr_kkc.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cmpr_kkc.tdf                           ;         ;
; db/cntr_gdj.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cntr_gdj.tdf                           ;         ;
; db/cntr_aki.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cntr_aki.tdf                           ;         ;
; db/cmpr_lkc.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cmpr_lkc.tdf                           ;         ;
; db/cntr_s6j.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cntr_s6j.tdf                           ;         ;
; db/cmpr_hkc.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cmpr_hkc.tdf                           ;         ;
; sld_rom_sr.vhd                            ; yes             ; Encrypted Megafunction       ; c:/altera/12.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                   ;         ;
; sld_hub.vhd                               ; yes             ; Encrypted Megafunction       ; c:/altera/12.1/quartus/libraries/megafunctions/sld_hub.vhd                                      ;         ;
; sld_jtag_hub.vhd                          ; yes             ; Encrypted Megafunction       ; c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                 ;         ;
; db/shift_taps_70n.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/shift_taps_70n.tdf                     ;         ;
; db/altsyncram_iu81.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_iu81.tdf                    ;         ;
; db/cntr_f3g.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cntr_f3g.tdf                           ;         ;
; db/cmpr_2mc.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cmpr_2mc.tdf                           ;         ;
; db/shift_taps_3vm.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/shift_taps_3vm.tdf                     ;         ;
; db/altsyncram_mr81.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/altsyncram_mr81.tdf                    ;         ;
; db/cntr_r1g.tdf                           ; yes             ; Auto-Generated Megafunction  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/db/cntr_r1g.tdf                           ;         ;
+-------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 459              ;
; Total memory bits        ; 144696           ;
; DSP block 9-bit elements ; 18               ;
; Total PLLs               ; 1                ;
;     -- PLLs              ; 1                ;
;                          ;                  ;
; Maximum fan-out          ; 810              ;
; Total fan-out            ; 15572            ;
; Average fan-out          ; 2.99             ;
+--------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2i_150_TV                                                                                            ; 2117 (73)         ; 1795 (54)    ; 144696      ; 18           ; 0       ; 9         ; 0         ; 459  ; 0            ; |DE2i_150_TV                                                                                                                                                                                                                                                                                                                                      ;              ;
;    |DIV:u5|                                                                                             ; 60 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|DIV:u5                                                                                                                                                                                                                                                                                                                               ;              ;
;       |lpm_divide:LPM_DIVIDE_component|                                                                 ; 60 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|DIV:u5|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                                                               ;              ;
;          |lpm_divide_pet:auto_generated|                                                                ; 60 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_pet:auto_generated                                                                                                                                                                                                                                                                 ;              ;
;             |sign_div_unsign_3li:divider|                                                               ; 60 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_pet:auto_generated|sign_div_unsign_3li:divider                                                                                                                                                                                                                                     ;              ;
;                |alt_u_div_5ag:divider|                                                                  ; 60 (60)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_pet:auto_generated|sign_div_unsign_3li:divider|alt_u_div_5ag:divider                                                                                                                                                                                                               ;              ;
;    |I2C_AV_Config:u1|                                                                                   ; 118 (72)          ; 71 (43)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|I2C_AV_Config:u1                                                                                                                                                                                                                                                                                                                     ;              ;
;       |I2C_Controller:u0|                                                                               ; 46 (46)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|I2C_AV_Config:u1|I2C_Controller:u0                                                                                                                                                                                                                                                                                                   ;              ;
;    |ITU_656_Decoder:u4|                                                                                 ; 51 (51)           ; 80 (80)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|ITU_656_Decoder:u4                                                                                                                                                                                                                                                                                                                   ;              ;
;    |Line_Buffer:u10|                                                                                    ; 27 (0)            ; 21 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Line_Buffer:u10                                                                                                                                                                                                                                                                                                                      ;              ;
;       |altshift_taps:ALTSHIFT_TAPS_component|                                                           ; 27 (0)            ; 21 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                                                                                                                ;              ;
;          |shift_taps_bi01:auto_generated|                                                               ; 27 (0)            ; 21 (1)       ; 10208       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bi01:auto_generated                                                                                                                                                                                                                                                 ;              ;
;             |altsyncram_hbd1:altsyncram2|                                                               ; 0 (0)             ; 0 (0)        ; 10208       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bi01:auto_generated|altsyncram_hbd1:altsyncram2                                                                                                                                                                                                                     ;              ;
;             |cntr_jhh:cntr3|                                                                            ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bi01:auto_generated|cntr_jhh:cntr3                                                                                                                                                                                                                                  ;              ;
;             |cntr_t1g:cntr1|                                                                            ; 15 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bi01:auto_generated|cntr_t1g:cntr1                                                                                                                                                                                                                                  ;              ;
;                |cmpr_1mc:cmpr6|                                                                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bi01:auto_generated|cntr_t1g:cntr1|cmpr_1mc:cmpr6                                                                                                                                                                                                                   ;              ;
;    |Line_Buffer:u11|                                                                                    ; 27 (0)            ; 21 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Line_Buffer:u11                                                                                                                                                                                                                                                                                                                      ;              ;
;       |altshift_taps:ALTSHIFT_TAPS_component|                                                           ; 27 (0)            ; 21 (0)       ; 10208       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                                                                                                                ;              ;
;          |shift_taps_bi01:auto_generated|                                                               ; 27 (0)            ; 21 (1)       ; 10208       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bi01:auto_generated                                                                                                                                                                                                                                                 ;              ;
;             |altsyncram_hbd1:altsyncram2|                                                               ; 0 (0)             ; 0 (0)        ; 10208       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bi01:auto_generated|altsyncram_hbd1:altsyncram2                                                                                                                                                                                                                     ;              ;
;             |cntr_jhh:cntr3|                                                                            ; 12 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bi01:auto_generated|cntr_jhh:cntr3                                                                                                                                                                                                                                  ;              ;
;             |cntr_t1g:cntr1|                                                                            ; 15 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bi01:auto_generated|cntr_t1g:cntr1                                                                                                                                                                                                                                  ;              ;
;                |cmpr_1mc:cmpr6|                                                                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bi01:auto_generated|cntr_t1g:cntr1|cmpr_1mc:cmpr6                                                                                                                                                                                                                   ;              ;
;    |Reset_Delay:u3|                                                                                     ; 33 (33)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Reset_Delay:u3                                                                                                                                                                                                                                                                                                                       ;              ;
;    |SEG7_LUT_8:u0|                                                                                      ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|SEG7_LUT_8:u0                                                                                                                                                                                                                                                                                                                        ;              ;
;       |SEG7_LUT:u0|                                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|SEG7_LUT_8:u0|SEG7_LUT:u0                                                                                                                                                                                                                                                                                                            ;              ;
;       |SEG7_LUT:u1|                                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|SEG7_LUT_8:u0|SEG7_LUT:u1                                                                                                                                                                                                                                                                                                            ;              ;
;       |SEG7_LUT:u2|                                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|SEG7_LUT_8:u0|SEG7_LUT:u2                                                                                                                                                                                                                                                                                                            ;              ;
;       |SEG7_LUT:u3|                                                                                     ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|SEG7_LUT_8:u0|SEG7_LUT:u3                                                                                                                                                                                                                                                                                                            ;              ;
;       |SEG7_LUT:u4|                                                                                     ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|SEG7_LUT_8:u0|SEG7_LUT:u4                                                                                                                                                                                                                                                                                                            ;              ;
;    |Sdram_Control_4Port:u6|                                                                             ; 621 (251)         ; 572 (123)    ; 24608       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6                                                                                                                                                                                                                                                                                                               ;              ;
;       |Sdram_PLL:sdram_pll1|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1                                                                                                                                                                                                                                                                                          ;              ;
;          |altpll:altpll_component|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component                                                                                                                                                                                                                                                                  ;              ;
;             |altpll_eoe2:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|altpll_eoe2:auto_generated                                                                                                                                                                                                                                       ;              ;
;       |Sdram_RD_FIFO:read_fifo1|                                                                        ; 82 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1                                                                                                                                                                                                                                                                                      ;              ;
;          |dcfifo:dcfifo_component|                                                                      ; 82 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                              ;              ;
;             |dcfifo_dmq1:auto_generated|                                                                ; 82 (14)           ; 116 (30)     ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated                                                                                                                                                                                                                                   ;              ;
;                |a_gray2bin_0mb:wrptr_g_gray2bin|                                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_gray2bin_0mb:wrptr_g_gray2bin                                                                                                                                                                                                   ;              ;
;                |a_gray2bin_0mb:ws_dgrp_gray2bin|                                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_gray2bin_0mb:ws_dgrp_gray2bin                                                                                                                                                                                                   ;              ;
;                |a_graycounter_roc:wrptr_g1p|                                                            ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p                                                                                                                                                                                                       ;              ;
;                |a_graycounter_va7:rdptr_g1p|                                                            ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p                                                                                                                                                                                                       ;              ;
;                |alt_synch_pipe_qld:rs_dgwp|                                                             ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp                                                                                                                                                                                                        ;              ;
;                   |dffpipe_pe9:dffpipe13|                                                               ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                                  ;              ;
;                |alt_synch_pipe_rld:ws_dgrp|                                                             ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp                                                                                                                                                                                                        ;              ;
;                   |dffpipe_qe9:dffpipe16|                                                               ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                                  ;              ;
;                |altsyncram_lj51:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram                                                                                                                                                                                                          ;              ;
;                |cmpr_hb6:rdempty_eq_comp|                                                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|cmpr_hb6:rdempty_eq_comp                                                                                                                                                                                                          ;              ;
;                |cmpr_hb6:wrfull_eq_comp|                                                                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|cmpr_hb6:wrfull_eq_comp                                                                                                                                                                                                           ;              ;
;                |dffpipe_oe9:ws_brp|                                                                     ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                                ;              ;
;                |dffpipe_oe9:ws_bwp|                                                                     ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                                ;              ;
;       |Sdram_RD_FIFO:read_fifo2|                                                                        ; 82 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2                                                                                                                                                                                                                                                                                      ;              ;
;          |dcfifo:dcfifo_component|                                                                      ; 82 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                                                                                                                                                                                              ;              ;
;             |dcfifo_dmq1:auto_generated|                                                                ; 82 (14)           ; 116 (30)     ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated                                                                                                                                                                                                                                   ;              ;
;                |a_gray2bin_0mb:wrptr_g_gray2bin|                                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_gray2bin_0mb:wrptr_g_gray2bin                                                                                                                                                                                                   ;              ;
;                |a_gray2bin_0mb:ws_dgrp_gray2bin|                                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_gray2bin_0mb:ws_dgrp_gray2bin                                                                                                                                                                                                   ;              ;
;                |a_graycounter_roc:wrptr_g1p|                                                            ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p                                                                                                                                                                                                       ;              ;
;                |a_graycounter_va7:rdptr_g1p|                                                            ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p                                                                                                                                                                                                       ;              ;
;                |alt_synch_pipe_qld:rs_dgwp|                                                             ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp                                                                                                                                                                                                        ;              ;
;                   |dffpipe_pe9:dffpipe13|                                                               ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                                  ;              ;
;                |alt_synch_pipe_rld:ws_dgrp|                                                             ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp                                                                                                                                                                                                        ;              ;
;                   |dffpipe_qe9:dffpipe16|                                                               ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                                  ;              ;
;                |altsyncram_lj51:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram                                                                                                                                                                                                          ;              ;
;                |cmpr_hb6:rdempty_eq_comp|                                                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|cmpr_hb6:rdempty_eq_comp                                                                                                                                                                                                          ;              ;
;                |cmpr_hb6:wrfull_eq_comp|                                                                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|cmpr_hb6:wrfull_eq_comp                                                                                                                                                                                                           ;              ;
;                |dffpipe_oe9:ws_brp|                                                                     ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                                ;              ;
;                |dffpipe_oe9:ws_bwp|                                                                     ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                                ;              ;
;       |Sdram_WR_FIFO:write_fifo1|                                                                       ; 83 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1                                                                                                                                                                                                                                                                                     ;              ;
;          |dcfifo:dcfifo_component|                                                                      ; 83 (0)            ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                             ;              ;
;             |dcfifo_dmq1:auto_generated|                                                                ; 83 (15)           ; 116 (30)     ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated                                                                                                                                                                                                                                  ;              ;
;                |a_gray2bin_0mb:rdptr_g_gray2bin|                                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_gray2bin_0mb:rdptr_g_gray2bin                                                                                                                                                                                                  ;              ;
;                |a_gray2bin_0mb:rs_dgwp_gray2bin|                                                        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_gray2bin_0mb:rs_dgwp_gray2bin                                                                                                                                                                                                  ;              ;
;                |a_graycounter_roc:wrptr_g1p|                                                            ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p                                                                                                                                                                                                      ;              ;
;                |a_graycounter_va7:rdptr_g1p|                                                            ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p                                                                                                                                                                                                      ;              ;
;                |alt_synch_pipe_qld:rs_dgwp|                                                             ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp                                                                                                                                                                                                       ;              ;
;                   |dffpipe_pe9:dffpipe13|                                                               ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                                 ;              ;
;                |alt_synch_pipe_rld:ws_dgrp|                                                             ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp                                                                                                                                                                                                       ;              ;
;                   |dffpipe_qe9:dffpipe16|                                                               ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                                 ;              ;
;                |altsyncram_lj51:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram                                                                                                                                                                                                         ;              ;
;                |cmpr_hb6:rdempty_eq_comp|                                                               ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|cmpr_hb6:rdempty_eq_comp                                                                                                                                                                                                         ;              ;
;                |cmpr_hb6:wrfull_eq_comp|                                                                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|cmpr_hb6:wrfull_eq_comp                                                                                                                                                                                                          ;              ;
;                |dffpipe_oe9:rs_brp|                                                                     ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                                               ;              ;
;                |dffpipe_oe9:rs_bwp|                                                                     ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                                               ;              ;
;       |Sdram_WR_FIFO:write_fifo2|                                                                       ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2                                                                                                                                                                                                                                                                                     ;              ;
;          |dcfifo:dcfifo_component|                                                                      ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                                                                                                                                                                                             ;              ;
;             |dcfifo_dmq1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated                                                                                                                                                                                                                                  ;              ;
;                |altsyncram_lj51:fifo_ram|                                                               ; 0 (0)             ; 0 (0)        ; 32          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram                                                                                                                                                                                                         ;              ;
;       |command:command1|                                                                                ; 59 (59)           ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|command:command1                                                                                                                                                                                                                                                                                              ;              ;
;       |control_interface:control1|                                                                      ; 64 (64)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|Sdram_Control_4Port:u6|control_interface:control1                                                                                                                                                                                                                                                                                    ;              ;
;    |TD_Detect:u2|                                                                                       ; 17 (17)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|TD_Detect:u2                                                                                                                                                                                                                                                                                                                         ;              ;
;    |VGA_Ctrl:u9|                                                                                        ; 90 (90)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|VGA_Ctrl:u9                                                                                                                                                                                                                                                                                                                          ;              ;
;    |YCbCr2RGB:u8|                                                                                       ; 275 (113)         ; 158 (78)     ; 0           ; 18           ; 0       ; 9         ; 0         ; 0    ; 0            ; |DE2i_150_TV|YCbCr2RGB:u8                                                                                                                                                                                                                                                                                                                         ;              ;
;       |MAC_3:u0|                                                                                        ; 54 (0)            ; 27 (0)       ; 0           ; 6            ; 0       ; 3         ; 0         ; 0    ; 0            ; |DE2i_150_TV|YCbCr2RGB:u8|MAC_3:u0                                                                                                                                                                                                                                                                                                                ;              ;
;          |altmult_add:ALTMULT_ADD_component|                                                            ; 54 (0)            ; 27 (0)       ; 0           ; 6            ; 0       ; 3         ; 0         ; 0    ; 0            ; |DE2i_150_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                                                                              ;              ;
;             |mult_add_gn74:auto_generated|                                                              ; 54 (54)           ; 27 (27)      ; 0           ; 6            ; 0       ; 3         ; 0         ; 0    ; 0            ; |DE2i_150_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated                                                                                                                                                                                                                                                 ;              ;
;                |ded_mult_4k91:ded_mult1|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |DE2i_150_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult1                                                                                                                                                                                                                         ;              ;
;                |ded_mult_4k91:ded_mult2|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |DE2i_150_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult2                                                                                                                                                                                                                         ;              ;
;                |ded_mult_4k91:ded_mult3|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |DE2i_150_TV|YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult3                                                                                                                                                                                                                         ;              ;
;       |MAC_3:u1|                                                                                        ; 54 (0)            ; 26 (0)       ; 0           ; 6            ; 0       ; 3         ; 0         ; 0    ; 0            ; |DE2i_150_TV|YCbCr2RGB:u8|MAC_3:u1                                                                                                                                                                                                                                                                                                                ;              ;
;          |altmult_add:ALTMULT_ADD_component|                                                            ; 54 (0)            ; 26 (0)       ; 0           ; 6            ; 0       ; 3         ; 0         ; 0    ; 0            ; |DE2i_150_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                                                                              ;              ;
;             |mult_add_gn74:auto_generated|                                                              ; 54 (54)           ; 26 (26)      ; 0           ; 6            ; 0       ; 3         ; 0         ; 0    ; 0            ; |DE2i_150_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated                                                                                                                                                                                                                                                 ;              ;
;                |ded_mult_4k91:ded_mult1|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |DE2i_150_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult1                                                                                                                                                                                                                         ;              ;
;                |ded_mult_4k91:ded_mult2|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |DE2i_150_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult2                                                                                                                                                                                                                         ;              ;
;                |ded_mult_4k91:ded_mult3|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |DE2i_150_TV|YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult3                                                                                                                                                                                                                         ;              ;
;       |MAC_3:u2|                                                                                        ; 54 (0)            ; 27 (0)       ; 0           ; 6            ; 0       ; 3         ; 0         ; 0    ; 0            ; |DE2i_150_TV|YCbCr2RGB:u8|MAC_3:u2                                                                                                                                                                                                                                                                                                                ;              ;
;          |altmult_add:ALTMULT_ADD_component|                                                            ; 54 (0)            ; 27 (0)       ; 0           ; 6            ; 0       ; 3         ; 0         ; 0    ; 0            ; |DE2i_150_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component                                                                                                                                                                                                                                                                              ;              ;
;             |mult_add_gn74:auto_generated|                                                              ; 54 (54)           ; 27 (27)      ; 0           ; 6            ; 0       ; 3         ; 0         ; 0    ; 0            ; |DE2i_150_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated                                                                                                                                                                                                                                                 ;              ;
;                |ded_mult_4k91:ded_mult1|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |DE2i_150_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult1                                                                                                                                                                                                                         ;              ;
;                |ded_mult_4k91:ded_mult2|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |DE2i_150_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult2                                                                                                                                                                                                                         ;              ;
;                |ded_mult_4k91:ded_mult3|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0         ; 0    ; 0            ; |DE2i_150_TV|YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult3                                                                                                                                                                                                                         ;              ;
;    |YUV422_to_444:u7|                                                                                   ; 8 (8)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|YUV422_to_444:u7                                                                                                                                                                                                                                                                                                                     ;              ;
;    |buffer3:delayer|                                                                                    ; 52 (0)            ; 93 (72)      ; 38232       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|buffer3:delayer                                                                                                                                                                                                                                                                                                                      ;              ;
;       |altshift_taps:line1_rtl_0|                                                                       ; 27 (0)            ; 11 (0)       ; 15336       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|buffer3:delayer|altshift_taps:line1_rtl_0                                                                                                                                                                                                                                                                                            ;              ;
;          |shift_taps_70n:auto_generated|                                                                ; 27 (0)            ; 11 (0)       ; 15336       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|buffer3:delayer|altshift_taps:line1_rtl_0|shift_taps_70n:auto_generated                                                                                                                                                                                                                                                              ;              ;
;             |altsyncram_iu81:altsyncram2|                                                               ; 0 (0)             ; 0 (0)        ; 15336       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|buffer3:delayer|altshift_taps:line1_rtl_0|shift_taps_70n:auto_generated|altsyncram_iu81:altsyncram2                                                                                                                                                                                                                                  ;              ;
;             |cntr_f3g:cntr1|                                                                            ; 27 (24)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|buffer3:delayer|altshift_taps:line1_rtl_0|shift_taps_70n:auto_generated|cntr_f3g:cntr1                                                                                                                                                                                                                                               ;              ;
;                |cmpr_2mc:cmpr4|                                                                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|buffer3:delayer|altshift_taps:line1_rtl_0|shift_taps_70n:auto_generated|cntr_f3g:cntr1|cmpr_2mc:cmpr4                                                                                                                                                                                                                                ;              ;
;       |altshift_taps:line3_rtl_0|                                                                       ; 25 (0)            ; 10 (0)       ; 22896       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|buffer3:delayer|altshift_taps:line3_rtl_0                                                                                                                                                                                                                                                                                            ;              ;
;          |shift_taps_3vm:auto_generated|                                                                ; 25 (0)            ; 10 (0)       ; 22896       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|buffer3:delayer|altshift_taps:line3_rtl_0|shift_taps_3vm:auto_generated                                                                                                                                                                                                                                                              ;              ;
;             |altsyncram_mr81:altsyncram2|                                                               ; 0 (0)             ; 0 (0)        ; 22896       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|buffer3:delayer|altshift_taps:line3_rtl_0|shift_taps_3vm:auto_generated|altsyncram_mr81:altsyncram2                                                                                                                                                                                                                                  ;              ;
;             |cntr_r1g:cntr1|                                                                            ; 25 (22)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|buffer3:delayer|altshift_taps:line3_rtl_0|shift_taps_3vm:auto_generated|cntr_r1g:cntr1                                                                                                                                                                                                                                               ;              ;
;                |cmpr_1mc:cmpr4|                                                                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|buffer3:delayer|altshift_taps:line3_rtl_0|shift_taps_3vm:auto_generated|cntr_r1g:cntr1|cmpr_1mc:cmpr4                                                                                                                                                                                                                                ;              ;
;    |edgedetectH:Horiz|                                                                                  ; 47 (47)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|edgedetectH:Horiz                                                                                                                                                                                                                                                                                                                    ;              ;
;    |edgedetectV:Vert|                                                                                   ; 47 (47)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|edgedetectV:Vert                                                                                                                                                                                                                                                                                                                     ;              ;
;    |intensityCalc:iFor[0].iCalc|                                                                        ; 11 (11)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|intensityCalc:iFor[0].iCalc                                                                                                                                                                                                                                                                                                          ;              ;
;    |intensityCalc:iFor[1].iCalc|                                                                        ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|intensityCalc:iFor[1].iCalc                                                                                                                                                                                                                                                                                                          ;              ;
;    |intensityCalc:iFor[2].iCalc|                                                                        ; 11 (11)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|intensityCalc:iFor[2].iCalc                                                                                                                                                                                                                                                                                                          ;              ;
;    |intensityCalc:iFor[3].iCalc|                                                                        ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|intensityCalc:iFor[3].iCalc                                                                                                                                                                                                                                                                                                          ;              ;
;    |intensityCalc:iFor[5].iCalc|                                                                        ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|intensityCalc:iFor[5].iCalc                                                                                                                                                                                                                                                                                                          ;              ;
;    |intensityCalc:iFor[6].iCalc|                                                                        ; 11 (11)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|intensityCalc:iFor[6].iCalc                                                                                                                                                                                                                                                                                                          ;              ;
;    |intensityCalc:iFor[7].iCalc|                                                                        ; 9 (9)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|intensityCalc:iFor[7].iCalc                                                                                                                                                                                                                                                                                                          ;              ;
;    |intensityCalc:iFor[8].iCalc|                                                                        ; 11 (11)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|intensityCalc:iFor[8].iCalc                                                                                                                                                                                                                                                                                                          ;              ;
;    |newPress:n1|                                                                                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|newPress:n1                                                                                                                                                                                                                                                                                                                          ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 141 (1)           ; 94 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 140 (102)         ; 94 (66)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 317 (1)           ; 486 (30)     ; 61440       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 316 (0)           ; 456 (0)      ; 61440       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 316 (18)          ; 456 (96)     ; 61440       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 27 (0)            ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                   |decode_73g:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_73g:auto_generated                                                                                                             ;              ;
;                |lpm_mux:mux|                                                                            ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                   |mux_n0d:auto_generated|                                                              ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_n0d:auto_generated                                                                                                                        ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 61440       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;                |altsyncram_u424:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 61440       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u424:auto_generated                                                                                                                                           ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 94 (94)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;             |sld_ela_control:ela_control|                                                               ; 37 (1)            ; 91 (1)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 30 (0)            ; 75 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 30 (0)            ; 30 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 6 (6)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 103 (10)          ; 87 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                   |cntr_8ki:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_8ki:auto_generated                                                       ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                   |cntr_gdj:auto_generated|                                                             ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gdj:auto_generated                                                                                ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                   |cntr_aki:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_aki:auto_generated                                                                      ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                   |cntr_s6j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_s6j:auto_generated                                                                         ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |DE2i_150_TV|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bi01:auto_generated|altsyncram_hbd1:altsyncram2|ALTSYNCRAM                                                                           ; M9K  ; Simple Dual Port ; 638          ; 16           ; 638          ; 16           ; 10208 ; None ;
; Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bi01:auto_generated|altsyncram_hbd1:altsyncram2|ALTSYNCRAM                                                                           ; M9K  ; Simple Dual Port ; 638          ; 16           ; 638          ; 16           ; 10208 ; None ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ALTSYNCRAM                                                                ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ALTSYNCRAM                                                                ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ALTSYNCRAM                                                               ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ALTSYNCRAM                                                               ; M9K  ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; buffer3:delayer|altshift_taps:line1_rtl_0|shift_taps_70n:auto_generated|altsyncram_iu81:altsyncram2|ALTSYNCRAM                                                                                        ; AUTO ; Simple Dual Port ; 1278         ; 12           ; 1278         ; 12           ; 15336 ; None ;
; buffer3:delayer|altshift_taps:line3_rtl_0|shift_taps_3vm:auto_generated|altsyncram_mr81:altsyncram2|ALTSYNCRAM                                                                                        ; AUTO ; Simple Dual Port ; 636          ; 36           ; 636          ; 36           ; 22896 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_u424:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 15           ; 4096         ; 15           ; 61440 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 9           ;
; Simple Multipliers (36-bit)           ; 0           ;
; Multiply Accumulators (18-bit)        ; 0           ;
; Two-Multipliers Adders (9-bit)        ; 0           ;
; Two-Multipliers Adders (18-bit)       ; 0           ;
; Four-Multipliers Adders (9-bit)       ; 0           ;
; Four-Multipliers Adders (18-bit)      ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 18          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 9           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                   ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                               ; IP Include File                                                                           ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Altera ; LPM_DIVIDE                 ; N/A     ; N/A          ; N/A          ; |DE2i_150_TV|DIV:u5                                           ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/DIV.v                             ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_RD_FIFO.v ;
; Altera ; ALTPLL                     ; 12.0    ; N/A          ; N/A          ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1      ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_PLL.v     ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1 ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE2i_150_TV|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2 ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/Sdram_Control_4Port/Sdram_WR_FIFO.v ;
; Altera ; ALTMULT_ADD                ; N/A     ; N/A          ; N/A          ; |DE2i_150_TV|YCbCr2RGB:u8|MAC_3:u0                            ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/MAC_3.v                           ;
; Altera ; ALTMULT_ADD                ; N/A     ; N/A          ; N/A          ; |DE2i_150_TV|YCbCr2RGB:u8|MAC_3:u1                            ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/MAC_3.v                           ;
; Altera ; ALTMULT_ADD                ; N/A     ; N/A          ; N/A          ; |DE2i_150_TV|YCbCr2RGB:u8|MAC_3:u2                            ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/MAC_3.v                           ;
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |DE2i_150_TV|Line_Buffer:u10                                  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/Line_Buffer.v                     ;
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |DE2i_150_TV|Line_Buffer:u11                                  ; C:/Jay/FPGA/System_CD/Demonstrations/FPGA/DE2i_150_TV/v/Line_Buffer.v                     ;
+--------+----------------------------+---------+--------------+--------------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2i_150_TV|I2C_AV_Config:u1|mSetup_ST           ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                      ; Reason for Removal                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]    ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|delayed_wrptr_g[0..9]                                          ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|wrptr_g[0..9]                                                  ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0..9] ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0..9] ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                  ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|counter8a0                         ; Stuck at VCC due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|counter8a1                         ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|counter8a2                         ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|counter8a3                         ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|counter8a4                         ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|counter8a5                         ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|counter8a6                         ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|counter8a7                         ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|counter8a8                         ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|counter8a9                         ; Stuck at GND due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|parity9                            ; Stuck at VCC due to stuck port clock                                                                                                                 ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|sub_parity10a[0..2]                ; Stuck at GND due to stuck port clock                                                                                                                 ;
; DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_pet:auto_generated|sign_div_unsign_3li:divider|alt_u_div_5ag:divider|DFFDenominator[0,3]                         ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0..8]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; I2C_AV_Config:u1|mI2C_DATA[16,17,19,23]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                               ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD[16,17,19,23]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                   ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                   ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                   ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                   ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                  ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                  ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                  ; Lost fanout                                                                                                                                          ;
; intensityCalc:iFor[8].iCalc|oIntensity[0..3]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; intensityCalc:iFor[7].iCalc|oIntensity[0..3]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; intensityCalc:iFor[6].iCalc|oIntensity[0..3]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; intensityCalc:iFor[5].iCalc|oIntensity[0..3]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; intensityCalc:iFor[3].iCalc|oIntensity[0..3]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; intensityCalc:iFor[2].iCalc|oIntensity[0..3]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; intensityCalc:iFor[1].iCalc|oIntensity[0..3]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; intensityCalc:iFor[0].iCalc|oIntensity[0..3]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                               ;
; buffer3:delayer|line2[639][16]                                                                                                                                     ; Merged with buffer3:delayer|shiftout[16]                                                                                                             ;
; buffer3:delayer|line2[639][9]                                                                                                                                      ; Merged with buffer3:delayer|shiftout[9]                                                                                                              ;
; buffer3:delayer|line2[639][8]                                                                                                                                      ; Merged with buffer3:delayer|shiftout[8]                                                                                                              ;
; buffer3:delayer|line2[639][7]                                                                                                                                      ; Merged with buffer3:delayer|shiftout[7]                                                                                                              ;
; buffer3:delayer|line2[639][6]                                                                                                                                      ; Merged with buffer3:delayer|shiftout[6]                                                                                                              ;
; buffer3:delayer|line2[639][17]                                                                                                                                     ; Merged with buffer3:delayer|shiftout[17]                                                                                                             ;
; buffer3:delayer|line2[639][18]                                                                                                                                     ; Merged with buffer3:delayer|shiftout[18]                                                                                                             ;
; buffer3:delayer|line2[639][19]                                                                                                                                     ; Merged with buffer3:delayer|shiftout[19]                                                                                                             ;
; buffer3:delayer|line2[639][26]                                                                                                                                     ; Merged with buffer3:delayer|shiftout[26]                                                                                                             ;
; buffer3:delayer|line2[639][27]                                                                                                                                     ; Merged with buffer3:delayer|shiftout[27]                                                                                                             ;
; buffer3:delayer|line2[639][28]                                                                                                                                     ; Merged with buffer3:delayer|shiftout[28]                                                                                                             ;
; buffer3:delayer|line2[639][29]                                                                                                                                     ; Merged with buffer3:delayer|shiftout[29]                                                                                                             ;
; Sdram_Control_4Port:u6|rWR2_ADDR[0..21]                                                                                                                            ; Merged with Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                     ;
; I2C_AV_Config:u1|mI2C_DATA[20,21]                                                                                                                                  ; Merged with I2C_AV_Config:u1|mI2C_DATA[18]                                                                                                           ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD[20,21]                                                                                                                       ; Merged with I2C_AV_Config:u1|I2C_Controller:u0|SD[18]                                                                                                ;
; Sdram_Control_4Port:u6|rWR1_ADDR[1..6]                                                                                                                             ; Merged with Sdram_Control_4Port:u6|rWR1_ADDR[0]                                                                                                      ;
; Sdram_Control_4Port:u6|rRD1_ADDR[1..6]                                                                                                                             ; Merged with Sdram_Control_4Port:u6|rRD1_ADDR[0]                                                                                                      ;
; Sdram_Control_4Port:u6|rRD2_ADDR[1..6]                                                                                                                             ; Merged with Sdram_Control_4Port:u6|rRD2_ADDR[0]                                                                                                      ;
; Sdram_Control_4Port:u6|mADDR[1..6]                                                                                                                                 ; Merged with Sdram_Control_4Port:u6|mADDR[0]                                                                                                          ;
; Sdram_Control_4Port:u6|mLENGTH[1..6,8]                                                                                                                             ; Merged with Sdram_Control_4Port:u6|mLENGTH[0]                                                                                                        ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[1..6]                                                                                                      ; Merged with Sdram_Control_4Port:u6|control_interface:control1|SADDR[0]                                                                               ;
; DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_pet:auto_generated|sign_div_unsign_3li:divider|alt_u_div_5ag:divider|DFFDenominator[2]                           ; Merged with DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_pet:auto_generated|sign_div_unsign_3li:divider|alt_u_div_5ag:divider|DFFDenominator[1] ;
; Sdram_Control_4Port:u6|mLENGTH[0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                               ;
; I2C_AV_Config:u1|mI2C_DATA[22]                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; I2C_AV_Config:u1|mI2C_DATA[18]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                               ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD[22]                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD[18]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|WR_MASK[1]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|rdptr_g[0..9]                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0..8]                               ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|counter5a1                         ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|counter5a2                         ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|counter5a3                         ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|counter5a4                         ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|counter5a5                         ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|counter5a6                         ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|counter5a7                         ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|counter5a8                         ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|counter5a9                         ; Stuck at GND due to stuck port clock_enable                                                                                                          ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|sub_parity7a[0..2]                 ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|counter5a0                         ; Stuck at VCC due to stuck port data_in                                                                                                               ;
; Edge_Threshold[0..3]                                                                                                                                               ; Lost fanout                                                                                                                                          ;
; YCbCr2RGB:u8|X_OUT[0,1]                                                                                                                                            ; Lost fanout                                                                                                                                          ;
; YCbCr2RGB:u8|Z_OUT[0,1]                                                                                                                                            ; Lost fanout                                                                                                                                          ;
; YCbCr2RGB:u8|Y_OUT[0,1]                                                                                                                                            ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|rWR1_ADDR[0]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|rRD2_ADDR[0]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|rRD1_ADDR[0]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|mADDR[0]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                               ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[0]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                               ;
; I2C_AV_Config:u1|mSetup_ST~9                                                                                                                                       ; Lost fanout                                                                                                                                          ;
; I2C_AV_Config:u1|mSetup_ST~10                                                                                                                                      ; Lost fanout                                                                                                                                          ;
; Sdram_Control_4Port:u6|mWR                                                                                                                                         ; Merged with Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                        ;
; Total Number of Removed Registers = 266                                                                                                                            ;                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|delayed_wrptr_g[9]                                          ; Stuck at GND              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9], ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|mLENGTH[0], Sdram_Control_4Port:u6|WR_MASK[1],                                                                                            ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|rdptr_g[9],                                                  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|rdptr_g[8],                                                  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|rdptr_g[7],                                                  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|rdptr_g[6],                                                  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|rdptr_g[5],                                                  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|rdptr_g[4],                                                  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|rdptr_g[3],                                                  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|rdptr_g[2],                                                  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|rdptr_g[1],                                                  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|rdptr_g[0],                                                  ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|counter5a1,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|counter5a3,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|counter5a4,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|counter5a5,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|counter5a6,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|counter5a7,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|counter5a8,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|counter5a9,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|counter5a0,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|mADDR[0],                                                                                                                                 ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[0]                                                                                                       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|counter8a0                      ; Stuck at VCC              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|counter8a1,                      ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|counter8a2,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|counter8a3,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|counter8a4,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|counter8a5,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|counter8a6,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|counter8a7,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|counter8a8,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|counter8a9                       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|delayed_wrptr_g[7]                                          ; Stuck at GND              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7], ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0],                               ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|counter5a2,                      ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|sub_parity7a[1]                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|delayed_wrptr_g[5]                                          ; Stuck at GND              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5], ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|sub_parity7a[2],                 ;
;                                                                                                                                                                 ;                           ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|sub_parity7a[0]                  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|delayed_wrptr_g[8]                                          ; Stuck at GND              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|delayed_wrptr_g[6]                                          ; Stuck at GND              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|delayed_wrptr_g[4]                                          ; Stuck at GND              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|delayed_wrptr_g[3]                                          ; Stuck at GND              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|delayed_wrptr_g[2]                                          ; Stuck at GND              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|delayed_wrptr_g[1]                                          ; Stuck at GND              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|delayed_wrptr_g[0]                                          ; Stuck at GND              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0], ;
;                                                                                                                                                                 ; due to stuck port clock   ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; Lost Fanouts              ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ;
; I2C_AV_Config:u1|mI2C_DATA[23]                                                                                                                                  ; Stuck at GND              ; I2C_AV_Config:u1|I2C_Controller:u0|SD[23]                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; I2C_AV_Config:u1|mI2C_DATA[19]                                                                                                                                  ; Stuck at GND              ; I2C_AV_Config:u1|I2C_Controller:u0|SD[19]                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; I2C_AV_Config:u1|mI2C_DATA[17]                                                                                                                                  ; Stuck at GND              ; I2C_AV_Config:u1|I2C_Controller:u0|SD[17]                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; I2C_AV_Config:u1|mI2C_DATA[16]                                                                                                                                  ; Stuck at GND              ; I2C_AV_Config:u1|I2C_Controller:u0|SD[16]                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; I2C_AV_Config:u1|mI2C_DATA[22]                                                                                                                                  ; Stuck at VCC              ; I2C_AV_Config:u1|I2C_Controller:u0|SD[22]                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
; I2C_AV_Config:u1|mI2C_DATA[18]                                                                                                                                  ; Stuck at GND              ; I2C_AV_Config:u1|I2C_Controller:u0|SD[18]                                                                                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1795  ;
; Number of registers using Synchronous Clear  ; 141   ;
; Number of registers using Synchronous Load   ; 92    ;
; Number of registers using Asynchronous Clear ; 1084  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 778   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                               ; 18      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                               ; 15      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                               ; 11      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                               ; 14      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                               ; 17      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                               ; 11      ;
; I2C_AV_Config:u1|I2C_Controller:u0|SCLK                                                                                                                                        ; 3       ;
; VGA_Ctrl:u9|oVGA_HS                                                                                                                                                            ; 14      ;
; VGA_Ctrl:u9|oVGA_VS                                                                                                                                                            ; 2       ;
; Edge_Threshold[7]                                                                                                                                                              ; 4       ;
; Edge_Threshold[6]                                                                                                                                                              ; 4       ;
; Edge_Threshold[5]                                                                                                                                                              ; 4       ;
; Edge_Threshold[4]                                                                                                                                                              ; 4       ;
; I2C_AV_Config:u1|I2C_Controller:u0|END                                                                                                                                         ; 5       ;
; I2C_AV_Config:u1|I2C_Controller:u0|SDO                                                                                                                                         ; 4       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|counter5a0                                     ; 7       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                                            ; 4       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|counter8a0                                      ; 6       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|counter8a0                                      ; 6       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[9]                                                                                                                                            ; 4       ;
; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                                           ; 4       ;
; Sdram_Control_4Port:u6|rRD2_ADDR[17]                                                                                                                                           ; 3       ;
; DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_pet:auto_generated|sign_div_unsign_3li:divider|alt_u_div_5ag:divider|DFFDenominator[1]                                       ; 10      ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|counter8a0                                     ; 6       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|parity6                                        ; 4       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|parity9                                         ; 4       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|parity9                                         ; 4       ;
; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p|parity9                                        ; 4       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|counter5a0                                      ; 7       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|counter5a0                                      ; 7       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|parity6                                         ; 4       ;
; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p|parity6                                         ; 4       ;
; Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bi01:auto_generated|dffe4                                                                                     ; 16      ;
; Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bi01:auto_generated|dffe4                                                                                     ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 50                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                 ;
+---------------------------------------------------+-----------------------------+------------+
; Register Name                                     ; Megafunction                ; Type       ;
+---------------------------------------------------+-----------------------------+------------+
; buffer3:delayer|shiftout[2..5,12..15,22..25]      ; buffer3:delayer|line1_rtl_0 ; SHIFT_TAPS ;
; buffer3:delayer|line2[0..638][2..5,12..15,22..25] ; buffer3:delayer|line1_rtl_0 ; SHIFT_TAPS ;
; buffer3:delayer|line1[0..639][2..5,12..15,22..25] ; buffer3:delayer|line1_rtl_0 ; SHIFT_TAPS ;
; buffer3:delayer|line3[0..637][6..9,16..19,26..29] ; buffer3:delayer|line3_rtl_0 ; SHIFT_TAPS ;
; buffer3:delayer|line1[0..637][6..9,16..19,26..29] ; buffer3:delayer|line3_rtl_0 ; SHIFT_TAPS ;
; buffer3:delayer|line2[0..637][6..9,16..19,26..29] ; buffer3:delayer|line3_rtl_0 ; SHIFT_TAPS ;
+---------------------------------------------------+-----------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2i_150_TV|Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2i_150_TV|Sdram_Control_4Port:u6|command:command1|command_delay[1]                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |DE2i_150_TV|ITU_656_Decoder:u4|Cont[16]                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE2i_150_TV|Sdram_Control_4Port:u6|command:command1|SA[11]                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2i_150_TV|Sdram_Control_4Port:u6|command:command1|SA[7]                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2i_150_TV|YCbCr2RGB:u8|oRed[7]                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2i_150_TV|YCbCr2RGB:u8|oBlue[7]                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2i_150_TV|YCbCr2RGB:u8|oGreen[9]                                                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE2i_150_TV|Sdram_Control_4Port:u6|mADDR[11]                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2i_150_TV|Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2i_150_TV|ITU_656_Decoder:u4|YCbCr[4]                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2i_150_TV|Sdram_Control_4Port:u6|WR_MASK[0]                                                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2i_150_TV|Sdram_Control_4Port:u6|RD_MASK[1]                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2i_150_TV|Sdram_Control_4Port:u6|CMD[1]                                                                         ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2i_150_TV|Sdram_Control_4Port:u6|ST[9]                                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2i_150_TV|Sdram_Control_4Port:u6|rRD1_ADDR[15]                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2i_150_TV|Sdram_Control_4Port:u6|rRD1_ADDR[12]                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2i_150_TV|Sdram_Control_4Port:u6|rWR1_ADDR[11]                                                                  ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2i_150_TV|Sdram_Control_4Port:u6|rRD2_ADDR[21]                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2i_150_TV|Sdram_Control_4Port:u6|rRD2_ADDR[12]                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2i_150_TV|I2C_AV_Config:u1|I2C_Controller:u0|SD_COUNTER[1]                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2i_150_TV|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |DE2i_150_TV|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE2i_150_TV|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DE2i_150_TV|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |DE2i_150_TV|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |DE2i_150_TV|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                    ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |DE2i_150_TV|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |DE2i_150_TV|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_pet:auto_generated|sign_div_unsign_3li:divider|alt_u_div_5ag:divider ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[5]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[6]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[7]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[8]                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                  ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                             ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------------------+
; Assignment                      ; Value ; From ; To                                             ;
+---------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                              ;
+---------------------------------+-------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                  ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                             ;
+---------------------------------------+-------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                     ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                         ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                          ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                 ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                            ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------+
; Assignment                      ; Value ; From ; To                                            ;
+---------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                             ;
+---------------------------------+-------+------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                 ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                  ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                            ;
+---------------------------------------+-------+------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                    ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                               ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                      ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                              ;
+------------+-------+------+---------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                          ;
+------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                              ;
+------------+-------+------+---------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                          ;
+------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                              ;
+------------+-------+------+---------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                          ;
+------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bi01:auto_generated|altsyncram_hbd1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bi01:auto_generated|altsyncram_hbd1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for buffer3:delayer|altshift_taps:line1_rtl_0|shift_taps_70n:auto_generated|altsyncram_iu81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for buffer3:delayer|altshift_taps:line3_rtl_0|shift_taps_3vm:auto_generated|altsyncram_mr81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DIV:u5|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 10             ; Signed Integer                            ;
; LPM_WIDTHD             ; 4              ; Signed Integer                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 1              ; Signed Integer                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_pet ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                             ;
; REF_PER        ; 1024  ; Signed Integer                             ;
; SC_CL          ; 3     ; Signed Integer                             ;
; SC_RCD         ; 3     ; Signed Integer                             ;
; SC_RRD         ; 7     ; Signed Integer                             ;
; SC_PM          ; 1     ; Signed Integer                             ;
; SC_BL          ; 1     ; Signed Integer                             ;
; SDR_BL         ; 111   ; Unsigned Binary                            ;
; SDR_BT         ; 0     ; Unsigned Binary                            ;
; SDR_CL         ; 011   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                         ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                      ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                      ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                      ;
; LOCK_LOW                      ; 1                 ; Untyped                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                      ;
; SKIP_VCO                      ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                      ;
; BANDWIDTH                     ; 0                 ; Untyped                                                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                                               ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                                               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                               ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK1_PHASE_SHIFT              ; -1806             ; Untyped                                                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; VCO_MIN                       ; 0                 ; Untyped                                                      ;
; VCO_MAX                       ; 0                 ; Untyped                                                      ;
; VCO_CENTER                    ; 0                 ; Untyped                                                      ;
; PFD_MIN                       ; 0                 ; Untyped                                                      ;
; PFD_MAX                       ; 0                 ; Untyped                                                      ;
; M_INITIAL                     ; 0                 ; Untyped                                                      ;
; M                             ; 0                 ; Untyped                                                      ;
; N                             ; 1                 ; Untyped                                                      ;
; M2                            ; 1                 ; Untyped                                                      ;
; N2                            ; 1                 ; Untyped                                                      ;
; SS                            ; 1                 ; Untyped                                                      ;
; C0_HIGH                       ; 0                 ; Untyped                                                      ;
; C1_HIGH                       ; 0                 ; Untyped                                                      ;
; C2_HIGH                       ; 0                 ; Untyped                                                      ;
; C3_HIGH                       ; 0                 ; Untyped                                                      ;
; C4_HIGH                       ; 0                 ; Untyped                                                      ;
; C5_HIGH                       ; 0                 ; Untyped                                                      ;
; C6_HIGH                       ; 0                 ; Untyped                                                      ;
; C7_HIGH                       ; 0                 ; Untyped                                                      ;
; C8_HIGH                       ; 0                 ; Untyped                                                      ;
; C9_HIGH                       ; 0                 ; Untyped                                                      ;
; C0_LOW                        ; 0                 ; Untyped                                                      ;
; C1_LOW                        ; 0                 ; Untyped                                                      ;
; C2_LOW                        ; 0                 ; Untyped                                                      ;
; C3_LOW                        ; 0                 ; Untyped                                                      ;
; C4_LOW                        ; 0                 ; Untyped                                                      ;
; C5_LOW                        ; 0                 ; Untyped                                                      ;
; C6_LOW                        ; 0                 ; Untyped                                                      ;
; C7_LOW                        ; 0                 ; Untyped                                                      ;
; C8_LOW                        ; 0                 ; Untyped                                                      ;
; C9_LOW                        ; 0                 ; Untyped                                                      ;
; C0_INITIAL                    ; 0                 ; Untyped                                                      ;
; C1_INITIAL                    ; 0                 ; Untyped                                                      ;
; C2_INITIAL                    ; 0                 ; Untyped                                                      ;
; C3_INITIAL                    ; 0                 ; Untyped                                                      ;
; C4_INITIAL                    ; 0                 ; Untyped                                                      ;
; C5_INITIAL                    ; 0                 ; Untyped                                                      ;
; C6_INITIAL                    ; 0                 ; Untyped                                                      ;
; C7_INITIAL                    ; 0                 ; Untyped                                                      ;
; C8_INITIAL                    ; 0                 ; Untyped                                                      ;
; C9_INITIAL                    ; 0                 ; Untyped                                                      ;
; C0_MODE                       ; BYPASS            ; Untyped                                                      ;
; C1_MODE                       ; BYPASS            ; Untyped                                                      ;
; C2_MODE                       ; BYPASS            ; Untyped                                                      ;
; C3_MODE                       ; BYPASS            ; Untyped                                                      ;
; C4_MODE                       ; BYPASS            ; Untyped                                                      ;
; C5_MODE                       ; BYPASS            ; Untyped                                                      ;
; C6_MODE                       ; BYPASS            ; Untyped                                                      ;
; C7_MODE                       ; BYPASS            ; Untyped                                                      ;
; C8_MODE                       ; BYPASS            ; Untyped                                                      ;
; C9_MODE                       ; BYPASS            ; Untyped                                                      ;
; C0_PH                         ; 0                 ; Untyped                                                      ;
; C1_PH                         ; 0                 ; Untyped                                                      ;
; C2_PH                         ; 0                 ; Untyped                                                      ;
; C3_PH                         ; 0                 ; Untyped                                                      ;
; C4_PH                         ; 0                 ; Untyped                                                      ;
; C5_PH                         ; 0                 ; Untyped                                                      ;
; C6_PH                         ; 0                 ; Untyped                                                      ;
; C7_PH                         ; 0                 ; Untyped                                                      ;
; C8_PH                         ; 0                 ; Untyped                                                      ;
; C9_PH                         ; 0                 ; Untyped                                                      ;
; L0_HIGH                       ; 1                 ; Untyped                                                      ;
; L1_HIGH                       ; 1                 ; Untyped                                                      ;
; G0_HIGH                       ; 1                 ; Untyped                                                      ;
; G1_HIGH                       ; 1                 ; Untyped                                                      ;
; G2_HIGH                       ; 1                 ; Untyped                                                      ;
; G3_HIGH                       ; 1                 ; Untyped                                                      ;
; E0_HIGH                       ; 1                 ; Untyped                                                      ;
; E1_HIGH                       ; 1                 ; Untyped                                                      ;
; E2_HIGH                       ; 1                 ; Untyped                                                      ;
; E3_HIGH                       ; 1                 ; Untyped                                                      ;
; L0_LOW                        ; 1                 ; Untyped                                                      ;
; L1_LOW                        ; 1                 ; Untyped                                                      ;
; G0_LOW                        ; 1                 ; Untyped                                                      ;
; G1_LOW                        ; 1                 ; Untyped                                                      ;
; G2_LOW                        ; 1                 ; Untyped                                                      ;
; G3_LOW                        ; 1                 ; Untyped                                                      ;
; E0_LOW                        ; 1                 ; Untyped                                                      ;
; E1_LOW                        ; 1                 ; Untyped                                                      ;
; E2_LOW                        ; 1                 ; Untyped                                                      ;
; E3_LOW                        ; 1                 ; Untyped                                                      ;
; L0_INITIAL                    ; 1                 ; Untyped                                                      ;
; L1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G0_INITIAL                    ; 1                 ; Untyped                                                      ;
; G1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G2_INITIAL                    ; 1                 ; Untyped                                                      ;
; G3_INITIAL                    ; 1                 ; Untyped                                                      ;
; E0_INITIAL                    ; 1                 ; Untyped                                                      ;
; E1_INITIAL                    ; 1                 ; Untyped                                                      ;
; E2_INITIAL                    ; 1                 ; Untyped                                                      ;
; E3_INITIAL                    ; 1                 ; Untyped                                                      ;
; L0_MODE                       ; BYPASS            ; Untyped                                                      ;
; L1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G0_MODE                       ; BYPASS            ; Untyped                                                      ;
; G1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G2_MODE                       ; BYPASS            ; Untyped                                                      ;
; G3_MODE                       ; BYPASS            ; Untyped                                                      ;
; E0_MODE                       ; BYPASS            ; Untyped                                                      ;
; E1_MODE                       ; BYPASS            ; Untyped                                                      ;
; E2_MODE                       ; BYPASS            ; Untyped                                                      ;
; E3_MODE                       ; BYPASS            ; Untyped                                                      ;
; L0_PH                         ; 0                 ; Untyped                                                      ;
; L1_PH                         ; 0                 ; Untyped                                                      ;
; G0_PH                         ; 0                 ; Untyped                                                      ;
; G1_PH                         ; 0                 ; Untyped                                                      ;
; G2_PH                         ; 0                 ; Untyped                                                      ;
; G3_PH                         ; 0                 ; Untyped                                                      ;
; E0_PH                         ; 0                 ; Untyped                                                      ;
; E1_PH                         ; 0                 ; Untyped                                                      ;
; E2_PH                         ; 0                 ; Untyped                                                      ;
; E3_PH                         ; 0                 ; Untyped                                                      ;
; M_PH                          ; 0                 ; Untyped                                                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV GX     ; Untyped                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                      ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                      ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; CBXI_PARAMETER                ; altpll_eoe2       ; Untyped                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                      ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                      ;
; DEVICE_FAMILY                 ; Cyclone IV GX     ; Untyped                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                               ;
+-------------------------------+-------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                        ;
; REF_PER        ; 1024  ; Signed Integer                                                        ;
; SC_CL          ; 3     ; Signed Integer                                                        ;
; SC_RCD         ; 3     ; Signed Integer                                                        ;
; SC_RRD         ; 7     ; Signed Integer                                                        ;
; SC_PM          ; 1     ; Signed Integer                                                        ;
; SC_BL          ; 1     ; Signed Integer                                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                      ;
; REF_PER        ; 1024  ; Signed Integer                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+---------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                        ;
+-------------------------+---------------+-----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1             ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                              ;
; LPM_WIDTH               ; 16            ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 512           ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 9             ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                     ;
; USE_EAB                 ; ON            ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                     ;
; DELAY_RDUSEDW           ; 1             ; Untyped                                                                     ;
; DELAY_WRUSEDW           ; 1             ; Untyped                                                                     ;
; RDSYNC_DELAYPIPE        ; 4             ; Signed Integer                                                              ;
; WRSYNC_DELAYPIPE        ; 4             ; Signed Integer                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE         ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF           ; Untyped                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF           ; Untyped                                                                     ;
; READ_ACLR_SYNCH         ; OFF           ; Untyped                                                                     ;
; CBXI_PARAMETER          ; dcfifo_dmq1   ; Untyped                                                                     ;
+-------------------------+---------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+---------------+-----------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                        ;
+-------------------------+---------------+-----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1             ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                              ;
; LPM_WIDTH               ; 16            ; Signed Integer                                                              ;
; LPM_NUMWORDS            ; 512           ; Signed Integer                                                              ;
; LPM_WIDTHU              ; 9             ; Signed Integer                                                              ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                     ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                     ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                     ;
; USE_EAB                 ; ON            ; Untyped                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                     ;
; DELAY_RDUSEDW           ; 1             ; Untyped                                                                     ;
; DELAY_WRUSEDW           ; 1             ; Untyped                                                                     ;
; RDSYNC_DELAYPIPE        ; 4             ; Signed Integer                                                              ;
; WRSYNC_DELAYPIPE        ; 4             ; Signed Integer                                                              ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE         ; Untyped                                                                     ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                     ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                     ;
; ADD_USEDW_MSB_BIT       ; OFF           ; Untyped                                                                     ;
; WRITE_ACLR_SYNCH        ; OFF           ; Untyped                                                                     ;
; READ_ACLR_SYNCH         ; OFF           ; Untyped                                                                     ;
; CBXI_PARAMETER          ; dcfifo_dmq1   ; Untyped                                                                     ;
+-------------------------+---------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+---------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                       ;
+-------------------------+---------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1             ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH               ; 16            ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 512           ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 9             ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                    ;
; USE_EAB                 ; ON            ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                    ;
; DELAY_RDUSEDW           ; 1             ; Untyped                                                                    ;
; DELAY_WRUSEDW           ; 1             ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE        ; 4             ; Signed Integer                                                             ;
; WRSYNC_DELAYPIPE        ; 4             ; Signed Integer                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE         ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF           ; Untyped                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF           ; Untyped                                                                    ;
; READ_ACLR_SYNCH         ; OFF           ; Untyped                                                                    ;
; CBXI_PARAMETER          ; dcfifo_dmq1   ; Untyped                                                                    ;
+-------------------------+---------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+---------------+----------------------------------------------------------------------------+
; Parameter Name          ; Value         ; Type                                                                       ;
+-------------------------+---------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1             ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                                                             ;
; LPM_WIDTH               ; 16            ; Signed Integer                                                             ;
; LPM_NUMWORDS            ; 512           ; Signed Integer                                                             ;
; LPM_WIDTHU              ; 9             ; Signed Integer                                                             ;
; LPM_SHOWAHEAD           ; OFF           ; Untyped                                                                    ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                                                    ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                                                    ;
; USE_EAB                 ; ON            ; Untyped                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                                                    ;
; DELAY_RDUSEDW           ; 1             ; Untyped                                                                    ;
; DELAY_WRUSEDW           ; 1             ; Untyped                                                                    ;
; RDSYNC_DELAYPIPE        ; 4             ; Signed Integer                                                             ;
; WRSYNC_DELAYPIPE        ; 4             ; Signed Integer                                                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE         ; Untyped                                                                    ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV GX ; Untyped                                                                    ;
; ADD_USEDW_MSB_BIT       ; OFF           ; Untyped                                                                    ;
; WRITE_ACLR_SYNCH        ; OFF           ; Untyped                                                                    ;
; READ_ACLR_SYNCH         ; OFF           ; Untyped                                                                    ;
; CBXI_PARAMETER          ; dcfifo_dmq1   ; Untyped                                                                    ;
+-------------------------+---------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+------------------------------------------+
; Parameter Name                        ; Value             ; Type                                     ;
+---------------------------------------+-------------------+------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                           ;
; WIDTH_B                               ; 17                ; Signed Integer                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                  ;
; WIDTH_RESULT                          ; 27                ; Signed Integer                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                  ;
; CBXI_PARAMETER                        ; mult_add_gn74     ; Untyped                                  ;
; DEVICE_FAMILY                         ; Cyclone IV GX     ; Untyped                                  ;
; WIDTH_C                               ; 22                ; Untyped                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                  ;
; COEF0_0                               ; 0                 ; Untyped                                  ;
; COEF0_1                               ; 0                 ; Untyped                                  ;
; COEF0_2                               ; 0                 ; Untyped                                  ;
; COEF0_3                               ; 0                 ; Untyped                                  ;
; COEF0_4                               ; 0                 ; Untyped                                  ;
; COEF0_5                               ; 0                 ; Untyped                                  ;
; COEF0_6                               ; 0                 ; Untyped                                  ;
; COEF0_7                               ; 0                 ; Untyped                                  ;
; COEF1_0                               ; 0                 ; Untyped                                  ;
; COEF1_1                               ; 0                 ; Untyped                                  ;
; COEF1_2                               ; 0                 ; Untyped                                  ;
; COEF1_3                               ; 0                 ; Untyped                                  ;
; COEF1_4                               ; 0                 ; Untyped                                  ;
; COEF1_5                               ; 0                 ; Untyped                                  ;
; COEF1_6                               ; 0                 ; Untyped                                  ;
; COEF1_7                               ; 0                 ; Untyped                                  ;
; COEF2_0                               ; 0                 ; Untyped                                  ;
; COEF2_1                               ; 0                 ; Untyped                                  ;
; COEF2_2                               ; 0                 ; Untyped                                  ;
; COEF2_3                               ; 0                 ; Untyped                                  ;
; COEF2_4                               ; 0                 ; Untyped                                  ;
; COEF2_5                               ; 0                 ; Untyped                                  ;
; COEF2_6                               ; 0                 ; Untyped                                  ;
; COEF2_7                               ; 0                 ; Untyped                                  ;
; COEF3_0                               ; 0                 ; Untyped                                  ;
; COEF3_1                               ; 0                 ; Untyped                                  ;
; COEF3_2                               ; 0                 ; Untyped                                  ;
; COEF3_3                               ; 0                 ; Untyped                                  ;
; COEF3_4                               ; 0                 ; Untyped                                  ;
; COEF3_5                               ; 0                 ; Untyped                                  ;
; COEF3_6                               ; 0                 ; Untyped                                  ;
; COEF3_7                               ; 0                 ; Untyped                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                  ;
+---------------------------------------+-------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+------------------------------------------+
; Parameter Name                        ; Value             ; Type                                     ;
+---------------------------------------+-------------------+------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                           ;
; WIDTH_B                               ; 17                ; Signed Integer                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                  ;
; WIDTH_RESULT                          ; 27                ; Signed Integer                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                  ;
; CBXI_PARAMETER                        ; mult_add_gn74     ; Untyped                                  ;
; DEVICE_FAMILY                         ; Cyclone IV GX     ; Untyped                                  ;
; WIDTH_C                               ; 22                ; Untyped                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                  ;
; COEF0_0                               ; 0                 ; Untyped                                  ;
; COEF0_1                               ; 0                 ; Untyped                                  ;
; COEF0_2                               ; 0                 ; Untyped                                  ;
; COEF0_3                               ; 0                 ; Untyped                                  ;
; COEF0_4                               ; 0                 ; Untyped                                  ;
; COEF0_5                               ; 0                 ; Untyped                                  ;
; COEF0_6                               ; 0                 ; Untyped                                  ;
; COEF0_7                               ; 0                 ; Untyped                                  ;
; COEF1_0                               ; 0                 ; Untyped                                  ;
; COEF1_1                               ; 0                 ; Untyped                                  ;
; COEF1_2                               ; 0                 ; Untyped                                  ;
; COEF1_3                               ; 0                 ; Untyped                                  ;
; COEF1_4                               ; 0                 ; Untyped                                  ;
; COEF1_5                               ; 0                 ; Untyped                                  ;
; COEF1_6                               ; 0                 ; Untyped                                  ;
; COEF1_7                               ; 0                 ; Untyped                                  ;
; COEF2_0                               ; 0                 ; Untyped                                  ;
; COEF2_1                               ; 0                 ; Untyped                                  ;
; COEF2_2                               ; 0                 ; Untyped                                  ;
; COEF2_3                               ; 0                 ; Untyped                                  ;
; COEF2_4                               ; 0                 ; Untyped                                  ;
; COEF2_5                               ; 0                 ; Untyped                                  ;
; COEF2_6                               ; 0                 ; Untyped                                  ;
; COEF2_7                               ; 0                 ; Untyped                                  ;
; COEF3_0                               ; 0                 ; Untyped                                  ;
; COEF3_1                               ; 0                 ; Untyped                                  ;
; COEF3_2                               ; 0                 ; Untyped                                  ;
; COEF3_3                               ; 0                 ; Untyped                                  ;
; COEF3_4                               ; 0                 ; Untyped                                  ;
; COEF3_5                               ; 0                 ; Untyped                                  ;
; COEF3_6                               ; 0                 ; Untyped                                  ;
; COEF3_7                               ; 0                 ; Untyped                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                  ;
+---------------------------------------+-------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+------------------------------------------+
; Parameter Name                        ; Value             ; Type                                     ;
+---------------------------------------+-------------------+------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                           ;
; WIDTH_B                               ; 17                ; Signed Integer                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                  ;
; WIDTH_RESULT                          ; 27                ; Signed Integer                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                  ;
; CBXI_PARAMETER                        ; mult_add_gn74     ; Untyped                                  ;
; DEVICE_FAMILY                         ; Cyclone IV GX     ; Untyped                                  ;
; WIDTH_C                               ; 22                ; Untyped                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                  ;
; COEF0_0                               ; 0                 ; Untyped                                  ;
; COEF0_1                               ; 0                 ; Untyped                                  ;
; COEF0_2                               ; 0                 ; Untyped                                  ;
; COEF0_3                               ; 0                 ; Untyped                                  ;
; COEF0_4                               ; 0                 ; Untyped                                  ;
; COEF0_5                               ; 0                 ; Untyped                                  ;
; COEF0_6                               ; 0                 ; Untyped                                  ;
; COEF0_7                               ; 0                 ; Untyped                                  ;
; COEF1_0                               ; 0                 ; Untyped                                  ;
; COEF1_1                               ; 0                 ; Untyped                                  ;
; COEF1_2                               ; 0                 ; Untyped                                  ;
; COEF1_3                               ; 0                 ; Untyped                                  ;
; COEF1_4                               ; 0                 ; Untyped                                  ;
; COEF1_5                               ; 0                 ; Untyped                                  ;
; COEF1_6                               ; 0                 ; Untyped                                  ;
; COEF1_7                               ; 0                 ; Untyped                                  ;
; COEF2_0                               ; 0                 ; Untyped                                  ;
; COEF2_1                               ; 0                 ; Untyped                                  ;
; COEF2_2                               ; 0                 ; Untyped                                  ;
; COEF2_3                               ; 0                 ; Untyped                                  ;
; COEF2_4                               ; 0                 ; Untyped                                  ;
; COEF2_5                               ; 0                 ; Untyped                                  ;
; COEF2_6                               ; 0                 ; Untyped                                  ;
; COEF2_7                               ; 0                 ; Untyped                                  ;
; COEF3_0                               ; 0                 ; Untyped                                  ;
; COEF3_1                               ; 0                 ; Untyped                                  ;
; COEF3_2                               ; 0                 ; Untyped                                  ;
; COEF3_3                               ; 0                 ; Untyped                                  ;
; COEF3_4                               ; 0                 ; Untyped                                  ;
; COEF3_5                               ; 0                 ; Untyped                                  ;
; COEF3_6                               ; 0                 ; Untyped                                  ;
; COEF3_7                               ; 0                 ; Untyped                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                  ;
+---------------------------------------+-------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Ctrl:u9 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; H_FRONT        ; 16    ; Signed Integer                  ;
; H_SYNC         ; 96    ; Signed Integer                  ;
; H_BACK         ; 48    ; Signed Integer                  ;
; H_ACT          ; 640   ; Signed Integer                  ;
; H_BLANK        ; 160   ; Signed Integer                  ;
; H_TOTAL        ; 800   ; Signed Integer                  ;
; H_DLY          ; 2     ; Signed Integer                  ;
; V_FRONT        ; 11    ; Signed Integer                  ;
; V_SYNC         ; 2     ; Signed Integer                  ;
; V_BACK         ; 31    ; Signed Integer                  ;
; V_ACT          ; 480   ; Signed Integer                  ;
; V_BLANK        ; 44    ; Signed Integer                  ;
; V_TOTAL        ; 524   ; Signed Integer                  ;
; V_DLY          ; 2     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+-----------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                            ;
+----------------+-----------------+-----------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                         ;
; NUMBER_OF_TAPS ; 1               ; Signed Integer                                                  ;
; TAP_DISTANCE   ; 640             ; Signed Integer                                                  ;
; WIDTH          ; 16              ; Signed Integer                                                  ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                         ;
; CBXI_PARAMETER ; shift_taps_bi01 ; Untyped                                                         ;
+----------------+-----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+-----------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                            ;
+----------------+-----------------+-----------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                         ;
; NUMBER_OF_TAPS ; 1               ; Signed Integer                                                  ;
; TAP_DISTANCE   ; 640             ; Signed Integer                                                  ;
; WIDTH          ; 16              ; Signed Integer                                                  ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                         ;
; CBXI_PARAMETER ; shift_taps_bi01 ; Untyped                                                         ;
+----------------+-----------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:u1 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                    ;
; I2C_Freq       ; 20000    ; Signed Integer                    ;
; LUT_SIZE       ; 22       ; Signed Integer                    ;
; Dummy_DATA     ; 0        ; Signed Integer                    ;
; SET_VIDEO      ; 0        ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                            ;
+-------------------------------------------------+-------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                   ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                           ; String         ;
; sld_node_info                                   ; 805334528                                                               ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                       ; Signed Integer ;
; sld_data_bits                                   ; 15                                                                      ; Untyped        ;
; sld_trigger_bits                                ; 15                                                                      ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                      ; Signed Integer ;
; sld_node_crc_hiword                             ; 45409                                                                   ; Untyped        ;
; sld_node_crc_loword                             ; 33960                                                                   ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                       ; Signed Integer ;
; sld_sample_depth                                ; 4096                                                                    ; Untyped        ;
; sld_segment_size                                ; 4096                                                                    ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                    ; String         ;
; sld_state_bits                                  ; 11                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                       ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                    ; String         ;
; sld_inversion_mask_length                       ; 71                                                                      ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                               ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                       ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: buffer3:delayer|altshift_taps:line1_rtl_0 ;
+----------------+----------------+----------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                     ;
+----------------+----------------+----------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                  ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                  ;
; TAP_DISTANCE   ; 1280           ; Untyped                                                  ;
; WIDTH          ; 12             ; Untyped                                                  ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                  ;
; CBXI_PARAMETER ; shift_taps_70n ; Untyped                                                  ;
+----------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: buffer3:delayer|altshift_taps:line3_rtl_0 ;
+----------------+----------------+----------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                     ;
+----------------+----------------+----------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                  ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                  ;
; TAP_DISTANCE   ; 638            ; Untyped                                                  ;
; WIDTH          ; 36             ; Untyped                                                  ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                  ;
; CBXI_PARAMETER ; shift_taps_3vm ; Untyped                                                  ;
+----------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                        ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; Value                                                               ;
+-------------------------------+---------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                   ;
; Entity Instance               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                              ;
;     -- PLL_TYPE               ; AUTO                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                   ;
+-------------------------------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                          ;
+----------------------------+--------------------------------------------------------------------------+
; Name                       ; Value                                                                    ;
+----------------------------+--------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                        ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                               ;
;     -- LPM_WIDTH           ; 16                                                                       ;
;     -- LPM_NUMWORDS        ; 512                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                      ;
;     -- USE_EAB             ; ON                                                                       ;
+----------------------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                               ;
+---------------------------------------+---------------------------------------------------------+
; Name                                  ; Value                                                   ;
+---------------------------------------+---------------------------------------------------------+
; Number of entity instances            ; 3                                                       ;
; Entity Instance                       ; YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                       ;
;     -- port_signa                     ; PORT_UNUSED                                             ;
;     -- port_signb                     ; PORT_UNUSED                                             ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                ;
;     -- REPRESENTATION_B               ; SIGNED                                                  ;
;     -- WIDTH_A                        ; 8                                                       ;
;     -- WIDTH_B                        ; 17                                                      ;
;     -- WIDTH_RESULT                   ; 27                                                      ;
; Entity Instance                       ; YCbCr2RGB:u8|MAC_3:u1|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                       ;
;     -- port_signa                     ; PORT_UNUSED                                             ;
;     -- port_signb                     ; PORT_UNUSED                                             ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                ;
;     -- REPRESENTATION_B               ; SIGNED                                                  ;
;     -- WIDTH_A                        ; 8                                                       ;
;     -- WIDTH_B                        ; 17                                                      ;
;     -- WIDTH_RESULT                   ; 27                                                      ;
; Entity Instance                       ; YCbCr2RGB:u8|MAC_3:u2|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                       ;
;     -- port_signa                     ; PORT_UNUSED                                             ;
;     -- port_signb                     ; PORT_UNUSED                                             ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                ;
;     -- REPRESENTATION_B               ; SIGNED                                                  ;
;     -- WIDTH_A                        ; 8                                                       ;
;     -- WIDTH_B                        ; 17                                                      ;
;     -- WIDTH_RESULT                   ; 27                                                      ;
+---------------------------------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                ;
+----------------------------+-------------------------------------------------------+
; Name                       ; Value                                                 ;
+----------------------------+-------------------------------------------------------+
; Number of entity instances ; 4                                                     ;
; Entity Instance            ; Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                     ;
;     -- TAP_DISTANCE        ; 640                                                   ;
;     -- WIDTH               ; 16                                                    ;
; Entity Instance            ; Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                     ;
;     -- TAP_DISTANCE        ; 640                                                   ;
;     -- WIDTH               ; 16                                                    ;
; Entity Instance            ; buffer3:delayer|altshift_taps:line1_rtl_0             ;
;     -- NUMBER_OF_TAPS      ; 1                                                     ;
;     -- TAP_DISTANCE        ; 1280                                                  ;
;     -- WIDTH               ; 12                                                    ;
; Entity Instance            ; buffer3:delayer|altshift_taps:line3_rtl_0             ;
;     -- NUMBER_OF_TAPS      ; 1                                                     ;
;     -- TAP_DISTANCE        ; 638                                                   ;
;     -- WIDTH               ; 36                                                    ;
+----------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_AV_Config:u1|I2C_Controller:u0"                                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Line_Buffer:u11"                                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Line_Buffer:u10"                                                                                         ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Ctrl:u9"                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oCurrent_Y[10..9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oVGA_R[1..0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oVGA_G[1..0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oVGA_B[1..0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oAddress          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "intensityCalc:iFor[8].iCalc" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; iR[5..0] ; Input ; Info     ; Stuck at GND              ;
; iG[5..0] ; Input ; Info     ; Stuck at GND              ;
; iB[5..0] ; Input ; Info     ; Stuck at GND              ;
+----------+-------+----------+---------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "intensityCalc:iFor[7].iCalc" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; iR[5..0] ; Input ; Info     ; Stuck at GND              ;
; iG[5..0] ; Input ; Info     ; Stuck at GND              ;
; iB[5..0] ; Input ; Info     ; Stuck at GND              ;
+----------+-------+----------+---------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "intensityCalc:iFor[6].iCalc" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; iR[5..0] ; Input ; Info     ; Stuck at GND              ;
; iG[5..0] ; Input ; Info     ; Stuck at GND              ;
; iB[5..0] ; Input ; Info     ; Stuck at GND              ;
+----------+-------+----------+---------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "intensityCalc:iFor[5].iCalc" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; iR[5..0] ; Input ; Info     ; Stuck at GND              ;
; iG[5..0] ; Input ; Info     ; Stuck at GND              ;
; iB[5..0] ; Input ; Info     ; Stuck at GND              ;
+----------+-------+----------+---------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "intensityCalc:iFor[4].iCalc" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; iR[5..0] ; Input ; Info     ; Stuck at GND              ;
; iG[5..0] ; Input ; Info     ; Stuck at GND              ;
; iB[5..0] ; Input ; Info     ; Stuck at GND              ;
+----------+-------+----------+---------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "intensityCalc:iFor[3].iCalc" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; iR[5..0] ; Input ; Info     ; Stuck at GND              ;
; iG[5..0] ; Input ; Info     ; Stuck at GND              ;
; iB[5..0] ; Input ; Info     ; Stuck at GND              ;
+----------+-------+----------+---------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "intensityCalc:iFor[2].iCalc" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; iR[5..0] ; Input ; Info     ; Stuck at GND              ;
; iG[5..0] ; Input ; Info     ; Stuck at GND              ;
; iB[5..0] ; Input ; Info     ; Stuck at GND              ;
+----------+-------+----------+---------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "intensityCalc:iFor[1].iCalc" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; iR[5..0] ; Input ; Info     ; Stuck at GND              ;
; iG[5..0] ; Input ; Info     ; Stuck at GND              ;
; iB[5..0] ; Input ; Info     ; Stuck at GND              ;
+----------+-------+----------+---------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "intensityCalc:iFor[0].iCalc" ;
+----------+-------+----------+---------------------------+
; Port     ; Type  ; Severity ; Details                   ;
+----------+-------+----------+---------------------------+
; iR[5..0] ; Input ; Info     ; Stuck at GND              ;
; iG[5..0] ; Input ; Info     ; Stuck at GND              ;
; iB[5..0] ; Input ; Info     ; Stuck at GND              ;
+----------+-------+----------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "buffer3:delayer"                                                                               ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; oGrid[265..260] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[255..250] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[245..240] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[235..230] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[225..220] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[215..210] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[205..200] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[195..190] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[185..180] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[175..170] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[165..160] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[155..150] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[145..140] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[135..130] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[125..120] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[115..110] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[105..100] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[95..90]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[85..80]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[75..70]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[65..60]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[55..50]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[45..40]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[35..30]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[25..20]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[15..10]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oGrid[5..0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "YCbCr2RGB:u8|MAC_3:u2" ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; datab_0[16..10] ; Input ; Info     ; Stuck at GND ;
; datab_0[8..7]   ; Input ; Info     ; Stuck at GND ;
; datab_0[1..0]   ; Input ; Info     ; Stuck at GND ;
; datab_0[9]      ; Input ; Info     ; Stuck at VCC ;
; datab_0[6]      ; Input ; Info     ; Stuck at VCC ;
; datab_0[5]      ; Input ; Info     ; Stuck at GND ;
; datab_0[4]      ; Input ; Info     ; Stuck at VCC ;
; datab_0[3]      ; Input ; Info     ; Stuck at GND ;
; datab_0[2]      ; Input ; Info     ; Stuck at VCC ;
; datab_1[16..11] ; Input ; Info     ; Stuck at GND ;
; datab_1[9..4]   ; Input ; Info     ; Stuck at GND ;
; datab_1[2..1]   ; Input ; Info     ; Stuck at GND ;
; datab_1[10]     ; Input ; Info     ; Stuck at VCC ;
; datab_1[3]      ; Input ; Info     ; Stuck at VCC ;
; datab_1[0]      ; Input ; Info     ; Stuck at VCC ;
; datab_2         ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "YCbCr2RGB:u8|MAC_3:u1"                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; datab_0[16..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[8..7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[1..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[9]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_0[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_0[5]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[4]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_0[3]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[2]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_1[16..8]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_1[5..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_1[7..6]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_1[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_2[16..9]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_2[6..5]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_2[8..7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_2[4..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "YCbCr2RGB:u8|MAC_3:u0" ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; datab_0[16..10] ; Input ; Info     ; Stuck at GND ;
; datab_0[8..7]   ; Input ; Info     ; Stuck at GND ;
; datab_0[1..0]   ; Input ; Info     ; Stuck at GND ;
; datab_0[9]      ; Input ; Info     ; Stuck at VCC ;
; datab_0[6]      ; Input ; Info     ; Stuck at VCC ;
; datab_0[5]      ; Input ; Info     ; Stuck at GND ;
; datab_0[4]      ; Input ; Info     ; Stuck at VCC ;
; datab_0[3]      ; Input ; Info     ; Stuck at GND ;
; datab_0[2]      ; Input ; Info     ; Stuck at VCC ;
; datab_1         ; Input ; Info     ; Stuck at GND ;
; datab_2[9..8]   ; Input ; Info     ; Stuck at VCC ;
; datab_2[5..4]   ; Input ; Info     ; Stuck at VCC ;
; datab_2[16..10] ; Input ; Info     ; Stuck at GND ;
; datab_2[7..6]   ; Input ; Info     ; Stuck at GND ;
; datab_2[3..1]   ; Input ; Info     ; Stuck at GND ;
; datab_2[0]      ; Input ; Info     ; Stuck at VCC ;
+-----------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "YCbCr2RGB:u8"                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; oDVAL ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "YUV422_to_444:u7"                                                                                                                                                                  ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iX   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2"                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1"                                                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2"                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1"                                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6"                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_FULL             ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[6..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[13]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR[11]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[22..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_ADDR[9..8]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[22..18]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[14..13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[6..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[17]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[9..8]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; BA                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; DQ                   ; Bidir  ; Warning  ; Output or bidir port (16 bits) is smaller than the port expression (32 bits) it drives.  The 16 most-significant bit(s) in the port expression will be connected to GND.           ;
; CLK                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_DATA             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DIV:u5"                                                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; denom[2..1]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom[3]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; denom[0]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; quotient[9..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ITU_656_Decoder:u4"                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oTV_Y    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oTV_Cont ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TD_Detect:u2"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; oPAL ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT_8:u0"                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; iDIG ; Input ; Warning  ; Input port expression (18 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "iDIG[31..18]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 15                  ; 15               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:17     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                             ;
+-----------------------------+---------------+-----------+----------------+-------------------+-----------------------------------+---------+
; Name                        ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                 ; Details ;
+-----------------------------+---------------+-----------+----------------+-------------------+-----------------------------------+---------+
; CLOCK_50                    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                          ; N/A     ;
; TD_Detect:u2|Pre_VS         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|Pre_VS               ; N/A     ;
; TD_Detect:u2|Pre_VS         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|Pre_VS               ; N/A     ;
; TD_Detect:u2|Stable_Cont[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|Stable_Cont[0]       ; N/A     ;
; TD_Detect:u2|Stable_Cont[0] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|Stable_Cont[0]       ; N/A     ;
; TD_Detect:u2|Stable_Cont[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|Stable_Cont[1]       ; N/A     ;
; TD_Detect:u2|Stable_Cont[1] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|Stable_Cont[1]       ; N/A     ;
; TD_Detect:u2|Stable_Cont[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|Stable_Cont[2]       ; N/A     ;
; TD_Detect:u2|Stable_Cont[2] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|Stable_Cont[2]       ; N/A     ;
; TD_Detect:u2|Stable_Cont[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|Stable_Cont[3]       ; N/A     ;
; TD_Detect:u2|Stable_Cont[3] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|Stable_Cont[3]       ; N/A     ;
; TD_Detect:u2|Stable_Cont[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|Stable_Cont[4]       ; N/A     ;
; TD_Detect:u2|Stable_Cont[4] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|Stable_Cont[4]       ; N/A     ;
; TD_Detect:u2|Stable_Cont[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|Stable_Cont[5]       ; N/A     ;
; TD_Detect:u2|Stable_Cont[5] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|Stable_Cont[5]       ; N/A     ;
; TD_Detect:u2|Stable_Cont[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|Stable_Cont[6]       ; N/A     ;
; TD_Detect:u2|Stable_Cont[6] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|Stable_Cont[6]       ; N/A     ;
; TD_Detect:u2|Stable_Cont[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|Stable_Cont[7]       ; N/A     ;
; TD_Detect:u2|Stable_Cont[7] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|Stable_Cont[7]       ; N/A     ;
; TD_Detect:u2|iTD_HS         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_HS                             ; N/A     ;
; TD_Detect:u2|iTD_HS         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_HS                             ; N/A     ;
; TD_Detect:u2|iTD_VS         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_VS                             ; N/A     ;
; TD_Detect:u2|iTD_VS         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_VS                             ; N/A     ;
; TD_Detect:u2|oNTSC          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|NTSC                 ; N/A     ;
; TD_Detect:u2|oNTSC          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|NTSC                 ; N/A     ;
; TD_Detect:u2|oPAL           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|PAL                  ; N/A     ;
; TD_Detect:u2|oPAL           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|PAL                  ; N/A     ;
; TD_Detect:u2|oTD_Stable     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|oTD_Stable~_wirecell ; N/A     ;
; TD_Detect:u2|oTD_Stable     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|oTD_Stable~_wirecell ; N/A     ;
; TD_Detect:u2|rellay_stable  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|rellay_stable        ; N/A     ;
; TD_Detect:u2|rellay_stable  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; TD_Detect:u2|rellay_stable        ; N/A     ;
+-----------------------------+---------------+-----------+----------------+-------------------+-----------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Wed Apr 16 16:57:34 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2i_150_TV -c DE2i_150_TV
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file v/yuv422_to_444.v
    Info (12023): Found entity 1: YUV422_to_444
Warning (10229): Verilog HDL Expression warning at YCbCr2RGB.v(142): truncated literal to match 17 bits
Warning (10229): Verilog HDL Expression warning at YCbCr2RGB.v(143): truncated literal to match 17 bits
Info (12021): Found 1 design units, including 1 entities, in source file v/ycbcr2rgb.v
    Info (12023): Found entity 1: YCbCr2RGB
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_ctrl.v
    Info (12023): Found entity 1: VGA_Ctrl
Info (12021): Found 1 design units, including 1 entities, in source file v/tp_ram.v
    Info (12023): Found entity 1: TP_RAM
Info (12021): Found 1 design units, including 1 entities, in source file v/td_detect.v
    Info (12023): Found entity 1: TD_Detect
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file v/pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 1 design units, including 1 entities, in source file v/mac_3.v
    Info (12023): Found entity 1: MAC_3
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer.v
    Info (12023): Found entity 1: Line_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file v/itu_656_decoder.v
    Info (12023): Found entity 1: ITU_656_Decoder
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config
Info (12021): Found 1 design units, including 1 entities, in source file v/div.v
    Info (12023): Found entity 1: DIV
Info (12021): Found 1 design units, including 1 entities, in source file v/audio_dac.v
    Info (12023): Found entity 1: AUDIO_DAC
Warning (10238): Verilog Module Declaration warning at DE2i_150_TV.v(227): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "DE2i_150_TV"
Info (12021): Found 1 design units, including 1 entities, in source file de2i_150_tv.v
    Info (12023): Found entity 1: DE2i_150_TV
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v
    Info (12023): Found entity 1: Sdram_PLL
Warning (10275): Verilog HDL Module Instantiation warning at Sdram_Control_4Port.v(188): ignored dangling comma in List of Port Connections
Warning (10238): Verilog Module Declaration warning at Sdram_Control_4Port.v(58): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "Sdram_Control_4Port"
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file newmodule.v
    Info (12023): Found entity 1: NewModule
Info (12021): Found 1 design units, including 1 entities, in source file buffer3.v
    Info (12023): Found entity 1: buffer3
Info (12021): Found 1 design units, including 1 entities, in source file intensitycalc.v
    Info (12023): Found entity 1: intensityCalc
Info (12021): Found 1 design units, including 1 entities, in source file edgedetecth.v
    Info (12023): Found entity 1: edgedetectH
Info (12021): Found 1 design units, including 1 entities, in source file edgedetectv.v
    Info (12023): Found entity 1: edgedetectV
Info (12021): Found 1 design units, including 1 entities, in source file newpress.v
    Info (12023): Found entity 1: newPress
Warning (10236): Verilog HDL Implicit Net warning at DE2i_150_TV.v(582): created implicit net for "DRAM_BA_1"
Warning (10236): Verilog HDL Implicit Net warning at DE2i_150_TV.v(582): created implicit net for "DRAM_BA_0"
Info (12127): Elaborating entity "DE2i_150_TV" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE2i_150_TV.v(666): object "Intensity3" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at DE2i_150_TV.v(485): truncated value with size 11 to match size of target (9)
Warning (10034): Output port "DRAM_BA" at DE2i_150_TV.v(245) has no driver
Warning (10034): Output port "DRAM_DQM[3..2]" at DE2i_150_TV.v(251) has no driver
Warning (10034): Output port "ENET_TX_DATA" at DE2i_150_TV.v(273) has no driver
Warning (10034): Output port "FS_ADDR" at DE2i_150_TV.v(289) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at DE2i_150_TV.v(256) has no driver
Warning (10034): Output port "ENET_GTX_CLK" at DE2i_150_TV.v(260) has no driver
Warning (10034): Output port "ENET_MDC" at DE2i_150_TV.v(263) has no driver
Warning (10034): Output port "ENET_RST_N" at DE2i_150_TV.v(265) has no driver
Warning (10034): Output port "ENET_TX_EN" at DE2i_150_TV.v(274) has no driver
Warning (10034): Output port "ENET_TX_ER" at DE2i_150_TV.v(275) has no driver
Warning (10034): Output port "FL_CE_N" at DE2i_150_TV.v(281) has no driver
Warning (10034): Output port "FL_OE_N" at DE2i_150_TV.v(282) has no driver
Warning (10034): Output port "FL_WE_N" at DE2i_150_TV.v(284) has no driver
Warning (10034): Output port "FL_WP_N" at DE2i_150_TV.v(285) has no driver
Warning (10034): Output port "G_SENSOR_SCLK" at DE2i_150_TV.v(295) has no driver
Warning (10034): Output port "HSMC_CLKOUT0" at DE2i_150_TV.v(328) has no driver
Warning (10034): Output port "HSMC_I2C_SCLK" at DE2i_150_TV.v(334) has no driver
Warning (10034): Output port "LCD_EN" at DE2i_150_TV.v(353) has no driver
Warning (10034): Output port "LCD_RS" at DE2i_150_TV.v(355) has no driver
Warning (10034): Output port "LCD_RW" at DE2i_150_TV.v(356) has no driver
Warning (10034): Output port "SD_CLK" at DE2i_150_TV.v(372) has no driver
Warning (10034): Output port "SMA_CLKOUT" at DE2i_150_TV.v(379) has no driver
Warning (10034): Output port "SSRAM_ADSC_N" at DE2i_150_TV.v(382) has no driver
Warning (10034): Output port "SSRAM_ADSP_N" at DE2i_150_TV.v(383) has no driver
Warning (10034): Output port "SSRAM_ADV_N" at DE2i_150_TV.v(384) has no driver
Warning (10034): Output port "SSRAM_CLK" at DE2i_150_TV.v(386) has no driver
Warning (10034): Output port "SSRAM_GW_N" at DE2i_150_TV.v(387) has no driver
Warning (10034): Output port "SSRAM_OE_N" at DE2i_150_TV.v(388) has no driver
Warning (10034): Output port "SSRAM_WE_N" at DE2i_150_TV.v(389) has no driver
Warning (10034): Output port "SSRAM0_CE_N" at DE2i_150_TV.v(390) has no driver
Warning (10034): Output port "SSRAM1_CE_N" at DE2i_150_TV.v(391) has no driver
Warning (10034): Output port "UART_RTS" at DE2i_150_TV.v(405) has no driver
Warning (10034): Output port "UART_TXD" at DE2i_150_TV.v(407) has no driver
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u0"
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u0|SEG7_LUT:u0"
Info (12128): Elaborating entity "TD_Detect" for hierarchy "TD_Detect:u2"
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u3"
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)
Info (12128): Elaborating entity "ITU_656_Decoder" for hierarchy "ITU_656_Decoder:u4"
Warning (10230): Verilog HDL assignment warning at ITU_656_Decoder.v(44): truncated value with size 18 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at ITU_656_Decoder.v(124): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "DIV" for hierarchy "DIV:u5"
Info (12128): Elaborating entity "lpm_divide" for hierarchy "DIV:u5|lpm_divide:LPM_DIVIDE_component"
Info (12130): Elaborated megafunction instantiation "DIV:u5|lpm_divide:LPM_DIVIDE_component"
Info (12133): Instantiated megafunction "DIV:u5|lpm_divide:LPM_DIVIDE_component" with the following parameter:
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "4"
    Info (12134): Parameter "lpm_widthn" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_pet.tdf
    Info (12023): Found entity 1: lpm_divide_pet
Info (12128): Elaborating entity "lpm_divide_pet" for hierarchy "DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_pet:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3li.tdf
    Info (12023): Found entity 1: sign_div_unsign_3li
Info (12128): Elaborating entity "sign_div_unsign_3li" for hierarchy "DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_pet:auto_generated|sign_div_unsign_3li:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_5ag.tdf
    Info (12023): Found entity 1: alt_u_div_5ag
Info (12128): Elaborating entity "alt_u_div_5ag" for hierarchy "DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_pet:auto_generated|sign_div_unsign_3li:divider|alt_u_div_5ag:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf
    Info (12023): Found entity 1: add_sub_1tc
Info (12128): Elaborating entity "add_sub_1tc" for hierarchy "DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_pet:auto_generated|sign_div_unsign_3li:divider|alt_u_div_5ag:divider|add_sub_1tc:add_sub_0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf
    Info (12023): Found entity 1: add_sub_2tc
Info (12128): Elaborating entity "add_sub_2tc" for hierarchy "DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_pet:auto_generated|sign_div_unsign_3li:divider|alt_u_div_5ag:divider|add_sub_2tc:add_sub_1"
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:u6"
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(363): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "Sdram_PLL" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1"
Info (12128): Elaborating entity "altpll" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component"
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-1806"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_eoe2.tdf
    Info (12023): Found entity 1: altpll_eoe2
Info (12128): Elaborating entity "altpll_eoe2" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|altpll_eoe2:auto_generated"
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:u6|control_interface:control1"
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control_4Port:u6|command:command1"
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:u6|sdr_data_path:data_path1"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1"
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_dmq1.tdf
    Info (12023): Found entity 1: dcfifo_dmq1
Info (12128): Elaborating entity "dcfifo_dmq1" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_0mb.tdf
    Info (12023): Found entity 1: a_gray2bin_0mb
Info (12128): Elaborating entity "a_gray2bin_0mb" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_gray2bin_0mb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_va7.tdf
    Info (12023): Found entity 1: a_graycounter_va7
Info (12128): Elaborating entity "a_graycounter_va7" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_va7:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_roc.tdf
    Info (12023): Found entity 1: a_graycounter_roc
Info (12128): Elaborating entity "a_graycounter_roc" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|a_graycounter_roc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lj51.tdf
    Info (12023): Found entity 1: altsyncram_lj51
Info (12128): Elaborating entity "altsyncram_lj51" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|dffpipe_oe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_qld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_qld
Info (12128): Elaborating entity "alt_synch_pipe_qld" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_pe9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rld
Info (12128): Elaborating entity "alt_synch_pipe_rld" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|alt_synch_pipe_rld:ws_dgrp|dffpipe_qe9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hb6.tdf
    Info (12023): Found entity 1: cmpr_hb6
Info (12128): Elaborating entity "cmpr_hb6" for hierarchy "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|cmpr_hb6:rdempty_eq_comp"
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1"
Info (12128): Elaborating entity "YUV422_to_444" for hierarchy "YUV422_to_444:u7"
Info (12128): Elaborating entity "YCbCr2RGB" for hierarchy "YCbCr2RGB:u8"
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(113): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(114): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(115): truncated value with size 32 to match size of target (20)
Info (12128): Elaborating entity "MAC_3" for hierarchy "YCbCr2RGB:u8|MAC_3:u0"
Info (12128): Elaborating entity "altmult_add" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component"
Info (12130): Elaborated megafunction instantiation "YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component"
Info (12133): Instantiated megafunction "YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "3"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "17"
    Info (12134): Parameter "width_result" = "27"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_gn74.tdf
    Info (12023): Found entity 1: mult_add_gn74
Info (12128): Elaborating entity "mult_add_gn74" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_4k91.tdf
    Info (12023): Found entity 1: ded_mult_4k91
Info (12128): Elaborating entity "ded_mult_4k91" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf
    Info (12023): Found entity 1: dffpipe_b3c
Info (12128): Elaborating entity "dffpipe_b3c" for hierarchy "YCbCr2RGB:u8|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_gn74:auto_generated|ded_mult_4k91:ded_mult1|dffpipe_b3c:pre_result"
Info (12128): Elaborating entity "buffer3" for hierarchy "buffer3:delayer"
Info (12128): Elaborating entity "intensityCalc" for hierarchy "intensityCalc:iFor[0].iCalc"
Info (12128): Elaborating entity "newPress" for hierarchy "newPress:n1"
Info (12128): Elaborating entity "edgedetectH" for hierarchy "edgedetectH:Horiz"
Info (12128): Elaborating entity "edgedetectV" for hierarchy "edgedetectV:Vert"
Info (12128): Elaborating entity "VGA_Ctrl" for hierarchy "VGA_Ctrl:u9"
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(72): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(75): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(76): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "Line_Buffer" for hierarchy "Line_Buffer:u10"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component"
Info (12130): Elaborated megafunction instantiation "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component"
Info (12133): Instantiated megafunction "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "1"
    Info (12134): Parameter "tap_distance" = "640"
    Info (12134): Parameter "width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_bi01.tdf
    Info (12023): Found entity 1: shift_taps_bi01
Info (12128): Elaborating entity "shift_taps_bi01" for hierarchy "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bi01:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hbd1.tdf
    Info (12023): Found entity 1: altsyncram_hbd1
Info (12128): Elaborating entity "altsyncram_hbd1" for hierarchy "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bi01:auto_generated|altsyncram_hbd1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t1g.tdf
    Info (12023): Found entity 1: cntr_t1g
Info (12128): Elaborating entity "cntr_t1g" for hierarchy "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bi01:auto_generated|cntr_t1g:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_1mc.tdf
    Info (12023): Found entity 1: cmpr_1mc
Info (12128): Elaborating entity "cmpr_1mc" for hierarchy "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bi01:auto_generated|cntr_t1g:cntr1|cmpr_1mc:cmpr6"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jhh.tdf
    Info (12023): Found entity 1: cntr_jhh
Info (12128): Elaborating entity "cntr_jhh" for hierarchy "Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_bi01:auto_generated|cntr_jhh:cntr3"
Info (12128): Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:u1"
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(78): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:u1|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u424.tdf
    Info (12023): Found entity 1: altsyncram_u424
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_n0d.tdf
    Info (12023): Found entity 1: mux_n0d
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_73g.tdf
    Info (12023): Found entity 1: decode_73g
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8ki.tdf
    Info (12023): Found entity 1: cntr_8ki
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_kkc.tdf
    Info (12023): Found entity 1: cmpr_kkc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gdj.tdf
    Info (12023): Found entity 1: cntr_gdj
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_aki.tdf
    Info (12023): Found entity 1: cntr_aki
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf
    Info (12023): Found entity 1: cmpr_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf
    Info (12023): Found entity 1: cntr_s6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf
    Info (12023): Found entity 1: cmpr_hkc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (13014): Ignored 80 buffer(s)
    Info (13019): Ignored 80 SOFT buffer(s)
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "buffer3:delayer|line1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 1280
        Info (286033): Parameter WIDTH set to 12
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "buffer3:delayer|line3_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 638
        Info (286033): Parameter WIDTH set to 36
Info (12130): Elaborated megafunction instantiation "buffer3:delayer|altshift_taps:line1_rtl_0"
Info (12133): Instantiated megafunction "buffer3:delayer|altshift_taps:line1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "1280"
    Info (12134): Parameter "WIDTH" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_70n.tdf
    Info (12023): Found entity 1: shift_taps_70n
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iu81.tdf
    Info (12023): Found entity 1: altsyncram_iu81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_f3g.tdf
    Info (12023): Found entity 1: cntr_f3g
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_2mc.tdf
    Info (12023): Found entity 1: cmpr_2mc
Info (12130): Elaborated megafunction instantiation "buffer3:delayer|altshift_taps:line3_rtl_0"
Info (12133): Instantiated megafunction "buffer3:delayer|altshift_taps:line3_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "638"
    Info (12134): Parameter "WIDTH" = "36"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_3vm.tdf
    Info (12023): Found entity 1: shift_taps_3vm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mr81.tdf
    Info (12023): Found entity 1: altsyncram_mr81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r1g.tdf
    Info (12023): Found entity 1: cntr_r1g
Warning (12241): 13 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "EEP_I2C_SDAT" has no driver
    Warning (13040): Bidir "ENET_MDIO" has no driver
    Warning (13040): Bidir "FS_DQ[0]" has no driver
    Warning (13040): Bidir "FS_DQ[1]" has no driver
    Warning (13040): Bidir "FS_DQ[2]" has no driver
    Warning (13040): Bidir "FS_DQ[3]" has no driver
    Warning (13040): Bidir "FS_DQ[4]" has no driver
    Warning (13040): Bidir "FS_DQ[5]" has no driver
    Warning (13040): Bidir "FS_DQ[6]" has no driver
    Warning (13040): Bidir "FS_DQ[7]" has no driver
    Warning (13040): Bidir "FS_DQ[8]" has no driver
    Warning (13040): Bidir "FS_DQ[9]" has no driver
    Warning (13040): Bidir "FS_DQ[10]" has no driver
    Warning (13040): Bidir "FS_DQ[11]" has no driver
    Warning (13040): Bidir "FS_DQ[12]" has no driver
    Warning (13040): Bidir "FS_DQ[13]" has no driver
    Warning (13040): Bidir "FS_DQ[14]" has no driver
    Warning (13040): Bidir "FS_DQ[15]" has no driver
    Warning (13040): Bidir "FS_DQ[16]" has no driver
    Warning (13040): Bidir "FS_DQ[17]" has no driver
    Warning (13040): Bidir "FS_DQ[18]" has no driver
    Warning (13040): Bidir "FS_DQ[19]" has no driver
    Warning (13040): Bidir "FS_DQ[20]" has no driver
    Warning (13040): Bidir "FS_DQ[21]" has no driver
    Warning (13040): Bidir "FS_DQ[22]" has no driver
    Warning (13040): Bidir "FS_DQ[23]" has no driver
    Warning (13040): Bidir "FS_DQ[24]" has no driver
    Warning (13040): Bidir "FS_DQ[25]" has no driver
    Warning (13040): Bidir "FS_DQ[26]" has no driver
    Warning (13040): Bidir "FS_DQ[27]" has no driver
    Warning (13040): Bidir "FS_DQ[28]" has no driver
    Warning (13040): Bidir "FS_DQ[29]" has no driver
    Warning (13040): Bidir "FS_DQ[30]" has no driver
    Warning (13040): Bidir "FS_DQ[31]" has no driver
    Warning (13040): Bidir "GPIO[0]" has no driver
    Warning (13040): Bidir "GPIO[1]" has no driver
    Warning (13040): Bidir "GPIO[2]" has no driver
    Warning (13040): Bidir "GPIO[3]" has no driver
    Warning (13040): Bidir "GPIO[4]" has no driver
    Warning (13040): Bidir "GPIO[5]" has no driver
    Warning (13040): Bidir "GPIO[6]" has no driver
    Warning (13040): Bidir "GPIO[7]" has no driver
    Warning (13040): Bidir "GPIO[8]" has no driver
    Warning (13040): Bidir "GPIO[9]" has no driver
    Warning (13040): Bidir "GPIO[10]" has no driver
    Warning (13040): Bidir "GPIO[11]" has no driver
    Warning (13040): Bidir "GPIO[12]" has no driver
    Warning (13040): Bidir "GPIO[13]" has no driver
    Warning (13040): Bidir "GPIO[14]" has no driver
    Warning (13040): Bidir "GPIO[15]" has no driver
    Warning (13040): Bidir "GPIO[16]" has no driver
    Warning (13040): Bidir "GPIO[17]" has no driver
    Warning (13040): Bidir "GPIO[18]" has no driver
    Warning (13040): Bidir "GPIO[19]" has no driver
    Warning (13040): Bidir "GPIO[20]" has no driver
    Warning (13040): Bidir "GPIO[21]" has no driver
    Warning (13040): Bidir "GPIO[22]" has no driver
    Warning (13040): Bidir "GPIO[23]" has no driver
    Warning (13040): Bidir "GPIO[24]" has no driver
    Warning (13040): Bidir "GPIO[25]" has no driver
    Warning (13040): Bidir "GPIO[26]" has no driver
    Warning (13040): Bidir "GPIO[27]" has no driver
    Warning (13040): Bidir "GPIO[28]" has no driver
    Warning (13040): Bidir "GPIO[29]" has no driver
    Warning (13040): Bidir "GPIO[30]" has no driver
    Warning (13040): Bidir "GPIO[31]" has no driver
    Warning (13040): Bidir "GPIO[32]" has no driver
    Warning (13040): Bidir "GPIO[33]" has no driver
    Warning (13040): Bidir "GPIO[34]" has no driver
    Warning (13040): Bidir "GPIO[35]" has no driver
    Warning (13040): Bidir "G_SENSOR_SDAT" has no driver
    Warning (13040): Bidir "HSMC_CLKOUT_N1" has no driver
    Warning (13040): Bidir "HSMC_CLKOUT_N2" has no driver
    Warning (13040): Bidir "HSMC_CLKOUT_P1" has no driver
    Warning (13040): Bidir "HSMC_CLKOUT_P2" has no driver
    Warning (13040): Bidir "HSMC_D[0]" has no driver
    Warning (13040): Bidir "HSMC_D[1]" has no driver
    Warning (13040): Bidir "HSMC_D[2]" has no driver
    Warning (13040): Bidir "HSMC_D[3]" has no driver
    Warning (13040): Bidir "HSMC_I2C_SDAT" has no driver
    Warning (13040): Bidir "HSMC_RX_D_N[0]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_N[1]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_N[2]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_N[3]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_N[4]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_N[5]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_N[6]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_N[7]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_N[8]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_N[9]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_N[10]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_N[11]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_N[12]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_N[13]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_N[14]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_N[15]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_N[16]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_P[0]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_P[1]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_P[2]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_P[3]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_P[4]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_P[5]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_P[6]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_P[7]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_P[8]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_P[9]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_P[10]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_P[11]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_P[12]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_P[13]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_P[14]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_P[15]" has no driver
    Warning (13040): Bidir "HSMC_RX_D_P[16]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_N[0]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_N[1]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_N[2]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_N[3]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_N[4]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_N[5]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_N[6]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_N[7]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_N[8]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_N[9]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_N[10]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_N[11]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_N[12]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_N[13]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_N[14]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_N[15]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_N[16]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_P[0]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_P[1]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_P[2]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_P[3]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_P[4]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_P[5]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_P[6]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_P[7]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_P[8]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_P[9]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_P[10]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_P[11]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_P[12]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_P[13]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_P[14]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_P[15]" has no driver
    Warning (13040): Bidir "HSMC_TX_D_P[16]" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "SSRAM_BE[0]" has no driver
    Warning (13040): Bidir "SSRAM_BE[1]" has no driver
    Warning (13040): Bidir "SSRAM_BE[2]" has no driver
    Warning (13040): Bidir "SSRAM_BE[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[16]" has no driver
    Warning (13040): Bidir "DRAM_DQ[17]" has no driver
    Warning (13040): Bidir "DRAM_DQ[18]" has no driver
    Warning (13040): Bidir "DRAM_DQ[19]" has no driver
    Warning (13040): Bidir "DRAM_DQ[20]" has no driver
    Warning (13040): Bidir "DRAM_DQ[21]" has no driver
    Warning (13040): Bidir "DRAM_DQ[22]" has no driver
    Warning (13040): Bidir "DRAM_DQ[23]" has no driver
    Warning (13040): Bidir "DRAM_DQ[24]" has no driver
    Warning (13040): Bidir "DRAM_DQ[25]" has no driver
    Warning (13040): Bidir "DRAM_DQ[26]" has no driver
    Warning (13040): Bidir "DRAM_DQ[27]" has no driver
    Warning (13040): Bidir "DRAM_DQ[28]" has no driver
    Warning (13040): Bidir "DRAM_DQ[29]" has no driver
    Warning (13040): Bidir "DRAM_DQ[30]" has no driver
    Warning (13040): Bidir "DRAM_DQ[31]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD1_ADDR[8]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD1_ADDR[8]~_emulated" and latch "Sdram_Control_4Port:u6|rRD1_ADDR[8]~latch"
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD1_ADDR[9]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD1_ADDR[9]~_emulated" and latch "Sdram_Control_4Port:u6|rRD1_ADDR[8]~latch"
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD2_ADDR[10]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD2_ADDR[10]~_emulated" and latch "Sdram_Control_4Port:u6|rRD1_ADDR[8]~latch"
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD1_ADDR[10]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD1_ADDR[10]~_emulated" and latch "Sdram_Control_4Port:u6|rRD1_ADDR[8]~latch"
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD2_ADDR[11]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD2_ADDR[11]~_emulated" and latch "Sdram_Control_4Port:u6|rRD2_ADDR[11]~latch"
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD2_ADDR[12]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD2_ADDR[12]~_emulated" and latch "Sdram_Control_4Port:u6|rRD2_ADDR[11]~latch"
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD1_ADDR[12]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD1_ADDR[12]~_emulated" and latch "Sdram_Control_4Port:u6|rRD1_ADDR[8]~latch"
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD2_ADDR[7]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD2_ADDR[7]~_emulated" and latch "Sdram_Control_4Port:u6|rRD2_ADDR[11]~latch"
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD1_ADDR[7]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD1_ADDR[7]~_emulated" and latch "Sdram_Control_4Port:u6|rRD2_ADDR[11]~latch"
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD2_ADDR[15]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD2_ADDR[15]~_emulated" and latch "Sdram_Control_4Port:u6|rRD2_ADDR[11]~latch"
    Warning (13310): Register "Sdram_Control_4Port:u6|rRD2_ADDR[16]" is converted into an equivalent circuit using register "Sdram_Control_4Port:u6|rRD2_ADDR[16]~_emulated" and latch "Sdram_Control_4Port:u6|rRD1_ADDR[8]~latch"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET_MDC" is stuck at GND
    Warning (13410): Pin "ENET_RST_N" is stuck at GND
    Warning (13410): Pin "ENET_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET_TX_ER" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "FL_RESET_N" is stuck at VCC
    Warning (13410): Pin "FS_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[22]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[23]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[24]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[25]" is stuck at GND
    Warning (13410): Pin "FS_ADDR[26]" is stuck at GND
    Warning (13410): Pin "G_SENSOR_SCLK" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "HSMC_CLKOUT0" is stuck at GND
    Warning (13410): Pin "HSMC_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "SSRAM_ADSC_N" is stuck at GND
    Warning (13410): Pin "SSRAM_ADSP_N" is stuck at GND
    Warning (13410): Pin "SSRAM_ADV_N" is stuck at GND
    Warning (13410): Pin "SSRAM_CLK" is stuck at GND
    Warning (13410): Pin "SSRAM_GW_N" is stuck at GND
    Warning (13410): Pin "SSRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SSRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SSRAM0_CE_N" is stuck at GND
    Warning (13410): Pin "SSRAM1_CE_N" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at VCC
    Warning (13410): Pin "UART_RTS" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 39 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ALTSYNCRAM"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 31 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a0" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a1" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a2" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a3" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a4" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a5" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a6" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a7" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a8" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a9" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a10" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a11" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a12" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a13" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a14" has a port clk0 that is stuck at GND
Warning (15400): WYSIWYG primitive "Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_dmq1:auto_generated|altsyncram_lj51:fifo_ram|ram_block11a15" has a port clk0 that is stuck at GND
Warning (21074): Design contains 27 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "ENET_INT_N"
    Warning (15610): No output dependent on input pin "ENET_LINK100"
    Warning (15610): No output dependent on input pin "ENET_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET_RX_COL"
    Warning (15610): No output dependent on input pin "ENET_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET_RX_DV"
    Warning (15610): No output dependent on input pin "ENET_RX_ER"
    Warning (15610): No output dependent on input pin "ENET_TX_CLK"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "G_SENSOR_INT1"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN0"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_N1"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_N2"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P1"
    Warning (15610): No output dependent on input pin "HSMC_CLKIN_P2"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "UART_CTS"
    Warning (15610): No output dependent on input pin "UART_RXD"
Info (21057): Implemented 3556 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 63 input pins
    Info (21059): Implemented 201 output pins
    Info (21060): Implemented 199 bidirectional pins
    Info (21061): Implemented 2914 logic cells
    Info (21064): Implemented 159 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 18 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 401 warnings
    Info: Peak virtual memory: 783 megabytes
    Info: Processing ended: Wed Apr 16 16:58:08 2014
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:34


