=====
SETUP
0.028
18.439
18.467
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s2
8.253
8.706
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
9.917
10.370
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
11.039
11.410
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
11.841
12.212
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s0
12.638
13.193
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s
13.193
13.296
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s14
14.573
15.090
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s5
15.487
15.858
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s9
16.518
17.088
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s3
17.262
17.715
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s0
17.869
18.439
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0
18.439
=====
SETUP
0.113
18.355
18.467
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s2
8.253
8.706
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
9.917
10.370
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
11.039
11.410
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
11.841
12.212
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s0
12.638
13.193
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s
13.193
13.296
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s14
14.573
15.090
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s5
15.487
15.858
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s9
16.518
17.088
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s3
17.262
17.811
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s0
17.984
18.355
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_0_s0
18.355
=====
SETUP
0.289
18.179
18.467
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s2
8.253
8.706
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
9.917
10.370
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
11.039
11.410
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
11.841
12.212
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s0
12.638
13.193
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s
13.193
13.296
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s14
14.573
15.090
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s5
15.487
15.858
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s5
16.121
16.691
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s9
16.865
17.435
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s2
17.609
18.179
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_2_s0
18.179
=====
SETUP
0.488
17.980
18.467
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_text12/w_logical_vram_addr_nam_11_s2
8.253
8.706
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
9.917
10.370
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
11.039
11.410
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
11.841
12.212
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s0
12.638
13.193
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_0_s
13.193
13.296
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s14
14.573
15.090
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s5
15.487
15.858
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s5
16.121
16.691
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s9
16.865
17.435
u_v9958/u_v9958_core/u_vdp_color_decoder/n216_s2
17.609
17.980
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_3_s0
17.980
=====
SETUP
1.292
17.175
18.467
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.115
9.670
u_v9958/u_v9958_core/u_vdp_command/n312_s3
10.136
10.653
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.762
12.311
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.311
12.347
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.347
12.382
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.382
12.417
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.417
12.452
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.452
12.487
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
13.128
13.590
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
13.764
14.135
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.139
14.592
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
15.503
16.052
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
16.054
16.603
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0
17.175
=====
SETUP
1.315
17.152
18.467
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.115
9.670
u_v9958/u_v9958_core/u_vdp_command/n312_s3
10.136
10.653
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.762
12.311
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.311
12.347
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.347
12.382
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.382
12.417
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.417
12.452
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.452
12.487
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
13.128
13.590
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
13.764
14.135
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.139
14.592
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
15.503
16.052
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.054
16.603
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
17.152
=====
SETUP
1.315
17.152
18.467
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.115
9.670
u_v9958/u_v9958_core/u_vdp_command/n312_s3
10.136
10.653
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.762
12.311
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.311
12.347
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.347
12.382
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.382
12.417
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.417
12.452
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.452
12.487
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
13.128
13.590
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
13.764
14.135
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.139
14.592
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
15.503
16.052
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.054
16.603
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0
17.152
=====
SETUP
1.316
17.152
18.467
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.115
9.670
u_v9958/u_v9958_core/u_vdp_command/n312_s3
10.136
10.653
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.762
12.311
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.311
12.347
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.347
12.382
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.382
12.417
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.417
12.452
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.452
12.487
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
13.128
13.590
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
13.764
14.135
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.139
14.592
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
15.503
16.052
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.054
16.603
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0
17.152
=====
SETUP
1.319
17.148
18.467
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.115
9.670
u_v9958/u_v9958_core/u_vdp_command/n312_s3
10.136
10.653
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.762
12.311
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.311
12.347
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.347
12.382
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.382
12.417
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.417
12.452
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.452
12.487
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
13.128
13.590
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
13.764
14.135
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.139
14.592
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
15.503
16.052
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.054
16.603
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0
17.148
=====
SETUP
1.340
17.127
18.467
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.115
9.670
u_v9958/u_v9958_core/u_vdp_command/n312_s3
10.136
10.653
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.762
12.311
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.311
12.347
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.347
12.382
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.382
12.417
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.417
12.452
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.452
12.487
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
13.128
13.590
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
13.764
14.135
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.139
14.592
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
15.503
16.052
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.054
16.603
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0
17.127
=====
SETUP
1.340
17.127
18.467
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.115
9.670
u_v9958/u_v9958_core/u_vdp_command/n312_s3
10.136
10.653
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.762
12.311
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.311
12.347
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.347
12.382
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.382
12.417
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.417
12.452
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.452
12.487
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
13.128
13.590
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
13.764
14.135
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.139
14.592
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
15.503
16.052
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.054
16.603
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0
17.127
=====
SETUP
1.340
17.127
18.467
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.115
9.670
u_v9958/u_v9958_core/u_vdp_command/n312_s3
10.136
10.653
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.762
12.311
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.311
12.347
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.347
12.382
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.382
12.417
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.417
12.452
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.452
12.487
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
13.128
13.590
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
13.764
14.135
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.139
14.592
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
15.503
16.052
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.054
16.603
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0
17.127
=====
SETUP
1.340
17.127
18.467
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.115
9.670
u_v9958/u_v9958_core/u_vdp_command/n312_s3
10.136
10.653
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.762
12.311
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.311
12.347
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.347
12.382
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.382
12.417
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.417
12.452
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.452
12.487
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
13.128
13.590
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
13.764
14.135
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.139
14.592
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
15.503
16.052
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.054
16.603
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0
17.127
=====
SETUP
1.499
16.968
18.467
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.115
9.670
u_v9958/u_v9958_core/u_vdp_command/n312_s3
10.136
10.653
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.762
12.311
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.311
12.347
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.347
12.382
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.382
12.417
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.417
12.452
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.452
12.487
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
13.128
13.590
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
13.764
14.135
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.139
14.592
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
15.503
16.052
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.054
16.603
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0
16.968
=====
SETUP
1.499
16.968
18.467
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.115
9.670
u_v9958/u_v9958_core/u_vdp_command/n312_s3
10.136
10.653
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.762
12.311
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.311
12.347
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.347
12.382
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.382
12.417
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.417
12.452
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.452
12.487
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
13.128
13.590
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
13.764
14.135
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
14.139
14.592
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
15.503
16.052
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.054
16.603
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0
16.968
=====
SETUP
2.153
16.314
18.467
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.115
9.670
u_v9958/u_v9958_core/u_vdp_command/n1786_s2
10.640
11.195
u_v9958/u_v9958_core/u_vdp_color_bus/n802_s16
11.903
12.458
u_v9958/u_v9958_core/u_vdp_color_bus/n803_s8
13.129
13.646
u_v9958/u_v9958_core/u_vdp_color_bus/n814_s4
14.339
14.894
u_v9958/u_v9958_core/u_vdp_color_bus/n814_s2
15.744
16.314
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_4_s0
16.314
=====
SETUP
2.158
16.310
18.467
u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/ff_local_dot_counter_x_8_s3
9.098
9.551
u_v9958/u_v9958_core/u_vdp_color_bus/n775_s6
10.045
10.498
u_v9958/u_v9958_core/u_vdp_color_bus/n1472_s6
11.172
11.625
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s5
12.303
12.820
u_v9958/u_v9958_core/u_vdp_color_bus/n816_s3
14.101
14.656
u_v9958/u_v9958_core/u_vdp_color_bus/n816_s2
15.761
16.310
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_2_s0
16.310
=====
SETUP
2.184
16.283
18.467
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.115
9.670
u_v9958/u_v9958_core/u_vdp_command/n312_s3
10.136
10.653
u_v9958/u_v9958_core/u_vdp_command/n704_s0
11.762
12.311
u_v9958/u_v9958_core/u_vdp_command/n705_s0
12.311
12.347
u_v9958/u_v9958_core/u_vdp_command/n706_s0
12.347
12.382
u_v9958/u_v9958_core/u_vdp_command/n707_s0
12.382
12.417
u_v9958/u_v9958_core/u_vdp_command/n708_s0
12.417
12.452
u_v9958/u_v9958_core/u_vdp_command/n709_s0
12.452
12.487
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s11
13.128
13.581
u_v9958/u_v9958_core/u_vdp_command/n1790_s13
14.075
14.446
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
14.616
14.987
u_v9958/u_v9958_core/u_vdp_command/n1790_s9
14.992
15.541
u_v9958/u_v9958_core/u_vdp_command/n1790_s15
15.713
16.283
u_v9958/u_v9958_core/u_vdp_command/ff_state_0_s0
16.283
=====
SETUP
2.311
16.156
18.467
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n190_s5
8.759
9.276
u_v9958/u_v9958_core/u_vdp_command/n190_s6
9.537
9.990
u_v9958/u_v9958_core/u_vdp_command/n190_s0
10.927
11.497
u_v9958/u_v9958_core/u_vdp_command/n217_s0
11.500
11.953
u_v9958/u_v9958_core/u_vdp_command/n724_s
13.034
13.405
u_v9958/u_v9958_core/u_vdp_command/n723_s
13.405
13.441
u_v9958/u_v9958_core/u_vdp_command/n722_s
13.441
13.476
u_v9958/u_v9958_core/u_vdp_command/n721_s
13.476
13.511
u_v9958/u_v9958_core/u_vdp_command/n720_s
13.511
13.546
u_v9958/u_v9958_core/u_vdp_command/n719_s
13.546
14.016
u_v9958/u_v9958_core/u_vdp_command/n1557_s30
14.429
14.978
u_v9958/u_v9958_core/u_vdp_command/n1557_s27
15.151
15.613
u_v9958/u_v9958_core/u_vdp_command/n1557_s31
15.785
16.156
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0
16.156
=====
SETUP
2.535
15.932
18.467
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n190_s5
8.759
9.276
u_v9958/u_v9958_core/u_vdp_command/n190_s6
9.537
9.990
u_v9958/u_v9958_core/u_vdp_command/n190_s0
10.927
11.497
u_v9958/u_v9958_core/u_vdp_command/n217_s0
11.500
11.953
u_v9958/u_v9958_core/u_vdp_command/n724_s
13.034
13.405
u_v9958/u_v9958_core/u_vdp_command/n723_s
13.405
13.441
u_v9958/u_v9958_core/u_vdp_command/n722_s
13.441
13.476
u_v9958/u_v9958_core/u_vdp_command/n721_s
13.476
13.511
u_v9958/u_v9958_core/u_vdp_command/n720_s
13.511
13.546
u_v9958/u_v9958_core/u_vdp_command/n719_s
13.546
13.581
u_v9958/u_v9958_core/u_vdp_command/n718_s
13.581
14.051
u_v9958/u_v9958_core/u_vdp_command/n1556_s27
14.448
14.965
u_v9958/u_v9958_core/u_vdp_command/n1556_s25
15.362
15.932
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0
15.932
=====
SETUP
2.545
15.922
18.467
u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic123m/n621_s1
9.344
9.715
u_v9958/u_v9958_core/u_vdp_graphic4567/w_pix_5_s0
10.421
10.976
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_y_2_s
11.409
11.780
u_v9958/u_v9958_core/u_vdp_graphic4567/n702_s
12.585
13.134
u_v9958/u_v9958_core/u_vdp_graphic4567/n701_s
13.134
13.604
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_4_s4
13.788
14.241
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_5_s3
14.652
15.201
u_v9958/u_v9958_core/u_vdp_graphic4567/w_b_5_s2
15.373
15.922
u_v9958/u_v9958_core/u_vdp_graphic4567/p_yjk_b_5_s0
15.922
=====
SETUP
2.550
15.917
18.467
u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/ff_local_dot_counter_x_8_s3
9.098
9.551
u_v9958/u_v9958_core/u_vdp_color_bus/n775_s6
10.045
10.498
u_v9958/u_v9958_core/u_vdp_color_bus/n1472_s6
11.172
11.625
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s5
12.303
12.820
u_v9958/u_v9958_core/u_vdp_color_bus/n806_s3
13.858
14.413
u_v9958/u_v9958_core/u_vdp_color_bus/n806_s2
15.368
15.917
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_12_s0
15.917
=====
SETUP
2.562
15.906
18.467
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.115
9.670
u_v9958/u_v9958_core/u_vdp_command/n1786_s2
10.640
11.195
u_v9958/u_v9958_core/u_vdp_color_bus/n802_s16
11.903
12.458
u_v9958/u_v9958_core/u_vdp_color_bus/n803_s8
13.129
13.646
u_v9958/u_v9958_core/u_vdp_color_bus/n813_s4
14.334
14.851
u_v9958/u_v9958_core/u_vdp_color_bus/n813_s2
15.535
15.906
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_5_s0
15.906
=====
SETUP
2.572
15.895
18.467
u_v9958/u_v9958_core/u_vdp_register/reg_r0_disp_mode_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n313_s2
9.115
9.670
u_v9958/u_v9958_core/u_vdp_command/n1786_s2
10.640
11.195
u_v9958/u_v9958_core/u_vdp_color_bus/n802_s16
11.903
12.458
u_v9958/u_v9958_core/u_vdp_color_bus/n803_s8
13.129
13.646
u_v9958/u_v9958_core/u_vdp_color_bus/n805_s3
14.339
14.856
u_v9958/u_v9958_core/u_vdp_color_bus/n805_s2
15.346
15.895
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_13_s0
15.895
=====
SETUP
2.578
15.889
18.467
u_v9958/u_v9958_core/u_vdp_ssg/ff_eightdotstate_2_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_graphic4567/ff_local_dot_counter_x_8_s3
9.098
9.551
u_v9958/u_v9958_core/u_vdp_color_bus/n775_s6
10.045
10.498
u_v9958/u_v9958_core/u_vdp_color_bus/n1472_s6
11.172
11.625
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s5
12.303
12.820
u_v9958/u_v9958_core/u_vdp_color_bus/n803_s3
13.858
14.413
u_v9958/u_v9958_core/u_vdp_color_bus/n803_s2
15.340
15.889
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_15_s0
15.889
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
6.369
=====
HOLD
0.076
6.493
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.493
=====
HOLD
0.202
6.619
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.619
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.631
=====
HOLD
0.337
6.754
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_2_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.754
=====
HOLD
0.344
6.631
6.286
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_address_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.631
=====
HOLD
0.344
6.631
6.286
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_address_1_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.631
=====
HOLD
0.344
6.631
6.286
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_address_0_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.631
=====
HOLD
0.347
6.765
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.765
=====
HOLD
0.349
6.766
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_12_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.766
=====
HOLD
0.356
6.643
6.286
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_address_7_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
6.643
=====
HOLD
0.356
6.643
6.286
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_address_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
6.643
=====
HOLD
0.363
6.780
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.780
=====
HOLD
0.363
6.780
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.780
=====
HOLD
0.363
6.780
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.780
=====
HOLD
0.363
6.780
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.780
=====
HOLD
0.363
6.780
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.780
