set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {gates.vho gates_vhd.sdo}}
	{{"Fast Model"} {gates_fast.vho gates_vhd_fast.sdo}}
}
