
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 130651                       # Simulator instruction rate (inst/s)
host_mem_usage                              134386828                       # Number of bytes of host memory used
host_op_rate                                   151879                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 71321.98                       # Real time elapsed on the host
host_tick_rate                               28501073                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  9318272598                       # Number of instructions simulated
sim_ops                                   10832330337                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.032753                       # Number of seconds simulated
sim_ticks                                2032753086429                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   549                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          409                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           790                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     43.837917                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       610227846                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups   1392009204                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1134170                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted   1254292720                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     36819257                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     36824784                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         5527                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups      1572428496                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS       117460468                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        2812157466                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       2625084453                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1132898                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches         1559814796                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     513782100                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     80906211                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     30114390                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   7318272597                       # Number of instructions committed
system.switch_cpus.commit.committedOps     8514893937                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   4870388054                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.748299                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.649812                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   2649118777     54.39%     54.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    585650117     12.02%     66.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    481568286      9.89%     76.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3    121094598      2.49%     78.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    308717403      6.34%     85.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     74921273      1.54%     86.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     65657823      1.35%     88.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     69877677      1.43%     89.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    513782100     10.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4870388054                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls    117159675                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        7586381744                       # Number of committed integer instructions.
system.switch_cpus.commit.loads            1654441060                       # Number of loads committed
system.switch_cpus.commit.membars            89894265                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   5275083616     61.95%     61.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    332602017      3.91%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1654441060     19.43%     85.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite   1252767244     14.71%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   8514893937                       # Class of committed instruction
system.switch_cpus.commit.refs             2907208304                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         138229113                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          7318272597                       # Number of Instructions Simulated
system.switch_cpus.committedOps            8514893937                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.666101                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.666101                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    2971213294                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1277                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    609526673                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     8562921865                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        538269772                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles        1087388646                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1186078                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          1580                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     276649737                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches          1572428496                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines        1008387714                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            3864262647                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         34841                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           49                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             7375619927                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         2374700                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.322569                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles   1009257485                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    764507571                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.513038                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4874707534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.760021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.834182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3142682881     64.47%     64.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        232091442      4.76%     69.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        154109398      3.16%     72.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        246077933      5.05%     77.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        188509740      3.87%     81.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        101266928      2.08%     83.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        196966146      4.04%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         45151241      0.93%     88.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        567851825     11.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4874707534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                     107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1695369                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches       1561720789                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.762749                       # Inst execution rate
system.switch_cpus.iew.exec_refs           2975108297                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores         1254348985                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       128614830                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts    1660050159                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     81188227                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         7983                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts   1256817641                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   8544990913                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts    1720759312                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1228377                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    8592886808                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        9634562                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     147805241                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1186078                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     157700060                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           63                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    311470010                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         4606                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        78545                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     62938757                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      5609081                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      4050370                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        78545                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         8001                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      1687368                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        8255146540                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            8528160831                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.573174                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        4731633522                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.749471                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             8528555014                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads      10508034889                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      6101676847                       # number of integer regfile writes
system.switch_cpus.ipc                       1.501274                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.501274                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    5285673109     61.50%     61.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    332633658      3.87%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1721066094     20.03%     85.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite   1254742322     14.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     8594115186                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt           129331636                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015049                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        16113975     12.46%     12.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult       17978308     13.90%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     26.36% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       37904148     29.31%     55.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      57335205     44.33%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     8522176233                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  21798824418                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   8389908998                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   8436742533                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         8463802685                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        8594115186                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     81188228                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     30096861                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        18649                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       282017                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     26495062                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4874707534                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.763001                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.078915                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   2024125293     41.52%     41.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    869401637     17.83%     59.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    519602641     10.66%     70.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    383427326      7.87%     77.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    374053200      7.67%     85.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    390038622      8.00%     93.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    169939065      3.49%     97.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     83772011      1.72%     98.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     60347739      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4874707534                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.763001                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      201270589                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    393463772                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    138251833                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    138423511                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     62838044                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     71231376                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads   1660050159                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores   1256817641                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      9043254561                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      323622648                       # number of misc regfile writes
system.switch_cpus.numCycles               4874707641                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       372760014                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    8919084932                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      262740379                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        655971661                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       46248626                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         52875                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups   13719482185                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     8553244026                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   8960094271                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles        1237511468                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      115232878                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1186078                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     606190866                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         41009230                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups  10473982334                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   2001087437                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     99451832                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts        1622546984                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     81189319                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     92224055                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads          12901607144                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         17094337297                       # The number of ROB writes
system.switch_cpus.timesIdled                       6                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         92169694                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        46082139                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          550                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     28875734                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     57751468                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              6                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                381                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          313                       # Transaction distribution
system.membus.trans_dist::CleanEvict               96                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           381                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port          578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port          593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port        44800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port        44032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        88832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   88832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               381                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     381    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 381                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1900519                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1757495                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3610804                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          28874636                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     27091827                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           34                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1784288                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1098                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1098                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            34                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28874602                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     86627100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              86627202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   7163803392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7163812096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             415                       # Total snoops (count)
system.tol2bus.snoopTraffic                     40064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         28876149                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000019                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004388                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               28875593    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    556      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           28876149                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        69271064220                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       60205834500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             70890                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data        21632                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             23552                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks        21248                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          21248                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data          169                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                184                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks          166                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total               166                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst          945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data        10642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total                11586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst          945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total             945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks         10453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total               10453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks         10453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst          945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data        10642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total               22039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples       332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        30.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples       334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     1.853526830296                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds           17                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds           17                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             522842                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState               291                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                        184                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                       166                       # Number of write requests accepted
system.mem_ctrls0.readBursts                      368                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                     332                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0               18                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               38                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               38                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                6                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               14                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               34                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               30                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                2                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               28                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              52                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               4                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              20                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              46                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              24                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0               12                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1               10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2               20                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3               10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4               11                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5               10                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6               18                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7               14                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8               26                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               50                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              44                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               6                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              12                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13              22                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              38                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               4                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.50                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                     6812518                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                   1820000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat               13637518                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    18715.71                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               37465.71                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                     188                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                    200                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                51.65                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               60.24                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                  368                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                 332                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                    175                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    176                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      6                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    17                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    17                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                    17                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                    17                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                    17                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                    17                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                    18                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                    19                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                    19                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                    20                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                    19                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                    17                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                    17                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                    17                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                    17                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                    17                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                    17                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                    17                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples          283                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   151.745583                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   138.679386                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    87.742646                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127           17      6.01%      6.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191          225     79.51%     85.51% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255            7      2.47%     87.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319           19      6.71%     94.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383            3      1.06%     95.76% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447            6      2.12%     97.88% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511            1      0.35%     98.23% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            2      0.71%     98.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::576-639            1      0.35%     99.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-831            2      0.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total          283                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples           17                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     20.470588                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    18.460295                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     9.124950                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::6-7              1      5.88%      5.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11            1      5.88%     11.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13            1      5.88%     17.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15            4     23.53%     41.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19            1      5.88%     47.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21            2     11.76%     58.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23            2     11.76%     70.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29            1      5.88%     76.47% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31            1      5.88%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33            1      5.88%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37            2     11.76%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           17                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples           17                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.058824                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.044148                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.747545                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16               1      5.88%      5.88% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18              14     82.35%     88.24% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      5.88%     94.12% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               1      5.88%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           17                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM                 23296                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    256                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  19648                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                  23552                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys               21248                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1968764379168                       # Total gap between requests
system.mem_ctrls0.avgGap                 5625041083.34                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         1920                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data        21376                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks        19648                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 944.531833609424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 10515.787747518258                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 9665.709097269775                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           30                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data          338                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks          332                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1391818                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data     12245700                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 27208968632332                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     46393.93                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     36229.88                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 81954724796.18                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   55.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy             1078140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy              573045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy            1313760                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy           1054440                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     29470740210                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    755757972000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      945696181755                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       465.229244                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1964533263700                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT    341882729                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy              942480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy              500940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy            1285200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy            548100                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     29474157360                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    755756834880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      945697719120                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       465.230000                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 1964525780178                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT    349366251                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data        22912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             25216                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks        18816                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          18816                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data          179                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total                197                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks          147                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total               147                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data        11271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total                12405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks          9256                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total                9256                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks          9256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data        11271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total               21661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples       294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples       356.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     2.036290433466                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds           15                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds           15                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             522869                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState               258                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                        197                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                       147                       # Number of write requests accepted
system.mem_ctrls1.readBursts                      394                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                     294                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0               12                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               34                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               42                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               10                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               42                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               34                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                6                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               30                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              44                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              14                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              38                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              36                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              26                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              14                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0               12                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1               12                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2               16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4               12                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5               10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6               12                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8               20                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               54                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              38                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              12                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               6                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13              23                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              28                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               2                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.28                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                     7712848                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                   1960000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat               15062848                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    19675.63                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               38425.63                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                     198                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                    189                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.51                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               64.29                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                  394                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                 294                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                    189                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    189                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      6                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                    15                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                    15                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                    16                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                    16                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                    16                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                    16                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                    15                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                    15                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                    15                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                    15                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                    15                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                    15                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                    16                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                    17                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                    16                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                    15                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                    15                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                    15                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples          278                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   153.093525                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   142.639457                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    74.590859                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127            7      2.52%      2.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191          226     81.29%     83.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255           11      3.96%     87.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319           19      6.83%     94.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-383            3      1.08%     95.68% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447            7      2.52%     98.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::448-511            2      0.72%     98.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575            2      0.72%     99.64% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-703            1      0.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total          278                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples           15                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     25.600000                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    24.079426                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     8.724350                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13            2     13.33%     13.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19            1      6.67%     20.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21            3     20.00%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25            2     13.33%     53.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29            1      6.67%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31            2     13.33%     73.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35            1      6.67%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37            2     13.33%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-41            1      6.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           15                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples           15                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.200000                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.177274                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.941124                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               1      6.67%      6.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              11     73.33%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      6.67%     86.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20               2     13.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           15                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM                 25088                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    128                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  17472                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                  25216                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys               18816                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1942886638941                       # Total gap between requests
system.mem_ctrls1.avgGap                 5647926275.99                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data        22784                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks        17472                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1133.438200331309                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 11208.444425498503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 8595.239685845761                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data          358                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks          294                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1382456                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data     13680392                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 31380773059332                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     38401.56                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     38213.39                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 106737323331.06                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   56.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy             1106700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy              588225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy            1485120                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy            955260                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     29504267040                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    755731467360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      945703319865                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       465.232756                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1964459603311                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT    415543118                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy              878220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy              466785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy            1313760                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy            469800                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     29485650270                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    755747061600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      945699290595                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       465.230773                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 1964500554024                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT    374592405                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data     28875352                       # number of demand (read+write) hits
system.l2.demand_hits::total                 28875353                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data     28875352                       # number of overall hits
system.l2.overall_hits::total                28875353                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data          348                       # number of demand (read+write) misses
system.l2.demand_misses::total                    381                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           33                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data          348                       # number of overall misses
system.l2.overall_misses::total                   381                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3069954                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     30714969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         33784923                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3069954                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     30714969                       # number of overall miss cycles
system.l2.overall_miss_latency::total        33784923                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     28875700                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             28875734                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     28875700                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            28875734                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.000012                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000013                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.000012                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000013                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 93028.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 88261.405172                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88674.338583                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 93028.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88261.405172                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88674.338583                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 313                       # number of writebacks
system.l2.writebacks::total                       313                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data          348                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               381                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          348                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              381                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2787314                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     27734636                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     30521950                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2787314                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     27734636                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     30521950                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.000012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000013                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.000012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000013                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 84464.060606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 79697.229885                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80110.104987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 84464.060606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 79697.229885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80110.104987                       # average overall mshr miss latency
system.l2.replacements                            415                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     27091514                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         27091514                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     27091514                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     27091514                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           34                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               34                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           34                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           34                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data         1098                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1098                       # number of ReadExReq hits
system.l2.ReadExReq_accesses::.switch_cpus.data         1098                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1098                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3069954                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3069954                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             34                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.970588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.970588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 93028.909091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93028.909091                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           33                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2787314                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2787314                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.970588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.970588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 84464.060606                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84464.060606                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data     28874254                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          28874254                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          348                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             348                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     30714969                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     30714969                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     28874602                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28874602                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.000012                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000012                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88261.405172                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88261.405172                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          348                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          348                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     27734636                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     27734636                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.000012                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 79697.229885                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79697.229885                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                    70189002                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      8607                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   8154.874172                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     102.696988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        61.475985                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7714.106018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    32.978901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   280.742106                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.012536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.941663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.034270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         8192                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 924015103                       # Number of tag accesses
system.l2.tags.data_accesses                924015103                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967246913571                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2032753086429                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099731                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   1008387660                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       3010487391                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099731                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   1008387660                       # number of overall hits
system.cpu.icache.overall_hits::total      3010487391                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          834                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           54                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            888                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          834                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           54                       # number of overall misses
system.cpu.icache.overall_misses::total           888                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4432293                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4432293                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4432293                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4432293                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   1008387714                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   3010488279                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   1008387714                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   3010488279                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 82079.500000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4991.320946                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 82079.500000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4991.320946                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          145                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    48.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          244                       # number of writebacks
system.cpu.icache.writebacks::total               244                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           20                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           34                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3125832                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3125832                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3125832                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3125832                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 91936.235294                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91936.235294                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 91936.235294                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91936.235294                       # average overall mshr miss latency
system.cpu.icache.replacements                    244                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099731                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   1008387660                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      3010487391                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          834                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           54                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           888                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4432293                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4432293                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   1008387714                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   3010488279                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 82079.500000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4991.320946                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3125832                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3125832                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 91936.235294                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91936.235294                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.926985                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          3010488259                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               868                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3468304.445853                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   600.903415                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    23.023571                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.962986                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.036897                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      117409043749                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     117409043749                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    713784230                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   2340455545                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       3054239775                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    713784230                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   2340455545                       # number of overall hits
system.cpu.dcache.overall_hits::total      3054239775                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9763153                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data    107466211                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      117229364                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9763153                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data    107466211                       # number of overall misses
system.cpu.dcache.overall_misses::total     117229364                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 1265059036155                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1265059036155                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 1265059036155                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1265059036155                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    723547383                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   2447921756                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   3171469139                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    723547383                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   2447921756                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   3171469139                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013493                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.043901                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.036964                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013493                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.043901                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.036964                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 11771.691068                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 10791.315358                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 11771.691068                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 10791.315358                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          812                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                66                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.303030                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     36470264                       # number of writebacks
system.cpu.dcache.writebacks::total          36470264                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     78591060                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     78591060                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     78591060                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     78591060                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     28875151                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     28875151                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     28875151                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     28875151                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 294794209350                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 294794209350                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 294794209350                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 294794209350                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011796                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009105                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011796                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009105                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 10209.269879                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10209.269879                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 10209.269879                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 10209.269879                       # average overall mshr miss latency
system.cpu.dcache.replacements               38638756                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    395638914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data   1168598355                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1564237269                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6219262                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data    107461819                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     113681081                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 1265006839431                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1265006839431                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    401858176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data   1276060174                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1677918350                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015476                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.084214                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.067751                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 11771.686458                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11127.681302                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     78587766                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     78587766                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     28874053                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     28874053                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 294783219732                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 294783219732                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022628                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017208                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 10209.277504                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10209.277504                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    318145316                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data   1171857190                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total     1490002506                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3543891                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4392                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3548283                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     52196724                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     52196724                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321689207                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data   1171861582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total   1493550789                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002376                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 11884.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    14.710417                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         3294                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3294                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1098                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1098                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     10989618                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10989618                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 10008.759563                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10008.759563                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18839368                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     80905123                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     99744491                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          159                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data         1097                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1256                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     13037088                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     13037088                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18839527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     80906220                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     99745747                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000013                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 11884.309936                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 10379.847134                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          548                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          548                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          549                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          549                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      5952258                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      5952258                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        10842                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10842                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18839527                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     80905662                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     99745189                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18839527                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     80905662                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     99745189                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999542                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          3292368467                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          38639012                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             85.208402                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.772717                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   138.226825                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.460050                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.539949                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses      107909361412                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses     107909361412                       # Number of data accesses

---------- End Simulation Statistics   ----------
