
UV_brush_holder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003dac  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08003e6c  08003e6c  00013e6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ec8  08003ec8  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08003ec8  08003ec8  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003ec8  08003ec8  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ec8  08003ec8  00013ec8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003ecc  08003ecc  00013ecc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08003ed0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000011c  20000004  08003ed4  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000120  08003ed4  00020120  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000092c5  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001915  00000000  00000000  000292f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a78  00000000  00000000  0002ac08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000990  00000000  00000000  0002b680  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000114f6  00000000  00000000  0002c010  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000891f  00000000  00000000  0003d506  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006dbce  00000000  00000000  00045e25  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b39f3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002640  00000000  00000000  000b3a70  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000004 	.word	0x20000004
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003e54 	.word	0x08003e54

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000008 	.word	0x20000008
 8000104:	08003e54 	.word	0x08003e54

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_f2uiz>:
 8000220:	219e      	movs	r1, #158	; 0x9e
 8000222:	b510      	push	{r4, lr}
 8000224:	05c9      	lsls	r1, r1, #23
 8000226:	1c04      	adds	r4, r0, #0
 8000228:	f000 fdb8 	bl	8000d9c <__aeabi_fcmpge>
 800022c:	2800      	cmp	r0, #0
 800022e:	d103      	bne.n	8000238 <__aeabi_f2uiz+0x18>
 8000230:	1c20      	adds	r0, r4, #0
 8000232:	f000 f9d1 	bl	80005d8 <__aeabi_f2iz>
 8000236:	bd10      	pop	{r4, pc}
 8000238:	219e      	movs	r1, #158	; 0x9e
 800023a:	1c20      	adds	r0, r4, #0
 800023c:	05c9      	lsls	r1, r1, #23
 800023e:	f000 f807 	bl	8000250 <__aeabi_fsub>
 8000242:	f000 f9c9 	bl	80005d8 <__aeabi_f2iz>
 8000246:	2380      	movs	r3, #128	; 0x80
 8000248:	061b      	lsls	r3, r3, #24
 800024a:	469c      	mov	ip, r3
 800024c:	4460      	add	r0, ip
 800024e:	e7f2      	b.n	8000236 <__aeabi_f2uiz+0x16>

08000250 <__aeabi_fsub>:
 8000250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000252:	4647      	mov	r7, r8
 8000254:	46ce      	mov	lr, r9
 8000256:	0044      	lsls	r4, r0, #1
 8000258:	0fc2      	lsrs	r2, r0, #31
 800025a:	b580      	push	{r7, lr}
 800025c:	0247      	lsls	r7, r0, #9
 800025e:	0248      	lsls	r0, r1, #9
 8000260:	0a40      	lsrs	r0, r0, #9
 8000262:	4684      	mov	ip, r0
 8000264:	4666      	mov	r6, ip
 8000266:	0048      	lsls	r0, r1, #1
 8000268:	0a7f      	lsrs	r7, r7, #9
 800026a:	0e24      	lsrs	r4, r4, #24
 800026c:	00f6      	lsls	r6, r6, #3
 800026e:	0025      	movs	r5, r4
 8000270:	4690      	mov	r8, r2
 8000272:	00fb      	lsls	r3, r7, #3
 8000274:	0e00      	lsrs	r0, r0, #24
 8000276:	0fc9      	lsrs	r1, r1, #31
 8000278:	46b1      	mov	r9, r6
 800027a:	28ff      	cmp	r0, #255	; 0xff
 800027c:	d100      	bne.n	8000280 <__aeabi_fsub+0x30>
 800027e:	e085      	b.n	800038c <__aeabi_fsub+0x13c>
 8000280:	2601      	movs	r6, #1
 8000282:	4071      	eors	r1, r6
 8000284:	1a26      	subs	r6, r4, r0
 8000286:	4291      	cmp	r1, r2
 8000288:	d057      	beq.n	800033a <__aeabi_fsub+0xea>
 800028a:	2e00      	cmp	r6, #0
 800028c:	dd43      	ble.n	8000316 <__aeabi_fsub+0xc6>
 800028e:	2800      	cmp	r0, #0
 8000290:	d000      	beq.n	8000294 <__aeabi_fsub+0x44>
 8000292:	e07f      	b.n	8000394 <__aeabi_fsub+0x144>
 8000294:	4649      	mov	r1, r9
 8000296:	2900      	cmp	r1, #0
 8000298:	d100      	bne.n	800029c <__aeabi_fsub+0x4c>
 800029a:	e0aa      	b.n	80003f2 <__aeabi_fsub+0x1a2>
 800029c:	3e01      	subs	r6, #1
 800029e:	2e00      	cmp	r6, #0
 80002a0:	d000      	beq.n	80002a4 <__aeabi_fsub+0x54>
 80002a2:	e0f7      	b.n	8000494 <__aeabi_fsub+0x244>
 80002a4:	1a5b      	subs	r3, r3, r1
 80002a6:	015a      	lsls	r2, r3, #5
 80002a8:	d400      	bmi.n	80002ac <__aeabi_fsub+0x5c>
 80002aa:	e08b      	b.n	80003c4 <__aeabi_fsub+0x174>
 80002ac:	019b      	lsls	r3, r3, #6
 80002ae:	099c      	lsrs	r4, r3, #6
 80002b0:	0020      	movs	r0, r4
 80002b2:	f000 fd7d 	bl	8000db0 <__clzsi2>
 80002b6:	3805      	subs	r0, #5
 80002b8:	4084      	lsls	r4, r0
 80002ba:	4285      	cmp	r5, r0
 80002bc:	dd00      	ble.n	80002c0 <__aeabi_fsub+0x70>
 80002be:	e0d3      	b.n	8000468 <__aeabi_fsub+0x218>
 80002c0:	1b45      	subs	r5, r0, r5
 80002c2:	0023      	movs	r3, r4
 80002c4:	2020      	movs	r0, #32
 80002c6:	3501      	adds	r5, #1
 80002c8:	40eb      	lsrs	r3, r5
 80002ca:	1b45      	subs	r5, r0, r5
 80002cc:	40ac      	lsls	r4, r5
 80002ce:	1e62      	subs	r2, r4, #1
 80002d0:	4194      	sbcs	r4, r2
 80002d2:	4323      	orrs	r3, r4
 80002d4:	2407      	movs	r4, #7
 80002d6:	2500      	movs	r5, #0
 80002d8:	401c      	ands	r4, r3
 80002da:	2201      	movs	r2, #1
 80002dc:	4641      	mov	r1, r8
 80002de:	400a      	ands	r2, r1
 80002e0:	2c00      	cmp	r4, #0
 80002e2:	d004      	beq.n	80002ee <__aeabi_fsub+0x9e>
 80002e4:	210f      	movs	r1, #15
 80002e6:	4019      	ands	r1, r3
 80002e8:	2904      	cmp	r1, #4
 80002ea:	d000      	beq.n	80002ee <__aeabi_fsub+0x9e>
 80002ec:	3304      	adds	r3, #4
 80002ee:	0159      	lsls	r1, r3, #5
 80002f0:	d400      	bmi.n	80002f4 <__aeabi_fsub+0xa4>
 80002f2:	e080      	b.n	80003f6 <__aeabi_fsub+0x1a6>
 80002f4:	3501      	adds	r5, #1
 80002f6:	b2ec      	uxtb	r4, r5
 80002f8:	2dff      	cmp	r5, #255	; 0xff
 80002fa:	d000      	beq.n	80002fe <__aeabi_fsub+0xae>
 80002fc:	e0a3      	b.n	8000446 <__aeabi_fsub+0x1f6>
 80002fe:	24ff      	movs	r4, #255	; 0xff
 8000300:	2300      	movs	r3, #0
 8000302:	025b      	lsls	r3, r3, #9
 8000304:	05e4      	lsls	r4, r4, #23
 8000306:	0a58      	lsrs	r0, r3, #9
 8000308:	07d2      	lsls	r2, r2, #31
 800030a:	4320      	orrs	r0, r4
 800030c:	4310      	orrs	r0, r2
 800030e:	bc0c      	pop	{r2, r3}
 8000310:	4690      	mov	r8, r2
 8000312:	4699      	mov	r9, r3
 8000314:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000316:	2e00      	cmp	r6, #0
 8000318:	d174      	bne.n	8000404 <__aeabi_fsub+0x1b4>
 800031a:	1c60      	adds	r0, r4, #1
 800031c:	b2c0      	uxtb	r0, r0
 800031e:	2801      	cmp	r0, #1
 8000320:	dc00      	bgt.n	8000324 <__aeabi_fsub+0xd4>
 8000322:	e0a7      	b.n	8000474 <__aeabi_fsub+0x224>
 8000324:	464a      	mov	r2, r9
 8000326:	1a9c      	subs	r4, r3, r2
 8000328:	0162      	lsls	r2, r4, #5
 800032a:	d500      	bpl.n	800032e <__aeabi_fsub+0xde>
 800032c:	e0b6      	b.n	800049c <__aeabi_fsub+0x24c>
 800032e:	2c00      	cmp	r4, #0
 8000330:	d1be      	bne.n	80002b0 <__aeabi_fsub+0x60>
 8000332:	2200      	movs	r2, #0
 8000334:	2400      	movs	r4, #0
 8000336:	2300      	movs	r3, #0
 8000338:	e7e3      	b.n	8000302 <__aeabi_fsub+0xb2>
 800033a:	2e00      	cmp	r6, #0
 800033c:	dc00      	bgt.n	8000340 <__aeabi_fsub+0xf0>
 800033e:	e085      	b.n	800044c <__aeabi_fsub+0x1fc>
 8000340:	2800      	cmp	r0, #0
 8000342:	d046      	beq.n	80003d2 <__aeabi_fsub+0x182>
 8000344:	2cff      	cmp	r4, #255	; 0xff
 8000346:	d049      	beq.n	80003dc <__aeabi_fsub+0x18c>
 8000348:	2280      	movs	r2, #128	; 0x80
 800034a:	4648      	mov	r0, r9
 800034c:	04d2      	lsls	r2, r2, #19
 800034e:	4310      	orrs	r0, r2
 8000350:	4681      	mov	r9, r0
 8000352:	2201      	movs	r2, #1
 8000354:	2e1b      	cmp	r6, #27
 8000356:	dc09      	bgt.n	800036c <__aeabi_fsub+0x11c>
 8000358:	2020      	movs	r0, #32
 800035a:	464c      	mov	r4, r9
 800035c:	1b80      	subs	r0, r0, r6
 800035e:	4084      	lsls	r4, r0
 8000360:	464a      	mov	r2, r9
 8000362:	0020      	movs	r0, r4
 8000364:	40f2      	lsrs	r2, r6
 8000366:	1e44      	subs	r4, r0, #1
 8000368:	41a0      	sbcs	r0, r4
 800036a:	4302      	orrs	r2, r0
 800036c:	189b      	adds	r3, r3, r2
 800036e:	015a      	lsls	r2, r3, #5
 8000370:	d528      	bpl.n	80003c4 <__aeabi_fsub+0x174>
 8000372:	3501      	adds	r5, #1
 8000374:	2dff      	cmp	r5, #255	; 0xff
 8000376:	d100      	bne.n	800037a <__aeabi_fsub+0x12a>
 8000378:	e0a8      	b.n	80004cc <__aeabi_fsub+0x27c>
 800037a:	2201      	movs	r2, #1
 800037c:	2407      	movs	r4, #7
 800037e:	4994      	ldr	r1, [pc, #592]	; (80005d0 <__aeabi_fsub+0x380>)
 8000380:	401a      	ands	r2, r3
 8000382:	085b      	lsrs	r3, r3, #1
 8000384:	400b      	ands	r3, r1
 8000386:	4313      	orrs	r3, r2
 8000388:	401c      	ands	r4, r3
 800038a:	e7a6      	b.n	80002da <__aeabi_fsub+0x8a>
 800038c:	2e00      	cmp	r6, #0
 800038e:	d000      	beq.n	8000392 <__aeabi_fsub+0x142>
 8000390:	e778      	b.n	8000284 <__aeabi_fsub+0x34>
 8000392:	e775      	b.n	8000280 <__aeabi_fsub+0x30>
 8000394:	2cff      	cmp	r4, #255	; 0xff
 8000396:	d054      	beq.n	8000442 <__aeabi_fsub+0x1f2>
 8000398:	2280      	movs	r2, #128	; 0x80
 800039a:	4649      	mov	r1, r9
 800039c:	04d2      	lsls	r2, r2, #19
 800039e:	4311      	orrs	r1, r2
 80003a0:	4689      	mov	r9, r1
 80003a2:	2201      	movs	r2, #1
 80003a4:	2e1b      	cmp	r6, #27
 80003a6:	dc09      	bgt.n	80003bc <__aeabi_fsub+0x16c>
 80003a8:	2120      	movs	r1, #32
 80003aa:	4648      	mov	r0, r9
 80003ac:	1b89      	subs	r1, r1, r6
 80003ae:	4088      	lsls	r0, r1
 80003b0:	464a      	mov	r2, r9
 80003b2:	0001      	movs	r1, r0
 80003b4:	40f2      	lsrs	r2, r6
 80003b6:	1e48      	subs	r0, r1, #1
 80003b8:	4181      	sbcs	r1, r0
 80003ba:	430a      	orrs	r2, r1
 80003bc:	1a9b      	subs	r3, r3, r2
 80003be:	015a      	lsls	r2, r3, #5
 80003c0:	d500      	bpl.n	80003c4 <__aeabi_fsub+0x174>
 80003c2:	e773      	b.n	80002ac <__aeabi_fsub+0x5c>
 80003c4:	2201      	movs	r2, #1
 80003c6:	4641      	mov	r1, r8
 80003c8:	400a      	ands	r2, r1
 80003ca:	0759      	lsls	r1, r3, #29
 80003cc:	d000      	beq.n	80003d0 <__aeabi_fsub+0x180>
 80003ce:	e789      	b.n	80002e4 <__aeabi_fsub+0x94>
 80003d0:	e011      	b.n	80003f6 <__aeabi_fsub+0x1a6>
 80003d2:	4648      	mov	r0, r9
 80003d4:	2800      	cmp	r0, #0
 80003d6:	d158      	bne.n	800048a <__aeabi_fsub+0x23a>
 80003d8:	2cff      	cmp	r4, #255	; 0xff
 80003da:	d10c      	bne.n	80003f6 <__aeabi_fsub+0x1a6>
 80003dc:	08db      	lsrs	r3, r3, #3
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d100      	bne.n	80003e4 <__aeabi_fsub+0x194>
 80003e2:	e78c      	b.n	80002fe <__aeabi_fsub+0xae>
 80003e4:	2080      	movs	r0, #128	; 0x80
 80003e6:	03c0      	lsls	r0, r0, #15
 80003e8:	4303      	orrs	r3, r0
 80003ea:	025b      	lsls	r3, r3, #9
 80003ec:	0a5b      	lsrs	r3, r3, #9
 80003ee:	24ff      	movs	r4, #255	; 0xff
 80003f0:	e787      	b.n	8000302 <__aeabi_fsub+0xb2>
 80003f2:	2cff      	cmp	r4, #255	; 0xff
 80003f4:	d025      	beq.n	8000442 <__aeabi_fsub+0x1f2>
 80003f6:	08db      	lsrs	r3, r3, #3
 80003f8:	2dff      	cmp	r5, #255	; 0xff
 80003fa:	d0f0      	beq.n	80003de <__aeabi_fsub+0x18e>
 80003fc:	025b      	lsls	r3, r3, #9
 80003fe:	0a5b      	lsrs	r3, r3, #9
 8000400:	b2ec      	uxtb	r4, r5
 8000402:	e77e      	b.n	8000302 <__aeabi_fsub+0xb2>
 8000404:	2c00      	cmp	r4, #0
 8000406:	d04d      	beq.n	80004a4 <__aeabi_fsub+0x254>
 8000408:	28ff      	cmp	r0, #255	; 0xff
 800040a:	d018      	beq.n	800043e <__aeabi_fsub+0x1ee>
 800040c:	2480      	movs	r4, #128	; 0x80
 800040e:	04e4      	lsls	r4, r4, #19
 8000410:	4272      	negs	r2, r6
 8000412:	4323      	orrs	r3, r4
 8000414:	2a1b      	cmp	r2, #27
 8000416:	dd00      	ble.n	800041a <__aeabi_fsub+0x1ca>
 8000418:	e0c4      	b.n	80005a4 <__aeabi_fsub+0x354>
 800041a:	001c      	movs	r4, r3
 800041c:	2520      	movs	r5, #32
 800041e:	40d4      	lsrs	r4, r2
 8000420:	1aaa      	subs	r2, r5, r2
 8000422:	4093      	lsls	r3, r2
 8000424:	1e5a      	subs	r2, r3, #1
 8000426:	4193      	sbcs	r3, r2
 8000428:	4323      	orrs	r3, r4
 800042a:	464a      	mov	r2, r9
 800042c:	0005      	movs	r5, r0
 800042e:	1ad3      	subs	r3, r2, r3
 8000430:	4688      	mov	r8, r1
 8000432:	e738      	b.n	80002a6 <__aeabi_fsub+0x56>
 8000434:	1c72      	adds	r2, r6, #1
 8000436:	d0f8      	beq.n	800042a <__aeabi_fsub+0x1da>
 8000438:	43f2      	mvns	r2, r6
 800043a:	28ff      	cmp	r0, #255	; 0xff
 800043c:	d1ea      	bne.n	8000414 <__aeabi_fsub+0x1c4>
 800043e:	000a      	movs	r2, r1
 8000440:	464b      	mov	r3, r9
 8000442:	25ff      	movs	r5, #255	; 0xff
 8000444:	e7d7      	b.n	80003f6 <__aeabi_fsub+0x1a6>
 8000446:	019b      	lsls	r3, r3, #6
 8000448:	0a5b      	lsrs	r3, r3, #9
 800044a:	e75a      	b.n	8000302 <__aeabi_fsub+0xb2>
 800044c:	2e00      	cmp	r6, #0
 800044e:	d141      	bne.n	80004d4 <__aeabi_fsub+0x284>
 8000450:	1c65      	adds	r5, r4, #1
 8000452:	b2e9      	uxtb	r1, r5
 8000454:	2901      	cmp	r1, #1
 8000456:	dd45      	ble.n	80004e4 <__aeabi_fsub+0x294>
 8000458:	2dff      	cmp	r5, #255	; 0xff
 800045a:	d100      	bne.n	800045e <__aeabi_fsub+0x20e>
 800045c:	e74f      	b.n	80002fe <__aeabi_fsub+0xae>
 800045e:	2407      	movs	r4, #7
 8000460:	444b      	add	r3, r9
 8000462:	085b      	lsrs	r3, r3, #1
 8000464:	401c      	ands	r4, r3
 8000466:	e738      	b.n	80002da <__aeabi_fsub+0x8a>
 8000468:	2207      	movs	r2, #7
 800046a:	4b5a      	ldr	r3, [pc, #360]	; (80005d4 <__aeabi_fsub+0x384>)
 800046c:	1a2d      	subs	r5, r5, r0
 800046e:	4023      	ands	r3, r4
 8000470:	4014      	ands	r4, r2
 8000472:	e732      	b.n	80002da <__aeabi_fsub+0x8a>
 8000474:	2c00      	cmp	r4, #0
 8000476:	d11d      	bne.n	80004b4 <__aeabi_fsub+0x264>
 8000478:	2b00      	cmp	r3, #0
 800047a:	d17a      	bne.n	8000572 <__aeabi_fsub+0x322>
 800047c:	464b      	mov	r3, r9
 800047e:	2b00      	cmp	r3, #0
 8000480:	d100      	bne.n	8000484 <__aeabi_fsub+0x234>
 8000482:	e091      	b.n	80005a8 <__aeabi_fsub+0x358>
 8000484:	000a      	movs	r2, r1
 8000486:	2500      	movs	r5, #0
 8000488:	e7b5      	b.n	80003f6 <__aeabi_fsub+0x1a6>
 800048a:	3e01      	subs	r6, #1
 800048c:	2e00      	cmp	r6, #0
 800048e:	d119      	bne.n	80004c4 <__aeabi_fsub+0x274>
 8000490:	444b      	add	r3, r9
 8000492:	e76c      	b.n	800036e <__aeabi_fsub+0x11e>
 8000494:	2cff      	cmp	r4, #255	; 0xff
 8000496:	d184      	bne.n	80003a2 <__aeabi_fsub+0x152>
 8000498:	25ff      	movs	r5, #255	; 0xff
 800049a:	e7ac      	b.n	80003f6 <__aeabi_fsub+0x1a6>
 800049c:	464a      	mov	r2, r9
 800049e:	4688      	mov	r8, r1
 80004a0:	1ad4      	subs	r4, r2, r3
 80004a2:	e705      	b.n	80002b0 <__aeabi_fsub+0x60>
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d1c5      	bne.n	8000434 <__aeabi_fsub+0x1e4>
 80004a8:	000a      	movs	r2, r1
 80004aa:	28ff      	cmp	r0, #255	; 0xff
 80004ac:	d0c8      	beq.n	8000440 <__aeabi_fsub+0x1f0>
 80004ae:	0005      	movs	r5, r0
 80004b0:	464b      	mov	r3, r9
 80004b2:	e7a0      	b.n	80003f6 <__aeabi_fsub+0x1a6>
 80004b4:	2b00      	cmp	r3, #0
 80004b6:	d149      	bne.n	800054c <__aeabi_fsub+0x2fc>
 80004b8:	464b      	mov	r3, r9
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d077      	beq.n	80005ae <__aeabi_fsub+0x35e>
 80004be:	000a      	movs	r2, r1
 80004c0:	25ff      	movs	r5, #255	; 0xff
 80004c2:	e798      	b.n	80003f6 <__aeabi_fsub+0x1a6>
 80004c4:	2cff      	cmp	r4, #255	; 0xff
 80004c6:	d000      	beq.n	80004ca <__aeabi_fsub+0x27a>
 80004c8:	e743      	b.n	8000352 <__aeabi_fsub+0x102>
 80004ca:	e787      	b.n	80003dc <__aeabi_fsub+0x18c>
 80004cc:	000a      	movs	r2, r1
 80004ce:	24ff      	movs	r4, #255	; 0xff
 80004d0:	2300      	movs	r3, #0
 80004d2:	e716      	b.n	8000302 <__aeabi_fsub+0xb2>
 80004d4:	2c00      	cmp	r4, #0
 80004d6:	d115      	bne.n	8000504 <__aeabi_fsub+0x2b4>
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d157      	bne.n	800058c <__aeabi_fsub+0x33c>
 80004dc:	28ff      	cmp	r0, #255	; 0xff
 80004de:	d1e6      	bne.n	80004ae <__aeabi_fsub+0x25e>
 80004e0:	464b      	mov	r3, r9
 80004e2:	e77b      	b.n	80003dc <__aeabi_fsub+0x18c>
 80004e4:	2c00      	cmp	r4, #0
 80004e6:	d120      	bne.n	800052a <__aeabi_fsub+0x2da>
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d057      	beq.n	800059c <__aeabi_fsub+0x34c>
 80004ec:	4649      	mov	r1, r9
 80004ee:	2900      	cmp	r1, #0
 80004f0:	d053      	beq.n	800059a <__aeabi_fsub+0x34a>
 80004f2:	444b      	add	r3, r9
 80004f4:	015a      	lsls	r2, r3, #5
 80004f6:	d568      	bpl.n	80005ca <__aeabi_fsub+0x37a>
 80004f8:	2407      	movs	r4, #7
 80004fa:	4a36      	ldr	r2, [pc, #216]	; (80005d4 <__aeabi_fsub+0x384>)
 80004fc:	401c      	ands	r4, r3
 80004fe:	2501      	movs	r5, #1
 8000500:	4013      	ands	r3, r2
 8000502:	e6ea      	b.n	80002da <__aeabi_fsub+0x8a>
 8000504:	28ff      	cmp	r0, #255	; 0xff
 8000506:	d0eb      	beq.n	80004e0 <__aeabi_fsub+0x290>
 8000508:	2280      	movs	r2, #128	; 0x80
 800050a:	04d2      	lsls	r2, r2, #19
 800050c:	4276      	negs	r6, r6
 800050e:	4313      	orrs	r3, r2
 8000510:	2e1b      	cmp	r6, #27
 8000512:	dc53      	bgt.n	80005bc <__aeabi_fsub+0x36c>
 8000514:	2520      	movs	r5, #32
 8000516:	1bad      	subs	r5, r5, r6
 8000518:	001a      	movs	r2, r3
 800051a:	40ab      	lsls	r3, r5
 800051c:	40f2      	lsrs	r2, r6
 800051e:	1e5c      	subs	r4, r3, #1
 8000520:	41a3      	sbcs	r3, r4
 8000522:	4313      	orrs	r3, r2
 8000524:	444b      	add	r3, r9
 8000526:	0005      	movs	r5, r0
 8000528:	e721      	b.n	800036e <__aeabi_fsub+0x11e>
 800052a:	2b00      	cmp	r3, #0
 800052c:	d0d8      	beq.n	80004e0 <__aeabi_fsub+0x290>
 800052e:	4649      	mov	r1, r9
 8000530:	2900      	cmp	r1, #0
 8000532:	d100      	bne.n	8000536 <__aeabi_fsub+0x2e6>
 8000534:	e752      	b.n	80003dc <__aeabi_fsub+0x18c>
 8000536:	2180      	movs	r1, #128	; 0x80
 8000538:	03c9      	lsls	r1, r1, #15
 800053a:	420f      	tst	r7, r1
 800053c:	d100      	bne.n	8000540 <__aeabi_fsub+0x2f0>
 800053e:	e74d      	b.n	80003dc <__aeabi_fsub+0x18c>
 8000540:	4660      	mov	r0, ip
 8000542:	4208      	tst	r0, r1
 8000544:	d000      	beq.n	8000548 <__aeabi_fsub+0x2f8>
 8000546:	e749      	b.n	80003dc <__aeabi_fsub+0x18c>
 8000548:	464b      	mov	r3, r9
 800054a:	e747      	b.n	80003dc <__aeabi_fsub+0x18c>
 800054c:	4648      	mov	r0, r9
 800054e:	25ff      	movs	r5, #255	; 0xff
 8000550:	2800      	cmp	r0, #0
 8000552:	d100      	bne.n	8000556 <__aeabi_fsub+0x306>
 8000554:	e74f      	b.n	80003f6 <__aeabi_fsub+0x1a6>
 8000556:	2280      	movs	r2, #128	; 0x80
 8000558:	03d2      	lsls	r2, r2, #15
 800055a:	4217      	tst	r7, r2
 800055c:	d004      	beq.n	8000568 <__aeabi_fsub+0x318>
 800055e:	4660      	mov	r0, ip
 8000560:	4210      	tst	r0, r2
 8000562:	d101      	bne.n	8000568 <__aeabi_fsub+0x318>
 8000564:	464b      	mov	r3, r9
 8000566:	4688      	mov	r8, r1
 8000568:	2201      	movs	r2, #1
 800056a:	4641      	mov	r1, r8
 800056c:	25ff      	movs	r5, #255	; 0xff
 800056e:	400a      	ands	r2, r1
 8000570:	e741      	b.n	80003f6 <__aeabi_fsub+0x1a6>
 8000572:	4648      	mov	r0, r9
 8000574:	2800      	cmp	r0, #0
 8000576:	d01f      	beq.n	80005b8 <__aeabi_fsub+0x368>
 8000578:	1a1a      	subs	r2, r3, r0
 800057a:	0150      	lsls	r0, r2, #5
 800057c:	d520      	bpl.n	80005c0 <__aeabi_fsub+0x370>
 800057e:	464a      	mov	r2, r9
 8000580:	2407      	movs	r4, #7
 8000582:	1ad3      	subs	r3, r2, r3
 8000584:	401c      	ands	r4, r3
 8000586:	4688      	mov	r8, r1
 8000588:	2500      	movs	r5, #0
 800058a:	e6a6      	b.n	80002da <__aeabi_fsub+0x8a>
 800058c:	1c74      	adds	r4, r6, #1
 800058e:	d0c9      	beq.n	8000524 <__aeabi_fsub+0x2d4>
 8000590:	43f6      	mvns	r6, r6
 8000592:	28ff      	cmp	r0, #255	; 0xff
 8000594:	d1bc      	bne.n	8000510 <__aeabi_fsub+0x2c0>
 8000596:	464b      	mov	r3, r9
 8000598:	e720      	b.n	80003dc <__aeabi_fsub+0x18c>
 800059a:	4699      	mov	r9, r3
 800059c:	464b      	mov	r3, r9
 800059e:	2500      	movs	r5, #0
 80005a0:	08db      	lsrs	r3, r3, #3
 80005a2:	e72b      	b.n	80003fc <__aeabi_fsub+0x1ac>
 80005a4:	2301      	movs	r3, #1
 80005a6:	e740      	b.n	800042a <__aeabi_fsub+0x1da>
 80005a8:	2200      	movs	r2, #0
 80005aa:	2300      	movs	r3, #0
 80005ac:	e6a9      	b.n	8000302 <__aeabi_fsub+0xb2>
 80005ae:	2380      	movs	r3, #128	; 0x80
 80005b0:	2200      	movs	r2, #0
 80005b2:	03db      	lsls	r3, r3, #15
 80005b4:	24ff      	movs	r4, #255	; 0xff
 80005b6:	e6a4      	b.n	8000302 <__aeabi_fsub+0xb2>
 80005b8:	2500      	movs	r5, #0
 80005ba:	e71c      	b.n	80003f6 <__aeabi_fsub+0x1a6>
 80005bc:	2301      	movs	r3, #1
 80005be:	e7b1      	b.n	8000524 <__aeabi_fsub+0x2d4>
 80005c0:	2a00      	cmp	r2, #0
 80005c2:	d0f1      	beq.n	80005a8 <__aeabi_fsub+0x358>
 80005c4:	0013      	movs	r3, r2
 80005c6:	2500      	movs	r5, #0
 80005c8:	e6fc      	b.n	80003c4 <__aeabi_fsub+0x174>
 80005ca:	2500      	movs	r5, #0
 80005cc:	e6fa      	b.n	80003c4 <__aeabi_fsub+0x174>
 80005ce:	46c0      	nop			; (mov r8, r8)
 80005d0:	7dffffff 	.word	0x7dffffff
 80005d4:	fbffffff 	.word	0xfbffffff

080005d8 <__aeabi_f2iz>:
 80005d8:	0241      	lsls	r1, r0, #9
 80005da:	0042      	lsls	r2, r0, #1
 80005dc:	0fc3      	lsrs	r3, r0, #31
 80005de:	0a49      	lsrs	r1, r1, #9
 80005e0:	0e12      	lsrs	r2, r2, #24
 80005e2:	2000      	movs	r0, #0
 80005e4:	2a7e      	cmp	r2, #126	; 0x7e
 80005e6:	d90d      	bls.n	8000604 <__aeabi_f2iz+0x2c>
 80005e8:	2a9d      	cmp	r2, #157	; 0x9d
 80005ea:	d80c      	bhi.n	8000606 <__aeabi_f2iz+0x2e>
 80005ec:	2080      	movs	r0, #128	; 0x80
 80005ee:	0400      	lsls	r0, r0, #16
 80005f0:	4301      	orrs	r1, r0
 80005f2:	2a95      	cmp	r2, #149	; 0x95
 80005f4:	dc0a      	bgt.n	800060c <__aeabi_f2iz+0x34>
 80005f6:	2096      	movs	r0, #150	; 0x96
 80005f8:	1a82      	subs	r2, r0, r2
 80005fa:	40d1      	lsrs	r1, r2
 80005fc:	4248      	negs	r0, r1
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d100      	bne.n	8000604 <__aeabi_f2iz+0x2c>
 8000602:	0008      	movs	r0, r1
 8000604:	4770      	bx	lr
 8000606:	4a03      	ldr	r2, [pc, #12]	; (8000614 <__aeabi_f2iz+0x3c>)
 8000608:	1898      	adds	r0, r3, r2
 800060a:	e7fb      	b.n	8000604 <__aeabi_f2iz+0x2c>
 800060c:	3a96      	subs	r2, #150	; 0x96
 800060e:	4091      	lsls	r1, r2
 8000610:	e7f4      	b.n	80005fc <__aeabi_f2iz+0x24>
 8000612:	46c0      	nop			; (mov r8, r8)
 8000614:	7fffffff 	.word	0x7fffffff

08000618 <__aeabi_i2f>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	2800      	cmp	r0, #0
 800061c:	d03d      	beq.n	800069a <__aeabi_i2f+0x82>
 800061e:	17c3      	asrs	r3, r0, #31
 8000620:	18c5      	adds	r5, r0, r3
 8000622:	405d      	eors	r5, r3
 8000624:	0fc4      	lsrs	r4, r0, #31
 8000626:	0028      	movs	r0, r5
 8000628:	f000 fbc2 	bl	8000db0 <__clzsi2>
 800062c:	229e      	movs	r2, #158	; 0x9e
 800062e:	1a12      	subs	r2, r2, r0
 8000630:	2a96      	cmp	r2, #150	; 0x96
 8000632:	dc07      	bgt.n	8000644 <__aeabi_i2f+0x2c>
 8000634:	b2d2      	uxtb	r2, r2
 8000636:	2808      	cmp	r0, #8
 8000638:	dd33      	ble.n	80006a2 <__aeabi_i2f+0x8a>
 800063a:	3808      	subs	r0, #8
 800063c:	4085      	lsls	r5, r0
 800063e:	0268      	lsls	r0, r5, #9
 8000640:	0a40      	lsrs	r0, r0, #9
 8000642:	e023      	b.n	800068c <__aeabi_i2f+0x74>
 8000644:	2a99      	cmp	r2, #153	; 0x99
 8000646:	dd0b      	ble.n	8000660 <__aeabi_i2f+0x48>
 8000648:	2305      	movs	r3, #5
 800064a:	0029      	movs	r1, r5
 800064c:	1a1b      	subs	r3, r3, r0
 800064e:	40d9      	lsrs	r1, r3
 8000650:	0003      	movs	r3, r0
 8000652:	331b      	adds	r3, #27
 8000654:	409d      	lsls	r5, r3
 8000656:	002b      	movs	r3, r5
 8000658:	1e5d      	subs	r5, r3, #1
 800065a:	41ab      	sbcs	r3, r5
 800065c:	4319      	orrs	r1, r3
 800065e:	000d      	movs	r5, r1
 8000660:	2805      	cmp	r0, #5
 8000662:	dd01      	ble.n	8000668 <__aeabi_i2f+0x50>
 8000664:	1f43      	subs	r3, r0, #5
 8000666:	409d      	lsls	r5, r3
 8000668:	002b      	movs	r3, r5
 800066a:	490f      	ldr	r1, [pc, #60]	; (80006a8 <__aeabi_i2f+0x90>)
 800066c:	400b      	ands	r3, r1
 800066e:	076e      	lsls	r6, r5, #29
 8000670:	d009      	beq.n	8000686 <__aeabi_i2f+0x6e>
 8000672:	260f      	movs	r6, #15
 8000674:	4035      	ands	r5, r6
 8000676:	2d04      	cmp	r5, #4
 8000678:	d005      	beq.n	8000686 <__aeabi_i2f+0x6e>
 800067a:	3304      	adds	r3, #4
 800067c:	015d      	lsls	r5, r3, #5
 800067e:	d502      	bpl.n	8000686 <__aeabi_i2f+0x6e>
 8000680:	229f      	movs	r2, #159	; 0x9f
 8000682:	400b      	ands	r3, r1
 8000684:	1a12      	subs	r2, r2, r0
 8000686:	019b      	lsls	r3, r3, #6
 8000688:	0a58      	lsrs	r0, r3, #9
 800068a:	b2d2      	uxtb	r2, r2
 800068c:	0240      	lsls	r0, r0, #9
 800068e:	05d2      	lsls	r2, r2, #23
 8000690:	0a40      	lsrs	r0, r0, #9
 8000692:	07e4      	lsls	r4, r4, #31
 8000694:	4310      	orrs	r0, r2
 8000696:	4320      	orrs	r0, r4
 8000698:	bd70      	pop	{r4, r5, r6, pc}
 800069a:	2400      	movs	r4, #0
 800069c:	2200      	movs	r2, #0
 800069e:	2000      	movs	r0, #0
 80006a0:	e7f4      	b.n	800068c <__aeabi_i2f+0x74>
 80006a2:	0268      	lsls	r0, r5, #9
 80006a4:	0a40      	lsrs	r0, r0, #9
 80006a6:	e7f1      	b.n	800068c <__aeabi_i2f+0x74>
 80006a8:	fbffffff 	.word	0xfbffffff

080006ac <__aeabi_dmul>:
 80006ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006ae:	4657      	mov	r7, sl
 80006b0:	46de      	mov	lr, fp
 80006b2:	464e      	mov	r6, r9
 80006b4:	4645      	mov	r5, r8
 80006b6:	b5e0      	push	{r5, r6, r7, lr}
 80006b8:	4683      	mov	fp, r0
 80006ba:	0006      	movs	r6, r0
 80006bc:	030f      	lsls	r7, r1, #12
 80006be:	0048      	lsls	r0, r1, #1
 80006c0:	b087      	sub	sp, #28
 80006c2:	4692      	mov	sl, r2
 80006c4:	001d      	movs	r5, r3
 80006c6:	0b3f      	lsrs	r7, r7, #12
 80006c8:	0d40      	lsrs	r0, r0, #21
 80006ca:	0fcc      	lsrs	r4, r1, #31
 80006cc:	2800      	cmp	r0, #0
 80006ce:	d100      	bne.n	80006d2 <__aeabi_dmul+0x26>
 80006d0:	e06f      	b.n	80007b2 <__aeabi_dmul+0x106>
 80006d2:	4bde      	ldr	r3, [pc, #888]	; (8000a4c <__aeabi_dmul+0x3a0>)
 80006d4:	4298      	cmp	r0, r3
 80006d6:	d038      	beq.n	800074a <__aeabi_dmul+0x9e>
 80006d8:	2380      	movs	r3, #128	; 0x80
 80006da:	00ff      	lsls	r7, r7, #3
 80006dc:	041b      	lsls	r3, r3, #16
 80006de:	431f      	orrs	r7, r3
 80006e0:	0f73      	lsrs	r3, r6, #29
 80006e2:	433b      	orrs	r3, r7
 80006e4:	9301      	str	r3, [sp, #4]
 80006e6:	4bda      	ldr	r3, [pc, #872]	; (8000a50 <__aeabi_dmul+0x3a4>)
 80006e8:	2700      	movs	r7, #0
 80006ea:	4699      	mov	r9, r3
 80006ec:	2300      	movs	r3, #0
 80006ee:	469b      	mov	fp, r3
 80006f0:	00f6      	lsls	r6, r6, #3
 80006f2:	4481      	add	r9, r0
 80006f4:	032b      	lsls	r3, r5, #12
 80006f6:	0069      	lsls	r1, r5, #1
 80006f8:	0b1b      	lsrs	r3, r3, #12
 80006fa:	4652      	mov	r2, sl
 80006fc:	4698      	mov	r8, r3
 80006fe:	0d49      	lsrs	r1, r1, #21
 8000700:	0fed      	lsrs	r5, r5, #31
 8000702:	2900      	cmp	r1, #0
 8000704:	d100      	bne.n	8000708 <__aeabi_dmul+0x5c>
 8000706:	e085      	b.n	8000814 <__aeabi_dmul+0x168>
 8000708:	4bd0      	ldr	r3, [pc, #832]	; (8000a4c <__aeabi_dmul+0x3a0>)
 800070a:	4299      	cmp	r1, r3
 800070c:	d100      	bne.n	8000710 <__aeabi_dmul+0x64>
 800070e:	e073      	b.n	80007f8 <__aeabi_dmul+0x14c>
 8000710:	4643      	mov	r3, r8
 8000712:	00da      	lsls	r2, r3, #3
 8000714:	2380      	movs	r3, #128	; 0x80
 8000716:	041b      	lsls	r3, r3, #16
 8000718:	4313      	orrs	r3, r2
 800071a:	4652      	mov	r2, sl
 800071c:	48cc      	ldr	r0, [pc, #816]	; (8000a50 <__aeabi_dmul+0x3a4>)
 800071e:	0f52      	lsrs	r2, r2, #29
 8000720:	4684      	mov	ip, r0
 8000722:	4313      	orrs	r3, r2
 8000724:	4652      	mov	r2, sl
 8000726:	2000      	movs	r0, #0
 8000728:	4461      	add	r1, ip
 800072a:	00d2      	lsls	r2, r2, #3
 800072c:	4489      	add	r9, r1
 800072e:	0021      	movs	r1, r4
 8000730:	4069      	eors	r1, r5
 8000732:	9100      	str	r1, [sp, #0]
 8000734:	468c      	mov	ip, r1
 8000736:	2101      	movs	r1, #1
 8000738:	4449      	add	r1, r9
 800073a:	468a      	mov	sl, r1
 800073c:	2f0f      	cmp	r7, #15
 800073e:	d900      	bls.n	8000742 <__aeabi_dmul+0x96>
 8000740:	e090      	b.n	8000864 <__aeabi_dmul+0x1b8>
 8000742:	49c4      	ldr	r1, [pc, #784]	; (8000a54 <__aeabi_dmul+0x3a8>)
 8000744:	00bf      	lsls	r7, r7, #2
 8000746:	59cf      	ldr	r7, [r1, r7]
 8000748:	46bf      	mov	pc, r7
 800074a:	465b      	mov	r3, fp
 800074c:	433b      	orrs	r3, r7
 800074e:	9301      	str	r3, [sp, #4]
 8000750:	d000      	beq.n	8000754 <__aeabi_dmul+0xa8>
 8000752:	e16a      	b.n	8000a2a <__aeabi_dmul+0x37e>
 8000754:	2302      	movs	r3, #2
 8000756:	2708      	movs	r7, #8
 8000758:	2600      	movs	r6, #0
 800075a:	4681      	mov	r9, r0
 800075c:	469b      	mov	fp, r3
 800075e:	e7c9      	b.n	80006f4 <__aeabi_dmul+0x48>
 8000760:	0032      	movs	r2, r6
 8000762:	4658      	mov	r0, fp
 8000764:	9b01      	ldr	r3, [sp, #4]
 8000766:	4661      	mov	r1, ip
 8000768:	9100      	str	r1, [sp, #0]
 800076a:	2802      	cmp	r0, #2
 800076c:	d100      	bne.n	8000770 <__aeabi_dmul+0xc4>
 800076e:	e075      	b.n	800085c <__aeabi_dmul+0x1b0>
 8000770:	2803      	cmp	r0, #3
 8000772:	d100      	bne.n	8000776 <__aeabi_dmul+0xca>
 8000774:	e1fe      	b.n	8000b74 <__aeabi_dmul+0x4c8>
 8000776:	2801      	cmp	r0, #1
 8000778:	d000      	beq.n	800077c <__aeabi_dmul+0xd0>
 800077a:	e12c      	b.n	80009d6 <__aeabi_dmul+0x32a>
 800077c:	2300      	movs	r3, #0
 800077e:	2700      	movs	r7, #0
 8000780:	2600      	movs	r6, #0
 8000782:	2500      	movs	r5, #0
 8000784:	033f      	lsls	r7, r7, #12
 8000786:	0d2a      	lsrs	r2, r5, #20
 8000788:	0b3f      	lsrs	r7, r7, #12
 800078a:	48b3      	ldr	r0, [pc, #716]	; (8000a58 <__aeabi_dmul+0x3ac>)
 800078c:	0512      	lsls	r2, r2, #20
 800078e:	433a      	orrs	r2, r7
 8000790:	4002      	ands	r2, r0
 8000792:	051b      	lsls	r3, r3, #20
 8000794:	4313      	orrs	r3, r2
 8000796:	9a00      	ldr	r2, [sp, #0]
 8000798:	005b      	lsls	r3, r3, #1
 800079a:	07d1      	lsls	r1, r2, #31
 800079c:	085b      	lsrs	r3, r3, #1
 800079e:	430b      	orrs	r3, r1
 80007a0:	0030      	movs	r0, r6
 80007a2:	0019      	movs	r1, r3
 80007a4:	b007      	add	sp, #28
 80007a6:	bc3c      	pop	{r2, r3, r4, r5}
 80007a8:	4690      	mov	r8, r2
 80007aa:	4699      	mov	r9, r3
 80007ac:	46a2      	mov	sl, r4
 80007ae:	46ab      	mov	fp, r5
 80007b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80007b2:	465b      	mov	r3, fp
 80007b4:	433b      	orrs	r3, r7
 80007b6:	9301      	str	r3, [sp, #4]
 80007b8:	d100      	bne.n	80007bc <__aeabi_dmul+0x110>
 80007ba:	e12f      	b.n	8000a1c <__aeabi_dmul+0x370>
 80007bc:	2f00      	cmp	r7, #0
 80007be:	d100      	bne.n	80007c2 <__aeabi_dmul+0x116>
 80007c0:	e1a5      	b.n	8000b0e <__aeabi_dmul+0x462>
 80007c2:	0038      	movs	r0, r7
 80007c4:	f000 faf4 	bl	8000db0 <__clzsi2>
 80007c8:	0003      	movs	r3, r0
 80007ca:	3b0b      	subs	r3, #11
 80007cc:	2b1c      	cmp	r3, #28
 80007ce:	dd00      	ble.n	80007d2 <__aeabi_dmul+0x126>
 80007d0:	e196      	b.n	8000b00 <__aeabi_dmul+0x454>
 80007d2:	221d      	movs	r2, #29
 80007d4:	1ad3      	subs	r3, r2, r3
 80007d6:	465a      	mov	r2, fp
 80007d8:	0001      	movs	r1, r0
 80007da:	40da      	lsrs	r2, r3
 80007dc:	465e      	mov	r6, fp
 80007de:	3908      	subs	r1, #8
 80007e0:	408f      	lsls	r7, r1
 80007e2:	0013      	movs	r3, r2
 80007e4:	408e      	lsls	r6, r1
 80007e6:	433b      	orrs	r3, r7
 80007e8:	9301      	str	r3, [sp, #4]
 80007ea:	4b9c      	ldr	r3, [pc, #624]	; (8000a5c <__aeabi_dmul+0x3b0>)
 80007ec:	2700      	movs	r7, #0
 80007ee:	1a1b      	subs	r3, r3, r0
 80007f0:	4699      	mov	r9, r3
 80007f2:	2300      	movs	r3, #0
 80007f4:	469b      	mov	fp, r3
 80007f6:	e77d      	b.n	80006f4 <__aeabi_dmul+0x48>
 80007f8:	4641      	mov	r1, r8
 80007fa:	4653      	mov	r3, sl
 80007fc:	430b      	orrs	r3, r1
 80007fe:	4993      	ldr	r1, [pc, #588]	; (8000a4c <__aeabi_dmul+0x3a0>)
 8000800:	468c      	mov	ip, r1
 8000802:	44e1      	add	r9, ip
 8000804:	2b00      	cmp	r3, #0
 8000806:	d000      	beq.n	800080a <__aeabi_dmul+0x15e>
 8000808:	e11a      	b.n	8000a40 <__aeabi_dmul+0x394>
 800080a:	2202      	movs	r2, #2
 800080c:	2002      	movs	r0, #2
 800080e:	4317      	orrs	r7, r2
 8000810:	2200      	movs	r2, #0
 8000812:	e78c      	b.n	800072e <__aeabi_dmul+0x82>
 8000814:	4313      	orrs	r3, r2
 8000816:	d100      	bne.n	800081a <__aeabi_dmul+0x16e>
 8000818:	e10d      	b.n	8000a36 <__aeabi_dmul+0x38a>
 800081a:	4643      	mov	r3, r8
 800081c:	2b00      	cmp	r3, #0
 800081e:	d100      	bne.n	8000822 <__aeabi_dmul+0x176>
 8000820:	e181      	b.n	8000b26 <__aeabi_dmul+0x47a>
 8000822:	4640      	mov	r0, r8
 8000824:	f000 fac4 	bl	8000db0 <__clzsi2>
 8000828:	0002      	movs	r2, r0
 800082a:	3a0b      	subs	r2, #11
 800082c:	2a1c      	cmp	r2, #28
 800082e:	dd00      	ble.n	8000832 <__aeabi_dmul+0x186>
 8000830:	e172      	b.n	8000b18 <__aeabi_dmul+0x46c>
 8000832:	0001      	movs	r1, r0
 8000834:	4643      	mov	r3, r8
 8000836:	3908      	subs	r1, #8
 8000838:	408b      	lsls	r3, r1
 800083a:	4698      	mov	r8, r3
 800083c:	231d      	movs	r3, #29
 800083e:	1a9a      	subs	r2, r3, r2
 8000840:	4653      	mov	r3, sl
 8000842:	40d3      	lsrs	r3, r2
 8000844:	001a      	movs	r2, r3
 8000846:	4643      	mov	r3, r8
 8000848:	4313      	orrs	r3, r2
 800084a:	4652      	mov	r2, sl
 800084c:	408a      	lsls	r2, r1
 800084e:	4649      	mov	r1, r9
 8000850:	1a08      	subs	r0, r1, r0
 8000852:	4982      	ldr	r1, [pc, #520]	; (8000a5c <__aeabi_dmul+0x3b0>)
 8000854:	4689      	mov	r9, r1
 8000856:	4481      	add	r9, r0
 8000858:	2000      	movs	r0, #0
 800085a:	e768      	b.n	800072e <__aeabi_dmul+0x82>
 800085c:	4b7b      	ldr	r3, [pc, #492]	; (8000a4c <__aeabi_dmul+0x3a0>)
 800085e:	2700      	movs	r7, #0
 8000860:	2600      	movs	r6, #0
 8000862:	e78e      	b.n	8000782 <__aeabi_dmul+0xd6>
 8000864:	0c14      	lsrs	r4, r2, #16
 8000866:	0412      	lsls	r2, r2, #16
 8000868:	0c12      	lsrs	r2, r2, #16
 800086a:	0011      	movs	r1, r2
 800086c:	0c37      	lsrs	r7, r6, #16
 800086e:	0436      	lsls	r6, r6, #16
 8000870:	0c35      	lsrs	r5, r6, #16
 8000872:	4379      	muls	r1, r7
 8000874:	0028      	movs	r0, r5
 8000876:	468c      	mov	ip, r1
 8000878:	002e      	movs	r6, r5
 800087a:	4360      	muls	r0, r4
 800087c:	4460      	add	r0, ip
 800087e:	4683      	mov	fp, r0
 8000880:	4356      	muls	r6, r2
 8000882:	0021      	movs	r1, r4
 8000884:	0c30      	lsrs	r0, r6, #16
 8000886:	4680      	mov	r8, r0
 8000888:	4658      	mov	r0, fp
 800088a:	4379      	muls	r1, r7
 800088c:	4440      	add	r0, r8
 800088e:	9102      	str	r1, [sp, #8]
 8000890:	4584      	cmp	ip, r0
 8000892:	d906      	bls.n	80008a2 <__aeabi_dmul+0x1f6>
 8000894:	4688      	mov	r8, r1
 8000896:	2180      	movs	r1, #128	; 0x80
 8000898:	0249      	lsls	r1, r1, #9
 800089a:	468c      	mov	ip, r1
 800089c:	44e0      	add	r8, ip
 800089e:	4641      	mov	r1, r8
 80008a0:	9102      	str	r1, [sp, #8]
 80008a2:	0436      	lsls	r6, r6, #16
 80008a4:	0c01      	lsrs	r1, r0, #16
 80008a6:	0c36      	lsrs	r6, r6, #16
 80008a8:	0400      	lsls	r0, r0, #16
 80008aa:	468b      	mov	fp, r1
 80008ac:	1981      	adds	r1, r0, r6
 80008ae:	0c1e      	lsrs	r6, r3, #16
 80008b0:	041b      	lsls	r3, r3, #16
 80008b2:	0c1b      	lsrs	r3, r3, #16
 80008b4:	9103      	str	r1, [sp, #12]
 80008b6:	0019      	movs	r1, r3
 80008b8:	4379      	muls	r1, r7
 80008ba:	468c      	mov	ip, r1
 80008bc:	0028      	movs	r0, r5
 80008be:	4375      	muls	r5, r6
 80008c0:	4465      	add	r5, ip
 80008c2:	46a8      	mov	r8, r5
 80008c4:	4358      	muls	r0, r3
 80008c6:	0c05      	lsrs	r5, r0, #16
 80008c8:	4445      	add	r5, r8
 80008ca:	4377      	muls	r7, r6
 80008cc:	42a9      	cmp	r1, r5
 80008ce:	d903      	bls.n	80008d8 <__aeabi_dmul+0x22c>
 80008d0:	2180      	movs	r1, #128	; 0x80
 80008d2:	0249      	lsls	r1, r1, #9
 80008d4:	468c      	mov	ip, r1
 80008d6:	4467      	add	r7, ip
 80008d8:	0c29      	lsrs	r1, r5, #16
 80008da:	468c      	mov	ip, r1
 80008dc:	0039      	movs	r1, r7
 80008de:	0400      	lsls	r0, r0, #16
 80008e0:	0c00      	lsrs	r0, r0, #16
 80008e2:	042d      	lsls	r5, r5, #16
 80008e4:	182d      	adds	r5, r5, r0
 80008e6:	4461      	add	r1, ip
 80008e8:	44ab      	add	fp, r5
 80008ea:	9105      	str	r1, [sp, #20]
 80008ec:	4659      	mov	r1, fp
 80008ee:	9104      	str	r1, [sp, #16]
 80008f0:	9901      	ldr	r1, [sp, #4]
 80008f2:	040f      	lsls	r7, r1, #16
 80008f4:	0c3f      	lsrs	r7, r7, #16
 80008f6:	0c08      	lsrs	r0, r1, #16
 80008f8:	0039      	movs	r1, r7
 80008fa:	4351      	muls	r1, r2
 80008fc:	4342      	muls	r2, r0
 80008fe:	4690      	mov	r8, r2
 8000900:	0002      	movs	r2, r0
 8000902:	468c      	mov	ip, r1
 8000904:	0c09      	lsrs	r1, r1, #16
 8000906:	468b      	mov	fp, r1
 8000908:	4362      	muls	r2, r4
 800090a:	437c      	muls	r4, r7
 800090c:	4444      	add	r4, r8
 800090e:	445c      	add	r4, fp
 8000910:	45a0      	cmp	r8, r4
 8000912:	d903      	bls.n	800091c <__aeabi_dmul+0x270>
 8000914:	2180      	movs	r1, #128	; 0x80
 8000916:	0249      	lsls	r1, r1, #9
 8000918:	4688      	mov	r8, r1
 800091a:	4442      	add	r2, r8
 800091c:	0c21      	lsrs	r1, r4, #16
 800091e:	4688      	mov	r8, r1
 8000920:	4661      	mov	r1, ip
 8000922:	0409      	lsls	r1, r1, #16
 8000924:	0c09      	lsrs	r1, r1, #16
 8000926:	468c      	mov	ip, r1
 8000928:	0039      	movs	r1, r7
 800092a:	4359      	muls	r1, r3
 800092c:	4343      	muls	r3, r0
 800092e:	4370      	muls	r0, r6
 8000930:	437e      	muls	r6, r7
 8000932:	0c0f      	lsrs	r7, r1, #16
 8000934:	18f6      	adds	r6, r6, r3
 8000936:	0424      	lsls	r4, r4, #16
 8000938:	19be      	adds	r6, r7, r6
 800093a:	4464      	add	r4, ip
 800093c:	4442      	add	r2, r8
 800093e:	468c      	mov	ip, r1
 8000940:	42b3      	cmp	r3, r6
 8000942:	d903      	bls.n	800094c <__aeabi_dmul+0x2a0>
 8000944:	2380      	movs	r3, #128	; 0x80
 8000946:	025b      	lsls	r3, r3, #9
 8000948:	4698      	mov	r8, r3
 800094a:	4440      	add	r0, r8
 800094c:	9b02      	ldr	r3, [sp, #8]
 800094e:	4661      	mov	r1, ip
 8000950:	4698      	mov	r8, r3
 8000952:	9b04      	ldr	r3, [sp, #16]
 8000954:	0437      	lsls	r7, r6, #16
 8000956:	4443      	add	r3, r8
 8000958:	469b      	mov	fp, r3
 800095a:	45ab      	cmp	fp, r5
 800095c:	41ad      	sbcs	r5, r5
 800095e:	426b      	negs	r3, r5
 8000960:	040d      	lsls	r5, r1, #16
 8000962:	9905      	ldr	r1, [sp, #20]
 8000964:	0c2d      	lsrs	r5, r5, #16
 8000966:	468c      	mov	ip, r1
 8000968:	197f      	adds	r7, r7, r5
 800096a:	4467      	add	r7, ip
 800096c:	18fd      	adds	r5, r7, r3
 800096e:	46a8      	mov	r8, r5
 8000970:	465d      	mov	r5, fp
 8000972:	192d      	adds	r5, r5, r4
 8000974:	42a5      	cmp	r5, r4
 8000976:	41a4      	sbcs	r4, r4
 8000978:	4693      	mov	fp, r2
 800097a:	4264      	negs	r4, r4
 800097c:	46a4      	mov	ip, r4
 800097e:	44c3      	add	fp, r8
 8000980:	44dc      	add	ip, fp
 8000982:	428f      	cmp	r7, r1
 8000984:	41bf      	sbcs	r7, r7
 8000986:	4598      	cmp	r8, r3
 8000988:	419b      	sbcs	r3, r3
 800098a:	4593      	cmp	fp, r2
 800098c:	4192      	sbcs	r2, r2
 800098e:	45a4      	cmp	ip, r4
 8000990:	41a4      	sbcs	r4, r4
 8000992:	425b      	negs	r3, r3
 8000994:	427f      	negs	r7, r7
 8000996:	431f      	orrs	r7, r3
 8000998:	0c36      	lsrs	r6, r6, #16
 800099a:	4252      	negs	r2, r2
 800099c:	4264      	negs	r4, r4
 800099e:	19bf      	adds	r7, r7, r6
 80009a0:	4322      	orrs	r2, r4
 80009a2:	18bf      	adds	r7, r7, r2
 80009a4:	4662      	mov	r2, ip
 80009a6:	1838      	adds	r0, r7, r0
 80009a8:	0243      	lsls	r3, r0, #9
 80009aa:	0dd2      	lsrs	r2, r2, #23
 80009ac:	9903      	ldr	r1, [sp, #12]
 80009ae:	4313      	orrs	r3, r2
 80009b0:	026a      	lsls	r2, r5, #9
 80009b2:	430a      	orrs	r2, r1
 80009b4:	1e50      	subs	r0, r2, #1
 80009b6:	4182      	sbcs	r2, r0
 80009b8:	4661      	mov	r1, ip
 80009ba:	0ded      	lsrs	r5, r5, #23
 80009bc:	432a      	orrs	r2, r5
 80009be:	024e      	lsls	r6, r1, #9
 80009c0:	4332      	orrs	r2, r6
 80009c2:	01d9      	lsls	r1, r3, #7
 80009c4:	d400      	bmi.n	80009c8 <__aeabi_dmul+0x31c>
 80009c6:	e0b3      	b.n	8000b30 <__aeabi_dmul+0x484>
 80009c8:	2601      	movs	r6, #1
 80009ca:	0850      	lsrs	r0, r2, #1
 80009cc:	4032      	ands	r2, r6
 80009ce:	4302      	orrs	r2, r0
 80009d0:	07de      	lsls	r6, r3, #31
 80009d2:	4332      	orrs	r2, r6
 80009d4:	085b      	lsrs	r3, r3, #1
 80009d6:	4c22      	ldr	r4, [pc, #136]	; (8000a60 <__aeabi_dmul+0x3b4>)
 80009d8:	4454      	add	r4, sl
 80009da:	2c00      	cmp	r4, #0
 80009dc:	dd62      	ble.n	8000aa4 <__aeabi_dmul+0x3f8>
 80009de:	0751      	lsls	r1, r2, #29
 80009e0:	d009      	beq.n	80009f6 <__aeabi_dmul+0x34a>
 80009e2:	200f      	movs	r0, #15
 80009e4:	4010      	ands	r0, r2
 80009e6:	2804      	cmp	r0, #4
 80009e8:	d005      	beq.n	80009f6 <__aeabi_dmul+0x34a>
 80009ea:	1d10      	adds	r0, r2, #4
 80009ec:	4290      	cmp	r0, r2
 80009ee:	4192      	sbcs	r2, r2
 80009f0:	4252      	negs	r2, r2
 80009f2:	189b      	adds	r3, r3, r2
 80009f4:	0002      	movs	r2, r0
 80009f6:	01d9      	lsls	r1, r3, #7
 80009f8:	d504      	bpl.n	8000a04 <__aeabi_dmul+0x358>
 80009fa:	2480      	movs	r4, #128	; 0x80
 80009fc:	4819      	ldr	r0, [pc, #100]	; (8000a64 <__aeabi_dmul+0x3b8>)
 80009fe:	00e4      	lsls	r4, r4, #3
 8000a00:	4003      	ands	r3, r0
 8000a02:	4454      	add	r4, sl
 8000a04:	4818      	ldr	r0, [pc, #96]	; (8000a68 <__aeabi_dmul+0x3bc>)
 8000a06:	4284      	cmp	r4, r0
 8000a08:	dd00      	ble.n	8000a0c <__aeabi_dmul+0x360>
 8000a0a:	e727      	b.n	800085c <__aeabi_dmul+0x1b0>
 8000a0c:	075e      	lsls	r6, r3, #29
 8000a0e:	025b      	lsls	r3, r3, #9
 8000a10:	08d2      	lsrs	r2, r2, #3
 8000a12:	0b1f      	lsrs	r7, r3, #12
 8000a14:	0563      	lsls	r3, r4, #21
 8000a16:	4316      	orrs	r6, r2
 8000a18:	0d5b      	lsrs	r3, r3, #21
 8000a1a:	e6b2      	b.n	8000782 <__aeabi_dmul+0xd6>
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	4699      	mov	r9, r3
 8000a20:	3301      	adds	r3, #1
 8000a22:	2704      	movs	r7, #4
 8000a24:	2600      	movs	r6, #0
 8000a26:	469b      	mov	fp, r3
 8000a28:	e664      	b.n	80006f4 <__aeabi_dmul+0x48>
 8000a2a:	2303      	movs	r3, #3
 8000a2c:	9701      	str	r7, [sp, #4]
 8000a2e:	4681      	mov	r9, r0
 8000a30:	270c      	movs	r7, #12
 8000a32:	469b      	mov	fp, r3
 8000a34:	e65e      	b.n	80006f4 <__aeabi_dmul+0x48>
 8000a36:	2201      	movs	r2, #1
 8000a38:	2001      	movs	r0, #1
 8000a3a:	4317      	orrs	r7, r2
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	e676      	b.n	800072e <__aeabi_dmul+0x82>
 8000a40:	2303      	movs	r3, #3
 8000a42:	2003      	movs	r0, #3
 8000a44:	431f      	orrs	r7, r3
 8000a46:	4643      	mov	r3, r8
 8000a48:	e671      	b.n	800072e <__aeabi_dmul+0x82>
 8000a4a:	46c0      	nop			; (mov r8, r8)
 8000a4c:	000007ff 	.word	0x000007ff
 8000a50:	fffffc01 	.word	0xfffffc01
 8000a54:	08003e6c 	.word	0x08003e6c
 8000a58:	800fffff 	.word	0x800fffff
 8000a5c:	fffffc0d 	.word	0xfffffc0d
 8000a60:	000003ff 	.word	0x000003ff
 8000a64:	feffffff 	.word	0xfeffffff
 8000a68:	000007fe 	.word	0x000007fe
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	2780      	movs	r7, #128	; 0x80
 8000a70:	9300      	str	r3, [sp, #0]
 8000a72:	033f      	lsls	r7, r7, #12
 8000a74:	2600      	movs	r6, #0
 8000a76:	4b43      	ldr	r3, [pc, #268]	; (8000b84 <__aeabi_dmul+0x4d8>)
 8000a78:	e683      	b.n	8000782 <__aeabi_dmul+0xd6>
 8000a7a:	9b01      	ldr	r3, [sp, #4]
 8000a7c:	0032      	movs	r2, r6
 8000a7e:	46a4      	mov	ip, r4
 8000a80:	4658      	mov	r0, fp
 8000a82:	e670      	b.n	8000766 <__aeabi_dmul+0xba>
 8000a84:	46ac      	mov	ip, r5
 8000a86:	e66e      	b.n	8000766 <__aeabi_dmul+0xba>
 8000a88:	2780      	movs	r7, #128	; 0x80
 8000a8a:	9901      	ldr	r1, [sp, #4]
 8000a8c:	033f      	lsls	r7, r7, #12
 8000a8e:	4239      	tst	r1, r7
 8000a90:	d02d      	beq.n	8000aee <__aeabi_dmul+0x442>
 8000a92:	423b      	tst	r3, r7
 8000a94:	d12b      	bne.n	8000aee <__aeabi_dmul+0x442>
 8000a96:	431f      	orrs	r7, r3
 8000a98:	033f      	lsls	r7, r7, #12
 8000a9a:	0b3f      	lsrs	r7, r7, #12
 8000a9c:	9500      	str	r5, [sp, #0]
 8000a9e:	0016      	movs	r6, r2
 8000aa0:	4b38      	ldr	r3, [pc, #224]	; (8000b84 <__aeabi_dmul+0x4d8>)
 8000aa2:	e66e      	b.n	8000782 <__aeabi_dmul+0xd6>
 8000aa4:	2501      	movs	r5, #1
 8000aa6:	1b2d      	subs	r5, r5, r4
 8000aa8:	2d38      	cmp	r5, #56	; 0x38
 8000aaa:	dd00      	ble.n	8000aae <__aeabi_dmul+0x402>
 8000aac:	e666      	b.n	800077c <__aeabi_dmul+0xd0>
 8000aae:	2d1f      	cmp	r5, #31
 8000ab0:	dc40      	bgt.n	8000b34 <__aeabi_dmul+0x488>
 8000ab2:	4835      	ldr	r0, [pc, #212]	; (8000b88 <__aeabi_dmul+0x4dc>)
 8000ab4:	001c      	movs	r4, r3
 8000ab6:	4450      	add	r0, sl
 8000ab8:	0016      	movs	r6, r2
 8000aba:	4082      	lsls	r2, r0
 8000abc:	4084      	lsls	r4, r0
 8000abe:	40ee      	lsrs	r6, r5
 8000ac0:	1e50      	subs	r0, r2, #1
 8000ac2:	4182      	sbcs	r2, r0
 8000ac4:	4334      	orrs	r4, r6
 8000ac6:	4314      	orrs	r4, r2
 8000ac8:	40eb      	lsrs	r3, r5
 8000aca:	0762      	lsls	r2, r4, #29
 8000acc:	d009      	beq.n	8000ae2 <__aeabi_dmul+0x436>
 8000ace:	220f      	movs	r2, #15
 8000ad0:	4022      	ands	r2, r4
 8000ad2:	2a04      	cmp	r2, #4
 8000ad4:	d005      	beq.n	8000ae2 <__aeabi_dmul+0x436>
 8000ad6:	0022      	movs	r2, r4
 8000ad8:	1d14      	adds	r4, r2, #4
 8000ada:	4294      	cmp	r4, r2
 8000adc:	4180      	sbcs	r0, r0
 8000ade:	4240      	negs	r0, r0
 8000ae0:	181b      	adds	r3, r3, r0
 8000ae2:	021a      	lsls	r2, r3, #8
 8000ae4:	d53e      	bpl.n	8000b64 <__aeabi_dmul+0x4b8>
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	2700      	movs	r7, #0
 8000aea:	2600      	movs	r6, #0
 8000aec:	e649      	b.n	8000782 <__aeabi_dmul+0xd6>
 8000aee:	2780      	movs	r7, #128	; 0x80
 8000af0:	9b01      	ldr	r3, [sp, #4]
 8000af2:	033f      	lsls	r7, r7, #12
 8000af4:	431f      	orrs	r7, r3
 8000af6:	033f      	lsls	r7, r7, #12
 8000af8:	0b3f      	lsrs	r7, r7, #12
 8000afa:	9400      	str	r4, [sp, #0]
 8000afc:	4b21      	ldr	r3, [pc, #132]	; (8000b84 <__aeabi_dmul+0x4d8>)
 8000afe:	e640      	b.n	8000782 <__aeabi_dmul+0xd6>
 8000b00:	0003      	movs	r3, r0
 8000b02:	465a      	mov	r2, fp
 8000b04:	3b28      	subs	r3, #40	; 0x28
 8000b06:	409a      	lsls	r2, r3
 8000b08:	2600      	movs	r6, #0
 8000b0a:	9201      	str	r2, [sp, #4]
 8000b0c:	e66d      	b.n	80007ea <__aeabi_dmul+0x13e>
 8000b0e:	4658      	mov	r0, fp
 8000b10:	f000 f94e 	bl	8000db0 <__clzsi2>
 8000b14:	3020      	adds	r0, #32
 8000b16:	e657      	b.n	80007c8 <__aeabi_dmul+0x11c>
 8000b18:	0003      	movs	r3, r0
 8000b1a:	4652      	mov	r2, sl
 8000b1c:	3b28      	subs	r3, #40	; 0x28
 8000b1e:	409a      	lsls	r2, r3
 8000b20:	0013      	movs	r3, r2
 8000b22:	2200      	movs	r2, #0
 8000b24:	e693      	b.n	800084e <__aeabi_dmul+0x1a2>
 8000b26:	4650      	mov	r0, sl
 8000b28:	f000 f942 	bl	8000db0 <__clzsi2>
 8000b2c:	3020      	adds	r0, #32
 8000b2e:	e67b      	b.n	8000828 <__aeabi_dmul+0x17c>
 8000b30:	46ca      	mov	sl, r9
 8000b32:	e750      	b.n	80009d6 <__aeabi_dmul+0x32a>
 8000b34:	201f      	movs	r0, #31
 8000b36:	001e      	movs	r6, r3
 8000b38:	4240      	negs	r0, r0
 8000b3a:	1b04      	subs	r4, r0, r4
 8000b3c:	40e6      	lsrs	r6, r4
 8000b3e:	2d20      	cmp	r5, #32
 8000b40:	d003      	beq.n	8000b4a <__aeabi_dmul+0x49e>
 8000b42:	4c12      	ldr	r4, [pc, #72]	; (8000b8c <__aeabi_dmul+0x4e0>)
 8000b44:	4454      	add	r4, sl
 8000b46:	40a3      	lsls	r3, r4
 8000b48:	431a      	orrs	r2, r3
 8000b4a:	1e50      	subs	r0, r2, #1
 8000b4c:	4182      	sbcs	r2, r0
 8000b4e:	4332      	orrs	r2, r6
 8000b50:	2607      	movs	r6, #7
 8000b52:	2700      	movs	r7, #0
 8000b54:	4016      	ands	r6, r2
 8000b56:	d009      	beq.n	8000b6c <__aeabi_dmul+0x4c0>
 8000b58:	200f      	movs	r0, #15
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	4010      	ands	r0, r2
 8000b5e:	0014      	movs	r4, r2
 8000b60:	2804      	cmp	r0, #4
 8000b62:	d1b9      	bne.n	8000ad8 <__aeabi_dmul+0x42c>
 8000b64:	0022      	movs	r2, r4
 8000b66:	075e      	lsls	r6, r3, #29
 8000b68:	025b      	lsls	r3, r3, #9
 8000b6a:	0b1f      	lsrs	r7, r3, #12
 8000b6c:	08d2      	lsrs	r2, r2, #3
 8000b6e:	4316      	orrs	r6, r2
 8000b70:	2300      	movs	r3, #0
 8000b72:	e606      	b.n	8000782 <__aeabi_dmul+0xd6>
 8000b74:	2780      	movs	r7, #128	; 0x80
 8000b76:	033f      	lsls	r7, r7, #12
 8000b78:	431f      	orrs	r7, r3
 8000b7a:	033f      	lsls	r7, r7, #12
 8000b7c:	0b3f      	lsrs	r7, r7, #12
 8000b7e:	0016      	movs	r6, r2
 8000b80:	4b00      	ldr	r3, [pc, #0]	; (8000b84 <__aeabi_dmul+0x4d8>)
 8000b82:	e5fe      	b.n	8000782 <__aeabi_dmul+0xd6>
 8000b84:	000007ff 	.word	0x000007ff
 8000b88:	0000041e 	.word	0x0000041e
 8000b8c:	0000043e 	.word	0x0000043e

08000b90 <__aeabi_f2d>:
 8000b90:	0041      	lsls	r1, r0, #1
 8000b92:	0e09      	lsrs	r1, r1, #24
 8000b94:	1c4b      	adds	r3, r1, #1
 8000b96:	b570      	push	{r4, r5, r6, lr}
 8000b98:	b2db      	uxtb	r3, r3
 8000b9a:	0246      	lsls	r6, r0, #9
 8000b9c:	0a75      	lsrs	r5, r6, #9
 8000b9e:	0fc4      	lsrs	r4, r0, #31
 8000ba0:	2b01      	cmp	r3, #1
 8000ba2:	dd14      	ble.n	8000bce <__aeabi_f2d+0x3e>
 8000ba4:	23e0      	movs	r3, #224	; 0xe0
 8000ba6:	009b      	lsls	r3, r3, #2
 8000ba8:	076d      	lsls	r5, r5, #29
 8000baa:	0b36      	lsrs	r6, r6, #12
 8000bac:	18cb      	adds	r3, r1, r3
 8000bae:	2100      	movs	r1, #0
 8000bb0:	0d0a      	lsrs	r2, r1, #20
 8000bb2:	0028      	movs	r0, r5
 8000bb4:	0512      	lsls	r2, r2, #20
 8000bb6:	4d1c      	ldr	r5, [pc, #112]	; (8000c28 <__aeabi_f2d+0x98>)
 8000bb8:	4332      	orrs	r2, r6
 8000bba:	055b      	lsls	r3, r3, #21
 8000bbc:	402a      	ands	r2, r5
 8000bbe:	085b      	lsrs	r3, r3, #1
 8000bc0:	4313      	orrs	r3, r2
 8000bc2:	005b      	lsls	r3, r3, #1
 8000bc4:	07e4      	lsls	r4, r4, #31
 8000bc6:	085b      	lsrs	r3, r3, #1
 8000bc8:	4323      	orrs	r3, r4
 8000bca:	0019      	movs	r1, r3
 8000bcc:	bd70      	pop	{r4, r5, r6, pc}
 8000bce:	2900      	cmp	r1, #0
 8000bd0:	d114      	bne.n	8000bfc <__aeabi_f2d+0x6c>
 8000bd2:	2d00      	cmp	r5, #0
 8000bd4:	d01e      	beq.n	8000c14 <__aeabi_f2d+0x84>
 8000bd6:	0028      	movs	r0, r5
 8000bd8:	f000 f8ea 	bl	8000db0 <__clzsi2>
 8000bdc:	280a      	cmp	r0, #10
 8000bde:	dc1c      	bgt.n	8000c1a <__aeabi_f2d+0x8a>
 8000be0:	230b      	movs	r3, #11
 8000be2:	002a      	movs	r2, r5
 8000be4:	1a1b      	subs	r3, r3, r0
 8000be6:	40da      	lsrs	r2, r3
 8000be8:	0003      	movs	r3, r0
 8000bea:	3315      	adds	r3, #21
 8000bec:	409d      	lsls	r5, r3
 8000bee:	4b0f      	ldr	r3, [pc, #60]	; (8000c2c <__aeabi_f2d+0x9c>)
 8000bf0:	0312      	lsls	r2, r2, #12
 8000bf2:	1a1b      	subs	r3, r3, r0
 8000bf4:	055b      	lsls	r3, r3, #21
 8000bf6:	0b16      	lsrs	r6, r2, #12
 8000bf8:	0d5b      	lsrs	r3, r3, #21
 8000bfa:	e7d8      	b.n	8000bae <__aeabi_f2d+0x1e>
 8000bfc:	2d00      	cmp	r5, #0
 8000bfe:	d006      	beq.n	8000c0e <__aeabi_f2d+0x7e>
 8000c00:	0b32      	lsrs	r2, r6, #12
 8000c02:	2680      	movs	r6, #128	; 0x80
 8000c04:	0336      	lsls	r6, r6, #12
 8000c06:	076d      	lsls	r5, r5, #29
 8000c08:	4316      	orrs	r6, r2
 8000c0a:	4b09      	ldr	r3, [pc, #36]	; (8000c30 <__aeabi_f2d+0xa0>)
 8000c0c:	e7cf      	b.n	8000bae <__aeabi_f2d+0x1e>
 8000c0e:	4b08      	ldr	r3, [pc, #32]	; (8000c30 <__aeabi_f2d+0xa0>)
 8000c10:	2600      	movs	r6, #0
 8000c12:	e7cc      	b.n	8000bae <__aeabi_f2d+0x1e>
 8000c14:	2300      	movs	r3, #0
 8000c16:	2600      	movs	r6, #0
 8000c18:	e7c9      	b.n	8000bae <__aeabi_f2d+0x1e>
 8000c1a:	0003      	movs	r3, r0
 8000c1c:	002a      	movs	r2, r5
 8000c1e:	3b0b      	subs	r3, #11
 8000c20:	409a      	lsls	r2, r3
 8000c22:	2500      	movs	r5, #0
 8000c24:	e7e3      	b.n	8000bee <__aeabi_f2d+0x5e>
 8000c26:	46c0      	nop			; (mov r8, r8)
 8000c28:	800fffff 	.word	0x800fffff
 8000c2c:	00000389 	.word	0x00000389
 8000c30:	000007ff 	.word	0x000007ff

08000c34 <__aeabi_d2f>:
 8000c34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c36:	004c      	lsls	r4, r1, #1
 8000c38:	0d64      	lsrs	r4, r4, #21
 8000c3a:	030b      	lsls	r3, r1, #12
 8000c3c:	1c62      	adds	r2, r4, #1
 8000c3e:	0a5b      	lsrs	r3, r3, #9
 8000c40:	0f46      	lsrs	r6, r0, #29
 8000c42:	0552      	lsls	r2, r2, #21
 8000c44:	0fc9      	lsrs	r1, r1, #31
 8000c46:	431e      	orrs	r6, r3
 8000c48:	00c5      	lsls	r5, r0, #3
 8000c4a:	0d52      	lsrs	r2, r2, #21
 8000c4c:	2a01      	cmp	r2, #1
 8000c4e:	dd29      	ble.n	8000ca4 <__aeabi_d2f+0x70>
 8000c50:	4b37      	ldr	r3, [pc, #220]	; (8000d30 <__aeabi_d2f+0xfc>)
 8000c52:	18e7      	adds	r7, r4, r3
 8000c54:	2ffe      	cmp	r7, #254	; 0xfe
 8000c56:	dc1c      	bgt.n	8000c92 <__aeabi_d2f+0x5e>
 8000c58:	2f00      	cmp	r7, #0
 8000c5a:	dd3b      	ble.n	8000cd4 <__aeabi_d2f+0xa0>
 8000c5c:	0180      	lsls	r0, r0, #6
 8000c5e:	1e43      	subs	r3, r0, #1
 8000c60:	4198      	sbcs	r0, r3
 8000c62:	2207      	movs	r2, #7
 8000c64:	00f3      	lsls	r3, r6, #3
 8000c66:	0f6d      	lsrs	r5, r5, #29
 8000c68:	4303      	orrs	r3, r0
 8000c6a:	432b      	orrs	r3, r5
 8000c6c:	401a      	ands	r2, r3
 8000c6e:	2a00      	cmp	r2, #0
 8000c70:	d004      	beq.n	8000c7c <__aeabi_d2f+0x48>
 8000c72:	220f      	movs	r2, #15
 8000c74:	401a      	ands	r2, r3
 8000c76:	2a04      	cmp	r2, #4
 8000c78:	d000      	beq.n	8000c7c <__aeabi_d2f+0x48>
 8000c7a:	3304      	adds	r3, #4
 8000c7c:	2280      	movs	r2, #128	; 0x80
 8000c7e:	04d2      	lsls	r2, r2, #19
 8000c80:	401a      	ands	r2, r3
 8000c82:	d024      	beq.n	8000cce <__aeabi_d2f+0x9a>
 8000c84:	3701      	adds	r7, #1
 8000c86:	b2fa      	uxtb	r2, r7
 8000c88:	2fff      	cmp	r7, #255	; 0xff
 8000c8a:	d002      	beq.n	8000c92 <__aeabi_d2f+0x5e>
 8000c8c:	019b      	lsls	r3, r3, #6
 8000c8e:	0a58      	lsrs	r0, r3, #9
 8000c90:	e001      	b.n	8000c96 <__aeabi_d2f+0x62>
 8000c92:	22ff      	movs	r2, #255	; 0xff
 8000c94:	2000      	movs	r0, #0
 8000c96:	0240      	lsls	r0, r0, #9
 8000c98:	05d2      	lsls	r2, r2, #23
 8000c9a:	0a40      	lsrs	r0, r0, #9
 8000c9c:	07c9      	lsls	r1, r1, #31
 8000c9e:	4310      	orrs	r0, r2
 8000ca0:	4308      	orrs	r0, r1
 8000ca2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ca4:	4335      	orrs	r5, r6
 8000ca6:	2c00      	cmp	r4, #0
 8000ca8:	d104      	bne.n	8000cb4 <__aeabi_d2f+0x80>
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d10a      	bne.n	8000cc4 <__aeabi_d2f+0x90>
 8000cae:	2200      	movs	r2, #0
 8000cb0:	2000      	movs	r0, #0
 8000cb2:	e7f0      	b.n	8000c96 <__aeabi_d2f+0x62>
 8000cb4:	2d00      	cmp	r5, #0
 8000cb6:	d0ec      	beq.n	8000c92 <__aeabi_d2f+0x5e>
 8000cb8:	2080      	movs	r0, #128	; 0x80
 8000cba:	03c0      	lsls	r0, r0, #15
 8000cbc:	4330      	orrs	r0, r6
 8000cbe:	22ff      	movs	r2, #255	; 0xff
 8000cc0:	e7e9      	b.n	8000c96 <__aeabi_d2f+0x62>
 8000cc2:	2400      	movs	r4, #0
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	025b      	lsls	r3, r3, #9
 8000cc8:	0a58      	lsrs	r0, r3, #9
 8000cca:	b2e2      	uxtb	r2, r4
 8000ccc:	e7e3      	b.n	8000c96 <__aeabi_d2f+0x62>
 8000cce:	08db      	lsrs	r3, r3, #3
 8000cd0:	003c      	movs	r4, r7
 8000cd2:	e7f8      	b.n	8000cc6 <__aeabi_d2f+0x92>
 8000cd4:	003b      	movs	r3, r7
 8000cd6:	3317      	adds	r3, #23
 8000cd8:	dbf3      	blt.n	8000cc2 <__aeabi_d2f+0x8e>
 8000cda:	2380      	movs	r3, #128	; 0x80
 8000cdc:	041b      	lsls	r3, r3, #16
 8000cde:	4333      	orrs	r3, r6
 8000ce0:	261e      	movs	r6, #30
 8000ce2:	1bf6      	subs	r6, r6, r7
 8000ce4:	2e1f      	cmp	r6, #31
 8000ce6:	dd14      	ble.n	8000d12 <__aeabi_d2f+0xde>
 8000ce8:	2202      	movs	r2, #2
 8000cea:	4252      	negs	r2, r2
 8000cec:	1bd7      	subs	r7, r2, r7
 8000cee:	001a      	movs	r2, r3
 8000cf0:	40fa      	lsrs	r2, r7
 8000cf2:	0017      	movs	r7, r2
 8000cf4:	2e20      	cmp	r6, #32
 8000cf6:	d004      	beq.n	8000d02 <__aeabi_d2f+0xce>
 8000cf8:	4a0e      	ldr	r2, [pc, #56]	; (8000d34 <__aeabi_d2f+0x100>)
 8000cfa:	4694      	mov	ip, r2
 8000cfc:	4464      	add	r4, ip
 8000cfe:	40a3      	lsls	r3, r4
 8000d00:	431d      	orrs	r5, r3
 8000d02:	002b      	movs	r3, r5
 8000d04:	1e5d      	subs	r5, r3, #1
 8000d06:	41ab      	sbcs	r3, r5
 8000d08:	2207      	movs	r2, #7
 8000d0a:	433b      	orrs	r3, r7
 8000d0c:	401a      	ands	r2, r3
 8000d0e:	2700      	movs	r7, #0
 8000d10:	e7ad      	b.n	8000c6e <__aeabi_d2f+0x3a>
 8000d12:	4a09      	ldr	r2, [pc, #36]	; (8000d38 <__aeabi_d2f+0x104>)
 8000d14:	0028      	movs	r0, r5
 8000d16:	18a2      	adds	r2, r4, r2
 8000d18:	4095      	lsls	r5, r2
 8000d1a:	4093      	lsls	r3, r2
 8000d1c:	1e6c      	subs	r4, r5, #1
 8000d1e:	41a5      	sbcs	r5, r4
 8000d20:	40f0      	lsrs	r0, r6
 8000d22:	2207      	movs	r2, #7
 8000d24:	432b      	orrs	r3, r5
 8000d26:	4303      	orrs	r3, r0
 8000d28:	401a      	ands	r2, r3
 8000d2a:	2700      	movs	r7, #0
 8000d2c:	e79f      	b.n	8000c6e <__aeabi_d2f+0x3a>
 8000d2e:	46c0      	nop			; (mov r8, r8)
 8000d30:	fffffc80 	.word	0xfffffc80
 8000d34:	fffffca2 	.word	0xfffffca2
 8000d38:	fffffc82 	.word	0xfffffc82

08000d3c <__aeabi_cfrcmple>:
 8000d3c:	4684      	mov	ip, r0
 8000d3e:	1c08      	adds	r0, r1, #0
 8000d40:	4661      	mov	r1, ip
 8000d42:	e7ff      	b.n	8000d44 <__aeabi_cfcmpeq>

08000d44 <__aeabi_cfcmpeq>:
 8000d44:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000d46:	f000 f8c7 	bl	8000ed8 <__lesf2>
 8000d4a:	2800      	cmp	r0, #0
 8000d4c:	d401      	bmi.n	8000d52 <__aeabi_cfcmpeq+0xe>
 8000d4e:	2100      	movs	r1, #0
 8000d50:	42c8      	cmn	r0, r1
 8000d52:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000d54 <__aeabi_fcmpeq>:
 8000d54:	b510      	push	{r4, lr}
 8000d56:	f000 f849 	bl	8000dec <__eqsf2>
 8000d5a:	4240      	negs	r0, r0
 8000d5c:	3001      	adds	r0, #1
 8000d5e:	bd10      	pop	{r4, pc}

08000d60 <__aeabi_fcmplt>:
 8000d60:	b510      	push	{r4, lr}
 8000d62:	f000 f8b9 	bl	8000ed8 <__lesf2>
 8000d66:	2800      	cmp	r0, #0
 8000d68:	db01      	blt.n	8000d6e <__aeabi_fcmplt+0xe>
 8000d6a:	2000      	movs	r0, #0
 8000d6c:	bd10      	pop	{r4, pc}
 8000d6e:	2001      	movs	r0, #1
 8000d70:	bd10      	pop	{r4, pc}
 8000d72:	46c0      	nop			; (mov r8, r8)

08000d74 <__aeabi_fcmple>:
 8000d74:	b510      	push	{r4, lr}
 8000d76:	f000 f8af 	bl	8000ed8 <__lesf2>
 8000d7a:	2800      	cmp	r0, #0
 8000d7c:	dd01      	ble.n	8000d82 <__aeabi_fcmple+0xe>
 8000d7e:	2000      	movs	r0, #0
 8000d80:	bd10      	pop	{r4, pc}
 8000d82:	2001      	movs	r0, #1
 8000d84:	bd10      	pop	{r4, pc}
 8000d86:	46c0      	nop			; (mov r8, r8)

08000d88 <__aeabi_fcmpgt>:
 8000d88:	b510      	push	{r4, lr}
 8000d8a:	f000 f857 	bl	8000e3c <__gesf2>
 8000d8e:	2800      	cmp	r0, #0
 8000d90:	dc01      	bgt.n	8000d96 <__aeabi_fcmpgt+0xe>
 8000d92:	2000      	movs	r0, #0
 8000d94:	bd10      	pop	{r4, pc}
 8000d96:	2001      	movs	r0, #1
 8000d98:	bd10      	pop	{r4, pc}
 8000d9a:	46c0      	nop			; (mov r8, r8)

08000d9c <__aeabi_fcmpge>:
 8000d9c:	b510      	push	{r4, lr}
 8000d9e:	f000 f84d 	bl	8000e3c <__gesf2>
 8000da2:	2800      	cmp	r0, #0
 8000da4:	da01      	bge.n	8000daa <__aeabi_fcmpge+0xe>
 8000da6:	2000      	movs	r0, #0
 8000da8:	bd10      	pop	{r4, pc}
 8000daa:	2001      	movs	r0, #1
 8000dac:	bd10      	pop	{r4, pc}
 8000dae:	46c0      	nop			; (mov r8, r8)

08000db0 <__clzsi2>:
 8000db0:	211c      	movs	r1, #28
 8000db2:	2301      	movs	r3, #1
 8000db4:	041b      	lsls	r3, r3, #16
 8000db6:	4298      	cmp	r0, r3
 8000db8:	d301      	bcc.n	8000dbe <__clzsi2+0xe>
 8000dba:	0c00      	lsrs	r0, r0, #16
 8000dbc:	3910      	subs	r1, #16
 8000dbe:	0a1b      	lsrs	r3, r3, #8
 8000dc0:	4298      	cmp	r0, r3
 8000dc2:	d301      	bcc.n	8000dc8 <__clzsi2+0x18>
 8000dc4:	0a00      	lsrs	r0, r0, #8
 8000dc6:	3908      	subs	r1, #8
 8000dc8:	091b      	lsrs	r3, r3, #4
 8000dca:	4298      	cmp	r0, r3
 8000dcc:	d301      	bcc.n	8000dd2 <__clzsi2+0x22>
 8000dce:	0900      	lsrs	r0, r0, #4
 8000dd0:	3904      	subs	r1, #4
 8000dd2:	a202      	add	r2, pc, #8	; (adr r2, 8000ddc <__clzsi2+0x2c>)
 8000dd4:	5c10      	ldrb	r0, [r2, r0]
 8000dd6:	1840      	adds	r0, r0, r1
 8000dd8:	4770      	bx	lr
 8000dda:	46c0      	nop			; (mov r8, r8)
 8000ddc:	02020304 	.word	0x02020304
 8000de0:	01010101 	.word	0x01010101
	...

08000dec <__eqsf2>:
 8000dec:	b570      	push	{r4, r5, r6, lr}
 8000dee:	0042      	lsls	r2, r0, #1
 8000df0:	024e      	lsls	r6, r1, #9
 8000df2:	004c      	lsls	r4, r1, #1
 8000df4:	0245      	lsls	r5, r0, #9
 8000df6:	0a6d      	lsrs	r5, r5, #9
 8000df8:	0e12      	lsrs	r2, r2, #24
 8000dfa:	0fc3      	lsrs	r3, r0, #31
 8000dfc:	0a76      	lsrs	r6, r6, #9
 8000dfe:	0e24      	lsrs	r4, r4, #24
 8000e00:	0fc9      	lsrs	r1, r1, #31
 8000e02:	2aff      	cmp	r2, #255	; 0xff
 8000e04:	d00f      	beq.n	8000e26 <__eqsf2+0x3a>
 8000e06:	2cff      	cmp	r4, #255	; 0xff
 8000e08:	d011      	beq.n	8000e2e <__eqsf2+0x42>
 8000e0a:	2001      	movs	r0, #1
 8000e0c:	42a2      	cmp	r2, r4
 8000e0e:	d000      	beq.n	8000e12 <__eqsf2+0x26>
 8000e10:	bd70      	pop	{r4, r5, r6, pc}
 8000e12:	42b5      	cmp	r5, r6
 8000e14:	d1fc      	bne.n	8000e10 <__eqsf2+0x24>
 8000e16:	428b      	cmp	r3, r1
 8000e18:	d00d      	beq.n	8000e36 <__eqsf2+0x4a>
 8000e1a:	2a00      	cmp	r2, #0
 8000e1c:	d1f8      	bne.n	8000e10 <__eqsf2+0x24>
 8000e1e:	0028      	movs	r0, r5
 8000e20:	1e45      	subs	r5, r0, #1
 8000e22:	41a8      	sbcs	r0, r5
 8000e24:	e7f4      	b.n	8000e10 <__eqsf2+0x24>
 8000e26:	2001      	movs	r0, #1
 8000e28:	2d00      	cmp	r5, #0
 8000e2a:	d1f1      	bne.n	8000e10 <__eqsf2+0x24>
 8000e2c:	e7eb      	b.n	8000e06 <__eqsf2+0x1a>
 8000e2e:	2001      	movs	r0, #1
 8000e30:	2e00      	cmp	r6, #0
 8000e32:	d1ed      	bne.n	8000e10 <__eqsf2+0x24>
 8000e34:	e7e9      	b.n	8000e0a <__eqsf2+0x1e>
 8000e36:	2000      	movs	r0, #0
 8000e38:	e7ea      	b.n	8000e10 <__eqsf2+0x24>
 8000e3a:	46c0      	nop			; (mov r8, r8)

08000e3c <__gesf2>:
 8000e3c:	b570      	push	{r4, r5, r6, lr}
 8000e3e:	004a      	lsls	r2, r1, #1
 8000e40:	024e      	lsls	r6, r1, #9
 8000e42:	0245      	lsls	r5, r0, #9
 8000e44:	0044      	lsls	r4, r0, #1
 8000e46:	0a6d      	lsrs	r5, r5, #9
 8000e48:	0e24      	lsrs	r4, r4, #24
 8000e4a:	0fc3      	lsrs	r3, r0, #31
 8000e4c:	0a76      	lsrs	r6, r6, #9
 8000e4e:	0e12      	lsrs	r2, r2, #24
 8000e50:	0fc9      	lsrs	r1, r1, #31
 8000e52:	2cff      	cmp	r4, #255	; 0xff
 8000e54:	d015      	beq.n	8000e82 <__gesf2+0x46>
 8000e56:	2aff      	cmp	r2, #255	; 0xff
 8000e58:	d00e      	beq.n	8000e78 <__gesf2+0x3c>
 8000e5a:	2c00      	cmp	r4, #0
 8000e5c:	d115      	bne.n	8000e8a <__gesf2+0x4e>
 8000e5e:	2a00      	cmp	r2, #0
 8000e60:	d101      	bne.n	8000e66 <__gesf2+0x2a>
 8000e62:	2e00      	cmp	r6, #0
 8000e64:	d01c      	beq.n	8000ea0 <__gesf2+0x64>
 8000e66:	2d00      	cmp	r5, #0
 8000e68:	d014      	beq.n	8000e94 <__gesf2+0x58>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d027      	beq.n	8000ebe <__gesf2+0x82>
 8000e6e:	2002      	movs	r0, #2
 8000e70:	3b01      	subs	r3, #1
 8000e72:	4018      	ands	r0, r3
 8000e74:	3801      	subs	r0, #1
 8000e76:	bd70      	pop	{r4, r5, r6, pc}
 8000e78:	2e00      	cmp	r6, #0
 8000e7a:	d0ee      	beq.n	8000e5a <__gesf2+0x1e>
 8000e7c:	2002      	movs	r0, #2
 8000e7e:	4240      	negs	r0, r0
 8000e80:	e7f9      	b.n	8000e76 <__gesf2+0x3a>
 8000e82:	2d00      	cmp	r5, #0
 8000e84:	d1fa      	bne.n	8000e7c <__gesf2+0x40>
 8000e86:	2aff      	cmp	r2, #255	; 0xff
 8000e88:	d00e      	beq.n	8000ea8 <__gesf2+0x6c>
 8000e8a:	2a00      	cmp	r2, #0
 8000e8c:	d10e      	bne.n	8000eac <__gesf2+0x70>
 8000e8e:	2e00      	cmp	r6, #0
 8000e90:	d0ed      	beq.n	8000e6e <__gesf2+0x32>
 8000e92:	e00b      	b.n	8000eac <__gesf2+0x70>
 8000e94:	2301      	movs	r3, #1
 8000e96:	3901      	subs	r1, #1
 8000e98:	4399      	bics	r1, r3
 8000e9a:	0008      	movs	r0, r1
 8000e9c:	3001      	adds	r0, #1
 8000e9e:	e7ea      	b.n	8000e76 <__gesf2+0x3a>
 8000ea0:	2000      	movs	r0, #0
 8000ea2:	2d00      	cmp	r5, #0
 8000ea4:	d0e7      	beq.n	8000e76 <__gesf2+0x3a>
 8000ea6:	e7e2      	b.n	8000e6e <__gesf2+0x32>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d1e7      	bne.n	8000e7c <__gesf2+0x40>
 8000eac:	428b      	cmp	r3, r1
 8000eae:	d1de      	bne.n	8000e6e <__gesf2+0x32>
 8000eb0:	4294      	cmp	r4, r2
 8000eb2:	dd05      	ble.n	8000ec0 <__gesf2+0x84>
 8000eb4:	2102      	movs	r1, #2
 8000eb6:	1e58      	subs	r0, r3, #1
 8000eb8:	4008      	ands	r0, r1
 8000eba:	3801      	subs	r0, #1
 8000ebc:	e7db      	b.n	8000e76 <__gesf2+0x3a>
 8000ebe:	2400      	movs	r4, #0
 8000ec0:	42a2      	cmp	r2, r4
 8000ec2:	dc04      	bgt.n	8000ece <__gesf2+0x92>
 8000ec4:	42b5      	cmp	r5, r6
 8000ec6:	d8d2      	bhi.n	8000e6e <__gesf2+0x32>
 8000ec8:	2000      	movs	r0, #0
 8000eca:	42b5      	cmp	r5, r6
 8000ecc:	d2d3      	bcs.n	8000e76 <__gesf2+0x3a>
 8000ece:	1e58      	subs	r0, r3, #1
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	4398      	bics	r0, r3
 8000ed4:	3001      	adds	r0, #1
 8000ed6:	e7ce      	b.n	8000e76 <__gesf2+0x3a>

08000ed8 <__lesf2>:
 8000ed8:	b530      	push	{r4, r5, lr}
 8000eda:	0042      	lsls	r2, r0, #1
 8000edc:	0244      	lsls	r4, r0, #9
 8000ede:	024d      	lsls	r5, r1, #9
 8000ee0:	0fc3      	lsrs	r3, r0, #31
 8000ee2:	0048      	lsls	r0, r1, #1
 8000ee4:	0a64      	lsrs	r4, r4, #9
 8000ee6:	0e12      	lsrs	r2, r2, #24
 8000ee8:	0a6d      	lsrs	r5, r5, #9
 8000eea:	0e00      	lsrs	r0, r0, #24
 8000eec:	0fc9      	lsrs	r1, r1, #31
 8000eee:	2aff      	cmp	r2, #255	; 0xff
 8000ef0:	d012      	beq.n	8000f18 <__lesf2+0x40>
 8000ef2:	28ff      	cmp	r0, #255	; 0xff
 8000ef4:	d00c      	beq.n	8000f10 <__lesf2+0x38>
 8000ef6:	2a00      	cmp	r2, #0
 8000ef8:	d112      	bne.n	8000f20 <__lesf2+0x48>
 8000efa:	2800      	cmp	r0, #0
 8000efc:	d119      	bne.n	8000f32 <__lesf2+0x5a>
 8000efe:	2d00      	cmp	r5, #0
 8000f00:	d117      	bne.n	8000f32 <__lesf2+0x5a>
 8000f02:	2c00      	cmp	r4, #0
 8000f04:	d02b      	beq.n	8000f5e <__lesf2+0x86>
 8000f06:	2002      	movs	r0, #2
 8000f08:	3b01      	subs	r3, #1
 8000f0a:	4018      	ands	r0, r3
 8000f0c:	3801      	subs	r0, #1
 8000f0e:	e026      	b.n	8000f5e <__lesf2+0x86>
 8000f10:	2d00      	cmp	r5, #0
 8000f12:	d0f0      	beq.n	8000ef6 <__lesf2+0x1e>
 8000f14:	2002      	movs	r0, #2
 8000f16:	e022      	b.n	8000f5e <__lesf2+0x86>
 8000f18:	2c00      	cmp	r4, #0
 8000f1a:	d1fb      	bne.n	8000f14 <__lesf2+0x3c>
 8000f1c:	28ff      	cmp	r0, #255	; 0xff
 8000f1e:	d01f      	beq.n	8000f60 <__lesf2+0x88>
 8000f20:	2800      	cmp	r0, #0
 8000f22:	d11f      	bne.n	8000f64 <__lesf2+0x8c>
 8000f24:	2d00      	cmp	r5, #0
 8000f26:	d11d      	bne.n	8000f64 <__lesf2+0x8c>
 8000f28:	2002      	movs	r0, #2
 8000f2a:	3b01      	subs	r3, #1
 8000f2c:	4018      	ands	r0, r3
 8000f2e:	3801      	subs	r0, #1
 8000f30:	e015      	b.n	8000f5e <__lesf2+0x86>
 8000f32:	2c00      	cmp	r4, #0
 8000f34:	d00e      	beq.n	8000f54 <__lesf2+0x7c>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	d1e5      	bne.n	8000f06 <__lesf2+0x2e>
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	4290      	cmp	r0, r2
 8000f3e:	dc04      	bgt.n	8000f4a <__lesf2+0x72>
 8000f40:	42ac      	cmp	r4, r5
 8000f42:	d8e0      	bhi.n	8000f06 <__lesf2+0x2e>
 8000f44:	2000      	movs	r0, #0
 8000f46:	42ac      	cmp	r4, r5
 8000f48:	d209      	bcs.n	8000f5e <__lesf2+0x86>
 8000f4a:	1e58      	subs	r0, r3, #1
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	4398      	bics	r0, r3
 8000f50:	3001      	adds	r0, #1
 8000f52:	e004      	b.n	8000f5e <__lesf2+0x86>
 8000f54:	2301      	movs	r3, #1
 8000f56:	3901      	subs	r1, #1
 8000f58:	4399      	bics	r1, r3
 8000f5a:	0008      	movs	r0, r1
 8000f5c:	3001      	adds	r0, #1
 8000f5e:	bd30      	pop	{r4, r5, pc}
 8000f60:	2d00      	cmp	r5, #0
 8000f62:	d1d7      	bne.n	8000f14 <__lesf2+0x3c>
 8000f64:	428b      	cmp	r3, r1
 8000f66:	d1ce      	bne.n	8000f06 <__lesf2+0x2e>
 8000f68:	4282      	cmp	r2, r0
 8000f6a:	dde7      	ble.n	8000f3c <__lesf2+0x64>
 8000f6c:	2102      	movs	r1, #2
 8000f6e:	1e58      	subs	r0, r3, #1
 8000f70:	4008      	ands	r0, r1
 8000f72:	3801      	subs	r0, #1
 8000f74:	e7f3      	b.n	8000f5e <__lesf2+0x86>
 8000f76:	46c0      	nop			; (mov r8, r8)

08000f78 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f7e:	1dfb      	adds	r3, r7, #7
 8000f80:	2200      	movs	r2, #0
 8000f82:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000f84:	4b0b      	ldr	r3, [pc, #44]	; (8000fb4 <HAL_Init+0x3c>)
 8000f86:	681a      	ldr	r2, [r3, #0]
 8000f88:	4b0a      	ldr	r3, [pc, #40]	; (8000fb4 <HAL_Init+0x3c>)
 8000f8a:	2140      	movs	r1, #64	; 0x40
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f90:	2000      	movs	r0, #0
 8000f92:	f000 f811 	bl	8000fb8 <HAL_InitTick>
 8000f96:	1e03      	subs	r3, r0, #0
 8000f98:	d003      	beq.n	8000fa2 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000f9a:	1dfb      	adds	r3, r7, #7
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	701a      	strb	r2, [r3, #0]
 8000fa0:	e001      	b.n	8000fa6 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000fa2:	f002 fdd3 	bl	8003b4c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fa6:	1dfb      	adds	r3, r7, #7
 8000fa8:	781b      	ldrb	r3, [r3, #0]
}
 8000faa:	0018      	movs	r0, r3
 8000fac:	46bd      	mov	sp, r7
 8000fae:	b002      	add	sp, #8
 8000fb0:	bd80      	pop	{r7, pc}
 8000fb2:	46c0      	nop			; (mov r8, r8)
 8000fb4:	40022000 	.word	0x40022000

08000fb8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b084      	sub	sp, #16
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000fc0:	230f      	movs	r3, #15
 8000fc2:	18fb      	adds	r3, r7, r3
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	701a      	strb	r2, [r3, #0]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000fc8:	4b0f      	ldr	r3, [pc, #60]	; (8001008 <HAL_InitTick+0x50>)
 8000fca:	681a      	ldr	r2, [r3, #0]
 8000fcc:	23fa      	movs	r3, #250	; 0xfa
 8000fce:	0099      	lsls	r1, r3, #2
 8000fd0:	0010      	movs	r0, r2
 8000fd2:	f7ff f899 	bl	8000108 <__udivsi3>
 8000fd6:	0003      	movs	r3, r0
 8000fd8:	0018      	movs	r0, r3
 8000fda:	f000 fc84 	bl	80018e6 <HAL_SYSTICK_Config>
 8000fde:	1e03      	subs	r3, r0, #0
 8000fe0:	d004      	beq.n	8000fec <HAL_InitTick+0x34>
  {
    status = HAL_ERROR;
 8000fe2:	230f      	movs	r3, #15
 8000fe4:	18fb      	adds	r3, r7, r3
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	701a      	strb	r2, [r3, #0]
 8000fea:	e006      	b.n	8000ffa <HAL_InitTick+0x42>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8000fec:	6879      	ldr	r1, [r7, #4]
 8000fee:	2301      	movs	r3, #1
 8000ff0:	425b      	negs	r3, r3
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	0018      	movs	r0, r3
 8000ff6:	f000 fc51 	bl	800189c <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 8000ffa:	230f      	movs	r3, #15
 8000ffc:	18fb      	adds	r3, r7, r3
 8000ffe:	781b      	ldrb	r3, [r3, #0]
}
 8001000:	0018      	movs	r0, r3
 8001002:	46bd      	mov	sp, r7
 8001004:	b004      	add	sp, #16
 8001006:	bd80      	pop	{r7, pc}
 8001008:	20000000 	.word	0x20000000

0800100c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
  uwTick++;
 8001010:	4b03      	ldr	r3, [pc, #12]	; (8001020 <HAL_IncTick+0x14>)
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	1c5a      	adds	r2, r3, #1
 8001016:	4b02      	ldr	r3, [pc, #8]	; (8001020 <HAL_IncTick+0x14>)
 8001018:	601a      	str	r2, [r3, #0]
}
 800101a:	46c0      	nop			; (mov r8, r8)
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	20000060 	.word	0x20000060

08001024 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
  return uwTick;
 8001028:	4b02      	ldr	r3, [pc, #8]	; (8001034 <HAL_GetTick+0x10>)
 800102a:	681b      	ldr	r3, [r3, #0]
}
 800102c:	0018      	movs	r0, r3
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	46c0      	nop			; (mov r8, r8)
 8001034:	20000060 	.word	0x20000060

08001038 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 800103c:	4b04      	ldr	r3, [pc, #16]	; (8001050 <HAL_SuspendTick+0x18>)
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	4b03      	ldr	r3, [pc, #12]	; (8001050 <HAL_SuspendTick+0x18>)
 8001042:	2102      	movs	r1, #2
 8001044:	438a      	bics	r2, r1
 8001046:	601a      	str	r2, [r3, #0]
}
 8001048:	46c0      	nop			; (mov r8, r8)
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	46c0      	nop			; (mov r8, r8)
 8001050:	e000e010 	.word	0xe000e010

08001054 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8001058:	4b04      	ldr	r3, [pc, #16]	; (800106c <HAL_ResumeTick+0x18>)
 800105a:	681a      	ldr	r2, [r3, #0]
 800105c:	4b03      	ldr	r3, [pc, #12]	; (800106c <HAL_ResumeTick+0x18>)
 800105e:	2102      	movs	r1, #2
 8001060:	430a      	orrs	r2, r1
 8001062:	601a      	str	r2, [r3, #0]
}
 8001064:	46c0      	nop			; (mov r8, r8)
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	46c0      	nop			; (mov r8, r8)
 800106c:	e000e010 	.word	0xe000e010

08001070 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d101      	bne.n	8001082 <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 800107e:	2301      	movs	r3, #1
 8001080:	e159      	b.n	8001336 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001086:	2b00      	cmp	r3, #0
 8001088:	d10a      	bne.n	80010a0 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2200      	movs	r2, #0
 800108e:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2250      	movs	r2, #80	; 0x50
 8001094:	2100      	movs	r1, #0
 8001096:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	0018      	movs	r0, r3
 800109c:	f002 fd72 	bl	8003b84 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80010a4:	2210      	movs	r2, #16
 80010a6:	4013      	ands	r3, r2
 80010a8:	2b10      	cmp	r3, #16
 80010aa:	d005      	beq.n	80010b8 <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	689b      	ldr	r3, [r3, #8]
 80010b2:	2204      	movs	r2, #4
 80010b4:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80010b6:	d00b      	beq.n	80010d0 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80010bc:	2210      	movs	r2, #16
 80010be:	431a      	orrs	r2, r3
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	2250      	movs	r2, #80	; 0x50
 80010c8:	2100      	movs	r1, #0
 80010ca:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80010cc:	2301      	movs	r3, #1
 80010ce:	e132      	b.n	8001336 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80010d4:	4a9a      	ldr	r2, [pc, #616]	; (8001340 <HAL_ADC_Init+0x2d0>)
 80010d6:	4013      	ands	r3, r2
 80010d8:	2202      	movs	r2, #2
 80010da:	431a      	orrs	r2, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	689b      	ldr	r3, [r3, #8]
 80010e6:	2203      	movs	r2, #3
 80010e8:	4013      	ands	r3, r2
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	d108      	bne.n	8001100 <HAL_ADC_Init+0x90>
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	2201      	movs	r2, #1
 80010f6:	4013      	ands	r3, r2
 80010f8:	2b01      	cmp	r3, #1
 80010fa:	d101      	bne.n	8001100 <HAL_ADC_Init+0x90>
 80010fc:	2301      	movs	r3, #1
 80010fe:	e000      	b.n	8001102 <HAL_ADC_Init+0x92>
 8001100:	2300      	movs	r3, #0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d149      	bne.n	800119a <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	685a      	ldr	r2, [r3, #4]
 800110a:	23c0      	movs	r3, #192	; 0xc0
 800110c:	061b      	lsls	r3, r3, #24
 800110e:	429a      	cmp	r2, r3
 8001110:	d00b      	beq.n	800112a <HAL_ADC_Init+0xba>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	685a      	ldr	r2, [r3, #4]
 8001116:	2380      	movs	r3, #128	; 0x80
 8001118:	05db      	lsls	r3, r3, #23
 800111a:	429a      	cmp	r2, r3
 800111c:	d005      	beq.n	800112a <HAL_ADC_Init+0xba>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	685a      	ldr	r2, [r3, #4]
 8001122:	2380      	movs	r3, #128	; 0x80
 8001124:	061b      	lsls	r3, r3, #24
 8001126:	429a      	cmp	r2, r3
 8001128:	d111      	bne.n	800114e <HAL_ADC_Init+0xde>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	691a      	ldr	r2, [r3, #16]
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	0092      	lsls	r2, r2, #2
 8001136:	0892      	lsrs	r2, r2, #2
 8001138:	611a      	str	r2, [r3, #16]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	6919      	ldr	r1, [r3, #16]
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	685a      	ldr	r2, [r3, #4]
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	430a      	orrs	r2, r1
 800114a:	611a      	str	r2, [r3, #16]
 800114c:	e014      	b.n	8001178 <HAL_ADC_Init+0x108>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	691a      	ldr	r2, [r3, #16]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	0092      	lsls	r2, r2, #2
 800115a:	0892      	lsrs	r2, r2, #2
 800115c:	611a      	str	r2, [r3, #16]
 800115e:	4b79      	ldr	r3, [pc, #484]	; (8001344 <HAL_ADC_Init+0x2d4>)
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	4b78      	ldr	r3, [pc, #480]	; (8001344 <HAL_ADC_Init+0x2d4>)
 8001164:	4978      	ldr	r1, [pc, #480]	; (8001348 <HAL_ADC_Init+0x2d8>)
 8001166:	400a      	ands	r2, r1
 8001168:	601a      	str	r2, [r3, #0]
 800116a:	4b76      	ldr	r3, [pc, #472]	; (8001344 <HAL_ADC_Init+0x2d4>)
 800116c:	6819      	ldr	r1, [r3, #0]
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	685a      	ldr	r2, [r3, #4]
 8001172:	4b74      	ldr	r3, [pc, #464]	; (8001344 <HAL_ADC_Init+0x2d4>)
 8001174:	430a      	orrs	r2, r1
 8001176:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	68da      	ldr	r2, [r3, #12]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	2118      	movs	r1, #24
 8001184:	438a      	bics	r2, r1
 8001186:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	68d9      	ldr	r1, [r3, #12]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	689a      	ldr	r2, [r3, #8]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	430a      	orrs	r2, r1
 8001198:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 800119a:	4b6a      	ldr	r3, [pc, #424]	; (8001344 <HAL_ADC_Init+0x2d4>)
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	4b69      	ldr	r3, [pc, #420]	; (8001344 <HAL_ADC_Init+0x2d4>)
 80011a0:	496a      	ldr	r1, [pc, #424]	; (800134c <HAL_ADC_Init+0x2dc>)
 80011a2:	400a      	ands	r2, r1
 80011a4:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 80011a6:	4b67      	ldr	r3, [pc, #412]	; (8001344 <HAL_ADC_Init+0x2d4>)
 80011a8:	6819      	ldr	r1, [r3, #0]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011ae:	065a      	lsls	r2, r3, #25
 80011b0:	4b64      	ldr	r3, [pc, #400]	; (8001344 <HAL_ADC_Init+0x2d4>)
 80011b2:	430a      	orrs	r2, r1
 80011b4:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	689a      	ldr	r2, [r3, #8]
 80011bc:	2380      	movs	r3, #128	; 0x80
 80011be:	055b      	lsls	r3, r3, #21
 80011c0:	4013      	ands	r3, r2
 80011c2:	d108      	bne.n	80011d6 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	689a      	ldr	r2, [r3, #8]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	2180      	movs	r1, #128	; 0x80
 80011d0:	0549      	lsls	r1, r1, #21
 80011d2:	430a      	orrs	r2, r1
 80011d4:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	68da      	ldr	r2, [r3, #12]
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	495b      	ldr	r1, [pc, #364]	; (8001350 <HAL_ADC_Init+0x2e0>)
 80011e2:	400a      	ands	r2, r1
 80011e4:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	68d9      	ldr	r1, [r3, #12]
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	691b      	ldr	r3, [r3, #16]
 80011f4:	2b02      	cmp	r3, #2
 80011f6:	d101      	bne.n	80011fc <HAL_ADC_Init+0x18c>
 80011f8:	2304      	movs	r3, #4
 80011fa:	e000      	b.n	80011fe <HAL_ADC_Init+0x18e>
 80011fc:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80011fe:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2020      	movs	r0, #32
 8001204:	5c1b      	ldrb	r3, [r3, r0]
 8001206:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001208:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	202c      	movs	r0, #44	; 0x2c
 800120e:	5c1b      	ldrb	r3, [r3, r0]
 8001210:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001212:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001218:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	699b      	ldr	r3, [r3, #24]
 800121e:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8001220:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	69db      	ldr	r3, [r3, #28]
 8001226:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001228:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	430a      	orrs	r2, r1
 8001230:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001236:	23c2      	movs	r3, #194	; 0xc2
 8001238:	33ff      	adds	r3, #255	; 0xff
 800123a:	429a      	cmp	r2, r3
 800123c:	d00b      	beq.n	8001256 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	68d9      	ldr	r1, [r3, #12]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 800124c:	431a      	orrs	r2, r3
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	430a      	orrs	r2, r1
 8001254:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2221      	movs	r2, #33	; 0x21
 800125a:	5c9b      	ldrb	r3, [r3, r2]
 800125c:	2b01      	cmp	r3, #1
 800125e:	d11a      	bne.n	8001296 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	2220      	movs	r2, #32
 8001264:	5c9b      	ldrb	r3, [r3, r2]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d109      	bne.n	800127e <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	68da      	ldr	r2, [r3, #12]
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	2180      	movs	r1, #128	; 0x80
 8001276:	0249      	lsls	r1, r1, #9
 8001278:	430a      	orrs	r2, r1
 800127a:	60da      	str	r2, [r3, #12]
 800127c:	e00b      	b.n	8001296 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001282:	2220      	movs	r2, #32
 8001284:	431a      	orrs	r2, r3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800128e:	2201      	movs	r2, #1
 8001290:	431a      	orrs	r2, r3
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800129a:	2b01      	cmp	r3, #1
 800129c:	d11f      	bne.n	80012de <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	691a      	ldr	r2, [r3, #16]
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	492a      	ldr	r1, [pc, #168]	; (8001354 <HAL_ADC_Init+0x2e4>)
 80012aa:	400a      	ands	r2, r1
 80012ac:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	6919      	ldr	r1, [r3, #16]
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80012bc:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 80012c2:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	430a      	orrs	r2, r1
 80012ca:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	691a      	ldr	r2, [r3, #16]
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2101      	movs	r1, #1
 80012d8:	430a      	orrs	r2, r1
 80012da:	611a      	str	r2, [r3, #16]
 80012dc:	e00e      	b.n	80012fc <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	691b      	ldr	r3, [r3, #16]
 80012e4:	2201      	movs	r2, #1
 80012e6:	4013      	ands	r3, r2
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d107      	bne.n	80012fc <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	691a      	ldr	r2, [r3, #16]
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	2101      	movs	r1, #1
 80012f8:	438a      	bics	r2, r1
 80012fa:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	695a      	ldr	r2, [r3, #20]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	2107      	movs	r1, #7
 8001308:	438a      	bics	r2, r1
 800130a:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	6959      	ldr	r1, [r3, #20]
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	430a      	orrs	r2, r1
 800131c:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	2200      	movs	r2, #0
 8001322:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001328:	2203      	movs	r2, #3
 800132a:	4393      	bics	r3, r2
 800132c:	2201      	movs	r2, #1
 800132e:	431a      	orrs	r2, r3
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8001334:	2300      	movs	r3, #0
}
 8001336:	0018      	movs	r0, r3
 8001338:	46bd      	mov	sp, r7
 800133a:	b002      	add	sp, #8
 800133c:	bd80      	pop	{r7, pc}
 800133e:	46c0      	nop			; (mov r8, r8)
 8001340:	fffffefd 	.word	0xfffffefd
 8001344:	40012708 	.word	0x40012708
 8001348:	ffc3ffff 	.word	0xffc3ffff
 800134c:	fdffffff 	.word	0xfdffffff
 8001350:	fffe0219 	.word	0xfffe0219
 8001354:	fffffc03 	.word	0xfffffc03

08001358 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001358:	b590      	push	{r4, r7, lr}
 800135a:	b085      	sub	sp, #20
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001360:	230f      	movs	r3, #15
 8001362:	18fb      	adds	r3, r7, r3
 8001364:	2200      	movs	r2, #0
 8001366:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	689b      	ldr	r3, [r3, #8]
 800136e:	2204      	movs	r2, #4
 8001370:	4013      	ands	r3, r2
 8001372:	d138      	bne.n	80013e6 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2250      	movs	r2, #80	; 0x50
 8001378:	5c9b      	ldrb	r3, [r3, r2]
 800137a:	2b01      	cmp	r3, #1
 800137c:	d101      	bne.n	8001382 <HAL_ADC_Start+0x2a>
 800137e:	2302      	movs	r3, #2
 8001380:	e038      	b.n	80013f4 <HAL_ADC_Start+0x9c>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2250      	movs	r2, #80	; 0x50
 8001386:	2101      	movs	r1, #1
 8001388:	5499      	strb	r1, [r3, r2]
    
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	69db      	ldr	r3, [r3, #28]
 800138e:	2b01      	cmp	r3, #1
 8001390:	d007      	beq.n	80013a2 <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8001392:	230f      	movs	r3, #15
 8001394:	18fc      	adds	r4, r7, r3
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	0018      	movs	r0, r3
 800139a:	f000 f959 	bl	8001650 <ADC_Enable>
 800139e:	0003      	movs	r3, r0
 80013a0:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80013a2:	230f      	movs	r3, #15
 80013a4:	18fb      	adds	r3, r7, r3
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d120      	bne.n	80013ee <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013b0:	4a12      	ldr	r2, [pc, #72]	; (80013fc <HAL_ADC_Start+0xa4>)
 80013b2:	4013      	ands	r3, r2
 80013b4:	2280      	movs	r2, #128	; 0x80
 80013b6:	0052      	lsls	r2, r2, #1
 80013b8:	431a      	orrs	r2, r3
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2200      	movs	r2, #0
 80013c2:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2250      	movs	r2, #80	; 0x50
 80013c8:	2100      	movs	r1, #0
 80013ca:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	221c      	movs	r2, #28
 80013d2:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	689a      	ldr	r2, [r3, #8]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	2104      	movs	r1, #4
 80013e0:	430a      	orrs	r2, r1
 80013e2:	609a      	str	r2, [r3, #8]
 80013e4:	e003      	b.n	80013ee <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80013e6:	230f      	movs	r3, #15
 80013e8:	18fb      	adds	r3, r7, r3
 80013ea:	2202      	movs	r2, #2
 80013ec:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80013ee:	230f      	movs	r3, #15
 80013f0:	18fb      	adds	r3, r7, r3
 80013f2:	781b      	ldrb	r3, [r3, #0]
}
 80013f4:	0018      	movs	r0, r3
 80013f6:	46bd      	mov	sp, r7
 80013f8:	b005      	add	sp, #20
 80013fa:	bd90      	pop	{r4, r7, pc}
 80013fc:	fffff0fe 	.word	0xfffff0fe

08001400 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
 8001408:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800140a:	2300      	movs	r3, #0
 800140c:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 800140e:	2300      	movs	r3, #0
 8001410:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	695b      	ldr	r3, [r3, #20]
 8001416:	2b08      	cmp	r3, #8
 8001418:	d102      	bne.n	8001420 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 800141a:	2308      	movs	r3, #8
 800141c:	60fb      	str	r3, [r7, #12]
 800141e:	e014      	b.n	800144a <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	68db      	ldr	r3, [r3, #12]
 8001426:	2201      	movs	r2, #1
 8001428:	4013      	ands	r3, r2
 800142a:	2b01      	cmp	r3, #1
 800142c:	d10b      	bne.n	8001446 <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001432:	2220      	movs	r2, #32
 8001434:	431a      	orrs	r2, r3
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2250      	movs	r2, #80	; 0x50
 800143e:	2100      	movs	r1, #0
 8001440:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8001442:	2301      	movs	r3, #1
 8001444:	e06c      	b.n	8001520 <HAL_ADC_PollForConversion+0x120>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8001446:	230c      	movs	r3, #12
 8001448:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800144a:	f7ff fdeb 	bl	8001024 <HAL_GetTick>
 800144e:	0003      	movs	r3, r0
 8001450:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001452:	e019      	b.n	8001488 <HAL_ADC_PollForConversion+0x88>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	3301      	adds	r3, #1
 8001458:	d016      	beq.n	8001488 <HAL_ADC_PollForConversion+0x88>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d007      	beq.n	8001470 <HAL_ADC_PollForConversion+0x70>
 8001460:	f7ff fde0 	bl	8001024 <HAL_GetTick>
 8001464:	0002      	movs	r2, r0
 8001466:	68bb      	ldr	r3, [r7, #8]
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	683a      	ldr	r2, [r7, #0]
 800146c:	429a      	cmp	r2, r3
 800146e:	d20b      	bcs.n	8001488 <HAL_ADC_PollForConversion+0x88>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001474:	2204      	movs	r2, #4
 8001476:	431a      	orrs	r2, r3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2250      	movs	r2, #80	; 0x50
 8001480:	2100      	movs	r1, #0
 8001482:	5499      	strb	r1, [r3, r2]
        
        return HAL_TIMEOUT;
 8001484:	2303      	movs	r3, #3
 8001486:	e04b      	b.n	8001520 <HAL_ADC_PollForConversion+0x120>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	68fa      	ldr	r2, [r7, #12]
 8001490:	4013      	ands	r3, r2
 8001492:	d0df      	beq.n	8001454 <HAL_ADC_PollForConversion+0x54>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001498:	2280      	movs	r2, #128	; 0x80
 800149a:	0092      	lsls	r2, r2, #2
 800149c:	431a      	orrs	r2, r3
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	68da      	ldr	r2, [r3, #12]
 80014a8:	23c0      	movs	r3, #192	; 0xc0
 80014aa:	011b      	lsls	r3, r3, #4
 80014ac:	4013      	ands	r3, r2
 80014ae:	d12e      	bne.n	800150e <HAL_ADC_PollForConversion+0x10e>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2220      	movs	r2, #32
 80014b4:	5c9b      	ldrb	r3, [r3, r2]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d129      	bne.n	800150e <HAL_ADC_PollForConversion+0x10e>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	2208      	movs	r2, #8
 80014c2:	4013      	ands	r3, r2
 80014c4:	2b08      	cmp	r3, #8
 80014c6:	d122      	bne.n	800150e <HAL_ADC_PollForConversion+0x10e>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	689b      	ldr	r3, [r3, #8]
 80014ce:	2204      	movs	r2, #4
 80014d0:	4013      	ands	r3, r2
 80014d2:	d110      	bne.n	80014f6 <HAL_ADC_PollForConversion+0xf6>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	685a      	ldr	r2, [r3, #4]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	210c      	movs	r1, #12
 80014e0:	438a      	bics	r2, r1
 80014e2:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014e8:	4a0f      	ldr	r2, [pc, #60]	; (8001528 <HAL_ADC_PollForConversion+0x128>)
 80014ea:	4013      	ands	r3, r2
 80014ec:	2201      	movs	r2, #1
 80014ee:	431a      	orrs	r2, r3
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	655a      	str	r2, [r3, #84]	; 0x54
 80014f4:	e00b      	b.n	800150e <HAL_ADC_PollForConversion+0x10e>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014fa:	2220      	movs	r2, #32
 80014fc:	431a      	orrs	r2, r3
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001506:	2201      	movs	r2, #1
 8001508:	431a      	orrs	r2, r3
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	659a      	str	r2, [r3, #88]	; 0x58
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	699b      	ldr	r3, [r3, #24]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d103      	bne.n	800151e <HAL_ADC_PollForConversion+0x11e>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	220c      	movs	r2, #12
 800151c:	601a      	str	r2, [r3, #0]
  }
  
  /* Return function status */
  return HAL_OK;
 800151e:	2300      	movs	r3, #0
}
 8001520:	0018      	movs	r0, r3
 8001522:	46bd      	mov	sp, r7
 8001524:	b004      	add	sp, #16
 8001526:	bd80      	pop	{r7, pc}
 8001528:	fffffefe 	.word	0xfffffefe

0800152c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800153a:	0018      	movs	r0, r3
 800153c:	46bd      	mov	sp, r7
 800153e:	b002      	add	sp, #8
 8001540:	bd80      	pop	{r7, pc}
	...

08001544 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2250      	movs	r2, #80	; 0x50
 8001552:	5c9b      	ldrb	r3, [r3, r2]
 8001554:	2b01      	cmp	r3, #1
 8001556:	d101      	bne.n	800155c <HAL_ADC_ConfigChannel+0x18>
 8001558:	2302      	movs	r3, #2
 800155a:	e06c      	b.n	8001636 <HAL_ADC_ConfigChannel+0xf2>
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	2250      	movs	r2, #80	; 0x50
 8001560:	2101      	movs	r1, #1
 8001562:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	2204      	movs	r2, #4
 800156c:	4013      	ands	r3, r2
 800156e:	d00b      	beq.n	8001588 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001574:	2220      	movs	r2, #32
 8001576:	431a      	orrs	r2, r3
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2250      	movs	r2, #80	; 0x50
 8001580:	2100      	movs	r1, #0
 8001582:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001584:	2301      	movs	r3, #1
 8001586:	e056      	b.n	8001636 <HAL_ADC_ConfigChannel+0xf2>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	4a2c      	ldr	r2, [pc, #176]	; (8001640 <HAL_ADC_ConfigChannel+0xfc>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d028      	beq.n	80015e4 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001598:	683b      	ldr	r3, [r7, #0]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	035b      	lsls	r3, r3, #13
 800159e:	0b5a      	lsrs	r2, r3, #13
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	430a      	orrs	r2, r1
 80015a6:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */
    
    #if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	2380      	movs	r3, #128	; 0x80
 80015ae:	02db      	lsls	r3, r3, #11
 80015b0:	4013      	ands	r3, r2
 80015b2:	d009      	beq.n	80015c8 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;   
 80015b4:	4b23      	ldr	r3, [pc, #140]	; (8001644 <HAL_ADC_ConfigChannel+0x100>)
 80015b6:	681a      	ldr	r2, [r3, #0]
 80015b8:	4b22      	ldr	r3, [pc, #136]	; (8001644 <HAL_ADC_ConfigChannel+0x100>)
 80015ba:	2180      	movs	r1, #128	; 0x80
 80015bc:	0409      	lsls	r1, r1, #16
 80015be:	430a      	orrs	r2, r1
 80015c0:	601a      	str	r2, [r3, #0]
      
      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80015c2:	200a      	movs	r0, #10
 80015c4:	f000 f8a4 	bl	8001710 <ADC_DelayMicroSecond>
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	681a      	ldr	r2, [r3, #0]
 80015cc:	2380      	movs	r3, #128	; 0x80
 80015ce:	029b      	lsls	r3, r3, #10
 80015d0:	4013      	ands	r3, r2
 80015d2:	d02b      	beq.n	800162c <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 80015d4:	4b1b      	ldr	r3, [pc, #108]	; (8001644 <HAL_ADC_ConfigChannel+0x100>)
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	4b1a      	ldr	r3, [pc, #104]	; (8001644 <HAL_ADC_ConfigChannel+0x100>)
 80015da:	2180      	movs	r1, #128	; 0x80
 80015dc:	03c9      	lsls	r1, r1, #15
 80015de:	430a      	orrs	r2, r1
 80015e0:	601a      	str	r2, [r3, #0]
 80015e2:	e023      	b.n	800162c <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	035b      	lsls	r3, r3, #13
 80015f0:	0b5b      	lsrs	r3, r3, #13
 80015f2:	43d9      	mvns	r1, r3
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	400a      	ands	r2, r1
 80015fa:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
    #if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	681a      	ldr	r2, [r3, #0]
 8001600:	2380      	movs	r3, #128	; 0x80
 8001602:	02db      	lsls	r3, r3, #11
 8001604:	4013      	ands	r3, r2
 8001606:	d005      	beq.n	8001614 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8001608:	4b0e      	ldr	r3, [pc, #56]	; (8001644 <HAL_ADC_ConfigChannel+0x100>)
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	4b0d      	ldr	r3, [pc, #52]	; (8001644 <HAL_ADC_ConfigChannel+0x100>)
 800160e:	490e      	ldr	r1, [pc, #56]	; (8001648 <HAL_ADC_ConfigChannel+0x104>)
 8001610:	400a      	ands	r2, r1
 8001612:	601a      	str	r2, [r3, #0]
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	2380      	movs	r3, #128	; 0x80
 800161a:	029b      	lsls	r3, r3, #10
 800161c:	4013      	ands	r3, r2
 800161e:	d005      	beq.n	800162c <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8001620:	4b08      	ldr	r3, [pc, #32]	; (8001644 <HAL_ADC_ConfigChannel+0x100>)
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	4b07      	ldr	r3, [pc, #28]	; (8001644 <HAL_ADC_ConfigChannel+0x100>)
 8001626:	4909      	ldr	r1, [pc, #36]	; (800164c <HAL_ADC_ConfigChannel+0x108>)
 8001628:	400a      	ands	r2, r1
 800162a:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2250      	movs	r2, #80	; 0x50
 8001630:	2100      	movs	r1, #0
 8001632:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 8001634:	2300      	movs	r3, #0
}
 8001636:	0018      	movs	r0, r3
 8001638:	46bd      	mov	sp, r7
 800163a:	b002      	add	sp, #8
 800163c:	bd80      	pop	{r7, pc}
 800163e:	46c0      	nop			; (mov r8, r8)
 8001640:	00001001 	.word	0x00001001
 8001644:	40012708 	.word	0x40012708
 8001648:	ff7fffff 	.word	0xff7fffff
 800164c:	ffbfffff 	.word	0xffbfffff

08001650 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b084      	sub	sp, #16
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001658:	2300      	movs	r3, #0
 800165a:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	689b      	ldr	r3, [r3, #8]
 8001662:	2203      	movs	r2, #3
 8001664:	4013      	ands	r3, r2
 8001666:	2b01      	cmp	r3, #1
 8001668:	d108      	bne.n	800167c <ADC_Enable+0x2c>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	2201      	movs	r2, #1
 8001672:	4013      	ands	r3, r2
 8001674:	2b01      	cmp	r3, #1
 8001676:	d101      	bne.n	800167c <ADC_Enable+0x2c>
 8001678:	2301      	movs	r3, #1
 800167a:	e000      	b.n	800167e <ADC_Enable+0x2e>
 800167c:	2300      	movs	r3, #0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d13f      	bne.n	8001702 <ADC_Enable+0xb2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	689b      	ldr	r3, [r3, #8]
 8001688:	4a20      	ldr	r2, [pc, #128]	; (800170c <ADC_Enable+0xbc>)
 800168a:	4013      	ands	r3, r2
 800168c:	d00d      	beq.n	80016aa <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001692:	2210      	movs	r2, #16
 8001694:	431a      	orrs	r2, r3
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800169e:	2201      	movs	r2, #1
 80016a0:	431a      	orrs	r2, r3
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	659a      	str	r2, [r3, #88]	; 0x58
      
      return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e02c      	b.n	8001704 <ADC_Enable+0xb4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	689a      	ldr	r2, [r3, #8]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2101      	movs	r1, #1
 80016b6:	430a      	orrs	r2, r1
 80016b8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 80016ba:	2001      	movs	r0, #1
 80016bc:	f000 f828 	bl	8001710 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 80016c0:	f7ff fcb0 	bl	8001024 <HAL_GetTick>
 80016c4:	0003      	movs	r3, r0
 80016c6:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80016c8:	e014      	b.n	80016f4 <ADC_Enable+0xa4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80016ca:	f7ff fcab 	bl	8001024 <HAL_GetTick>
 80016ce:	0002      	movs	r2, r0
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	2b0a      	cmp	r3, #10
 80016d6:	d90d      	bls.n	80016f4 <ADC_Enable+0xa4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016dc:	2210      	movs	r2, #16
 80016de:	431a      	orrs	r2, r3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80016e8:	2201      	movs	r2, #1
 80016ea:	431a      	orrs	r2, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 80016f0:	2301      	movs	r3, #1
 80016f2:	e007      	b.n	8001704 <ADC_Enable+0xb4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	2201      	movs	r2, #1
 80016fc:	4013      	ands	r3, r2
 80016fe:	2b01      	cmp	r3, #1
 8001700:	d1e3      	bne.n	80016ca <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001702:	2300      	movs	r3, #0
}
 8001704:	0018      	movs	r0, r3
 8001706:	46bd      	mov	sp, r7
 8001708:	b004      	add	sp, #16
 800170a:	bd80      	pop	{r7, pc}
 800170c:	80000017 	.word	0x80000017

08001710 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b084      	sub	sp, #16
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8001718:	4b0a      	ldr	r3, [pc, #40]	; (8001744 <ADC_DelayMicroSecond+0x34>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	490a      	ldr	r1, [pc, #40]	; (8001748 <ADC_DelayMicroSecond+0x38>)
 800171e:	0018      	movs	r0, r3
 8001720:	f7fe fcf2 	bl	8000108 <__udivsi3>
 8001724:	0003      	movs	r3, r0
 8001726:	001a      	movs	r2, r3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	4353      	muls	r3, r2
 800172c:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 800172e:	e002      	b.n	8001736 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	3b01      	subs	r3, #1
 8001734:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d1f9      	bne.n	8001730 <ADC_DelayMicroSecond+0x20>
  } 
}
 800173c:	46c0      	nop			; (mov r8, r8)
 800173e:	46bd      	mov	sp, r7
 8001740:	b004      	add	sp, #16
 8001742:	bd80      	pop	{r7, pc}
 8001744:	20000000 	.word	0x20000000
 8001748:	000f4240 	.word	0x000f4240

0800174c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	0002      	movs	r2, r0
 8001754:	1dfb      	adds	r3, r7, #7
 8001756:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001758:	1dfb      	adds	r3, r7, #7
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	001a      	movs	r2, r3
 800175e:	231f      	movs	r3, #31
 8001760:	401a      	ands	r2, r3
 8001762:	4b04      	ldr	r3, [pc, #16]	; (8001774 <NVIC_EnableIRQ+0x28>)
 8001764:	2101      	movs	r1, #1
 8001766:	4091      	lsls	r1, r2
 8001768:	000a      	movs	r2, r1
 800176a:	601a      	str	r2, [r3, #0]
}
 800176c:	46c0      	nop			; (mov r8, r8)
 800176e:	46bd      	mov	sp, r7
 8001770:	b002      	add	sp, #8
 8001772:	bd80      	pop	{r7, pc}
 8001774:	e000e100 	.word	0xe000e100

08001778 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001778:	b590      	push	{r4, r7, lr}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
 800177e:	0002      	movs	r2, r0
 8001780:	6039      	str	r1, [r7, #0]
 8001782:	1dfb      	adds	r3, r7, #7
 8001784:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8001786:	1dfb      	adds	r3, r7, #7
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	2b7f      	cmp	r3, #127	; 0x7f
 800178c:	d932      	bls.n	80017f4 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800178e:	4a2f      	ldr	r2, [pc, #188]	; (800184c <NVIC_SetPriority+0xd4>)
 8001790:	1dfb      	adds	r3, r7, #7
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	0019      	movs	r1, r3
 8001796:	230f      	movs	r3, #15
 8001798:	400b      	ands	r3, r1
 800179a:	3b08      	subs	r3, #8
 800179c:	089b      	lsrs	r3, r3, #2
 800179e:	3306      	adds	r3, #6
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	18d3      	adds	r3, r2, r3
 80017a4:	3304      	adds	r3, #4
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	1dfa      	adds	r2, r7, #7
 80017aa:	7812      	ldrb	r2, [r2, #0]
 80017ac:	0011      	movs	r1, r2
 80017ae:	2203      	movs	r2, #3
 80017b0:	400a      	ands	r2, r1
 80017b2:	00d2      	lsls	r2, r2, #3
 80017b4:	21ff      	movs	r1, #255	; 0xff
 80017b6:	4091      	lsls	r1, r2
 80017b8:	000a      	movs	r2, r1
 80017ba:	43d2      	mvns	r2, r2
 80017bc:	401a      	ands	r2, r3
 80017be:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	019b      	lsls	r3, r3, #6
 80017c4:	22ff      	movs	r2, #255	; 0xff
 80017c6:	401a      	ands	r2, r3
 80017c8:	1dfb      	adds	r3, r7, #7
 80017ca:	781b      	ldrb	r3, [r3, #0]
 80017cc:	0018      	movs	r0, r3
 80017ce:	2303      	movs	r3, #3
 80017d0:	4003      	ands	r3, r0
 80017d2:	00db      	lsls	r3, r3, #3
 80017d4:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017d6:	481d      	ldr	r0, [pc, #116]	; (800184c <NVIC_SetPriority+0xd4>)
 80017d8:	1dfb      	adds	r3, r7, #7
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	001c      	movs	r4, r3
 80017de:	230f      	movs	r3, #15
 80017e0:	4023      	ands	r3, r4
 80017e2:	3b08      	subs	r3, #8
 80017e4:	089b      	lsrs	r3, r3, #2
 80017e6:	430a      	orrs	r2, r1
 80017e8:	3306      	adds	r3, #6
 80017ea:	009b      	lsls	r3, r3, #2
 80017ec:	18c3      	adds	r3, r0, r3
 80017ee:	3304      	adds	r3, #4
 80017f0:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80017f2:	e027      	b.n	8001844 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80017f4:	4a16      	ldr	r2, [pc, #88]	; (8001850 <NVIC_SetPriority+0xd8>)
 80017f6:	1dfb      	adds	r3, r7, #7
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	b25b      	sxtb	r3, r3
 80017fc:	089b      	lsrs	r3, r3, #2
 80017fe:	33c0      	adds	r3, #192	; 0xc0
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	589b      	ldr	r3, [r3, r2]
 8001804:	1dfa      	adds	r2, r7, #7
 8001806:	7812      	ldrb	r2, [r2, #0]
 8001808:	0011      	movs	r1, r2
 800180a:	2203      	movs	r2, #3
 800180c:	400a      	ands	r2, r1
 800180e:	00d2      	lsls	r2, r2, #3
 8001810:	21ff      	movs	r1, #255	; 0xff
 8001812:	4091      	lsls	r1, r2
 8001814:	000a      	movs	r2, r1
 8001816:	43d2      	mvns	r2, r2
 8001818:	401a      	ands	r2, r3
 800181a:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	019b      	lsls	r3, r3, #6
 8001820:	22ff      	movs	r2, #255	; 0xff
 8001822:	401a      	ands	r2, r3
 8001824:	1dfb      	adds	r3, r7, #7
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	0018      	movs	r0, r3
 800182a:	2303      	movs	r3, #3
 800182c:	4003      	ands	r3, r0
 800182e:	00db      	lsls	r3, r3, #3
 8001830:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001832:	4807      	ldr	r0, [pc, #28]	; (8001850 <NVIC_SetPriority+0xd8>)
 8001834:	1dfb      	adds	r3, r7, #7
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	b25b      	sxtb	r3, r3
 800183a:	089b      	lsrs	r3, r3, #2
 800183c:	430a      	orrs	r2, r1
 800183e:	33c0      	adds	r3, #192	; 0xc0
 8001840:	009b      	lsls	r3, r3, #2
 8001842:	501a      	str	r2, [r3, r0]
}
 8001844:	46c0      	nop			; (mov r8, r8)
 8001846:	46bd      	mov	sp, r7
 8001848:	b003      	add	sp, #12
 800184a:	bd90      	pop	{r4, r7, pc}
 800184c:	e000ed00 	.word	0xe000ed00
 8001850:	e000e100 	.word	0xe000e100

08001854 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	3b01      	subs	r3, #1
 8001860:	4a0c      	ldr	r2, [pc, #48]	; (8001894 <SysTick_Config+0x40>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d901      	bls.n	800186a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001866:	2301      	movs	r3, #1
 8001868:	e010      	b.n	800188c <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800186a:	4b0b      	ldr	r3, [pc, #44]	; (8001898 <SysTick_Config+0x44>)
 800186c:	687a      	ldr	r2, [r7, #4]
 800186e:	3a01      	subs	r2, #1
 8001870:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001872:	2301      	movs	r3, #1
 8001874:	425b      	negs	r3, r3
 8001876:	2103      	movs	r1, #3
 8001878:	0018      	movs	r0, r3
 800187a:	f7ff ff7d 	bl	8001778 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800187e:	4b06      	ldr	r3, [pc, #24]	; (8001898 <SysTick_Config+0x44>)
 8001880:	2200      	movs	r2, #0
 8001882:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001884:	4b04      	ldr	r3, [pc, #16]	; (8001898 <SysTick_Config+0x44>)
 8001886:	2207      	movs	r2, #7
 8001888:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800188a:	2300      	movs	r3, #0
}
 800188c:	0018      	movs	r0, r3
 800188e:	46bd      	mov	sp, r7
 8001890:	b002      	add	sp, #8
 8001892:	bd80      	pop	{r7, pc}
 8001894:	00ffffff 	.word	0x00ffffff
 8001898:	e000e010 	.word	0xe000e010

0800189c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800189c:	b580      	push	{r7, lr}
 800189e:	b084      	sub	sp, #16
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	60b9      	str	r1, [r7, #8]
 80018a4:	607a      	str	r2, [r7, #4]
 80018a6:	210f      	movs	r1, #15
 80018a8:	187b      	adds	r3, r7, r1
 80018aa:	1c02      	adds	r2, r0, #0
 80018ac:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80018ae:	68ba      	ldr	r2, [r7, #8]
 80018b0:	187b      	adds	r3, r7, r1
 80018b2:	781b      	ldrb	r3, [r3, #0]
 80018b4:	b25b      	sxtb	r3, r3
 80018b6:	0011      	movs	r1, r2
 80018b8:	0018      	movs	r0, r3
 80018ba:	f7ff ff5d 	bl	8001778 <NVIC_SetPriority>
}
 80018be:	46c0      	nop			; (mov r8, r8)
 80018c0:	46bd      	mov	sp, r7
 80018c2:	b004      	add	sp, #16
 80018c4:	bd80      	pop	{r7, pc}

080018c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018c6:	b580      	push	{r7, lr}
 80018c8:	b082      	sub	sp, #8
 80018ca:	af00      	add	r7, sp, #0
 80018cc:	0002      	movs	r2, r0
 80018ce:	1dfb      	adds	r3, r7, #7
 80018d0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80018d2:	1dfb      	adds	r3, r7, #7
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	b25b      	sxtb	r3, r3
 80018d8:	0018      	movs	r0, r3
 80018da:	f7ff ff37 	bl	800174c <NVIC_EnableIRQ>
}
 80018de:	46c0      	nop			; (mov r8, r8)
 80018e0:	46bd      	mov	sp, r7
 80018e2:	b002      	add	sp, #8
 80018e4:	bd80      	pop	{r7, pc}

080018e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018e6:	b580      	push	{r7, lr}
 80018e8:	b082      	sub	sp, #8
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	0018      	movs	r0, r3
 80018f2:	f7ff ffaf 	bl	8001854 <SysTick_Config>
 80018f6:	0003      	movs	r3, r0
}
 80018f8:	0018      	movs	r0, r3
 80018fa:	46bd      	mov	sp, r7
 80018fc:	b002      	add	sp, #8
 80018fe:	bd80      	pop	{r7, pc}

08001900 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b086      	sub	sp, #24
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
 8001908:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800190a:	2300      	movs	r3, #0
 800190c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800190e:	2300      	movs	r3, #0
 8001910:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001912:	2300      	movs	r3, #0
 8001914:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001916:	e149      	b.n	8001bac <HAL_GPIO_Init+0x2ac>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2101      	movs	r1, #1
 800191e:	697a      	ldr	r2, [r7, #20]
 8001920:	4091      	lsls	r1, r2
 8001922:	000a      	movs	r2, r1
 8001924:	4013      	ands	r3, r2
 8001926:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d100      	bne.n	8001930 <HAL_GPIO_Init+0x30>
 800192e:	e13a      	b.n	8001ba6 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	2b02      	cmp	r3, #2
 8001936:	d003      	beq.n	8001940 <HAL_GPIO_Init+0x40>
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	2b12      	cmp	r3, #18
 800193e:	d123      	bne.n	8001988 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 8001940:	697b      	ldr	r3, [r7, #20]
 8001942:	08da      	lsrs	r2, r3, #3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	3208      	adds	r2, #8
 8001948:	0092      	lsls	r2, r2, #2
 800194a:	58d3      	ldr	r3, [r2, r3]
 800194c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	2207      	movs	r2, #7
 8001952:	4013      	ands	r3, r2
 8001954:	009b      	lsls	r3, r3, #2
 8001956:	220f      	movs	r2, #15
 8001958:	409a      	lsls	r2, r3
 800195a:	0013      	movs	r3, r2
 800195c:	43da      	mvns	r2, r3
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	4013      	ands	r3, r2
 8001962:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	691a      	ldr	r2, [r3, #16]
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	2107      	movs	r1, #7
 800196c:	400b      	ands	r3, r1
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	409a      	lsls	r2, r3
 8001972:	0013      	movs	r3, r2
 8001974:	693a      	ldr	r2, [r7, #16]
 8001976:	4313      	orrs	r3, r2
 8001978:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	08da      	lsrs	r2, r3, #3
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	3208      	adds	r2, #8
 8001982:	0092      	lsls	r2, r2, #2
 8001984:	6939      	ldr	r1, [r7, #16]
 8001986:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	2b01      	cmp	r3, #1
 800198e:	d00b      	beq.n	80019a8 <HAL_GPIO_Init+0xa8>
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	2b02      	cmp	r3, #2
 8001996:	d007      	beq.n	80019a8 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800199c:	2b11      	cmp	r3, #17
 800199e:	d003      	beq.n	80019a8 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	2b12      	cmp	r3, #18
 80019a6:	d130      	bne.n	8001a0a <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	005b      	lsls	r3, r3, #1
 80019b2:	2203      	movs	r2, #3
 80019b4:	409a      	lsls	r2, r3
 80019b6:	0013      	movs	r3, r2
 80019b8:	43da      	mvns	r2, r3
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	4013      	ands	r3, r2
 80019be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	68da      	ldr	r2, [r3, #12]
 80019c4:	697b      	ldr	r3, [r7, #20]
 80019c6:	005b      	lsls	r3, r3, #1
 80019c8:	409a      	lsls	r2, r3
 80019ca:	0013      	movs	r3, r2
 80019cc:	693a      	ldr	r2, [r7, #16]
 80019ce:	4313      	orrs	r3, r2
 80019d0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	693a      	ldr	r2, [r7, #16]
 80019d6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019de:	2201      	movs	r2, #1
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	409a      	lsls	r2, r3
 80019e4:	0013      	movs	r3, r2
 80019e6:	43da      	mvns	r2, r3
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	4013      	ands	r3, r2
 80019ec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	091b      	lsrs	r3, r3, #4
 80019f4:	2201      	movs	r2, #1
 80019f6:	401a      	ands	r2, r3
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	409a      	lsls	r2, r3
 80019fc:	0013      	movs	r3, r2
 80019fe:	693a      	ldr	r2, [r7, #16]
 8001a00:	4313      	orrs	r3, r2
 8001a02:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	693a      	ldr	r2, [r7, #16]
 8001a08:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	005b      	lsls	r3, r3, #1
 8001a14:	2203      	movs	r2, #3
 8001a16:	409a      	lsls	r2, r3
 8001a18:	0013      	movs	r3, r2
 8001a1a:	43da      	mvns	r2, r3
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	4013      	ands	r3, r2
 8001a20:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	2203      	movs	r2, #3
 8001a28:	401a      	ands	r2, r3
 8001a2a:	697b      	ldr	r3, [r7, #20]
 8001a2c:	005b      	lsls	r3, r3, #1
 8001a2e:	409a      	lsls	r2, r3
 8001a30:	0013      	movs	r3, r2
 8001a32:	693a      	ldr	r2, [r7, #16]
 8001a34:	4313      	orrs	r3, r2
 8001a36:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	693a      	ldr	r2, [r7, #16]
 8001a3c:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	68db      	ldr	r3, [r3, #12]
 8001a42:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	005b      	lsls	r3, r3, #1
 8001a48:	2203      	movs	r2, #3
 8001a4a:	409a      	lsls	r2, r3
 8001a4c:	0013      	movs	r3, r2
 8001a4e:	43da      	mvns	r2, r3
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	4013      	ands	r3, r2
 8001a54:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	689a      	ldr	r2, [r3, #8]
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	005b      	lsls	r3, r3, #1
 8001a5e:	409a      	lsls	r2, r3
 8001a60:	0013      	movs	r3, r2
 8001a62:	693a      	ldr	r2, [r7, #16]
 8001a64:	4313      	orrs	r3, r2
 8001a66:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	693a      	ldr	r2, [r7, #16]
 8001a6c:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	685a      	ldr	r2, [r3, #4]
 8001a72:	2380      	movs	r3, #128	; 0x80
 8001a74:	055b      	lsls	r3, r3, #21
 8001a76:	4013      	ands	r3, r2
 8001a78:	d100      	bne.n	8001a7c <HAL_GPIO_Init+0x17c>
 8001a7a:	e094      	b.n	8001ba6 <HAL_GPIO_Init+0x2a6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a7c:	4b51      	ldr	r3, [pc, #324]	; (8001bc4 <HAL_GPIO_Init+0x2c4>)
 8001a7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a80:	4b50      	ldr	r3, [pc, #320]	; (8001bc4 <HAL_GPIO_Init+0x2c4>)
 8001a82:	2101      	movs	r1, #1
 8001a84:	430a      	orrs	r2, r1
 8001a86:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 8001a88:	4a4f      	ldr	r2, [pc, #316]	; (8001bc8 <HAL_GPIO_Init+0x2c8>)
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	089b      	lsrs	r3, r3, #2
 8001a8e:	3302      	adds	r3, #2
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	589b      	ldr	r3, [r3, r2]
 8001a94:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	2203      	movs	r2, #3
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	220f      	movs	r2, #15
 8001aa0:	409a      	lsls	r2, r3
 8001aa2:	0013      	movs	r3, r2
 8001aa4:	43da      	mvns	r2, r3
 8001aa6:	693b      	ldr	r3, [r7, #16]
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001aac:	687a      	ldr	r2, [r7, #4]
 8001aae:	23a0      	movs	r3, #160	; 0xa0
 8001ab0:	05db      	lsls	r3, r3, #23
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	d013      	beq.n	8001ade <HAL_GPIO_Init+0x1de>
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	4a44      	ldr	r2, [pc, #272]	; (8001bcc <HAL_GPIO_Init+0x2cc>)
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d00d      	beq.n	8001ada <HAL_GPIO_Init+0x1da>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	4a43      	ldr	r2, [pc, #268]	; (8001bd0 <HAL_GPIO_Init+0x2d0>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d007      	beq.n	8001ad6 <HAL_GPIO_Init+0x1d6>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4a42      	ldr	r2, [pc, #264]	; (8001bd4 <HAL_GPIO_Init+0x2d4>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d101      	bne.n	8001ad2 <HAL_GPIO_Init+0x1d2>
 8001ace:	2305      	movs	r3, #5
 8001ad0:	e006      	b.n	8001ae0 <HAL_GPIO_Init+0x1e0>
 8001ad2:	2306      	movs	r3, #6
 8001ad4:	e004      	b.n	8001ae0 <HAL_GPIO_Init+0x1e0>
 8001ad6:	2302      	movs	r3, #2
 8001ad8:	e002      	b.n	8001ae0 <HAL_GPIO_Init+0x1e0>
 8001ada:	2301      	movs	r3, #1
 8001adc:	e000      	b.n	8001ae0 <HAL_GPIO_Init+0x1e0>
 8001ade:	2300      	movs	r3, #0
 8001ae0:	697a      	ldr	r2, [r7, #20]
 8001ae2:	2103      	movs	r1, #3
 8001ae4:	400a      	ands	r2, r1
 8001ae6:	0092      	lsls	r2, r2, #2
 8001ae8:	4093      	lsls	r3, r2
 8001aea:	693a      	ldr	r2, [r7, #16]
 8001aec:	4313      	orrs	r3, r2
 8001aee:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001af0:	4935      	ldr	r1, [pc, #212]	; (8001bc8 <HAL_GPIO_Init+0x2c8>)
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	089b      	lsrs	r3, r3, #2
 8001af6:	3302      	adds	r3, #2
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	693a      	ldr	r2, [r7, #16]
 8001afc:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001afe:	4b36      	ldr	r3, [pc, #216]	; (8001bd8 <HAL_GPIO_Init+0x2d8>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	43da      	mvns	r2, r3
 8001b08:	693b      	ldr	r3, [r7, #16]
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	685a      	ldr	r2, [r3, #4]
 8001b12:	2380      	movs	r3, #128	; 0x80
 8001b14:	025b      	lsls	r3, r3, #9
 8001b16:	4013      	ands	r3, r2
 8001b18:	d003      	beq.n	8001b22 <HAL_GPIO_Init+0x222>
        {
          temp |= iocurrent;
 8001b1a:	693a      	ldr	r2, [r7, #16]
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001b22:	4b2d      	ldr	r3, [pc, #180]	; (8001bd8 <HAL_GPIO_Init+0x2d8>)
 8001b24:	693a      	ldr	r2, [r7, #16]
 8001b26:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8001b28:	4b2b      	ldr	r3, [pc, #172]	; (8001bd8 <HAL_GPIO_Init+0x2d8>)
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	43da      	mvns	r2, r3
 8001b32:	693b      	ldr	r3, [r7, #16]
 8001b34:	4013      	ands	r3, r2
 8001b36:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685a      	ldr	r2, [r3, #4]
 8001b3c:	2380      	movs	r3, #128	; 0x80
 8001b3e:	029b      	lsls	r3, r3, #10
 8001b40:	4013      	ands	r3, r2
 8001b42:	d003      	beq.n	8001b4c <HAL_GPIO_Init+0x24c>
        {
          temp |= iocurrent;
 8001b44:	693a      	ldr	r2, [r7, #16]
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	4313      	orrs	r3, r2
 8001b4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001b4c:	4b22      	ldr	r3, [pc, #136]	; (8001bd8 <HAL_GPIO_Init+0x2d8>)
 8001b4e:	693a      	ldr	r2, [r7, #16]
 8001b50:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b52:	4b21      	ldr	r3, [pc, #132]	; (8001bd8 <HAL_GPIO_Init+0x2d8>)
 8001b54:	689b      	ldr	r3, [r3, #8]
 8001b56:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	43da      	mvns	r2, r3
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	4013      	ands	r3, r2
 8001b60:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	685a      	ldr	r2, [r3, #4]
 8001b66:	2380      	movs	r3, #128	; 0x80
 8001b68:	035b      	lsls	r3, r3, #13
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	d003      	beq.n	8001b76 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8001b6e:	693a      	ldr	r2, [r7, #16]
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	4313      	orrs	r3, r2
 8001b74:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001b76:	4b18      	ldr	r3, [pc, #96]	; (8001bd8 <HAL_GPIO_Init+0x2d8>)
 8001b78:	693a      	ldr	r2, [r7, #16]
 8001b7a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001b7c:	4b16      	ldr	r3, [pc, #88]	; (8001bd8 <HAL_GPIO_Init+0x2d8>)
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	43da      	mvns	r2, r3
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	4013      	ands	r3, r2
 8001b8a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	685a      	ldr	r2, [r3, #4]
 8001b90:	2380      	movs	r3, #128	; 0x80
 8001b92:	039b      	lsls	r3, r3, #14
 8001b94:	4013      	ands	r3, r2
 8001b96:	d003      	beq.n	8001ba0 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8001b98:	693a      	ldr	r2, [r7, #16]
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001ba0:	4b0d      	ldr	r3, [pc, #52]	; (8001bd8 <HAL_GPIO_Init+0x2d8>)
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	3301      	adds	r3, #1
 8001baa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	40da      	lsrs	r2, r3
 8001bb4:	1e13      	subs	r3, r2, #0
 8001bb6:	d000      	beq.n	8001bba <HAL_GPIO_Init+0x2ba>
 8001bb8:	e6ae      	b.n	8001918 <HAL_GPIO_Init+0x18>
  }
}
 8001bba:	46c0      	nop			; (mov r8, r8)
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	b006      	add	sp, #24
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	46c0      	nop			; (mov r8, r8)
 8001bc4:	40021000 	.word	0x40021000
 8001bc8:	40010000 	.word	0x40010000
 8001bcc:	50000400 	.word	0x50000400
 8001bd0:	50000800 	.word	0x50000800
 8001bd4:	50001c00 	.word	0x50001c00
 8001bd8:	40010400 	.word	0x40010400

08001bdc <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b084      	sub	sp, #16
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
 8001be4:	000a      	movs	r2, r1
 8001be6:	1cbb      	adds	r3, r7, #2
 8001be8:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;
  
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  
  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	691b      	ldr	r3, [r3, #16]
 8001bee:	1cba      	adds	r2, r7, #2
 8001bf0:	8812      	ldrh	r2, [r2, #0]
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	d004      	beq.n	8001c00 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001bf6:	230f      	movs	r3, #15
 8001bf8:	18fb      	adds	r3, r7, r3
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	701a      	strb	r2, [r3, #0]
 8001bfe:	e003      	b.n	8001c08 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c00:	230f      	movs	r3, #15
 8001c02:	18fb      	adds	r3, r7, r3
 8001c04:	2200      	movs	r2, #0
 8001c06:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001c08:	230f      	movs	r3, #15
 8001c0a:	18fb      	adds	r3, r7, r3
 8001c0c:	781b      	ldrb	r3, [r3, #0]
}
 8001c0e:	0018      	movs	r0, r3
 8001c10:	46bd      	mov	sp, r7
 8001c12:	b004      	add	sp, #16
 8001c14:	bd80      	pop	{r7, pc}

08001c16 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c16:	b580      	push	{r7, lr}
 8001c18:	b082      	sub	sp, #8
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	6078      	str	r0, [r7, #4]
 8001c1e:	0008      	movs	r0, r1
 8001c20:	0011      	movs	r1, r2
 8001c22:	1cbb      	adds	r3, r7, #2
 8001c24:	1c02      	adds	r2, r0, #0
 8001c26:	801a      	strh	r2, [r3, #0]
 8001c28:	1c7b      	adds	r3, r7, #1
 8001c2a:	1c0a      	adds	r2, r1, #0
 8001c2c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 8001c2e:	1c7b      	adds	r3, r7, #1
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d004      	beq.n	8001c40 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c36:	1cbb      	adds	r3, r7, #2
 8001c38:	881a      	ldrh	r2, [r3, #0]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001c3e:	e003      	b.n	8001c48 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001c40:	1cbb      	adds	r3, r7, #2
 8001c42:	881a      	ldrh	r2, [r3, #0]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001c48:	46c0      	nop			; (mov r8, r8)
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	b002      	add	sp, #8
 8001c4e:	bd80      	pop	{r7, pc}

08001c50 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	000a      	movs	r2, r1
 8001c5a:	1cbb      	adds	r3, r7, #2
 8001c5c:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	695a      	ldr	r2, [r3, #20]
 8001c62:	1cbb      	adds	r3, r7, #2
 8001c64:	881b      	ldrh	r3, [r3, #0]
 8001c66:	405a      	eors	r2, r3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	615a      	str	r2, [r3, #20]
}
 8001c6c:	46c0      	nop			; (mov r8, r8)
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	b002      	add	sp, #8
 8001c72:	bd80      	pop	{r7, pc}

08001c74 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	0002      	movs	r2, r0
 8001c7c:	1dbb      	adds	r3, r7, #6
 8001c7e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8001c80:	4b09      	ldr	r3, [pc, #36]	; (8001ca8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001c82:	695b      	ldr	r3, [r3, #20]
 8001c84:	1dba      	adds	r2, r7, #6
 8001c86:	8812      	ldrh	r2, [r2, #0]
 8001c88:	4013      	ands	r3, r2
 8001c8a:	d008      	beq.n	8001c9e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001c8c:	4b06      	ldr	r3, [pc, #24]	; (8001ca8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001c8e:	1dba      	adds	r2, r7, #6
 8001c90:	8812      	ldrh	r2, [r2, #0]
 8001c92:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001c94:	1dbb      	adds	r3, r7, #6
 8001c96:	881b      	ldrh	r3, [r3, #0]
 8001c98:	0018      	movs	r0, r3
 8001c9a:	f001 ff33 	bl	8003b04 <HAL_GPIO_EXTI_Callback>
  }
}
 8001c9e:	46c0      	nop			; (mov r8, r8)
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	b002      	add	sp, #8
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	46c0      	nop			; (mov r8, r8)
 8001ca8:	40010400 	.word	0x40010400

08001cac <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b084      	sub	sp, #16
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	000a      	movs	r2, r1
 8001cb6:	1cfb      	adds	r3, r7, #3
 8001cb8:	701a      	strb	r2, [r3, #0]
   uint32_t tmpreg = 0U;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Select the regulator state in Sleep mode ---------------------------------*/
  tmpreg = PWR->CR;
 8001cbe:	4b11      	ldr	r3, [pc, #68]	; (8001d04 <HAL_PWR_EnterSLEEPMode+0x58>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	60fb      	str	r3, [r7, #12]

  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	2203      	movs	r2, #3
 8001cc8:	4393      	bics	r3, r2
 8001cca:	60fb      	str	r3, [r7, #12]

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 8001ccc:	68fa      	ldr	r2, [r7, #12]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	60fb      	str	r3, [r7, #12]

  /* Store the new value */
  PWR->CR = tmpreg;
 8001cd4:	4b0b      	ldr	r3, [pc, #44]	; (8001d04 <HAL_PWR_EnterSLEEPMode+0x58>)
 8001cd6:	68fa      	ldr	r2, [r7, #12]
 8001cd8:	601a      	str	r2, [r3, #0]
  
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8001cda:	4b0b      	ldr	r3, [pc, #44]	; (8001d08 <HAL_PWR_EnterSLEEPMode+0x5c>)
 8001cdc:	691a      	ldr	r2, [r3, #16]
 8001cde:	4b0a      	ldr	r3, [pc, #40]	; (8001d08 <HAL_PWR_EnterSLEEPMode+0x5c>)
 8001ce0:	2104      	movs	r1, #4
 8001ce2:	438a      	bics	r2, r1
 8001ce4:	611a      	str	r2, [r3, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8001ce6:	1cfb      	adds	r3, r7, #3
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	2b01      	cmp	r3, #1
 8001cec:	d101      	bne.n	8001cf2 <HAL_PWR_EnterSLEEPMode+0x46>
  \brief   Wait For Interrupt
  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
 */
__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 8001cee:	bf30      	wfi
 8001cf0:	e002      	b.n	8001cf8 <HAL_PWR_EnterSLEEPMode+0x4c>
  \brief   Send Event
  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 */
__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
{
  __ASM volatile ("sev");
 8001cf2:	bf40      	sev
  __ASM volatile ("wfe");
 8001cf4:	bf20      	wfe
 8001cf6:	bf20      	wfe
  __ASM volatile ("nop");
 8001cf8:	46c0      	nop			; (mov r8, r8)
  }

  /* Additional NOP to ensure all pending instructions are flushed before entering low power mode */
  __NOP();

}
 8001cfa:	46c0      	nop			; (mov r8, r8)
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	b004      	add	sp, #16
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	46c0      	nop			; (mov r8, r8)
 8001d04:	40007000 	.word	0x40007000
 8001d08:	e000ed00 	.word	0xe000ed00

08001d0c <HAL_PWR_PVD_IRQHandler>:
  * @brief This function handles the PWR PVD interrupt request.
  * @note This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
  /* Check PWR exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 8001d10:	4b07      	ldr	r3, [pc, #28]	; (8001d30 <HAL_PWR_PVD_IRQHandler+0x24>)
 8001d12:	695a      	ldr	r2, [r3, #20]
 8001d14:	2380      	movs	r3, #128	; 0x80
 8001d16:	025b      	lsls	r3, r3, #9
 8001d18:	4013      	ands	r3, r2
 8001d1a:	d005      	beq.n	8001d28 <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8001d1c:	f000 f80a 	bl	8001d34 <HAL_PWR_PVDCallback>

    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 8001d20:	4b03      	ldr	r3, [pc, #12]	; (8001d30 <HAL_PWR_PVD_IRQHandler+0x24>)
 8001d22:	2280      	movs	r2, #128	; 0x80
 8001d24:	0252      	lsls	r2, r2, #9
 8001d26:	615a      	str	r2, [r3, #20]
  }
}
 8001d28:	46c0      	nop			; (mov r8, r8)
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	46c0      	nop			; (mov r8, r8)
 8001d30:	40010400 	.word	0x40010400

08001d34 <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 8001d38:	46c0      	nop			; (mov r8, r8)
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
	...

08001d40 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d40:	b5b0      	push	{r4, r5, r7, lr}
 8001d42:	b08a      	sub	sp, #40	; 0x28
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d102      	bne.n	8001d54 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	f000 fb6a 	bl	8002428 <HAL_RCC_OscConfig+0x6e8>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d54:	4bc7      	ldr	r3, [pc, #796]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	220c      	movs	r2, #12
 8001d5a:	4013      	ands	r3, r2
 8001d5c:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d5e:	4bc5      	ldr	r3, [pc, #788]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001d60:	68da      	ldr	r2, [r3, #12]
 8001d62:	2380      	movs	r3, #128	; 0x80
 8001d64:	025b      	lsls	r3, r3, #9
 8001d66:	4013      	ands	r3, r2
 8001d68:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	2201      	movs	r2, #1
 8001d70:	4013      	ands	r3, r2
 8001d72:	d100      	bne.n	8001d76 <HAL_RCC_OscConfig+0x36>
 8001d74:	e07d      	b.n	8001e72 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	2b08      	cmp	r3, #8
 8001d7a:	d007      	beq.n	8001d8c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001d7c:	69fb      	ldr	r3, [r7, #28]
 8001d7e:	2b0c      	cmp	r3, #12
 8001d80:	d112      	bne.n	8001da8 <HAL_RCC_OscConfig+0x68>
 8001d82:	69ba      	ldr	r2, [r7, #24]
 8001d84:	2380      	movs	r3, #128	; 0x80
 8001d86:	025b      	lsls	r3, r3, #9
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d10d      	bne.n	8001da8 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d8c:	4bb9      	ldr	r3, [pc, #740]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001d8e:	681a      	ldr	r2, [r3, #0]
 8001d90:	2380      	movs	r3, #128	; 0x80
 8001d92:	029b      	lsls	r3, r3, #10
 8001d94:	4013      	ands	r3, r2
 8001d96:	d100      	bne.n	8001d9a <HAL_RCC_OscConfig+0x5a>
 8001d98:	e06a      	b.n	8001e70 <HAL_RCC_OscConfig+0x130>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d166      	bne.n	8001e70 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	f000 fb40 	bl	8002428 <HAL_RCC_OscConfig+0x6e8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	685a      	ldr	r2, [r3, #4]
 8001dac:	2380      	movs	r3, #128	; 0x80
 8001dae:	025b      	lsls	r3, r3, #9
 8001db0:	429a      	cmp	r2, r3
 8001db2:	d107      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x84>
 8001db4:	4baf      	ldr	r3, [pc, #700]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001db6:	681a      	ldr	r2, [r3, #0]
 8001db8:	4bae      	ldr	r3, [pc, #696]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001dba:	2180      	movs	r1, #128	; 0x80
 8001dbc:	0249      	lsls	r1, r1, #9
 8001dbe:	430a      	orrs	r2, r1
 8001dc0:	601a      	str	r2, [r3, #0]
 8001dc2:	e027      	b.n	8001e14 <HAL_RCC_OscConfig+0xd4>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	685a      	ldr	r2, [r3, #4]
 8001dc8:	23a0      	movs	r3, #160	; 0xa0
 8001dca:	02db      	lsls	r3, r3, #11
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d10e      	bne.n	8001dee <HAL_RCC_OscConfig+0xae>
 8001dd0:	4ba8      	ldr	r3, [pc, #672]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	4ba7      	ldr	r3, [pc, #668]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001dd6:	2180      	movs	r1, #128	; 0x80
 8001dd8:	02c9      	lsls	r1, r1, #11
 8001dda:	430a      	orrs	r2, r1
 8001ddc:	601a      	str	r2, [r3, #0]
 8001dde:	4ba5      	ldr	r3, [pc, #660]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001de0:	681a      	ldr	r2, [r3, #0]
 8001de2:	4ba4      	ldr	r3, [pc, #656]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001de4:	2180      	movs	r1, #128	; 0x80
 8001de6:	0249      	lsls	r1, r1, #9
 8001de8:	430a      	orrs	r2, r1
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	e012      	b.n	8001e14 <HAL_RCC_OscConfig+0xd4>
 8001dee:	4ba1      	ldr	r3, [pc, #644]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	4ba0      	ldr	r3, [pc, #640]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001df4:	49a0      	ldr	r1, [pc, #640]	; (8002078 <HAL_RCC_OscConfig+0x338>)
 8001df6:	400a      	ands	r2, r1
 8001df8:	601a      	str	r2, [r3, #0]
 8001dfa:	4b9e      	ldr	r3, [pc, #632]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	2380      	movs	r3, #128	; 0x80
 8001e00:	025b      	lsls	r3, r3, #9
 8001e02:	4013      	ands	r3, r2
 8001e04:	60fb      	str	r3, [r7, #12]
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	4b9a      	ldr	r3, [pc, #616]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001e0a:	681a      	ldr	r2, [r3, #0]
 8001e0c:	4b99      	ldr	r3, [pc, #612]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001e0e:	499b      	ldr	r1, [pc, #620]	; (800207c <HAL_RCC_OscConfig+0x33c>)
 8001e10:	400a      	ands	r2, r1
 8001e12:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d014      	beq.n	8001e46 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e1c:	f7ff f902 	bl	8001024 <HAL_GetTick>
 8001e20:	0003      	movs	r3, r0
 8001e22:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e24:	e008      	b.n	8001e38 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e26:	f7ff f8fd 	bl	8001024 <HAL_GetTick>
 8001e2a:	0002      	movs	r2, r0
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	1ad3      	subs	r3, r2, r3
 8001e30:	2b64      	cmp	r3, #100	; 0x64
 8001e32:	d901      	bls.n	8001e38 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8001e34:	2303      	movs	r3, #3
 8001e36:	e2f7      	b.n	8002428 <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e38:	4b8e      	ldr	r3, [pc, #568]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	2380      	movs	r3, #128	; 0x80
 8001e3e:	029b      	lsls	r3, r3, #10
 8001e40:	4013      	ands	r3, r2
 8001e42:	d0f0      	beq.n	8001e26 <HAL_RCC_OscConfig+0xe6>
 8001e44:	e015      	b.n	8001e72 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e46:	f7ff f8ed 	bl	8001024 <HAL_GetTick>
 8001e4a:	0003      	movs	r3, r0
 8001e4c:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001e4e:	e008      	b.n	8001e62 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e50:	f7ff f8e8 	bl	8001024 <HAL_GetTick>
 8001e54:	0002      	movs	r2, r0
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	2b64      	cmp	r3, #100	; 0x64
 8001e5c:	d901      	bls.n	8001e62 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	e2e2      	b.n	8002428 <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001e62:	4b84      	ldr	r3, [pc, #528]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001e64:	681a      	ldr	r2, [r3, #0]
 8001e66:	2380      	movs	r3, #128	; 0x80
 8001e68:	029b      	lsls	r3, r3, #10
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	d1f0      	bne.n	8001e50 <HAL_RCC_OscConfig+0x110>
 8001e6e:	e000      	b.n	8001e72 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e70:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	2202      	movs	r2, #2
 8001e78:	4013      	ands	r3, r2
 8001e7a:	d100      	bne.n	8001e7e <HAL_RCC_OscConfig+0x13e>
 8001e7c:	e098      	b.n	8001fb0 <HAL_RCC_OscConfig+0x270>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	68db      	ldr	r3, [r3, #12]
 8001e82:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e86:	2220      	movs	r2, #32
 8001e88:	4013      	ands	r3, r2
 8001e8a:	d009      	beq.n	8001ea0 <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001e8c:	4b79      	ldr	r3, [pc, #484]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	4b78      	ldr	r3, [pc, #480]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001e92:	2120      	movs	r1, #32
 8001e94:	430a      	orrs	r2, r1
 8001e96:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e9a:	2220      	movs	r2, #32
 8001e9c:	4393      	bics	r3, r2
 8001e9e:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ea0:	69fb      	ldr	r3, [r7, #28]
 8001ea2:	2b04      	cmp	r3, #4
 8001ea4:	d005      	beq.n	8001eb2 <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001ea6:	69fb      	ldr	r3, [r7, #28]
 8001ea8:	2b0c      	cmp	r3, #12
 8001eaa:	d13d      	bne.n	8001f28 <HAL_RCC_OscConfig+0x1e8>
 8001eac:	69bb      	ldr	r3, [r7, #24]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d13a      	bne.n	8001f28 <HAL_RCC_OscConfig+0x1e8>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001eb2:	4b70      	ldr	r3, [pc, #448]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	2204      	movs	r2, #4
 8001eb8:	4013      	ands	r3, r2
 8001eba:	d004      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x186>
 8001ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d101      	bne.n	8001ec6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	e2b0      	b.n	8002428 <HAL_RCC_OscConfig+0x6e8>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ec6:	4b6b      	ldr	r3, [pc, #428]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	4a6d      	ldr	r2, [pc, #436]	; (8002080 <HAL_RCC_OscConfig+0x340>)
 8001ecc:	4013      	ands	r3, r2
 8001ece:	0019      	movs	r1, r3
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	691b      	ldr	r3, [r3, #16]
 8001ed4:	021a      	lsls	r2, r3, #8
 8001ed6:	4b67      	ldr	r3, [pc, #412]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001ed8:	430a      	orrs	r2, r1
 8001eda:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001edc:	4b65      	ldr	r3, [pc, #404]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	2209      	movs	r2, #9
 8001ee2:	4393      	bics	r3, r2
 8001ee4:	0019      	movs	r1, r3
 8001ee6:	4b63      	ldr	r3, [pc, #396]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001ee8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001eea:	430a      	orrs	r2, r1
 8001eec:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001eee:	f000 fbcb 	bl	8002688 <HAL_RCC_GetSysClockFreq>
 8001ef2:	0001      	movs	r1, r0
 8001ef4:	4b5f      	ldr	r3, [pc, #380]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	091b      	lsrs	r3, r3, #4
 8001efa:	220f      	movs	r2, #15
 8001efc:	4013      	ands	r3, r2
 8001efe:	4a61      	ldr	r2, [pc, #388]	; (8002084 <HAL_RCC_OscConfig+0x344>)
 8001f00:	5cd3      	ldrb	r3, [r2, r3]
 8001f02:	000a      	movs	r2, r1
 8001f04:	40da      	lsrs	r2, r3
 8001f06:	4b60      	ldr	r3, [pc, #384]	; (8002088 <HAL_RCC_OscConfig+0x348>)
 8001f08:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8001f0a:	2513      	movs	r5, #19
 8001f0c:	197c      	adds	r4, r7, r5
 8001f0e:	2000      	movs	r0, #0
 8001f10:	f7ff f852 	bl	8000fb8 <HAL_InitTick>
 8001f14:	0003      	movs	r3, r0
 8001f16:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001f18:	197b      	adds	r3, r7, r5
 8001f1a:	781b      	ldrb	r3, [r3, #0]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d047      	beq.n	8001fb0 <HAL_RCC_OscConfig+0x270>
      {
        return status;
 8001f20:	2313      	movs	r3, #19
 8001f22:	18fb      	adds	r3, r7, r3
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	e27f      	b.n	8002428 <HAL_RCC_OscConfig+0x6e8>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d027      	beq.n	8001f7e <HAL_RCC_OscConfig+0x23e>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001f2e:	4b51      	ldr	r3, [pc, #324]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	2209      	movs	r2, #9
 8001f34:	4393      	bics	r3, r2
 8001f36:	0019      	movs	r1, r3
 8001f38:	4b4e      	ldr	r3, [pc, #312]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001f3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f3c:	430a      	orrs	r2, r1
 8001f3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f40:	f7ff f870 	bl	8001024 <HAL_GetTick>
 8001f44:	0003      	movs	r3, r0
 8001f46:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f48:	e008      	b.n	8001f5c <HAL_RCC_OscConfig+0x21c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f4a:	f7ff f86b 	bl	8001024 <HAL_GetTick>
 8001f4e:	0002      	movs	r2, r0
 8001f50:	697b      	ldr	r3, [r7, #20]
 8001f52:	1ad3      	subs	r3, r2, r3
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d901      	bls.n	8001f5c <HAL_RCC_OscConfig+0x21c>
          {
            return HAL_TIMEOUT;
 8001f58:	2303      	movs	r3, #3
 8001f5a:	e265      	b.n	8002428 <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f5c:	4b45      	ldr	r3, [pc, #276]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	2204      	movs	r2, #4
 8001f62:	4013      	ands	r3, r2
 8001f64:	d0f1      	beq.n	8001f4a <HAL_RCC_OscConfig+0x20a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f66:	4b43      	ldr	r3, [pc, #268]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	4a45      	ldr	r2, [pc, #276]	; (8002080 <HAL_RCC_OscConfig+0x340>)
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	0019      	movs	r1, r3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	691b      	ldr	r3, [r3, #16]
 8001f74:	021a      	lsls	r2, r3, #8
 8001f76:	4b3f      	ldr	r3, [pc, #252]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001f78:	430a      	orrs	r2, r1
 8001f7a:	605a      	str	r2, [r3, #4]
 8001f7c:	e018      	b.n	8001fb0 <HAL_RCC_OscConfig+0x270>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f7e:	4b3d      	ldr	r3, [pc, #244]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	4b3c      	ldr	r3, [pc, #240]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001f84:	2101      	movs	r1, #1
 8001f86:	438a      	bics	r2, r1
 8001f88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f8a:	f7ff f84b 	bl	8001024 <HAL_GetTick>
 8001f8e:	0003      	movs	r3, r0
 8001f90:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001f92:	e008      	b.n	8001fa6 <HAL_RCC_OscConfig+0x266>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f94:	f7ff f846 	bl	8001024 <HAL_GetTick>
 8001f98:	0002      	movs	r2, r0
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	2b02      	cmp	r3, #2
 8001fa0:	d901      	bls.n	8001fa6 <HAL_RCC_OscConfig+0x266>
          {
            return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e240      	b.n	8002428 <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001fa6:	4b33      	ldr	r3, [pc, #204]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2204      	movs	r2, #4
 8001fac:	4013      	ands	r3, r2
 8001fae:	d1f1      	bne.n	8001f94 <HAL_RCC_OscConfig+0x254>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2210      	movs	r2, #16
 8001fb6:	4013      	ands	r3, r2
 8001fb8:	d100      	bne.n	8001fbc <HAL_RCC_OscConfig+0x27c>
 8001fba:	e09e      	b.n	80020fa <HAL_RCC_OscConfig+0x3ba>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d13f      	bne.n	8002042 <HAL_RCC_OscConfig+0x302>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001fc2:	4b2c      	ldr	r3, [pc, #176]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	2380      	movs	r3, #128	; 0x80
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	4013      	ands	r3, r2
 8001fcc:	d005      	beq.n	8001fda <HAL_RCC_OscConfig+0x29a>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	699b      	ldr	r3, [r3, #24]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d101      	bne.n	8001fda <HAL_RCC_OscConfig+0x29a>
      {
        return HAL_ERROR;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e226      	b.n	8002428 <HAL_RCC_OscConfig+0x6e8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001fda:	4b26      	ldr	r3, [pc, #152]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	4a2b      	ldr	r2, [pc, #172]	; (800208c <HAL_RCC_OscConfig+0x34c>)
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	0019      	movs	r1, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6a1a      	ldr	r2, [r3, #32]
 8001fe8:	4b22      	ldr	r3, [pc, #136]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001fea:	430a      	orrs	r2, r1
 8001fec:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001fee:	4b21      	ldr	r3, [pc, #132]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	021b      	lsls	r3, r3, #8
 8001ff4:	0a19      	lsrs	r1, r3, #8
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	69db      	ldr	r3, [r3, #28]
 8001ffa:	061a      	lsls	r2, r3, #24
 8001ffc:	4b1d      	ldr	r3, [pc, #116]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8001ffe:	430a      	orrs	r2, r1
 8002000:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6a1b      	ldr	r3, [r3, #32]
 8002006:	0b5b      	lsrs	r3, r3, #13
 8002008:	3301      	adds	r3, #1
 800200a:	2280      	movs	r2, #128	; 0x80
 800200c:	0212      	lsls	r2, r2, #8
 800200e:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002010:	4b18      	ldr	r3, [pc, #96]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8002012:	68db      	ldr	r3, [r3, #12]
 8002014:	091b      	lsrs	r3, r3, #4
 8002016:	210f      	movs	r1, #15
 8002018:	400b      	ands	r3, r1
 800201a:	491a      	ldr	r1, [pc, #104]	; (8002084 <HAL_RCC_OscConfig+0x344>)
 800201c:	5ccb      	ldrb	r3, [r1, r3]
 800201e:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002020:	4b19      	ldr	r3, [pc, #100]	; (8002088 <HAL_RCC_OscConfig+0x348>)
 8002022:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8002024:	2513      	movs	r5, #19
 8002026:	197c      	adds	r4, r7, r5
 8002028:	2000      	movs	r0, #0
 800202a:	f7fe ffc5 	bl	8000fb8 <HAL_InitTick>
 800202e:	0003      	movs	r3, r0
 8002030:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8002032:	197b      	adds	r3, r7, r5
 8002034:	781b      	ldrb	r3, [r3, #0]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d05f      	beq.n	80020fa <HAL_RCC_OscConfig+0x3ba>
        {
          return status;
 800203a:	2313      	movs	r3, #19
 800203c:	18fb      	adds	r3, r7, r3
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	e1f2      	b.n	8002428 <HAL_RCC_OscConfig+0x6e8>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	699b      	ldr	r3, [r3, #24]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d03d      	beq.n	80020c6 <HAL_RCC_OscConfig+0x386>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800204a:	4b0a      	ldr	r3, [pc, #40]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	4b09      	ldr	r3, [pc, #36]	; (8002074 <HAL_RCC_OscConfig+0x334>)
 8002050:	2180      	movs	r1, #128	; 0x80
 8002052:	0049      	lsls	r1, r1, #1
 8002054:	430a      	orrs	r2, r1
 8002056:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002058:	f7fe ffe4 	bl	8001024 <HAL_GetTick>
 800205c:	0003      	movs	r3, r0
 800205e:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002060:	e016      	b.n	8002090 <HAL_RCC_OscConfig+0x350>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002062:	f7fe ffdf 	bl	8001024 <HAL_GetTick>
 8002066:	0002      	movs	r2, r0
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	1ad3      	subs	r3, r2, r3
 800206c:	2b02      	cmp	r3, #2
 800206e:	d90f      	bls.n	8002090 <HAL_RCC_OscConfig+0x350>
          {
            return HAL_TIMEOUT;
 8002070:	2303      	movs	r3, #3
 8002072:	e1d9      	b.n	8002428 <HAL_RCC_OscConfig+0x6e8>
 8002074:	40021000 	.word	0x40021000
 8002078:	fffeffff 	.word	0xfffeffff
 800207c:	fffbffff 	.word	0xfffbffff
 8002080:	ffffe0ff 	.word	0xffffe0ff
 8002084:	08003eac 	.word	0x08003eac
 8002088:	20000000 	.word	0x20000000
 800208c:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002090:	4bca      	ldr	r3, [pc, #808]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 8002092:	681a      	ldr	r2, [r3, #0]
 8002094:	2380      	movs	r3, #128	; 0x80
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	4013      	ands	r3, r2
 800209a:	d0e2      	beq.n	8002062 <HAL_RCC_OscConfig+0x322>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800209c:	4bc7      	ldr	r3, [pc, #796]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	4ac7      	ldr	r2, [pc, #796]	; (80023c0 <HAL_RCC_OscConfig+0x680>)
 80020a2:	4013      	ands	r3, r2
 80020a4:	0019      	movs	r1, r3
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6a1a      	ldr	r2, [r3, #32]
 80020aa:	4bc4      	ldr	r3, [pc, #784]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 80020ac:	430a      	orrs	r2, r1
 80020ae:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020b0:	4bc2      	ldr	r3, [pc, #776]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	021b      	lsls	r3, r3, #8
 80020b6:	0a19      	lsrs	r1, r3, #8
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	69db      	ldr	r3, [r3, #28]
 80020bc:	061a      	lsls	r2, r3, #24
 80020be:	4bbf      	ldr	r3, [pc, #764]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 80020c0:	430a      	orrs	r2, r1
 80020c2:	605a      	str	r2, [r3, #4]
 80020c4:	e019      	b.n	80020fa <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80020c6:	4bbd      	ldr	r3, [pc, #756]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	4bbc      	ldr	r3, [pc, #752]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 80020cc:	49bd      	ldr	r1, [pc, #756]	; (80023c4 <HAL_RCC_OscConfig+0x684>)
 80020ce:	400a      	ands	r2, r1
 80020d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020d2:	f7fe ffa7 	bl	8001024 <HAL_GetTick>
 80020d6:	0003      	movs	r3, r0
 80020d8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80020da:	e008      	b.n	80020ee <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80020dc:	f7fe ffa2 	bl	8001024 <HAL_GetTick>
 80020e0:	0002      	movs	r2, r0
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	2b02      	cmp	r3, #2
 80020e8:	d901      	bls.n	80020ee <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 80020ea:	2303      	movs	r3, #3
 80020ec:	e19c      	b.n	8002428 <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80020ee:	4bb3      	ldr	r3, [pc, #716]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 80020f0:	681a      	ldr	r2, [r3, #0]
 80020f2:	2380      	movs	r3, #128	; 0x80
 80020f4:	009b      	lsls	r3, r3, #2
 80020f6:	4013      	ands	r3, r2
 80020f8:	d1f0      	bne.n	80020dc <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	2208      	movs	r2, #8
 8002100:	4013      	ands	r3, r2
 8002102:	d036      	beq.n	8002172 <HAL_RCC_OscConfig+0x432>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	695b      	ldr	r3, [r3, #20]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d019      	beq.n	8002140 <HAL_RCC_OscConfig+0x400>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800210c:	4bab      	ldr	r3, [pc, #684]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 800210e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002110:	4baa      	ldr	r3, [pc, #680]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 8002112:	2101      	movs	r1, #1
 8002114:	430a      	orrs	r2, r1
 8002116:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002118:	f7fe ff84 	bl	8001024 <HAL_GetTick>
 800211c:	0003      	movs	r3, r0
 800211e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002120:	e008      	b.n	8002134 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002122:	f7fe ff7f 	bl	8001024 <HAL_GetTick>
 8002126:	0002      	movs	r2, r0
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	2b02      	cmp	r3, #2
 800212e:	d901      	bls.n	8002134 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002130:	2303      	movs	r3, #3
 8002132:	e179      	b.n	8002428 <HAL_RCC_OscConfig+0x6e8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002134:	4ba1      	ldr	r3, [pc, #644]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 8002136:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002138:	2202      	movs	r2, #2
 800213a:	4013      	ands	r3, r2
 800213c:	d0f1      	beq.n	8002122 <HAL_RCC_OscConfig+0x3e2>
 800213e:	e018      	b.n	8002172 <HAL_RCC_OscConfig+0x432>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002140:	4b9e      	ldr	r3, [pc, #632]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 8002142:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002144:	4b9d      	ldr	r3, [pc, #628]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 8002146:	2101      	movs	r1, #1
 8002148:	438a      	bics	r2, r1
 800214a:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800214c:	f7fe ff6a 	bl	8001024 <HAL_GetTick>
 8002150:	0003      	movs	r3, r0
 8002152:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002154:	e008      	b.n	8002168 <HAL_RCC_OscConfig+0x428>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002156:	f7fe ff65 	bl	8001024 <HAL_GetTick>
 800215a:	0002      	movs	r2, r0
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	2b02      	cmp	r3, #2
 8002162:	d901      	bls.n	8002168 <HAL_RCC_OscConfig+0x428>
        {
          return HAL_TIMEOUT;
 8002164:	2303      	movs	r3, #3
 8002166:	e15f      	b.n	8002428 <HAL_RCC_OscConfig+0x6e8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002168:	4b94      	ldr	r3, [pc, #592]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 800216a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800216c:	2202      	movs	r2, #2
 800216e:	4013      	ands	r3, r2
 8002170:	d1f1      	bne.n	8002156 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	2204      	movs	r2, #4
 8002178:	4013      	ands	r3, r2
 800217a:	d100      	bne.n	800217e <HAL_RCC_OscConfig+0x43e>
 800217c:	e0af      	b.n	80022de <HAL_RCC_OscConfig+0x59e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800217e:	2323      	movs	r3, #35	; 0x23
 8002180:	18fb      	adds	r3, r7, r3
 8002182:	2200      	movs	r2, #0
 8002184:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002186:	4b8d      	ldr	r3, [pc, #564]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 8002188:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800218a:	2380      	movs	r3, #128	; 0x80
 800218c:	055b      	lsls	r3, r3, #21
 800218e:	4013      	ands	r3, r2
 8002190:	d10a      	bne.n	80021a8 <HAL_RCC_OscConfig+0x468>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002192:	4b8a      	ldr	r3, [pc, #552]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 8002194:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002196:	4b89      	ldr	r3, [pc, #548]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 8002198:	2180      	movs	r1, #128	; 0x80
 800219a:	0549      	lsls	r1, r1, #21
 800219c:	430a      	orrs	r2, r1
 800219e:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80021a0:	2323      	movs	r3, #35	; 0x23
 80021a2:	18fb      	adds	r3, r7, r3
 80021a4:	2201      	movs	r2, #1
 80021a6:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021a8:	4b87      	ldr	r3, [pc, #540]	; (80023c8 <HAL_RCC_OscConfig+0x688>)
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	2380      	movs	r3, #128	; 0x80
 80021ae:	005b      	lsls	r3, r3, #1
 80021b0:	4013      	ands	r3, r2
 80021b2:	d11a      	bne.n	80021ea <HAL_RCC_OscConfig+0x4aa>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80021b4:	4b84      	ldr	r3, [pc, #528]	; (80023c8 <HAL_RCC_OscConfig+0x688>)
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	4b83      	ldr	r3, [pc, #524]	; (80023c8 <HAL_RCC_OscConfig+0x688>)
 80021ba:	2180      	movs	r1, #128	; 0x80
 80021bc:	0049      	lsls	r1, r1, #1
 80021be:	430a      	orrs	r2, r1
 80021c0:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80021c2:	f7fe ff2f 	bl	8001024 <HAL_GetTick>
 80021c6:	0003      	movs	r3, r0
 80021c8:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021ca:	e008      	b.n	80021de <HAL_RCC_OscConfig+0x49e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80021cc:	f7fe ff2a 	bl	8001024 <HAL_GetTick>
 80021d0:	0002      	movs	r2, r0
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	1ad3      	subs	r3, r2, r3
 80021d6:	2b64      	cmp	r3, #100	; 0x64
 80021d8:	d901      	bls.n	80021de <HAL_RCC_OscConfig+0x49e>
        {
          return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e124      	b.n	8002428 <HAL_RCC_OscConfig+0x6e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021de:	4b7a      	ldr	r3, [pc, #488]	; (80023c8 <HAL_RCC_OscConfig+0x688>)
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	2380      	movs	r3, #128	; 0x80
 80021e4:	005b      	lsls	r3, r3, #1
 80021e6:	4013      	ands	r3, r2
 80021e8:	d0f0      	beq.n	80021cc <HAL_RCC_OscConfig+0x48c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	689a      	ldr	r2, [r3, #8]
 80021ee:	2380      	movs	r3, #128	; 0x80
 80021f0:	005b      	lsls	r3, r3, #1
 80021f2:	429a      	cmp	r2, r3
 80021f4:	d107      	bne.n	8002206 <HAL_RCC_OscConfig+0x4c6>
 80021f6:	4b71      	ldr	r3, [pc, #452]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 80021f8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80021fa:	4b70      	ldr	r3, [pc, #448]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 80021fc:	2180      	movs	r1, #128	; 0x80
 80021fe:	0049      	lsls	r1, r1, #1
 8002200:	430a      	orrs	r2, r1
 8002202:	651a      	str	r2, [r3, #80]	; 0x50
 8002204:	e031      	b.n	800226a <HAL_RCC_OscConfig+0x52a>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d10c      	bne.n	8002228 <HAL_RCC_OscConfig+0x4e8>
 800220e:	4b6b      	ldr	r3, [pc, #428]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 8002210:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002212:	4b6a      	ldr	r3, [pc, #424]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 8002214:	496b      	ldr	r1, [pc, #428]	; (80023c4 <HAL_RCC_OscConfig+0x684>)
 8002216:	400a      	ands	r2, r1
 8002218:	651a      	str	r2, [r3, #80]	; 0x50
 800221a:	4b68      	ldr	r3, [pc, #416]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 800221c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800221e:	4b67      	ldr	r3, [pc, #412]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 8002220:	496a      	ldr	r1, [pc, #424]	; (80023cc <HAL_RCC_OscConfig+0x68c>)
 8002222:	400a      	ands	r2, r1
 8002224:	651a      	str	r2, [r3, #80]	; 0x50
 8002226:	e020      	b.n	800226a <HAL_RCC_OscConfig+0x52a>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	689a      	ldr	r2, [r3, #8]
 800222c:	23a0      	movs	r3, #160	; 0xa0
 800222e:	00db      	lsls	r3, r3, #3
 8002230:	429a      	cmp	r2, r3
 8002232:	d10e      	bne.n	8002252 <HAL_RCC_OscConfig+0x512>
 8002234:	4b61      	ldr	r3, [pc, #388]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 8002236:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002238:	4b60      	ldr	r3, [pc, #384]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 800223a:	2180      	movs	r1, #128	; 0x80
 800223c:	00c9      	lsls	r1, r1, #3
 800223e:	430a      	orrs	r2, r1
 8002240:	651a      	str	r2, [r3, #80]	; 0x50
 8002242:	4b5e      	ldr	r3, [pc, #376]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 8002244:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002246:	4b5d      	ldr	r3, [pc, #372]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 8002248:	2180      	movs	r1, #128	; 0x80
 800224a:	0049      	lsls	r1, r1, #1
 800224c:	430a      	orrs	r2, r1
 800224e:	651a      	str	r2, [r3, #80]	; 0x50
 8002250:	e00b      	b.n	800226a <HAL_RCC_OscConfig+0x52a>
 8002252:	4b5a      	ldr	r3, [pc, #360]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 8002254:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002256:	4b59      	ldr	r3, [pc, #356]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 8002258:	495a      	ldr	r1, [pc, #360]	; (80023c4 <HAL_RCC_OscConfig+0x684>)
 800225a:	400a      	ands	r2, r1
 800225c:	651a      	str	r2, [r3, #80]	; 0x50
 800225e:	4b57      	ldr	r3, [pc, #348]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 8002260:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002262:	4b56      	ldr	r3, [pc, #344]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 8002264:	4959      	ldr	r1, [pc, #356]	; (80023cc <HAL_RCC_OscConfig+0x68c>)
 8002266:	400a      	ands	r2, r1
 8002268:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d015      	beq.n	800229e <HAL_RCC_OscConfig+0x55e>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002272:	f7fe fed7 	bl	8001024 <HAL_GetTick>
 8002276:	0003      	movs	r3, r0
 8002278:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800227a:	e009      	b.n	8002290 <HAL_RCC_OscConfig+0x550>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800227c:	f7fe fed2 	bl	8001024 <HAL_GetTick>
 8002280:	0002      	movs	r2, r0
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	4a52      	ldr	r2, [pc, #328]	; (80023d0 <HAL_RCC_OscConfig+0x690>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d901      	bls.n	8002290 <HAL_RCC_OscConfig+0x550>
        {
          return HAL_TIMEOUT;
 800228c:	2303      	movs	r3, #3
 800228e:	e0cb      	b.n	8002428 <HAL_RCC_OscConfig+0x6e8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002290:	4b4a      	ldr	r3, [pc, #296]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 8002292:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002294:	2380      	movs	r3, #128	; 0x80
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	4013      	ands	r3, r2
 800229a:	d0ef      	beq.n	800227c <HAL_RCC_OscConfig+0x53c>
 800229c:	e014      	b.n	80022c8 <HAL_RCC_OscConfig+0x588>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800229e:	f7fe fec1 	bl	8001024 <HAL_GetTick>
 80022a2:	0003      	movs	r3, r0
 80022a4:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80022a6:	e009      	b.n	80022bc <HAL_RCC_OscConfig+0x57c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022a8:	f7fe febc 	bl	8001024 <HAL_GetTick>
 80022ac:	0002      	movs	r2, r0
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	4a47      	ldr	r2, [pc, #284]	; (80023d0 <HAL_RCC_OscConfig+0x690>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d901      	bls.n	80022bc <HAL_RCC_OscConfig+0x57c>
        {
          return HAL_TIMEOUT;
 80022b8:	2303      	movs	r3, #3
 80022ba:	e0b5      	b.n	8002428 <HAL_RCC_OscConfig+0x6e8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80022bc:	4b3f      	ldr	r3, [pc, #252]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 80022be:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80022c0:	2380      	movs	r3, #128	; 0x80
 80022c2:	009b      	lsls	r3, r3, #2
 80022c4:	4013      	ands	r3, r2
 80022c6:	d1ef      	bne.n	80022a8 <HAL_RCC_OscConfig+0x568>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80022c8:	2323      	movs	r3, #35	; 0x23
 80022ca:	18fb      	adds	r3, r7, r3
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d105      	bne.n	80022de <HAL_RCC_OscConfig+0x59e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80022d2:	4b3a      	ldr	r3, [pc, #232]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 80022d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80022d6:	4b39      	ldr	r3, [pc, #228]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 80022d8:	493e      	ldr	r1, [pc, #248]	; (80023d4 <HAL_RCC_OscConfig+0x694>)
 80022da:	400a      	ands	r2, r1
 80022dc:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d100      	bne.n	80022e8 <HAL_RCC_OscConfig+0x5a8>
 80022e6:	e09e      	b.n	8002426 <HAL_RCC_OscConfig+0x6e6>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80022e8:	69fb      	ldr	r3, [r7, #28]
 80022ea:	2b0c      	cmp	r3, #12
 80022ec:	d100      	bne.n	80022f0 <HAL_RCC_OscConfig+0x5b0>
 80022ee:	e077      	b.n	80023e0 <HAL_RCC_OscConfig+0x6a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f4:	2b02      	cmp	r3, #2
 80022f6:	d145      	bne.n	8002384 <HAL_RCC_OscConfig+0x644>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022f8:	4b30      	ldr	r3, [pc, #192]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	4b2f      	ldr	r3, [pc, #188]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 80022fe:	4936      	ldr	r1, [pc, #216]	; (80023d8 <HAL_RCC_OscConfig+0x698>)
 8002300:	400a      	ands	r2, r1
 8002302:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002304:	f7fe fe8e 	bl	8001024 <HAL_GetTick>
 8002308:	0003      	movs	r3, r0
 800230a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800230c:	e008      	b.n	8002320 <HAL_RCC_OscConfig+0x5e0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800230e:	f7fe fe89 	bl	8001024 <HAL_GetTick>
 8002312:	0002      	movs	r2, r0
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	1ad3      	subs	r3, r2, r3
 8002318:	2b02      	cmp	r3, #2
 800231a:	d901      	bls.n	8002320 <HAL_RCC_OscConfig+0x5e0>
          {
            return HAL_TIMEOUT;
 800231c:	2303      	movs	r3, #3
 800231e:	e083      	b.n	8002428 <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002320:	4b26      	ldr	r3, [pc, #152]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	2380      	movs	r3, #128	; 0x80
 8002326:	049b      	lsls	r3, r3, #18
 8002328:	4013      	ands	r3, r2
 800232a:	d1f0      	bne.n	800230e <HAL_RCC_OscConfig+0x5ce>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800232c:	4b23      	ldr	r3, [pc, #140]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	4a2a      	ldr	r2, [pc, #168]	; (80023dc <HAL_RCC_OscConfig+0x69c>)
 8002332:	4013      	ands	r3, r2
 8002334:	0019      	movs	r1, r3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800233e:	431a      	orrs	r2, r3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002344:	431a      	orrs	r2, r3
 8002346:	4b1d      	ldr	r3, [pc, #116]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 8002348:	430a      	orrs	r2, r1
 800234a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800234c:	4b1b      	ldr	r3, [pc, #108]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 800234e:	681a      	ldr	r2, [r3, #0]
 8002350:	4b1a      	ldr	r3, [pc, #104]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 8002352:	2180      	movs	r1, #128	; 0x80
 8002354:	0449      	lsls	r1, r1, #17
 8002356:	430a      	orrs	r2, r1
 8002358:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800235a:	f7fe fe63 	bl	8001024 <HAL_GetTick>
 800235e:	0003      	movs	r3, r0
 8002360:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002362:	e008      	b.n	8002376 <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002364:	f7fe fe5e 	bl	8001024 <HAL_GetTick>
 8002368:	0002      	movs	r2, r0
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	1ad3      	subs	r3, r2, r3
 800236e:	2b02      	cmp	r3, #2
 8002370:	d901      	bls.n	8002376 <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 8002372:	2303      	movs	r3, #3
 8002374:	e058      	b.n	8002428 <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002376:	4b11      	ldr	r3, [pc, #68]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	2380      	movs	r3, #128	; 0x80
 800237c:	049b      	lsls	r3, r3, #18
 800237e:	4013      	ands	r3, r2
 8002380:	d0f0      	beq.n	8002364 <HAL_RCC_OscConfig+0x624>
 8002382:	e050      	b.n	8002426 <HAL_RCC_OscConfig+0x6e6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002384:	4b0d      	ldr	r3, [pc, #52]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	4b0c      	ldr	r3, [pc, #48]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 800238a:	4913      	ldr	r1, [pc, #76]	; (80023d8 <HAL_RCC_OscConfig+0x698>)
 800238c:	400a      	ands	r2, r1
 800238e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002390:	f7fe fe48 	bl	8001024 <HAL_GetTick>
 8002394:	0003      	movs	r3, r0
 8002396:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002398:	e008      	b.n	80023ac <HAL_RCC_OscConfig+0x66c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800239a:	f7fe fe43 	bl	8001024 <HAL_GetTick>
 800239e:	0002      	movs	r2, r0
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	1ad3      	subs	r3, r2, r3
 80023a4:	2b02      	cmp	r3, #2
 80023a6:	d901      	bls.n	80023ac <HAL_RCC_OscConfig+0x66c>
          {
            return HAL_TIMEOUT;
 80023a8:	2303      	movs	r3, #3
 80023aa:	e03d      	b.n	8002428 <HAL_RCC_OscConfig+0x6e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80023ac:	4b03      	ldr	r3, [pc, #12]	; (80023bc <HAL_RCC_OscConfig+0x67c>)
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	2380      	movs	r3, #128	; 0x80
 80023b2:	049b      	lsls	r3, r3, #18
 80023b4:	4013      	ands	r3, r2
 80023b6:	d1f0      	bne.n	800239a <HAL_RCC_OscConfig+0x65a>
 80023b8:	e035      	b.n	8002426 <HAL_RCC_OscConfig+0x6e6>
 80023ba:	46c0      	nop			; (mov r8, r8)
 80023bc:	40021000 	.word	0x40021000
 80023c0:	ffff1fff 	.word	0xffff1fff
 80023c4:	fffffeff 	.word	0xfffffeff
 80023c8:	40007000 	.word	0x40007000
 80023cc:	fffffbff 	.word	0xfffffbff
 80023d0:	00001388 	.word	0x00001388
 80023d4:	efffffff 	.word	0xefffffff
 80023d8:	feffffff 	.word	0xfeffffff
 80023dc:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d101      	bne.n	80023ec <HAL_RCC_OscConfig+0x6ac>
      {
        return HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	e01d      	b.n	8002428 <HAL_RCC_OscConfig+0x6e8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80023ec:	4b10      	ldr	r3, [pc, #64]	; (8002430 <HAL_RCC_OscConfig+0x6f0>)
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80023f2:	69ba      	ldr	r2, [r7, #24]
 80023f4:	2380      	movs	r3, #128	; 0x80
 80023f6:	025b      	lsls	r3, r3, #9
 80023f8:	401a      	ands	r2, r3
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023fe:	429a      	cmp	r2, r3
 8002400:	d10f      	bne.n	8002422 <HAL_RCC_OscConfig+0x6e2>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002402:	69ba      	ldr	r2, [r7, #24]
 8002404:	23f0      	movs	r3, #240	; 0xf0
 8002406:	039b      	lsls	r3, r3, #14
 8002408:	401a      	ands	r2, r3
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800240e:	429a      	cmp	r2, r3
 8002410:	d107      	bne.n	8002422 <HAL_RCC_OscConfig+0x6e2>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002412:	69ba      	ldr	r2, [r7, #24]
 8002414:	23c0      	movs	r3, #192	; 0xc0
 8002416:	041b      	lsls	r3, r3, #16
 8002418:	401a      	ands	r2, r3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800241e:	429a      	cmp	r2, r3
 8002420:	d001      	beq.n	8002426 <HAL_RCC_OscConfig+0x6e6>
        {
          return HAL_ERROR;
 8002422:	2301      	movs	r3, #1
 8002424:	e000      	b.n	8002428 <HAL_RCC_OscConfig+0x6e8>
        }
      }
    }
  }

  return HAL_OK;
 8002426:	2300      	movs	r3, #0
}
 8002428:	0018      	movs	r0, r3
 800242a:	46bd      	mov	sp, r7
 800242c:	b00a      	add	sp, #40	; 0x28
 800242e:	bdb0      	pop	{r4, r5, r7, pc}
 8002430:	40021000 	.word	0x40021000

08002434 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002434:	b5b0      	push	{r4, r5, r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d101      	bne.n	8002448 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002444:	2301      	movs	r3, #1
 8002446:	e10d      	b.n	8002664 <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002448:	4b88      	ldr	r3, [pc, #544]	; (800266c <HAL_RCC_ClockConfig+0x238>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2201      	movs	r2, #1
 800244e:	4013      	ands	r3, r2
 8002450:	683a      	ldr	r2, [r7, #0]
 8002452:	429a      	cmp	r2, r3
 8002454:	d911      	bls.n	800247a <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002456:	4b85      	ldr	r3, [pc, #532]	; (800266c <HAL_RCC_ClockConfig+0x238>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	2201      	movs	r2, #1
 800245c:	4393      	bics	r3, r2
 800245e:	0019      	movs	r1, r3
 8002460:	4b82      	ldr	r3, [pc, #520]	; (800266c <HAL_RCC_ClockConfig+0x238>)
 8002462:	683a      	ldr	r2, [r7, #0]
 8002464:	430a      	orrs	r2, r1
 8002466:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002468:	4b80      	ldr	r3, [pc, #512]	; (800266c <HAL_RCC_ClockConfig+0x238>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	2201      	movs	r2, #1
 800246e:	4013      	ands	r3, r2
 8002470:	683a      	ldr	r2, [r7, #0]
 8002472:	429a      	cmp	r2, r3
 8002474:	d001      	beq.n	800247a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e0f4      	b.n	8002664 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	2202      	movs	r2, #2
 8002480:	4013      	ands	r3, r2
 8002482:	d009      	beq.n	8002498 <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002484:	4b7a      	ldr	r3, [pc, #488]	; (8002670 <HAL_RCC_ClockConfig+0x23c>)
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	22f0      	movs	r2, #240	; 0xf0
 800248a:	4393      	bics	r3, r2
 800248c:	0019      	movs	r1, r3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	689a      	ldr	r2, [r3, #8]
 8002492:	4b77      	ldr	r3, [pc, #476]	; (8002670 <HAL_RCC_ClockConfig+0x23c>)
 8002494:	430a      	orrs	r2, r1
 8002496:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	2201      	movs	r2, #1
 800249e:	4013      	ands	r3, r2
 80024a0:	d100      	bne.n	80024a4 <HAL_RCC_ClockConfig+0x70>
 80024a2:	e089      	b.n	80025b8 <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	2b02      	cmp	r3, #2
 80024aa:	d107      	bne.n	80024bc <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80024ac:	4b70      	ldr	r3, [pc, #448]	; (8002670 <HAL_RCC_ClockConfig+0x23c>)
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	2380      	movs	r3, #128	; 0x80
 80024b2:	029b      	lsls	r3, r3, #10
 80024b4:	4013      	ands	r3, r2
 80024b6:	d120      	bne.n	80024fa <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e0d3      	b.n	8002664 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	2b03      	cmp	r3, #3
 80024c2:	d107      	bne.n	80024d4 <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80024c4:	4b6a      	ldr	r3, [pc, #424]	; (8002670 <HAL_RCC_ClockConfig+0x23c>)
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	2380      	movs	r3, #128	; 0x80
 80024ca:	049b      	lsls	r3, r3, #18
 80024cc:	4013      	ands	r3, r2
 80024ce:	d114      	bne.n	80024fa <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80024d0:	2301      	movs	r3, #1
 80024d2:	e0c7      	b.n	8002664 <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	2b01      	cmp	r3, #1
 80024da:	d106      	bne.n	80024ea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80024dc:	4b64      	ldr	r3, [pc, #400]	; (8002670 <HAL_RCC_ClockConfig+0x23c>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2204      	movs	r2, #4
 80024e2:	4013      	ands	r3, r2
 80024e4:	d109      	bne.n	80024fa <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e0bc      	b.n	8002664 <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80024ea:	4b61      	ldr	r3, [pc, #388]	; (8002670 <HAL_RCC_ClockConfig+0x23c>)
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	2380      	movs	r3, #128	; 0x80
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	4013      	ands	r3, r2
 80024f4:	d101      	bne.n	80024fa <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e0b4      	b.n	8002664 <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024fa:	4b5d      	ldr	r3, [pc, #372]	; (8002670 <HAL_RCC_ClockConfig+0x23c>)
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	2203      	movs	r2, #3
 8002500:	4393      	bics	r3, r2
 8002502:	0019      	movs	r1, r3
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685a      	ldr	r2, [r3, #4]
 8002508:	4b59      	ldr	r3, [pc, #356]	; (8002670 <HAL_RCC_ClockConfig+0x23c>)
 800250a:	430a      	orrs	r2, r1
 800250c:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800250e:	f7fe fd89 	bl	8001024 <HAL_GetTick>
 8002512:	0003      	movs	r3, r0
 8002514:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	2b02      	cmp	r3, #2
 800251c:	d111      	bne.n	8002542 <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800251e:	e009      	b.n	8002534 <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002520:	f7fe fd80 	bl	8001024 <HAL_GetTick>
 8002524:	0002      	movs	r2, r0
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	4a52      	ldr	r2, [pc, #328]	; (8002674 <HAL_RCC_ClockConfig+0x240>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d901      	bls.n	8002534 <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 8002530:	2303      	movs	r3, #3
 8002532:	e097      	b.n	8002664 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002534:	4b4e      	ldr	r3, [pc, #312]	; (8002670 <HAL_RCC_ClockConfig+0x23c>)
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	220c      	movs	r2, #12
 800253a:	4013      	ands	r3, r2
 800253c:	2b08      	cmp	r3, #8
 800253e:	d1ef      	bne.n	8002520 <HAL_RCC_ClockConfig+0xec>
 8002540:	e03a      	b.n	80025b8 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	2b03      	cmp	r3, #3
 8002548:	d111      	bne.n	800256e <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800254a:	e009      	b.n	8002560 <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800254c:	f7fe fd6a 	bl	8001024 <HAL_GetTick>
 8002550:	0002      	movs	r2, r0
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	4a47      	ldr	r2, [pc, #284]	; (8002674 <HAL_RCC_ClockConfig+0x240>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d901      	bls.n	8002560 <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 800255c:	2303      	movs	r3, #3
 800255e:	e081      	b.n	8002664 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002560:	4b43      	ldr	r3, [pc, #268]	; (8002670 <HAL_RCC_ClockConfig+0x23c>)
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	220c      	movs	r2, #12
 8002566:	4013      	ands	r3, r2
 8002568:	2b0c      	cmp	r3, #12
 800256a:	d1ef      	bne.n	800254c <HAL_RCC_ClockConfig+0x118>
 800256c:	e024      	b.n	80025b8 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	2b01      	cmp	r3, #1
 8002574:	d11b      	bne.n	80025ae <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002576:	e009      	b.n	800258c <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002578:	f7fe fd54 	bl	8001024 <HAL_GetTick>
 800257c:	0002      	movs	r2, r0
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	4a3c      	ldr	r2, [pc, #240]	; (8002674 <HAL_RCC_ClockConfig+0x240>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d901      	bls.n	800258c <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e06b      	b.n	8002664 <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800258c:	4b38      	ldr	r3, [pc, #224]	; (8002670 <HAL_RCC_ClockConfig+0x23c>)
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	220c      	movs	r2, #12
 8002592:	4013      	ands	r3, r2
 8002594:	2b04      	cmp	r3, #4
 8002596:	d1ef      	bne.n	8002578 <HAL_RCC_ClockConfig+0x144>
 8002598:	e00e      	b.n	80025b8 <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800259a:	f7fe fd43 	bl	8001024 <HAL_GetTick>
 800259e:	0002      	movs	r2, r0
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	4a33      	ldr	r2, [pc, #204]	; (8002674 <HAL_RCC_ClockConfig+0x240>)
 80025a6:	4293      	cmp	r3, r2
 80025a8:	d901      	bls.n	80025ae <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	e05a      	b.n	8002664 <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80025ae:	4b30      	ldr	r3, [pc, #192]	; (8002670 <HAL_RCC_ClockConfig+0x23c>)
 80025b0:	68db      	ldr	r3, [r3, #12]
 80025b2:	220c      	movs	r2, #12
 80025b4:	4013      	ands	r3, r2
 80025b6:	d1f0      	bne.n	800259a <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025b8:	4b2c      	ldr	r3, [pc, #176]	; (800266c <HAL_RCC_ClockConfig+0x238>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	2201      	movs	r2, #1
 80025be:	4013      	ands	r3, r2
 80025c0:	683a      	ldr	r2, [r7, #0]
 80025c2:	429a      	cmp	r2, r3
 80025c4:	d211      	bcs.n	80025ea <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025c6:	4b29      	ldr	r3, [pc, #164]	; (800266c <HAL_RCC_ClockConfig+0x238>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2201      	movs	r2, #1
 80025cc:	4393      	bics	r3, r2
 80025ce:	0019      	movs	r1, r3
 80025d0:	4b26      	ldr	r3, [pc, #152]	; (800266c <HAL_RCC_ClockConfig+0x238>)
 80025d2:	683a      	ldr	r2, [r7, #0]
 80025d4:	430a      	orrs	r2, r1
 80025d6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025d8:	4b24      	ldr	r3, [pc, #144]	; (800266c <HAL_RCC_ClockConfig+0x238>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2201      	movs	r2, #1
 80025de:	4013      	ands	r3, r2
 80025e0:	683a      	ldr	r2, [r7, #0]
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d001      	beq.n	80025ea <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e03c      	b.n	8002664 <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	2204      	movs	r2, #4
 80025f0:	4013      	ands	r3, r2
 80025f2:	d009      	beq.n	8002608 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80025f4:	4b1e      	ldr	r3, [pc, #120]	; (8002670 <HAL_RCC_ClockConfig+0x23c>)
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	4a1f      	ldr	r2, [pc, #124]	; (8002678 <HAL_RCC_ClockConfig+0x244>)
 80025fa:	4013      	ands	r3, r2
 80025fc:	0019      	movs	r1, r3
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	68da      	ldr	r2, [r3, #12]
 8002602:	4b1b      	ldr	r3, [pc, #108]	; (8002670 <HAL_RCC_ClockConfig+0x23c>)
 8002604:	430a      	orrs	r2, r1
 8002606:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	2208      	movs	r2, #8
 800260e:	4013      	ands	r3, r2
 8002610:	d00a      	beq.n	8002628 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002612:	4b17      	ldr	r3, [pc, #92]	; (8002670 <HAL_RCC_ClockConfig+0x23c>)
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	4a19      	ldr	r2, [pc, #100]	; (800267c <HAL_RCC_ClockConfig+0x248>)
 8002618:	4013      	ands	r3, r2
 800261a:	0019      	movs	r1, r3
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	691b      	ldr	r3, [r3, #16]
 8002620:	00da      	lsls	r2, r3, #3
 8002622:	4b13      	ldr	r3, [pc, #76]	; (8002670 <HAL_RCC_ClockConfig+0x23c>)
 8002624:	430a      	orrs	r2, r1
 8002626:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002628:	f000 f82e 	bl	8002688 <HAL_RCC_GetSysClockFreq>
 800262c:	0001      	movs	r1, r0
 800262e:	4b10      	ldr	r3, [pc, #64]	; (8002670 <HAL_RCC_ClockConfig+0x23c>)
 8002630:	68db      	ldr	r3, [r3, #12]
 8002632:	091b      	lsrs	r3, r3, #4
 8002634:	220f      	movs	r2, #15
 8002636:	4013      	ands	r3, r2
 8002638:	4a11      	ldr	r2, [pc, #68]	; (8002680 <HAL_RCC_ClockConfig+0x24c>)
 800263a:	5cd3      	ldrb	r3, [r2, r3]
 800263c:	000a      	movs	r2, r1
 800263e:	40da      	lsrs	r2, r3
 8002640:	4b10      	ldr	r3, [pc, #64]	; (8002684 <HAL_RCC_ClockConfig+0x250>)
 8002642:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8002644:	250b      	movs	r5, #11
 8002646:	197c      	adds	r4, r7, r5
 8002648:	2000      	movs	r0, #0
 800264a:	f7fe fcb5 	bl	8000fb8 <HAL_InitTick>
 800264e:	0003      	movs	r3, r0
 8002650:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002652:	197b      	adds	r3, r7, r5
 8002654:	781b      	ldrb	r3, [r3, #0]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d003      	beq.n	8002662 <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 800265a:	230b      	movs	r3, #11
 800265c:	18fb      	adds	r3, r7, r3
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	e000      	b.n	8002664 <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 8002662:	2300      	movs	r3, #0
}
 8002664:	0018      	movs	r0, r3
 8002666:	46bd      	mov	sp, r7
 8002668:	b004      	add	sp, #16
 800266a:	bdb0      	pop	{r4, r5, r7, pc}
 800266c:	40022000 	.word	0x40022000
 8002670:	40021000 	.word	0x40021000
 8002674:	00001388 	.word	0x00001388
 8002678:	fffff8ff 	.word	0xfffff8ff
 800267c:	ffffc7ff 	.word	0xffffc7ff
 8002680:	08003eac 	.word	0x08003eac
 8002684:	20000000 	.word	0x20000000

08002688 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b086      	sub	sp, #24
 800268c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800268e:	4b3b      	ldr	r3, [pc, #236]	; (800277c <HAL_RCC_GetSysClockFreq+0xf4>)
 8002690:	68db      	ldr	r3, [r3, #12]
 8002692:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	220c      	movs	r2, #12
 8002698:	4013      	ands	r3, r2
 800269a:	2b08      	cmp	r3, #8
 800269c:	d00e      	beq.n	80026bc <HAL_RCC_GetSysClockFreq+0x34>
 800269e:	2b0c      	cmp	r3, #12
 80026a0:	d00f      	beq.n	80026c2 <HAL_RCC_GetSysClockFreq+0x3a>
 80026a2:	2b04      	cmp	r3, #4
 80026a4:	d157      	bne.n	8002756 <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80026a6:	4b35      	ldr	r3, [pc, #212]	; (800277c <HAL_RCC_GetSysClockFreq+0xf4>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	2210      	movs	r2, #16
 80026ac:	4013      	ands	r3, r2
 80026ae:	d002      	beq.n	80026b6 <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80026b0:	4b33      	ldr	r3, [pc, #204]	; (8002780 <HAL_RCC_GetSysClockFreq+0xf8>)
 80026b2:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80026b4:	e05d      	b.n	8002772 <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 80026b6:	4b33      	ldr	r3, [pc, #204]	; (8002784 <HAL_RCC_GetSysClockFreq+0xfc>)
 80026b8:	613b      	str	r3, [r7, #16]
      break;
 80026ba:	e05a      	b.n	8002772 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80026bc:	4b32      	ldr	r3, [pc, #200]	; (8002788 <HAL_RCC_GetSysClockFreq+0x100>)
 80026be:	613b      	str	r3, [r7, #16]
      break;
 80026c0:	e057      	b.n	8002772 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	0c9b      	lsrs	r3, r3, #18
 80026c6:	220f      	movs	r2, #15
 80026c8:	4013      	ands	r3, r2
 80026ca:	4a30      	ldr	r2, [pc, #192]	; (800278c <HAL_RCC_GetSysClockFreq+0x104>)
 80026cc:	5cd3      	ldrb	r3, [r2, r3]
 80026ce:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	0d9b      	lsrs	r3, r3, #22
 80026d4:	2203      	movs	r2, #3
 80026d6:	4013      	ands	r3, r2
 80026d8:	3301      	adds	r3, #1
 80026da:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80026dc:	4b27      	ldr	r3, [pc, #156]	; (800277c <HAL_RCC_GetSysClockFreq+0xf4>)
 80026de:	68da      	ldr	r2, [r3, #12]
 80026e0:	2380      	movs	r3, #128	; 0x80
 80026e2:	025b      	lsls	r3, r3, #9
 80026e4:	4013      	ands	r3, r2
 80026e6:	d00f      	beq.n	8002708 <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 80026e8:	68b9      	ldr	r1, [r7, #8]
 80026ea:	000a      	movs	r2, r1
 80026ec:	0152      	lsls	r2, r2, #5
 80026ee:	1a52      	subs	r2, r2, r1
 80026f0:	0193      	lsls	r3, r2, #6
 80026f2:	1a9b      	subs	r3, r3, r2
 80026f4:	00db      	lsls	r3, r3, #3
 80026f6:	185b      	adds	r3, r3, r1
 80026f8:	025b      	lsls	r3, r3, #9
 80026fa:	6879      	ldr	r1, [r7, #4]
 80026fc:	0018      	movs	r0, r3
 80026fe:	f7fd fd03 	bl	8000108 <__udivsi3>
 8002702:	0003      	movs	r3, r0
 8002704:	617b      	str	r3, [r7, #20]
 8002706:	e023      	b.n	8002750 <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002708:	4b1c      	ldr	r3, [pc, #112]	; (800277c <HAL_RCC_GetSysClockFreq+0xf4>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	2210      	movs	r2, #16
 800270e:	4013      	ands	r3, r2
 8002710:	d00f      	beq.n	8002732 <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8002712:	68b9      	ldr	r1, [r7, #8]
 8002714:	000a      	movs	r2, r1
 8002716:	0152      	lsls	r2, r2, #5
 8002718:	1a52      	subs	r2, r2, r1
 800271a:	0193      	lsls	r3, r2, #6
 800271c:	1a9b      	subs	r3, r3, r2
 800271e:	00db      	lsls	r3, r3, #3
 8002720:	185b      	adds	r3, r3, r1
 8002722:	021b      	lsls	r3, r3, #8
 8002724:	6879      	ldr	r1, [r7, #4]
 8002726:	0018      	movs	r0, r3
 8002728:	f7fd fcee 	bl	8000108 <__udivsi3>
 800272c:	0003      	movs	r3, r0
 800272e:	617b      	str	r3, [r7, #20]
 8002730:	e00e      	b.n	8002750 <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 8002732:	68b9      	ldr	r1, [r7, #8]
 8002734:	000a      	movs	r2, r1
 8002736:	0152      	lsls	r2, r2, #5
 8002738:	1a52      	subs	r2, r2, r1
 800273a:	0193      	lsls	r3, r2, #6
 800273c:	1a9b      	subs	r3, r3, r2
 800273e:	00db      	lsls	r3, r3, #3
 8002740:	185b      	adds	r3, r3, r1
 8002742:	029b      	lsls	r3, r3, #10
 8002744:	6879      	ldr	r1, [r7, #4]
 8002746:	0018      	movs	r0, r3
 8002748:	f7fd fcde 	bl	8000108 <__udivsi3>
 800274c:	0003      	movs	r3, r0
 800274e:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8002750:	697b      	ldr	r3, [r7, #20]
 8002752:	613b      	str	r3, [r7, #16]
      break;
 8002754:	e00d      	b.n	8002772 <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002756:	4b09      	ldr	r3, [pc, #36]	; (800277c <HAL_RCC_GetSysClockFreq+0xf4>)
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	0b5b      	lsrs	r3, r3, #13
 800275c:	2207      	movs	r2, #7
 800275e:	4013      	ands	r3, r2
 8002760:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	3301      	adds	r3, #1
 8002766:	2280      	movs	r2, #128	; 0x80
 8002768:	0212      	lsls	r2, r2, #8
 800276a:	409a      	lsls	r2, r3
 800276c:	0013      	movs	r3, r2
 800276e:	613b      	str	r3, [r7, #16]
      break;
 8002770:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002772:	693b      	ldr	r3, [r7, #16]
}
 8002774:	0018      	movs	r0, r3
 8002776:	46bd      	mov	sp, r7
 8002778:	b006      	add	sp, #24
 800277a:	bd80      	pop	{r7, pc}
 800277c:	40021000 	.word	0x40021000
 8002780:	003d0900 	.word	0x003d0900
 8002784:	00f42400 	.word	0x00f42400
 8002788:	007a1200 	.word	0x007a1200
 800278c:	08003ebc 	.word	0x08003ebc

08002790 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b086      	sub	sp, #24
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2220      	movs	r2, #32
 800279e:	4013      	ands	r3, r2
 80027a0:	d100      	bne.n	80027a4 <HAL_RCCEx_PeriphCLKConfig+0x14>
 80027a2:	e0c7      	b.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->LCDClockSelection));
    }
#endif /* LCD */

    FlagStatus       pwrclkchanged = RESET;
 80027a4:	2317      	movs	r3, #23
 80027a6:	18fb      	adds	r3, r7, r3
 80027a8:	2200      	movs	r2, #0
 80027aa:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027ac:	4b82      	ldr	r3, [pc, #520]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80027ae:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80027b0:	2380      	movs	r3, #128	; 0x80
 80027b2:	055b      	lsls	r3, r3, #21
 80027b4:	4013      	ands	r3, r2
 80027b6:	d10a      	bne.n	80027ce <HAL_RCCEx_PeriphCLKConfig+0x3e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027b8:	4b7f      	ldr	r3, [pc, #508]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80027ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80027bc:	4b7e      	ldr	r3, [pc, #504]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80027be:	2180      	movs	r1, #128	; 0x80
 80027c0:	0549      	lsls	r1, r1, #21
 80027c2:	430a      	orrs	r2, r1
 80027c4:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80027c6:	2317      	movs	r3, #23
 80027c8:	18fb      	adds	r3, r7, r3
 80027ca:	2201      	movs	r2, #1
 80027cc:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027ce:	4b7b      	ldr	r3, [pc, #492]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	2380      	movs	r3, #128	; 0x80
 80027d4:	005b      	lsls	r3, r3, #1
 80027d6:	4013      	ands	r3, r2
 80027d8:	d11a      	bne.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x80>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027da:	4b78      	ldr	r3, [pc, #480]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	4b77      	ldr	r3, [pc, #476]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80027e0:	2180      	movs	r1, #128	; 0x80
 80027e2:	0049      	lsls	r1, r1, #1
 80027e4:	430a      	orrs	r2, r1
 80027e6:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027e8:	f7fe fc1c 	bl	8001024 <HAL_GetTick>
 80027ec:	0003      	movs	r3, r0
 80027ee:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027f0:	e008      	b.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x74>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027f2:	f7fe fc17 	bl	8001024 <HAL_GetTick>
 80027f6:	0002      	movs	r2, r0
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	2b64      	cmp	r3, #100	; 0x64
 80027fe:	d901      	bls.n	8002804 <HAL_RCCEx_PeriphCLKConfig+0x74>
        {
          return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e0d4      	b.n	80029ae <HAL_RCCEx_PeriphCLKConfig+0x21e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002804:	4b6d      	ldr	r3, [pc, #436]	; (80029bc <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	2380      	movs	r3, #128	; 0x80
 800280a:	005b      	lsls	r3, r3, #1
 800280c:	4013      	ands	r3, r2
 800280e:	d0f0      	beq.n	80027f2 <HAL_RCCEx_PeriphCLKConfig+0x62>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002810:	4b69      	ldr	r3, [pc, #420]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	23c0      	movs	r3, #192	; 0xc0
 8002816:	039b      	lsls	r3, r3, #14
 8002818:	4013      	ands	r3, r2
 800281a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	685a      	ldr	r2, [r3, #4]
 8002820:	23c0      	movs	r3, #192	; 0xc0
 8002822:	039b      	lsls	r3, r3, #14
 8002824:	4013      	ands	r3, r2
 8002826:	68fa      	ldr	r2, [r7, #12]
 8002828:	429a      	cmp	r2, r3
 800282a:	d013      	beq.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0xc4>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	685a      	ldr	r2, [r3, #4]
 8002830:	23c0      	movs	r3, #192	; 0xc0
 8002832:	029b      	lsls	r3, r3, #10
 8002834:	401a      	ands	r2, r3
 8002836:	23c0      	movs	r3, #192	; 0xc0
 8002838:	029b      	lsls	r3, r3, #10
 800283a:	429a      	cmp	r2, r3
 800283c:	d10a      	bne.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0xc4>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800283e:	4b5e      	ldr	r3, [pc, #376]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	2380      	movs	r3, #128	; 0x80
 8002844:	029b      	lsls	r3, r3, #10
 8002846:	401a      	ands	r2, r3
 8002848:	2380      	movs	r3, #128	; 0x80
 800284a:	029b      	lsls	r3, r3, #10
 800284c:	429a      	cmp	r2, r3
 800284e:	d101      	bne.n	8002854 <HAL_RCCEx_PeriphCLKConfig+0xc4>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e0ac      	b.n	80029ae <HAL_RCCEx_PeriphCLKConfig+0x21e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002854:	4b58      	ldr	r3, [pc, #352]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002856:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002858:	23c0      	movs	r3, #192	; 0xc0
 800285a:	029b      	lsls	r3, r3, #10
 800285c:	4013      	ands	r3, r2
 800285e:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	2b00      	cmp	r3, #0
 8002864:	d03b      	beq.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685a      	ldr	r2, [r3, #4]
 800286a:	23c0      	movs	r3, #192	; 0xc0
 800286c:	029b      	lsls	r3, r3, #10
 800286e:	4013      	ands	r3, r2
 8002870:	68fa      	ldr	r2, [r7, #12]
 8002872:	429a      	cmp	r2, r3
 8002874:	d033      	beq.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x14e>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	2220      	movs	r2, #32
 800287c:	4013      	ands	r3, r2
 800287e:	d02e      	beq.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x14e>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002880:	4b4d      	ldr	r3, [pc, #308]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002882:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002884:	4a4e      	ldr	r2, [pc, #312]	; (80029c0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002886:	4013      	ands	r3, r2
 8002888:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800288a:	4b4b      	ldr	r3, [pc, #300]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800288c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800288e:	4b4a      	ldr	r3, [pc, #296]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002890:	2180      	movs	r1, #128	; 0x80
 8002892:	0309      	lsls	r1, r1, #12
 8002894:	430a      	orrs	r2, r1
 8002896:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002898:	4b47      	ldr	r3, [pc, #284]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800289a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800289c:	4b46      	ldr	r3, [pc, #280]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800289e:	4949      	ldr	r1, [pc, #292]	; (80029c4 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80028a0:	400a      	ands	r2, r1
 80028a2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80028a4:	4b44      	ldr	r3, [pc, #272]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80028a6:	68fa      	ldr	r2, [r7, #12]
 80028a8:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80028aa:	68fa      	ldr	r2, [r7, #12]
 80028ac:	2380      	movs	r3, #128	; 0x80
 80028ae:	005b      	lsls	r3, r3, #1
 80028b0:	4013      	ands	r3, r2
 80028b2:	d014      	beq.n	80028de <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028b4:	f7fe fbb6 	bl	8001024 <HAL_GetTick>
 80028b8:	0003      	movs	r3, r0
 80028ba:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80028bc:	e009      	b.n	80028d2 <HAL_RCCEx_PeriphCLKConfig+0x142>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028be:	f7fe fbb1 	bl	8001024 <HAL_GetTick>
 80028c2:	0002      	movs	r2, r0
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	4a3f      	ldr	r2, [pc, #252]	; (80029c8 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d901      	bls.n	80028d2 <HAL_RCCEx_PeriphCLKConfig+0x142>
          {
            return HAL_TIMEOUT;
 80028ce:	2303      	movs	r3, #3
 80028d0:	e06d      	b.n	80029ae <HAL_RCCEx_PeriphCLKConfig+0x21e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80028d2:	4b39      	ldr	r3, [pc, #228]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80028d4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80028d6:	2380      	movs	r3, #128	; 0x80
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	4013      	ands	r3, r2
 80028dc:	d0ef      	beq.n	80028be <HAL_RCCEx_PeriphCLKConfig+0x12e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685a      	ldr	r2, [r3, #4]
 80028e2:	23c0      	movs	r3, #192	; 0xc0
 80028e4:	029b      	lsls	r3, r3, #10
 80028e6:	401a      	ands	r2, r3
 80028e8:	23c0      	movs	r3, #192	; 0xc0
 80028ea:	029b      	lsls	r3, r3, #10
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d10c      	bne.n	800290a <HAL_RCCEx_PeriphCLKConfig+0x17a>
 80028f0:	4b31      	ldr	r3, [pc, #196]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a35      	ldr	r2, [pc, #212]	; (80029cc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80028f6:	4013      	ands	r3, r2
 80028f8:	0019      	movs	r1, r3
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	685a      	ldr	r2, [r3, #4]
 80028fe:	23c0      	movs	r3, #192	; 0xc0
 8002900:	039b      	lsls	r3, r3, #14
 8002902:	401a      	ands	r2, r3
 8002904:	4b2c      	ldr	r3, [pc, #176]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002906:	430a      	orrs	r2, r1
 8002908:	601a      	str	r2, [r3, #0]
 800290a:	4b2b      	ldr	r3, [pc, #172]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800290c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	685a      	ldr	r2, [r3, #4]
 8002912:	23c0      	movs	r3, #192	; 0xc0
 8002914:	029b      	lsls	r3, r3, #10
 8002916:	401a      	ands	r2, r3
 8002918:	4b27      	ldr	r3, [pc, #156]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800291a:	430a      	orrs	r2, r1
 800291c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800291e:	2317      	movs	r3, #23
 8002920:	18fb      	adds	r3, r7, r3
 8002922:	781b      	ldrb	r3, [r3, #0]
 8002924:	2b01      	cmp	r3, #1
 8002926:	d105      	bne.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002928:	4b23      	ldr	r3, [pc, #140]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800292a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800292c:	4b22      	ldr	r3, [pc, #136]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800292e:	4928      	ldr	r1, [pc, #160]	; (80029d0 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002930:	400a      	ands	r2, r1
 8002932:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2202      	movs	r2, #2
 800293a:	4013      	ands	r3, r2
 800293c:	d009      	beq.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800293e:	4b1e      	ldr	r3, [pc, #120]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 8002940:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002942:	220c      	movs	r2, #12
 8002944:	4393      	bics	r3, r2
 8002946:	0019      	movs	r1, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	689a      	ldr	r2, [r3, #8]
 800294c:	4b1a      	ldr	r3, [pc, #104]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800294e:	430a      	orrs	r2, r1
 8002950:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	2204      	movs	r2, #4
 8002958:	4013      	ands	r3, r2
 800295a:	d009      	beq.n	8002970 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800295c:	4b16      	ldr	r3, [pc, #88]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800295e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002960:	4a1c      	ldr	r2, [pc, #112]	; (80029d4 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002962:	4013      	ands	r3, r2
 8002964:	0019      	movs	r1, r3
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	68da      	ldr	r2, [r3, #12]
 800296a:	4b13      	ldr	r3, [pc, #76]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800296c:	430a      	orrs	r2, r1
 800296e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2208      	movs	r2, #8
 8002976:	4013      	ands	r3, r2
 8002978:	d009      	beq.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800297a:	4b0f      	ldr	r3, [pc, #60]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800297c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800297e:	4a16      	ldr	r2, [pc, #88]	; (80029d8 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002980:	4013      	ands	r3, r2
 8002982:	0019      	movs	r1, r3
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	691a      	ldr	r2, [r3, #16]
 8002988:	4b0b      	ldr	r3, [pc, #44]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800298a:	430a      	orrs	r2, r1
 800298c:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	2280      	movs	r2, #128	; 0x80
 8002994:	4013      	ands	r3, r2
 8002996:	d009      	beq.n	80029ac <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002998:	4b07      	ldr	r3, [pc, #28]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 800299a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800299c:	4a0f      	ldr	r2, [pc, #60]	; (80029dc <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800299e:	4013      	ands	r3, r2
 80029a0:	0019      	movs	r1, r3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	695a      	ldr	r2, [r3, #20]
 80029a6:	4b04      	ldr	r3, [pc, #16]	; (80029b8 <HAL_RCCEx_PeriphCLKConfig+0x228>)
 80029a8:	430a      	orrs	r2, r1
 80029aa:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	0018      	movs	r0, r3
 80029b0:	46bd      	mov	sp, r7
 80029b2:	b006      	add	sp, #24
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	46c0      	nop			; (mov r8, r8)
 80029b8:	40021000 	.word	0x40021000
 80029bc:	40007000 	.word	0x40007000
 80029c0:	fffcffff 	.word	0xfffcffff
 80029c4:	fff7ffff 	.word	0xfff7ffff
 80029c8:	00001388 	.word	0x00001388
 80029cc:	ffcfffff 	.word	0xffcfffff
 80029d0:	efffffff 	.word	0xefffffff
 80029d4:	fffff3ff 	.word	0xfffff3ff
 80029d8:	ffffcfff 	.word	0xffffcfff
 80029dc:	fff3ffff 	.word	0xfff3ffff

080029e0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b082      	sub	sp, #8
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d101      	bne.n	80029f2 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e08e      	b.n	8002b10 <HAL_RTC_Init+0x130>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2221      	movs	r2, #33	; 0x21
 80029f6:	5c9b      	ldrb	r3, [r3, r2]
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d107      	bne.n	8002a0e <HAL_RTC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2220      	movs	r2, #32
 8002a02:	2100      	movs	r1, #0
 8002a04:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	0018      	movs	r0, r3
 8002a0a:	f001 f8f9 	bl	8003c00 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2221      	movs	r2, #33	; 0x21
 8002a12:	2102      	movs	r1, #2
 8002a14:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	22ca      	movs	r2, #202	; 0xca
 8002a1c:	625a      	str	r2, [r3, #36]	; 0x24
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	2253      	movs	r2, #83	; 0x53
 8002a24:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	0018      	movs	r0, r3
 8002a2a:	f000 f89e 	bl	8002b6a <RTC_EnterInitMode>
 8002a2e:	1e03      	subs	r3, r0, #0
 8002a30:	d009      	beq.n	8002a46 <HAL_RTC_Init+0x66>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	22ff      	movs	r2, #255	; 0xff
 8002a38:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2221      	movs	r2, #33	; 0x21
 8002a3e:	2104      	movs	r1, #4
 8002a40:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e064      	b.n	8002b10 <HAL_RTC_Init+0x130>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	689a      	ldr	r2, [r3, #8]
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4931      	ldr	r1, [pc, #196]	; (8002b18 <HAL_RTC_Init+0x138>)
 8002a52:	400a      	ands	r2, r1
 8002a54:	609a      	str	r2, [r3, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	6899      	ldr	r1, [r3, #8]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	685a      	ldr	r2, [r3, #4]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	691b      	ldr	r3, [r3, #16]
 8002a64:	431a      	orrs	r2, r3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	699b      	ldr	r3, [r3, #24]
 8002a6a:	431a      	orrs	r2, r3
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	430a      	orrs	r2, r1
 8002a72:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	687a      	ldr	r2, [r7, #4]
 8002a7a:	68d2      	ldr	r2, [r2, #12]
 8002a7c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	6919      	ldr	r1, [r3, #16]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	689b      	ldr	r3, [r3, #8]
 8002a88:	041a      	lsls	r2, r3, #16
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	430a      	orrs	r2, r1
 8002a90:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	68da      	ldr	r2, [r3, #12]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	2180      	movs	r1, #128	; 0x80
 8002a9e:	438a      	bics	r2, r1
 8002aa0:	60da      	str	r2, [r3, #12]

    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	2103      	movs	r1, #3
 8002aae:	438a      	bics	r2, r1
 8002ab0:	64da      	str	r2, [r3, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	69da      	ldr	r2, [r3, #28]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	695b      	ldr	r3, [r3, #20]
 8002ac0:	431a      	orrs	r2, r3
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	430a      	orrs	r2, r1
 8002ac8:	64da      	str	r2, [r3, #76]	; 0x4c

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	2220      	movs	r2, #32
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	d113      	bne.n	8002afe <HAL_RTC_Init+0x11e>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	0018      	movs	r0, r3
 8002ada:	f000 f81f 	bl	8002b1c <HAL_RTC_WaitForSynchro>
 8002ade:	1e03      	subs	r3, r0, #0
 8002ae0:	d00d      	beq.n	8002afe <HAL_RTC_Init+0x11e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	22ff      	movs	r2, #255	; 0xff
 8002ae8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2221      	movs	r2, #33	; 0x21
 8002aee:	2104      	movs	r1, #4
 8002af0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2220      	movs	r2, #32
 8002af6:	2100      	movs	r1, #0
 8002af8:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e008      	b.n	8002b10 <HAL_RTC_Init+0x130>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	22ff      	movs	r2, #255	; 0xff
 8002b04:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2221      	movs	r2, #33	; 0x21
 8002b0a:	2101      	movs	r1, #1
 8002b0c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002b0e:	2300      	movs	r3, #0
  }
}
 8002b10:	0018      	movs	r0, r3
 8002b12:	46bd      	mov	sp, r7
 8002b14:	b002      	add	sp, #8
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	ff8fffbf 	.word	0xff8fffbf

08002b1c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b084      	sub	sp, #16
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	68da      	ldr	r2, [r3, #12]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	21a0      	movs	r1, #160	; 0xa0
 8002b30:	438a      	bics	r2, r1
 8002b32:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8002b34:	f7fe fa76 	bl	8001024 <HAL_GetTick>
 8002b38:	0003      	movs	r3, r0
 8002b3a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002b3c:	e00a      	b.n	8002b54 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002b3e:	f7fe fa71 	bl	8001024 <HAL_GetTick>
 8002b42:	0002      	movs	r2, r0
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	1ad2      	subs	r2, r2, r3
 8002b48:	23fa      	movs	r3, #250	; 0xfa
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d901      	bls.n	8002b54 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8002b50:	2303      	movs	r3, #3
 8002b52:	e006      	b.n	8002b62 <HAL_RTC_WaitForSynchro+0x46>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	68db      	ldr	r3, [r3, #12]
 8002b5a:	2220      	movs	r2, #32
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	d0ee      	beq.n	8002b3e <HAL_RTC_WaitForSynchro+0x22>
    }
  }

  return HAL_OK;
 8002b60:	2300      	movs	r3, #0
}
 8002b62:	0018      	movs	r0, r3
 8002b64:	46bd      	mov	sp, r7
 8002b66:	b004      	add	sp, #16
 8002b68:	bd80      	pop	{r7, pc}

08002b6a <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002b6a:	b580      	push	{r7, lr}
 8002b6c:	b084      	sub	sp, #16
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	2240      	movs	r2, #64	; 0x40
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	d11a      	bne.n	8002bb4 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	2201      	movs	r2, #1
 8002b84:	4252      	negs	r2, r2
 8002b86:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8002b88:	f7fe fa4c 	bl	8001024 <HAL_GetTick>
 8002b8c:	0003      	movs	r3, r0
 8002b8e:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002b90:	e00a      	b.n	8002ba8 <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8002b92:	f7fe fa47 	bl	8001024 <HAL_GetTick>
 8002b96:	0002      	movs	r2, r0
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	1ad2      	subs	r2, r2, r3
 8002b9c:	23fa      	movs	r3, #250	; 0xfa
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d901      	bls.n	8002ba8 <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 8002ba4:	2303      	movs	r3, #3
 8002ba6:	e006      	b.n	8002bb6 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	68db      	ldr	r3, [r3, #12]
 8002bae:	2240      	movs	r2, #64	; 0x40
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	d0ee      	beq.n	8002b92 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 8002bb4:	2300      	movs	r3, #0
}
 8002bb6:	0018      	movs	r0, r3
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	b004      	add	sp, #16
 8002bbc:	bd80      	pop	{r7, pc}

08002bbe <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002bbe:	b580      	push	{r7, lr}
 8002bc0:	b082      	sub	sp, #8
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d101      	bne.n	8002bd0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e01e      	b.n	8002c0e <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2239      	movs	r2, #57	; 0x39
 8002bd4:	5c9b      	ldrb	r3, [r3, r2]
 8002bd6:	b2db      	uxtb	r3, r3
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d107      	bne.n	8002bec <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2238      	movs	r2, #56	; 0x38
 8002be0:	2100      	movs	r1, #0
 8002be2:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	0018      	movs	r0, r3
 8002be8:	f001 f822 	bl	8003c30 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2239      	movs	r2, #57	; 0x39
 8002bf0:	2102      	movs	r1, #2
 8002bf2:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681a      	ldr	r2, [r3, #0]
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	3304      	adds	r3, #4
 8002bfc:	0019      	movs	r1, r3
 8002bfe:	0010      	movs	r0, r2
 8002c00:	f000 f8e4 	bl	8002dcc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2239      	movs	r2, #57	; 0x39
 8002c08:	2101      	movs	r1, #1
 8002c0a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	0018      	movs	r0, r3
 8002c10:	46bd      	mov	sp, r7
 8002c12:	b002      	add	sp, #8
 8002c14:	bd80      	pop	{r7, pc}

08002c16 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002c16:	b580      	push	{r7, lr}
 8002c18:	b084      	sub	sp, #16
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
 8002c1e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	6839      	ldr	r1, [r7, #0]
 8002c26:	2201      	movs	r2, #1
 8002c28:	0018      	movs	r0, r3
 8002c2a:	f000 fa27 	bl	800307c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	2207      	movs	r2, #7
 8002c36:	4013      	ands	r3, r2
 8002c38:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2b06      	cmp	r3, #6
 8002c3e:	d007      	beq.n	8002c50 <HAL_TIM_PWM_Start+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	2101      	movs	r1, #1
 8002c4c:	430a      	orrs	r2, r1
 8002c4e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c50:	2300      	movs	r3, #0
}
 8002c52:	0018      	movs	r0, r3
 8002c54:	46bd      	mov	sp, r7
 8002c56:	b004      	add	sp, #16
 8002c58:	bd80      	pop	{r7, pc}
	...

08002c5c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b084      	sub	sp, #16
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	60f8      	str	r0, [r7, #12]
 8002c64:	60b9      	str	r1, [r7, #8]
 8002c66:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	2238      	movs	r2, #56	; 0x38
 8002c6c:	5c9b      	ldrb	r3, [r3, r2]
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d101      	bne.n	8002c76 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002c72:	2302      	movs	r3, #2
 8002c74:	e0a4      	b.n	8002dc0 <HAL_TIM_PWM_ConfigChannel+0x164>
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2238      	movs	r2, #56	; 0x38
 8002c7a:	2101      	movs	r1, #1
 8002c7c:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	2239      	movs	r2, #57	; 0x39
 8002c82:	2102      	movs	r1, #2
 8002c84:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2b04      	cmp	r3, #4
 8002c8a:	d029      	beq.n	8002ce0 <HAL_TIM_PWM_ConfigChannel+0x84>
 8002c8c:	d802      	bhi.n	8002c94 <HAL_TIM_PWM_ConfigChannel+0x38>
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d005      	beq.n	8002c9e <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 8002c92:	e08c      	b.n	8002dae <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 8002c94:	2b08      	cmp	r3, #8
 8002c96:	d046      	beq.n	8002d26 <HAL_TIM_PWM_ConfigChannel+0xca>
 8002c98:	2b0c      	cmp	r3, #12
 8002c9a:	d065      	beq.n	8002d68 <HAL_TIM_PWM_ConfigChannel+0x10c>
      break;
 8002c9c:	e087      	b.n	8002dae <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	68ba      	ldr	r2, [r7, #8]
 8002ca4:	0011      	movs	r1, r2
 8002ca6:	0018      	movs	r0, r3
 8002ca8:	f000 f8e4 	bl	8002e74 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	699a      	ldr	r2, [r3, #24]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	2108      	movs	r1, #8
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	699a      	ldr	r2, [r3, #24]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	2104      	movs	r1, #4
 8002cc8:	438a      	bics	r2, r1
 8002cca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	6999      	ldr	r1, [r3, #24]
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	68da      	ldr	r2, [r3, #12]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	619a      	str	r2, [r3, #24]
      break;
 8002cde:	e066      	b.n	8002dae <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	68ba      	ldr	r2, [r7, #8]
 8002ce6:	0011      	movs	r1, r2
 8002ce8:	0018      	movs	r0, r3
 8002cea:	f000 f8ff 	bl	8002eec <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	699a      	ldr	r2, [r3, #24]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	2180      	movs	r1, #128	; 0x80
 8002cfa:	0109      	lsls	r1, r1, #4
 8002cfc:	430a      	orrs	r2, r1
 8002cfe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	699a      	ldr	r2, [r3, #24]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	492f      	ldr	r1, [pc, #188]	; (8002dc8 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8002d0c:	400a      	ands	r2, r1
 8002d0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	6999      	ldr	r1, [r3, #24]
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	68db      	ldr	r3, [r3, #12]
 8002d1a:	021a      	lsls	r2, r3, #8
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	430a      	orrs	r2, r1
 8002d22:	619a      	str	r2, [r3, #24]
      break;
 8002d24:	e043      	b.n	8002dae <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	68ba      	ldr	r2, [r7, #8]
 8002d2c:	0011      	movs	r1, r2
 8002d2e:	0018      	movs	r0, r3
 8002d30:	f000 f91e 	bl	8002f70 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	69da      	ldr	r2, [r3, #28]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	2108      	movs	r1, #8
 8002d40:	430a      	orrs	r2, r1
 8002d42:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	69da      	ldr	r2, [r3, #28]
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	2104      	movs	r1, #4
 8002d50:	438a      	bics	r2, r1
 8002d52:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	69d9      	ldr	r1, [r3, #28]
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	68da      	ldr	r2, [r3, #12]
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	430a      	orrs	r2, r1
 8002d64:	61da      	str	r2, [r3, #28]
      break;
 8002d66:	e022      	b.n	8002dae <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	68ba      	ldr	r2, [r7, #8]
 8002d6e:	0011      	movs	r1, r2
 8002d70:	0018      	movs	r0, r3
 8002d72:	f000 f93d 	bl	8002ff0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	69da      	ldr	r2, [r3, #28]
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	2180      	movs	r1, #128	; 0x80
 8002d82:	0109      	lsls	r1, r1, #4
 8002d84:	430a      	orrs	r2, r1
 8002d86:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	69da      	ldr	r2, [r3, #28]
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	490d      	ldr	r1, [pc, #52]	; (8002dc8 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8002d94:	400a      	ands	r2, r1
 8002d96:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	69d9      	ldr	r1, [r3, #28]
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	68db      	ldr	r3, [r3, #12]
 8002da2:	021a      	lsls	r2, r3, #8
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	430a      	orrs	r2, r1
 8002daa:	61da      	str	r2, [r3, #28]
      break;
 8002dac:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2239      	movs	r2, #57	; 0x39
 8002db2:	2101      	movs	r1, #1
 8002db4:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2238      	movs	r2, #56	; 0x38
 8002dba:	2100      	movs	r1, #0
 8002dbc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002dbe:	2300      	movs	r3, #0
}
 8002dc0:	0018      	movs	r0, r3
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	b004      	add	sp, #16
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	fffffbff 	.word	0xfffffbff

08002dcc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b084      	sub	sp, #16
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
 8002dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ddc:	687a      	ldr	r2, [r7, #4]
 8002dde:	2380      	movs	r3, #128	; 0x80
 8002de0:	05db      	lsls	r3, r3, #23
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d007      	beq.n	8002df6 <TIM_Base_SetConfig+0x2a>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4a1f      	ldr	r2, [pc, #124]	; (8002e68 <TIM_Base_SetConfig+0x9c>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d003      	beq.n	8002df6 <TIM_Base_SetConfig+0x2a>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	4a1e      	ldr	r2, [pc, #120]	; (8002e6c <TIM_Base_SetConfig+0xa0>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d108      	bne.n	8002e08 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2270      	movs	r2, #112	; 0x70
 8002dfa:	4393      	bics	r3, r2
 8002dfc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	68fa      	ldr	r2, [r7, #12]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	2380      	movs	r3, #128	; 0x80
 8002e0c:	05db      	lsls	r3, r3, #23
 8002e0e:	429a      	cmp	r2, r3
 8002e10:	d007      	beq.n	8002e22 <TIM_Base_SetConfig+0x56>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	4a14      	ldr	r2, [pc, #80]	; (8002e68 <TIM_Base_SetConfig+0x9c>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d003      	beq.n	8002e22 <TIM_Base_SetConfig+0x56>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	4a13      	ldr	r2, [pc, #76]	; (8002e6c <TIM_Base_SetConfig+0xa0>)
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d108      	bne.n	8002e34 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	4a12      	ldr	r2, [pc, #72]	; (8002e70 <TIM_Base_SetConfig+0xa4>)
 8002e26:	4013      	ands	r3, r2
 8002e28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e2a:	683b      	ldr	r3, [r7, #0]
 8002e2c:	68db      	ldr	r3, [r3, #12]
 8002e2e:	68fa      	ldr	r2, [r7, #12]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2280      	movs	r2, #128	; 0x80
 8002e38:	4393      	bics	r3, r2
 8002e3a:	001a      	movs	r2, r3
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	691b      	ldr	r3, [r3, #16]
 8002e40:	4313      	orrs	r3, r2
 8002e42:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	68fa      	ldr	r2, [r7, #12]
 8002e48:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e4a:	683b      	ldr	r3, [r7, #0]
 8002e4c:	689a      	ldr	r2, [r3, #8]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	681a      	ldr	r2, [r3, #0]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	615a      	str	r2, [r3, #20]
}
 8002e60:	46c0      	nop			; (mov r8, r8)
 8002e62:	46bd      	mov	sp, r7
 8002e64:	b004      	add	sp, #16
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	40010800 	.word	0x40010800
 8002e6c:	40011400 	.word	0x40011400
 8002e70:	fffffcff 	.word	0xfffffcff

08002e74 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b086      	sub	sp, #24
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a1b      	ldr	r3, [r3, #32]
 8002e82:	2201      	movs	r2, #1
 8002e84:	4393      	bics	r3, r2
 8002e86:	001a      	movs	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6a1b      	ldr	r3, [r3, #32]
 8002e90:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	699b      	ldr	r3, [r3, #24]
 8002e9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2270      	movs	r2, #112	; 0x70
 8002ea2:	4393      	bics	r3, r2
 8002ea4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	2203      	movs	r2, #3
 8002eaa:	4393      	bics	r3, r2
 8002eac:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	68fa      	ldr	r2, [r7, #12]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002eb8:	697b      	ldr	r3, [r7, #20]
 8002eba:	2202      	movs	r2, #2
 8002ebc:	4393      	bics	r3, r2
 8002ebe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	697a      	ldr	r2, [r7, #20]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	693a      	ldr	r2, [r7, #16]
 8002ece:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	68fa      	ldr	r2, [r7, #12]
 8002ed4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	685a      	ldr	r2, [r3, #4]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	697a      	ldr	r2, [r7, #20]
 8002ee2:	621a      	str	r2, [r3, #32]
}
 8002ee4:	46c0      	nop			; (mov r8, r8)
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	b006      	add	sp, #24
 8002eea:	bd80      	pop	{r7, pc}

08002eec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b086      	sub	sp, #24
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
 8002ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6a1b      	ldr	r3, [r3, #32]
 8002efa:	2210      	movs	r2, #16
 8002efc:	4393      	bics	r3, r2
 8002efe:	001a      	movs	r2, r3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6a1b      	ldr	r3, [r3, #32]
 8002f08:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	699b      	ldr	r3, [r3, #24]
 8002f14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	4a13      	ldr	r2, [pc, #76]	; (8002f68 <TIM_OC2_SetConfig+0x7c>)
 8002f1a:	4013      	ands	r3, r2
 8002f1c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	4a12      	ldr	r2, [pc, #72]	; (8002f6c <TIM_OC2_SetConfig+0x80>)
 8002f22:	4013      	ands	r3, r2
 8002f24:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	021b      	lsls	r3, r3, #8
 8002f2c:	68fa      	ldr	r2, [r7, #12]
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002f32:	697b      	ldr	r3, [r7, #20]
 8002f34:	2220      	movs	r2, #32
 8002f36:	4393      	bics	r3, r2
 8002f38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	011b      	lsls	r3, r3, #4
 8002f40:	697a      	ldr	r2, [r7, #20]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	693a      	ldr	r2, [r7, #16]
 8002f4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	68fa      	ldr	r2, [r7, #12]
 8002f50:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	685a      	ldr	r2, [r3, #4]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	697a      	ldr	r2, [r7, #20]
 8002f5e:	621a      	str	r2, [r3, #32]
}
 8002f60:	46c0      	nop			; (mov r8, r8)
 8002f62:	46bd      	mov	sp, r7
 8002f64:	b006      	add	sp, #24
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	ffff8fff 	.word	0xffff8fff
 8002f6c:	fffffcff 	.word	0xfffffcff

08002f70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b086      	sub	sp, #24
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
 8002f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6a1b      	ldr	r3, [r3, #32]
 8002f7e:	4a1a      	ldr	r2, [pc, #104]	; (8002fe8 <TIM_OC3_SetConfig+0x78>)
 8002f80:	401a      	ands	r2, r3
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6a1b      	ldr	r3, [r3, #32]
 8002f8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	69db      	ldr	r3, [r3, #28]
 8002f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2270      	movs	r2, #112	; 0x70
 8002f9c:	4393      	bics	r3, r2
 8002f9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	2203      	movs	r2, #3
 8002fa4:	4393      	bics	r3, r2
 8002fa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	68fa      	ldr	r2, [r7, #12]
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	4a0d      	ldr	r2, [pc, #52]	; (8002fec <TIM_OC3_SetConfig+0x7c>)
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	021b      	lsls	r3, r3, #8
 8002fc0:	697a      	ldr	r2, [r7, #20]
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	693a      	ldr	r2, [r7, #16]
 8002fca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	68fa      	ldr	r2, [r7, #12]
 8002fd0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	685a      	ldr	r2, [r3, #4]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	697a      	ldr	r2, [r7, #20]
 8002fde:	621a      	str	r2, [r3, #32]
}
 8002fe0:	46c0      	nop			; (mov r8, r8)
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	b006      	add	sp, #24
 8002fe6:	bd80      	pop	{r7, pc}
 8002fe8:	fffffeff 	.word	0xfffffeff
 8002fec:	fffffdff 	.word	0xfffffdff

08002ff0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b086      	sub	sp, #24
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6a1b      	ldr	r3, [r3, #32]
 8002ffe:	4a1b      	ldr	r2, [pc, #108]	; (800306c <TIM_OC4_SetConfig+0x7c>)
 8003000:	401a      	ands	r2, r3
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6a1b      	ldr	r3, [r3, #32]
 800300a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	69db      	ldr	r3, [r3, #28]
 8003016:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	4a15      	ldr	r2, [pc, #84]	; (8003070 <TIM_OC4_SetConfig+0x80>)
 800301c:	4013      	ands	r3, r2
 800301e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	4a14      	ldr	r2, [pc, #80]	; (8003074 <TIM_OC4_SetConfig+0x84>)
 8003024:	4013      	ands	r3, r2
 8003026:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	021b      	lsls	r3, r3, #8
 800302e:	68fa      	ldr	r2, [r7, #12]
 8003030:	4313      	orrs	r3, r2
 8003032:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	4a10      	ldr	r2, [pc, #64]	; (8003078 <TIM_OC4_SetConfig+0x88>)
 8003038:	4013      	ands	r3, r2
 800303a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	031b      	lsls	r3, r3, #12
 8003042:	697a      	ldr	r2, [r7, #20]
 8003044:	4313      	orrs	r3, r2
 8003046:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	693a      	ldr	r2, [r7, #16]
 800304c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	68fa      	ldr	r2, [r7, #12]
 8003052:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	685a      	ldr	r2, [r3, #4]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	697a      	ldr	r2, [r7, #20]
 8003060:	621a      	str	r2, [r3, #32]
}
 8003062:	46c0      	nop			; (mov r8, r8)
 8003064:	46bd      	mov	sp, r7
 8003066:	b006      	add	sp, #24
 8003068:	bd80      	pop	{r7, pc}
 800306a:	46c0      	nop			; (mov r8, r8)
 800306c:	ffffefff 	.word	0xffffefff
 8003070:	ffff8fff 	.word	0xffff8fff
 8003074:	fffffcff 	.word	0xfffffcff
 8003078:	ffffdfff 	.word	0xffffdfff

0800307c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b086      	sub	sp, #24
 8003080:	af00      	add	r7, sp, #0
 8003082:	60f8      	str	r0, [r7, #12]
 8003084:	60b9      	str	r1, [r7, #8]
 8003086:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	221f      	movs	r2, #31
 800308c:	4013      	ands	r3, r2
 800308e:	2201      	movs	r2, #1
 8003090:	409a      	lsls	r2, r3
 8003092:	0013      	movs	r3, r2
 8003094:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	6a1b      	ldr	r3, [r3, #32]
 800309a:	697a      	ldr	r2, [r7, #20]
 800309c:	43d2      	mvns	r2, r2
 800309e:	401a      	ands	r2, r3
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	6a1a      	ldr	r2, [r3, #32]
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	211f      	movs	r1, #31
 80030ac:	400b      	ands	r3, r1
 80030ae:	6879      	ldr	r1, [r7, #4]
 80030b0:	4099      	lsls	r1, r3
 80030b2:	000b      	movs	r3, r1
 80030b4:	431a      	orrs	r2, r3
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	621a      	str	r2, [r3, #32]
}
 80030ba:	46c0      	nop			; (mov r8, r8)
 80030bc:	46bd      	mov	sp, r7
 80030be:	b006      	add	sp, #24
 80030c0:	bd80      	pop	{r7, pc}

080030c2 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80030c2:	b580      	push	{r7, lr}
 80030c4:	b084      	sub	sp, #16
 80030c6:	af00      	add	r7, sp, #0
 80030c8:	6078      	str	r0, [r7, #4]
 80030ca:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2238      	movs	r2, #56	; 0x38
 80030d0:	5c9b      	ldrb	r3, [r3, r2]
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d101      	bne.n	80030da <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80030d6:	2302      	movs	r3, #2
 80030d8:	e032      	b.n	8003140 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2238      	movs	r2, #56	; 0x38
 80030de:	2101      	movs	r1, #1
 80030e0:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2239      	movs	r2, #57	; 0x39
 80030e6:	2102      	movs	r1, #2
 80030e8:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	2270      	movs	r2, #112	; 0x70
 80030fe:	4393      	bics	r3, r2
 8003100:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	68fa      	ldr	r2, [r7, #12]
 8003108:	4313      	orrs	r3, r2
 800310a:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800310c:	68bb      	ldr	r3, [r7, #8]
 800310e:	2280      	movs	r2, #128	; 0x80
 8003110:	4393      	bics	r3, r2
 8003112:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	68ba      	ldr	r2, [r7, #8]
 800311a:	4313      	orrs	r3, r2
 800311c:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	68fa      	ldr	r2, [r7, #12]
 8003124:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	68ba      	ldr	r2, [r7, #8]
 800312c:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2239      	movs	r2, #57	; 0x39
 8003132:	2101      	movs	r1, #1
 8003134:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2238      	movs	r2, #56	; 0x38
 800313a:	2100      	movs	r1, #0
 800313c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800313e:	2300      	movs	r3, #0
}
 8003140:	0018      	movs	r0, r3
 8003142:	46bd      	mov	sp, r7
 8003144:	b004      	add	sp, #16
 8003146:	bd80      	pop	{r7, pc}

08003148 <set_uv_led>:
	ON = 1,
	TOGGLE = 2,
}typedefEnum;

void set_uv_led(typedefEnum state)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b082      	sub	sp, #8
 800314c:	af00      	add	r7, sp, #0
 800314e:	0002      	movs	r2, r0
 8003150:	1dfb      	adds	r3, r7, #7
 8003152:	701a      	strb	r2, [r3, #0]
	switch(state){
 8003154:	1dfb      	adds	r3, r7, #7
 8003156:	781b      	ldrb	r3, [r3, #0]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d002      	beq.n	8003162 <set_uv_led+0x1a>
 800315c:	2b01      	cmp	r3, #1
 800315e:	d008      	beq.n	8003172 <set_uv_led+0x2a>
	case ON:
	{
		HAL_GPIO_WritePin(LED_UV_GPIO_Port, LED_UV_Pin, GPIO_PIN_SET);
		break;
	}}
}
 8003160:	e00f      	b.n	8003182 <set_uv_led+0x3a>
		HAL_GPIO_WritePin(LED_UV_GPIO_Port, LED_UV_Pin, GPIO_PIN_RESET);
 8003162:	23a0      	movs	r3, #160	; 0xa0
 8003164:	05db      	lsls	r3, r3, #23
 8003166:	2200      	movs	r2, #0
 8003168:	2110      	movs	r1, #16
 800316a:	0018      	movs	r0, r3
 800316c:	f7fe fd53 	bl	8001c16 <HAL_GPIO_WritePin>
		break;
 8003170:	e007      	b.n	8003182 <set_uv_led+0x3a>
		HAL_GPIO_WritePin(LED_UV_GPIO_Port, LED_UV_Pin, GPIO_PIN_SET);
 8003172:	23a0      	movs	r3, #160	; 0xa0
 8003174:	05db      	lsls	r3, r3, #23
 8003176:	2201      	movs	r2, #1
 8003178:	2110      	movs	r1, #16
 800317a:	0018      	movs	r0, r3
 800317c:	f7fe fd4b 	bl	8001c16 <HAL_GPIO_WritePin>
		break;
 8003180:	46c0      	nop			; (mov r8, r8)
}
 8003182:	46c0      	nop			; (mov r8, r8)
 8003184:	46bd      	mov	sp, r7
 8003186:	b002      	add	sp, #8
 8003188:	bd80      	pop	{r7, pc}

0800318a <set_boost>:
void set_boost(typedefEnum state)
{
 800318a:	b580      	push	{r7, lr}
 800318c:	b082      	sub	sp, #8
 800318e:	af00      	add	r7, sp, #0
 8003190:	0002      	movs	r2, r0
 8003192:	1dfb      	adds	r3, r7, #7
 8003194:	701a      	strb	r2, [r3, #0]
	switch(state){
 8003196:	1dfb      	adds	r3, r7, #7
 8003198:	781b      	ldrb	r3, [r3, #0]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d002      	beq.n	80031a4 <set_boost+0x1a>
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d008      	beq.n	80031b4 <set_boost+0x2a>
	case ON:
	{
		HAL_GPIO_WritePin(BOOST_EN_GPIO_Port, BOOST_EN_Pin, GPIO_PIN_SET);
		break;
	}}
}
 80031a2:	e00f      	b.n	80031c4 <set_boost+0x3a>
		HAL_GPIO_WritePin(BOOST_EN_GPIO_Port, BOOST_EN_Pin, GPIO_PIN_RESET);
 80031a4:	23a0      	movs	r3, #160	; 0xa0
 80031a6:	05db      	lsls	r3, r3, #23
 80031a8:	2200      	movs	r2, #0
 80031aa:	2140      	movs	r1, #64	; 0x40
 80031ac:	0018      	movs	r0, r3
 80031ae:	f7fe fd32 	bl	8001c16 <HAL_GPIO_WritePin>
		break;
 80031b2:	e007      	b.n	80031c4 <set_boost+0x3a>
		HAL_GPIO_WritePin(BOOST_EN_GPIO_Port, BOOST_EN_Pin, GPIO_PIN_SET);
 80031b4:	23a0      	movs	r3, #160	; 0xa0
 80031b6:	05db      	lsls	r3, r3, #23
 80031b8:	2201      	movs	r2, #1
 80031ba:	2140      	movs	r1, #64	; 0x40
 80031bc:	0018      	movs	r0, r3
 80031be:	f7fe fd2a 	bl	8001c16 <HAL_GPIO_WritePin>
		break;
 80031c2:	46c0      	nop			; (mov r8, r8)
}
 80031c4:	46c0      	nop			; (mov r8, r8)
 80031c6:	46bd      	mov	sp, r7
 80031c8:	b002      	add	sp, #8
 80031ca:	bd80      	pop	{r7, pc}

080031cc <set_charging_led>:
void set_charging_led(typedefEnum state)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b082      	sub	sp, #8
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	0002      	movs	r2, r0
 80031d4:	1dfb      	adds	r3, r7, #7
 80031d6:	701a      	strb	r2, [r3, #0]
	switch(state){
 80031d8:	1dfb      	adds	r3, r7, #7
 80031da:	781b      	ldrb	r3, [r3, #0]
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d00b      	beq.n	80031f8 <set_charging_led+0x2c>
 80031e0:	2b02      	cmp	r3, #2
 80031e2:	d010      	beq.n	8003206 <set_charging_led+0x3a>
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d000      	beq.n	80031ea <set_charging_led+0x1e>
	case TOGGLE:
	{
		HAL_GPIO_TogglePin(LED_CHARGE_GPIO_Port, LED_CHARGE_Pin);
	}
	}
}
 80031e8:	e013      	b.n	8003212 <set_charging_led+0x46>
		HAL_GPIO_WritePin(LED_CHARGE_GPIO_Port, LED_CHARGE_Pin, GPIO_PIN_RESET);
 80031ea:	4b0c      	ldr	r3, [pc, #48]	; (800321c <set_charging_led+0x50>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	2102      	movs	r1, #2
 80031f0:	0018      	movs	r0, r3
 80031f2:	f7fe fd10 	bl	8001c16 <HAL_GPIO_WritePin>
		break;
 80031f6:	e00c      	b.n	8003212 <set_charging_led+0x46>
		HAL_GPIO_WritePin(LED_CHARGE_GPIO_Port, LED_CHARGE_Pin, GPIO_PIN_SET);
 80031f8:	4b08      	ldr	r3, [pc, #32]	; (800321c <set_charging_led+0x50>)
 80031fa:	2201      	movs	r2, #1
 80031fc:	2102      	movs	r1, #2
 80031fe:	0018      	movs	r0, r3
 8003200:	f7fe fd09 	bl	8001c16 <HAL_GPIO_WritePin>
		break;
 8003204:	e005      	b.n	8003212 <set_charging_led+0x46>
		HAL_GPIO_TogglePin(LED_CHARGE_GPIO_Port, LED_CHARGE_Pin);
 8003206:	4b05      	ldr	r3, [pc, #20]	; (800321c <set_charging_led+0x50>)
 8003208:	2102      	movs	r1, #2
 800320a:	0018      	movs	r0, r3
 800320c:	f7fe fd20 	bl	8001c50 <HAL_GPIO_TogglePin>
}
 8003210:	e7ff      	b.n	8003212 <set_charging_led+0x46>
 8003212:	46c0      	nop			; (mov r8, r8)
 8003214:	46bd      	mov	sp, r7
 8003216:	b002      	add	sp, #8
 8003218:	bd80      	pop	{r7, pc}
 800321a:	46c0      	nop			; (mov r8, r8)
 800321c:	50000400 	.word	0x50000400

08003220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003220:	b5b0      	push	{r4, r5, r7, lr}
 8003222:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003224:	f7fd fea8 	bl	8000f78 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003228:	f000 fa7a 	bl	8003720 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800322c:	f000 fbf2 	bl	8003a14 <MX_GPIO_Init>
  MX_TIM2_Init();
 8003230:	f000 fb7c 	bl	800392c <MX_TIM2_Init>
  MX_RTC_Init();
 8003234:	f000 fb50 	bl	80038d8 <MX_RTC_Init>
  MX_ADC_Init();
 8003238:	f000 fae8 	bl	800380c <MX_ADC_Init>
  /* USER CODE BEGIN 2 */



  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800323c:	4bbd      	ldr	r3, [pc, #756]	; (8003534 <main+0x314>)
 800323e:	2100      	movs	r1, #0
 8003240:	0018      	movs	r0, r3
 8003242:	f7ff fce8 	bl	8002c16 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8003246:	4bbb      	ldr	r3, [pc, #748]	; (8003534 <main+0x314>)
 8003248:	2104      	movs	r1, #4
 800324a:	0018      	movs	r0, r3
 800324c:	f7ff fce3 	bl	8002c16 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8003250:	4bb8      	ldr	r3, [pc, #736]	; (8003534 <main+0x314>)
 8003252:	2108      	movs	r1, #8
 8003254:	0018      	movs	r0, r3
 8003256:	f7ff fcde 	bl	8002c16 <HAL_TIM_PWM_Start>

  HAL_ADC_Start(&hadc);
 800325a:	4bb7      	ldr	r3, [pc, #732]	; (8003538 <main+0x318>)
 800325c:	0018      	movs	r0, r3
 800325e:	f7fe f87b 	bl	8001358 <HAL_ADC_Start>

  htim2.Instance->CCR1 = 0;
 8003262:	4bb4      	ldr	r3, [pc, #720]	; (8003534 <main+0x314>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	2200      	movs	r2, #0
 8003268:	635a      	str	r2, [r3, #52]	; 0x34
  htim2.Instance->CCR2 = 0;
 800326a:	4bb2      	ldr	r3, [pc, #712]	; (8003534 <main+0x314>)
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	2200      	movs	r2, #0
 8003270:	639a      	str	r2, [r3, #56]	; 0x38
  htim2.Instance->CCR3 = 0;
 8003272:	4bb0      	ldr	r3, [pc, #704]	; (8003534 <main+0x314>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	2200      	movs	r2, #0
 8003278:	63da      	str	r2, [r3, #60]	; 0x3c

  set_charging_led(OFF);
 800327a:	2000      	movs	r0, #0
 800327c:	f7ff ffa6 	bl	80031cc <set_charging_led>
  set_uv_led(OFF);
 8003280:	2000      	movs	r0, #0
 8003282:	f7ff ff61 	bl	8003148 <set_uv_led>
  set_boost(OFF);
 8003286:	2000      	movs	r0, #0
 8003288:	f7ff ff7f 	bl	800318a <set_boost>

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800328c:	23a0      	movs	r3, #160	; 0xa0
 800328e:	05db      	lsls	r3, r3, #23
 8003290:	2200      	movs	r2, #0
 8003292:	2140      	movs	r1, #64	; 0x40
 8003294:	0018      	movs	r0, r3
 8003296:	f7fe fcbe 	bl	8001c16 <HAL_GPIO_WritePin>

    /* USER CODE BEGIN 3 */
	  //htim2.Instance->CCR2+=2;
	  //htim2.Instance->CCR3+=10;

	  isCharging = HAL_GPIO_ReadPin(CHARGE_GPIO_Port, CHARGE_Pin);
 800329a:	23a0      	movs	r3, #160	; 0xa0
 800329c:	05db      	lsls	r3, r3, #23
 800329e:	2180      	movs	r1, #128	; 0x80
 80032a0:	0018      	movs	r0, r3
 80032a2:	f7fe fc9b 	bl	8001bdc <HAL_GPIO_ReadPin>
 80032a6:	0003      	movs	r3, r0
 80032a8:	001a      	movs	r2, r3
 80032aa:	4ba4      	ldr	r3, [pc, #656]	; (800353c <main+0x31c>)
 80032ac:	701a      	strb	r2, [r3, #0]


	  if(!isCharging && b < 30)
 80032ae:	4ba3      	ldr	r3, [pc, #652]	; (800353c <main+0x31c>)
 80032b0:	781b      	ldrb	r3, [r3, #0]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d106      	bne.n	80032c4 <main+0xa4>
 80032b6:	4ba2      	ldr	r3, [pc, #648]	; (8003540 <main+0x320>)
 80032b8:	781b      	ldrb	r3, [r3, #0]
 80032ba:	2b1d      	cmp	r3, #29
 80032bc:	d802      	bhi.n	80032c4 <main+0xa4>
	  {
		  //low battery.
		  isLowBat = 1;
 80032be:	4ba1      	ldr	r3, [pc, #644]	; (8003544 <main+0x324>)
 80032c0:	2201      	movs	r2, #1
 80032c2:	701a      	strb	r2, [r3, #0]
	  }

	  nowbattick = HAL_GetTick();
 80032c4:	f7fd feae 	bl	8001024 <HAL_GetTick>
 80032c8:	0002      	movs	r2, r0
 80032ca:	4b9f      	ldr	r3, [pc, #636]	; (8003548 <main+0x328>)
 80032cc:	601a      	str	r2, [r3, #0]
	  if(nowbattick - pastbattick > 1000)
 80032ce:	4b9e      	ldr	r3, [pc, #632]	; (8003548 <main+0x328>)
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	4b9e      	ldr	r3, [pc, #632]	; (800354c <main+0x32c>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	1ad2      	subs	r2, r2, r3
 80032d8:	23fa      	movs	r3, #250	; 0xfa
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	429a      	cmp	r2, r3
 80032de:	d93c      	bls.n	800335a <main+0x13a>
	  {
		  a = (float)(adcValue - 3368) * 0.1953;
 80032e0:	4b9b      	ldr	r3, [pc, #620]	; (8003550 <main+0x330>)
 80032e2:	881b      	ldrh	r3, [r3, #0]
 80032e4:	4a9b      	ldr	r2, [pc, #620]	; (8003554 <main+0x334>)
 80032e6:	4694      	mov	ip, r2
 80032e8:	4463      	add	r3, ip
 80032ea:	0018      	movs	r0, r3
 80032ec:	f7fd f994 	bl	8000618 <__aeabi_i2f>
 80032f0:	1c03      	adds	r3, r0, #0
 80032f2:	1c18      	adds	r0, r3, #0
 80032f4:	f7fd fc4c 	bl	8000b90 <__aeabi_f2d>
 80032f8:	4a97      	ldr	r2, [pc, #604]	; (8003558 <main+0x338>)
 80032fa:	4b98      	ldr	r3, [pc, #608]	; (800355c <main+0x33c>)
 80032fc:	f7fd f9d6 	bl	80006ac <__aeabi_dmul>
 8003300:	0003      	movs	r3, r0
 8003302:	000c      	movs	r4, r1
 8003304:	0018      	movs	r0, r3
 8003306:	0021      	movs	r1, r4
 8003308:	f7fd fc94 	bl	8000c34 <__aeabi_d2f>
 800330c:	1c02      	adds	r2, r0, #0
 800330e:	4b94      	ldr	r3, [pc, #592]	; (8003560 <main+0x340>)
 8003310:	601a      	str	r2, [r3, #0]
		  b = a;
 8003312:	4b93      	ldr	r3, [pc, #588]	; (8003560 <main+0x340>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	1c18      	adds	r0, r3, #0
 8003318:	f7fc ff82 	bl	8000220 <__aeabi_f2uiz>
 800331c:	0003      	movs	r3, r0
 800331e:	b2da      	uxtb	r2, r3
 8003320:	4b87      	ldr	r3, [pc, #540]	; (8003540 <main+0x320>)
 8003322:	701a      	strb	r2, [r3, #0]

		  if(isCharging)
 8003324:	4b85      	ldr	r3, [pc, #532]	; (800353c <main+0x31c>)
 8003326:	781b      	ldrb	r3, [r3, #0]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d012      	beq.n	8003352 <main+0x132>
		  {
			  if(b < BAT_MIN)
 800332c:	4b84      	ldr	r3, [pc, #528]	; (8003540 <main+0x320>)
 800332e:	781b      	ldrb	r3, [r3, #0]
 8003330:	2b1d      	cmp	r3, #29
 8003332:	d803      	bhi.n	800333c <main+0x11c>
			  {
				  set_charging_led(TOGGLE);
 8003334:	2002      	movs	r0, #2
 8003336:	f7ff ff49 	bl	80031cc <set_charging_led>
 800333a:	e00a      	b.n	8003352 <main+0x132>
			  }
			  else if(b > BAT_MAX)
 800333c:	4b80      	ldr	r3, [pc, #512]	; (8003540 <main+0x320>)
 800333e:	781b      	ldrb	r3, [r3, #0]
 8003340:	2b5a      	cmp	r3, #90	; 0x5a
 8003342:	d903      	bls.n	800334c <main+0x12c>
			  {
				  set_charging_led(OFF);
 8003344:	2000      	movs	r0, #0
 8003346:	f7ff ff41 	bl	80031cc <set_charging_led>
 800334a:	e002      	b.n	8003352 <main+0x132>
			  }
			  else
			  {
				  set_charging_led(ON);
 800334c:	2001      	movs	r0, #1
 800334e:	f7ff ff3d 	bl	80031cc <set_charging_led>
			  }
		  }
	  pastbattick = nowbattick;
 8003352:	4b7d      	ldr	r3, [pc, #500]	; (8003548 <main+0x328>)
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	4b7d      	ldr	r3, [pc, #500]	; (800354c <main+0x32c>)
 8003358:	601a      	str	r2, [r3, #0]

	  /*
	   * ADC conversion
	   * every 100ms
	   * */
	  nowadctick = HAL_GetTick();
 800335a:	f7fd fe63 	bl	8001024 <HAL_GetTick>
 800335e:	0002      	movs	r2, r0
 8003360:	4b80      	ldr	r3, [pc, #512]	; (8003564 <main+0x344>)
 8003362:	601a      	str	r2, [r3, #0]
	  if(nowadctick - pastadctick > 100)
 8003364:	4b7f      	ldr	r3, [pc, #508]	; (8003564 <main+0x344>)
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	4b7f      	ldr	r3, [pc, #508]	; (8003568 <main+0x348>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	1ad3      	subs	r3, r2, r3
 800336e:	2b64      	cmp	r3, #100	; 0x64
 8003370:	d911      	bls.n	8003396 <main+0x176>
	  {
		  //HAL_ADC_Start(&hadc);
		  HAL_ADC_PollForConversion(&hadc, 0xFFFF);
 8003372:	4a7e      	ldr	r2, [pc, #504]	; (800356c <main+0x34c>)
 8003374:	4b70      	ldr	r3, [pc, #448]	; (8003538 <main+0x318>)
 8003376:	0011      	movs	r1, r2
 8003378:	0018      	movs	r0, r3
 800337a:	f7fe f841 	bl	8001400 <HAL_ADC_PollForConversion>
		  adcValue = HAL_ADC_GetValue(&hadc);
 800337e:	4b6e      	ldr	r3, [pc, #440]	; (8003538 <main+0x318>)
 8003380:	0018      	movs	r0, r3
 8003382:	f7fe f8d3 	bl	800152c <HAL_ADC_GetValue>
 8003386:	0003      	movs	r3, r0
 8003388:	b29a      	uxth	r2, r3
 800338a:	4b71      	ldr	r3, [pc, #452]	; (8003550 <main+0x330>)
 800338c:	801a      	strh	r2, [r3, #0]

		  pastadctick = nowadctick;
 800338e:	4b75      	ldr	r3, [pc, #468]	; (8003564 <main+0x344>)
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	4b75      	ldr	r3, [pc, #468]	; (8003568 <main+0x348>)
 8003394:	601a      	str	r2, [r3, #0]
	  }
	  /*
	   * LED testing
	   * pwm control
	   * */
	  nowledtick = HAL_GetTick();
 8003396:	f7fd fe45 	bl	8001024 <HAL_GetTick>
 800339a:	0002      	movs	r2, r0
 800339c:	4b74      	ldr	r3, [pc, #464]	; (8003570 <main+0x350>)
 800339e:	601a      	str	r2, [r3, #0]
	  if(nowledtick - pastledtick > 5)
 80033a0:	4b73      	ldr	r3, [pc, #460]	; (8003570 <main+0x350>)
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	4b73      	ldr	r3, [pc, #460]	; (8003574 <main+0x354>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	1ad3      	subs	r3, r2, r3
 80033aa:	2b05      	cmp	r3, #5
 80033ac:	d800      	bhi.n	80033b0 <main+0x190>
 80033ae:	e0b6      	b.n	800351e <main+0x2fe>
	  {
		  if(uvlighting && moodlighting)
 80033b0:	4b71      	ldr	r3, [pc, #452]	; (8003578 <main+0x358>)
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d036      	beq.n	8003426 <main+0x206>
 80033b8:	4b70      	ldr	r3, [pc, #448]	; (800357c <main+0x35c>)
 80033ba:	781b      	ldrb	r3, [r3, #0]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d032      	beq.n	8003426 <main+0x206>
		  {
			  htim2.Instance->CCR1++;
 80033c0:	4b5c      	ldr	r3, [pc, #368]	; (8003534 <main+0x314>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80033c6:	3201      	adds	r2, #1
 80033c8:	635a      	str	r2, [r3, #52]	; 0x34
			  htim2.Instance->CCR2+=2;
 80033ca:	4b5a      	ldr	r3, [pc, #360]	; (8003534 <main+0x314>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80033d0:	4b58      	ldr	r3, [pc, #352]	; (8003534 <main+0x314>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	3202      	adds	r2, #2
 80033d6:	639a      	str	r2, [r3, #56]	; 0x38
			  htim2.Instance->CCR3+=10;
 80033d8:	4b56      	ldr	r3, [pc, #344]	; (8003534 <main+0x314>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80033de:	4b55      	ldr	r3, [pc, #340]	; (8003534 <main+0x314>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	320a      	adds	r2, #10
 80033e4:	63da      	str	r2, [r3, #60]	; 0x3c
			  if(htim2.Instance->CCR1 > 9998)
 80033e6:	4b53      	ldr	r3, [pc, #332]	; (8003534 <main+0x314>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033ec:	4a64      	ldr	r2, [pc, #400]	; (8003580 <main+0x360>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d903      	bls.n	80033fa <main+0x1da>
				  htim2.Instance->CCR1 = 0;
 80033f2:	4b50      	ldr	r3, [pc, #320]	; (8003534 <main+0x314>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	2200      	movs	r2, #0
 80033f8:	635a      	str	r2, [r3, #52]	; 0x34
			  if(htim2.Instance->CCR2 > 9998)
 80033fa:	4b4e      	ldr	r3, [pc, #312]	; (8003534 <main+0x314>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003400:	4a5f      	ldr	r2, [pc, #380]	; (8003580 <main+0x360>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d903      	bls.n	800340e <main+0x1ee>
				  htim2.Instance->CCR2 = 0;
 8003406:	4b4b      	ldr	r3, [pc, #300]	; (8003534 <main+0x314>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	2200      	movs	r2, #0
 800340c:	639a      	str	r2, [r3, #56]	; 0x38
			  if(htim2.Instance->CCR3 > 9998)
 800340e:	4b49      	ldr	r3, [pc, #292]	; (8003534 <main+0x314>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003414:	4a5a      	ldr	r2, [pc, #360]	; (8003580 <main+0x360>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d800      	bhi.n	800341c <main+0x1fc>
 800341a:	e07c      	b.n	8003516 <main+0x2f6>
				  htim2.Instance->CCR3 = 0;
 800341c:	4b45      	ldr	r3, [pc, #276]	; (8003534 <main+0x314>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	2200      	movs	r2, #0
 8003422:	63da      	str	r2, [r3, #60]	; 0x3c
			  if(htim2.Instance->CCR3 > 9998)
 8003424:	e077      	b.n	8003516 <main+0x2f6>
		  }
		  else if(!uvlighting && !moodlighting)
 8003426:	4b54      	ldr	r3, [pc, #336]	; (8003578 <main+0x358>)
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d114      	bne.n	8003458 <main+0x238>
 800342e:	4b53      	ldr	r3, [pc, #332]	; (800357c <main+0x35c>)
 8003430:	781b      	ldrb	r3, [r3, #0]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d110      	bne.n	8003458 <main+0x238>
		  {
			  htim2.Instance->CCR1 = 0;
 8003436:	4b3f      	ldr	r3, [pc, #252]	; (8003534 <main+0x314>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	2200      	movs	r2, #0
 800343c:	635a      	str	r2, [r3, #52]	; 0x34
			  htim2.Instance->CCR2 = 0;
 800343e:	4b3d      	ldr	r3, [pc, #244]	; (8003534 <main+0x314>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2200      	movs	r2, #0
 8003444:	639a      	str	r2, [r3, #56]	; 0x38
			  htim2.Instance->CCR3 = 0;
 8003446:	4b3b      	ldr	r3, [pc, #236]	; (8003534 <main+0x314>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	2200      	movs	r2, #0
 800344c:	63da      	str	r2, [r3, #60]	; 0x3c
			  htim2.Instance->CCR4 = 0;
 800344e:	4b39      	ldr	r3, [pc, #228]	; (8003534 <main+0x314>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2200      	movs	r2, #0
 8003454:	641a      	str	r2, [r3, #64]	; 0x40
 8003456:	e05e      	b.n	8003516 <main+0x2f6>
		  }
		  else if(uvlighting && !moodlighting)
 8003458:	4b47      	ldr	r3, [pc, #284]	; (8003578 <main+0x358>)
 800345a:	781b      	ldrb	r3, [r3, #0]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d010      	beq.n	8003482 <main+0x262>
 8003460:	4b46      	ldr	r3, [pc, #280]	; (800357c <main+0x35c>)
 8003462:	781b      	ldrb	r3, [r3, #0]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d10c      	bne.n	8003482 <main+0x262>
		  {
			  htim2.Instance->CCR1 = 0;
 8003468:	4b32      	ldr	r3, [pc, #200]	; (8003534 <main+0x314>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	2200      	movs	r2, #0
 800346e:	635a      	str	r2, [r3, #52]	; 0x34
			  htim2.Instance->CCR2 = 0;
 8003470:	4b30      	ldr	r3, [pc, #192]	; (8003534 <main+0x314>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2200      	movs	r2, #0
 8003476:	639a      	str	r2, [r3, #56]	; 0x38
			  htim2.Instance->CCR3 = 9000;
 8003478:	4b2e      	ldr	r3, [pc, #184]	; (8003534 <main+0x314>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a41      	ldr	r2, [pc, #260]	; (8003584 <main+0x364>)
 800347e:	63da      	str	r2, [r3, #60]	; 0x3c
 8003480:	e049      	b.n	8003516 <main+0x2f6>
		  }
		  else if(!uvlighting && moodlighting)
 8003482:	4b3d      	ldr	r3, [pc, #244]	; (8003578 <main+0x358>)
 8003484:	781b      	ldrb	r3, [r3, #0]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d135      	bne.n	80034f6 <main+0x2d6>
 800348a:	4b3c      	ldr	r3, [pc, #240]	; (800357c <main+0x35c>)
 800348c:	781b      	ldrb	r3, [r3, #0]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d031      	beq.n	80034f6 <main+0x2d6>
		  {
			  htim2.Instance->CCR1++;
 8003492:	4b28      	ldr	r3, [pc, #160]	; (8003534 <main+0x314>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003498:	3201      	adds	r2, #1
 800349a:	635a      	str	r2, [r3, #52]	; 0x34
			  htim2.Instance->CCR2+=2;
 800349c:	4b25      	ldr	r3, [pc, #148]	; (8003534 <main+0x314>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034a2:	4b24      	ldr	r3, [pc, #144]	; (8003534 <main+0x314>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	3202      	adds	r2, #2
 80034a8:	639a      	str	r2, [r3, #56]	; 0x38
			  htim2.Instance->CCR3+=10;
 80034aa:	4b22      	ldr	r3, [pc, #136]	; (8003534 <main+0x314>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80034b0:	4b20      	ldr	r3, [pc, #128]	; (8003534 <main+0x314>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	320a      	adds	r2, #10
 80034b6:	63da      	str	r2, [r3, #60]	; 0x3c
			  if(htim2.Instance->CCR1 > 9998)
 80034b8:	4b1e      	ldr	r3, [pc, #120]	; (8003534 <main+0x314>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034be:	4a30      	ldr	r2, [pc, #192]	; (8003580 <main+0x360>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d903      	bls.n	80034cc <main+0x2ac>
				  htim2.Instance->CCR1 = 0;
 80034c4:	4b1b      	ldr	r3, [pc, #108]	; (8003534 <main+0x314>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	2200      	movs	r2, #0
 80034ca:	635a      	str	r2, [r3, #52]	; 0x34
			  if(htim2.Instance->CCR2 > 9998)
 80034cc:	4b19      	ldr	r3, [pc, #100]	; (8003534 <main+0x314>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034d2:	4a2b      	ldr	r2, [pc, #172]	; (8003580 <main+0x360>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d903      	bls.n	80034e0 <main+0x2c0>
				  htim2.Instance->CCR2 = 0;
 80034d8:	4b16      	ldr	r3, [pc, #88]	; (8003534 <main+0x314>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	2200      	movs	r2, #0
 80034de:	639a      	str	r2, [r3, #56]	; 0x38
			  if(htim2.Instance->CCR3 > 9998)
 80034e0:	4b14      	ldr	r3, [pc, #80]	; (8003534 <main+0x314>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034e6:	4a26      	ldr	r2, [pc, #152]	; (8003580 <main+0x360>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d914      	bls.n	8003516 <main+0x2f6>
				  htim2.Instance->CCR3 = 0;
 80034ec:	4b11      	ldr	r3, [pc, #68]	; (8003534 <main+0x314>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	2200      	movs	r2, #0
 80034f2:	63da      	str	r2, [r3, #60]	; 0x3c
			  if(htim2.Instance->CCR3 > 9998)
 80034f4:	e00f      	b.n	8003516 <main+0x2f6>
		  }
		  else
		  {
			  htim2.Instance->CCR1 = 0;
 80034f6:	4b0f      	ldr	r3, [pc, #60]	; (8003534 <main+0x314>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	2200      	movs	r2, #0
 80034fc:	635a      	str	r2, [r3, #52]	; 0x34
			  htim2.Instance->CCR2 = 0;
 80034fe:	4b0d      	ldr	r3, [pc, #52]	; (8003534 <main+0x314>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	2200      	movs	r2, #0
 8003504:	639a      	str	r2, [r3, #56]	; 0x38
			  htim2.Instance->CCR3 = 0;
 8003506:	4b0b      	ldr	r3, [pc, #44]	; (8003534 <main+0x314>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	2200      	movs	r2, #0
 800350c:	63da      	str	r2, [r3, #60]	; 0x3c
			  htim2.Instance->CCR4 = 0;
 800350e:	4b09      	ldr	r3, [pc, #36]	; (8003534 <main+0x314>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	2200      	movs	r2, #0
 8003514:	641a      	str	r2, [r3, #64]	; 0x40
		  }
		  pastledtick = nowledtick;
 8003516:	4b16      	ldr	r3, [pc, #88]	; (8003570 <main+0x350>)
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	4b16      	ldr	r3, [pc, #88]	; (8003574 <main+0x354>)
 800351c:	601a      	str	r2, [r3, #0]
	  }

	  if(uvlighting)
 800351e:	4b16      	ldr	r3, [pc, #88]	; (8003578 <main+0x358>)
 8003520:	781b      	ldrb	r3, [r3, #0]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d030      	beq.n	8003588 <main+0x368>
	  {
		  set_boost(ON);
 8003526:	2001      	movs	r0, #1
 8003528:	f7ff fe2f 	bl	800318a <set_boost>
		  set_uv_led(ON);
 800352c:	2001      	movs	r0, #1
 800352e:	f7ff fe0b 	bl	8003148 <set_uv_led>
 8003532:	e02f      	b.n	8003594 <main+0x374>
 8003534:	20000088 	.word	0x20000088
 8003538:	200000c4 	.word	0x200000c4
 800353c:	20000021 	.word	0x20000021
 8003540:	2000005c 	.word	0x2000005c
 8003544:	20000023 	.word	0x20000023
 8003548:	20000044 	.word	0x20000044
 800354c:	20000048 	.word	0x20000048
 8003550:	20000054 	.word	0x20000054
 8003554:	fffff2d8 	.word	0xfffff2d8
 8003558:	2474538f 	.word	0x2474538f
 800355c:	3fc8ff97 	.word	0x3fc8ff97
 8003560:	20000058 	.word	0x20000058
 8003564:	2000003c 	.word	0x2000003c
 8003568:	20000040 	.word	0x20000040
 800356c:	0000ffff 	.word	0x0000ffff
 8003570:	20000034 	.word	0x20000034
 8003574:	20000038 	.word	0x20000038
 8003578:	20000025 	.word	0x20000025
 800357c:	20000024 	.word	0x20000024
 8003580:	0000270e 	.word	0x0000270e
 8003584:	00002328 	.word	0x00002328
	  }
	  else
	  {
		  set_boost(OFF);
 8003588:	2000      	movs	r0, #0
 800358a:	f7ff fdfe 	bl	800318a <set_boost>
		  set_uv_led(OFF);
 800358e:	2000      	movs	r0, #0
 8003590:	f7ff fdda 	bl	8003148 <set_uv_led>
	   * 2 clicks
	   * 3color LED lighting & shut down UV led power.
	   * 3 clicks
	   * all shutdown. go to sleep mode.
	   * */
	  nowtick = HAL_GetTick();
 8003594:	f7fd fd46 	bl	8001024 <HAL_GetTick>
 8003598:	0002      	movs	r2, r0
 800359a:	4b53      	ldr	r3, [pc, #332]	; (80036e8 <main+0x4c8>)
 800359c:	601a      	str	r2, [r3, #0]
	  if(isSwitch)
 800359e:	4b53      	ldr	r3, [pc, #332]	; (80036ec <main+0x4cc>)
 80035a0:	781b      	ldrb	r3, [r3, #0]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d015      	beq.n	80035d2 <main+0x3b2>
	  {
		  if(nowtick - pasttick > 800)
 80035a6:	4b50      	ldr	r3, [pc, #320]	; (80036e8 <main+0x4c8>)
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	4b51      	ldr	r3, [pc, #324]	; (80036f0 <main+0x4d0>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	1ad2      	subs	r2, r2, r3
 80035b0:	23c8      	movs	r3, #200	; 0xc8
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d90c      	bls.n	80035d2 <main+0x3b2>
		  {

			  clickcount++;
 80035b8:	4b4e      	ldr	r3, [pc, #312]	; (80036f4 <main+0x4d4>)
 80035ba:	781b      	ldrb	r3, [r3, #0]
 80035bc:	3301      	adds	r3, #1
 80035be:	b2da      	uxtb	r2, r3
 80035c0:	4b4c      	ldr	r3, [pc, #304]	; (80036f4 <main+0x4d4>)
 80035c2:	701a      	strb	r2, [r3, #0]
			  isSwitch = 0;
 80035c4:	4b49      	ldr	r3, [pc, #292]	; (80036ec <main+0x4cc>)
 80035c6:	2200      	movs	r2, #0
 80035c8:	701a      	strb	r2, [r3, #0]

			  pasttick = nowtick;
 80035ca:	4b47      	ldr	r3, [pc, #284]	; (80036e8 <main+0x4c8>)
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	4b48      	ldr	r3, [pc, #288]	; (80036f0 <main+0x4d0>)
 80035d0:	601a      	str	r2, [r3, #0]
		  }
	  }
	  if(nowtick - pasttick > 1000)		//1sec
 80035d2:	4b45      	ldr	r3, [pc, #276]	; (80036e8 <main+0x4c8>)
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	4b46      	ldr	r3, [pc, #280]	; (80036f0 <main+0x4d0>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	1ad2      	subs	r2, r2, r3
 80035dc:	23fa      	movs	r3, #250	; 0xfa
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d959      	bls.n	8003698 <main+0x478>
	  {
		  getcount = clickcount;
 80035e4:	4b43      	ldr	r3, [pc, #268]	; (80036f4 <main+0x4d4>)
 80035e6:	781a      	ldrb	r2, [r3, #0]
 80035e8:	4b43      	ldr	r3, [pc, #268]	; (80036f8 <main+0x4d8>)
 80035ea:	701a      	strb	r2, [r3, #0]

		  if(getcount != pastcount)
 80035ec:	4b42      	ldr	r3, [pc, #264]	; (80036f8 <main+0x4d8>)
 80035ee:	781a      	ldrb	r2, [r3, #0]
 80035f0:	4b42      	ldr	r3, [pc, #264]	; (80036fc <main+0x4dc>)
 80035f2:	781b      	ldrb	r3, [r3, #0]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d005      	beq.n	8003604 <main+0x3e4>
		  {
			  step ++;
 80035f8:	4b41      	ldr	r3, [pc, #260]	; (8003700 <main+0x4e0>)
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	3301      	adds	r3, #1
 80035fe:	b2da      	uxtb	r2, r3
 8003600:	4b3f      	ldr	r3, [pc, #252]	; (8003700 <main+0x4e0>)
 8003602:	701a      	strb	r2, [r3, #0]
			  //end

		  }
		  switch(step)
 8003604:	4b3e      	ldr	r3, [pc, #248]	; (8003700 <main+0x4e0>)
 8003606:	781b      	ldrb	r3, [r3, #0]
 8003608:	2b01      	cmp	r3, #1
 800360a:	d00c      	beq.n	8003626 <main+0x406>
 800360c:	dc02      	bgt.n	8003614 <main+0x3f4>
 800360e:	2b00      	cmp	r3, #0
 8003610:	d005      	beq.n	800361e <main+0x3fe>
 8003612:	e029      	b.n	8003668 <main+0x448>
 8003614:	2b02      	cmp	r3, #2
 8003616:	d010      	beq.n	800363a <main+0x41a>
 8003618:	2b03      	cmp	r3, #3
 800361a:	d018      	beq.n	800364e <main+0x42e>
 800361c:	e024      	b.n	8003668 <main+0x448>
		  {
			  //task cases
			  case 0:
				  isRunning = 0;
 800361e:	4b39      	ldr	r3, [pc, #228]	; (8003704 <main+0x4e4>)
 8003620:	2200      	movs	r2, #0
 8003622:	701a      	strb	r2, [r3, #0]
				  break;
 8003624:	e02d      	b.n	8003682 <main+0x462>
			  case 1:
				  isRunning = 1;
 8003626:	4b37      	ldr	r3, [pc, #220]	; (8003704 <main+0x4e4>)
 8003628:	2201      	movs	r2, #1
 800362a:	701a      	strb	r2, [r3, #0]
				  uvlighting = 1;
 800362c:	4b36      	ldr	r3, [pc, #216]	; (8003708 <main+0x4e8>)
 800362e:	2201      	movs	r2, #1
 8003630:	701a      	strb	r2, [r3, #0]
				  moodlighting = 0;
 8003632:	4b36      	ldr	r3, [pc, #216]	; (800370c <main+0x4ec>)
 8003634:	2200      	movs	r2, #0
 8003636:	701a      	strb	r2, [r3, #0]
				  break;
 8003638:	e023      	b.n	8003682 <main+0x462>
			  case 2:
				  isRunning = 1;
 800363a:	4b32      	ldr	r3, [pc, #200]	; (8003704 <main+0x4e4>)
 800363c:	2201      	movs	r2, #1
 800363e:	701a      	strb	r2, [r3, #0]
				  uvlighting = 0;
 8003640:	4b31      	ldr	r3, [pc, #196]	; (8003708 <main+0x4e8>)
 8003642:	2200      	movs	r2, #0
 8003644:	701a      	strb	r2, [r3, #0]
				  moodlighting = 1;
 8003646:	4b31      	ldr	r3, [pc, #196]	; (800370c <main+0x4ec>)
 8003648:	2201      	movs	r2, #1
 800364a:	701a      	strb	r2, [r3, #0]
				  break;
 800364c:	e019      	b.n	8003682 <main+0x462>
			  case 3:
				  isRunning = 1;
 800364e:	4b2d      	ldr	r3, [pc, #180]	; (8003704 <main+0x4e4>)
 8003650:	2201      	movs	r2, #1
 8003652:	701a      	strb	r2, [r3, #0]
				  uvlighting = 0;
 8003654:	4b2c      	ldr	r3, [pc, #176]	; (8003708 <main+0x4e8>)
 8003656:	2200      	movs	r2, #0
 8003658:	701a      	strb	r2, [r3, #0]
				  moodlighting = 0;
 800365a:	4b2c      	ldr	r3, [pc, #176]	; (800370c <main+0x4ec>)
 800365c:	2200      	movs	r2, #0
 800365e:	701a      	strb	r2, [r3, #0]
				  step = 0;
 8003660:	4b27      	ldr	r3, [pc, #156]	; (8003700 <main+0x4e0>)
 8003662:	2200      	movs	r2, #0
 8003664:	701a      	strb	r2, [r3, #0]
				  break;
 8003666:	e00c      	b.n	8003682 <main+0x462>
			  default:
				  isRunning = 0;
 8003668:	4b26      	ldr	r3, [pc, #152]	; (8003704 <main+0x4e4>)
 800366a:	2200      	movs	r2, #0
 800366c:	701a      	strb	r2, [r3, #0]
				  uvlighting = 0;
 800366e:	4b26      	ldr	r3, [pc, #152]	; (8003708 <main+0x4e8>)
 8003670:	2200      	movs	r2, #0
 8003672:	701a      	strb	r2, [r3, #0]
				  moodlighting = 0;
 8003674:	4b25      	ldr	r3, [pc, #148]	; (800370c <main+0x4ec>)
 8003676:	2200      	movs	r2, #0
 8003678:	701a      	strb	r2, [r3, #0]
				  step = 0;
 800367a:	4b21      	ldr	r3, [pc, #132]	; (8003700 <main+0x4e0>)
 800367c:	2200      	movs	r2, #0
 800367e:	701a      	strb	r2, [r3, #0]
				  break;
 8003680:	46c0      	nop			; (mov r8, r8)
		  }
		  //reset
		  isSwitch = 0;
 8003682:	4b1a      	ldr	r3, [pc, #104]	; (80036ec <main+0x4cc>)
 8003684:	2200      	movs	r2, #0
 8003686:	701a      	strb	r2, [r3, #0]

		  pastcount = getcount;
 8003688:	4b1b      	ldr	r3, [pc, #108]	; (80036f8 <main+0x4d8>)
 800368a:	781a      	ldrb	r2, [r3, #0]
 800368c:	4b1b      	ldr	r3, [pc, #108]	; (80036fc <main+0x4dc>)
 800368e:	701a      	strb	r2, [r3, #0]
		  pasttick = nowtick;
 8003690:	4b15      	ldr	r3, [pc, #84]	; (80036e8 <main+0x4c8>)
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	4b16      	ldr	r3, [pc, #88]	; (80036f0 <main+0x4d0>)
 8003696:	601a      	str	r2, [r3, #0]
	  }

	  nowsleeptick = HAL_GetTick();
 8003698:	f7fd fcc4 	bl	8001024 <HAL_GetTick>
 800369c:	0002      	movs	r2, r0
 800369e:	4b1c      	ldr	r3, [pc, #112]	; (8003710 <main+0x4f0>)
 80036a0:	601a      	str	r2, [r3, #0]

	  if(nowsleeptick - pastsleeptick > 10000)
 80036a2:	4b1b      	ldr	r3, [pc, #108]	; (8003710 <main+0x4f0>)
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	4b1b      	ldr	r3, [pc, #108]	; (8003714 <main+0x4f4>)
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	1ad3      	subs	r3, r2, r3
 80036ac:	4a1a      	ldr	r2, [pc, #104]	; (8003718 <main+0x4f8>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d800      	bhi.n	80036b4 <main+0x494>
 80036b2:	e5f2      	b.n	800329a <main+0x7a>
	  {
		  //is running?
		  if(isRunning || (!isRunning && isCharging))
 80036b4:	4b13      	ldr	r3, [pc, #76]	; (8003704 <main+0x4e4>)
 80036b6:	781b      	ldrb	r3, [r3, #0]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d10f      	bne.n	80036dc <main+0x4bc>
 80036bc:	4b11      	ldr	r3, [pc, #68]	; (8003704 <main+0x4e4>)
 80036be:	781b      	ldrb	r3, [r3, #0]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d103      	bne.n	80036cc <main+0x4ac>
 80036c4:	4b15      	ldr	r3, [pc, #84]	; (800371c <main+0x4fc>)
 80036c6:	781b      	ldrb	r3, [r3, #0]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d107      	bne.n	80036dc <main+0x4bc>
			  //do nothing//
		  }
		  else
		  {
			  //enter sleep
			  HAL_SuspendTick();
 80036cc:	f7fd fcb4 	bl	8001038 <HAL_SuspendTick>
			  HAL_PWR_EnterSLEEPMode(PWR_LOWPOWERREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80036d0:	2101      	movs	r1, #1
 80036d2:	2001      	movs	r0, #1
 80036d4:	f7fe faea 	bl	8001cac <HAL_PWR_EnterSLEEPMode>
			  HAL_ResumeTick();
 80036d8:	f7fd fcbc 	bl	8001054 <HAL_ResumeTick>
		  }

		  pastsleeptick = nowsleeptick;
 80036dc:	4b0c      	ldr	r3, [pc, #48]	; (8003710 <main+0x4f0>)
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	4b0c      	ldr	r3, [pc, #48]	; (8003714 <main+0x4f4>)
 80036e2:	601a      	str	r2, [r3, #0]
	  isCharging = HAL_GPIO_ReadPin(CHARGE_GPIO_Port, CHARGE_Pin);
 80036e4:	e5d9      	b.n	800329a <main+0x7a>
 80036e6:	46c0      	nop			; (mov r8, r8)
 80036e8:	2000002c 	.word	0x2000002c
 80036ec:	20000020 	.word	0x20000020
 80036f0:	20000030 	.word	0x20000030
 80036f4:	20000027 	.word	0x20000027
 80036f8:	20000028 	.word	0x20000028
 80036fc:	20000029 	.word	0x20000029
 8003700:	20000026 	.word	0x20000026
 8003704:	20000022 	.word	0x20000022
 8003708:	20000025 	.word	0x20000025
 800370c:	20000024 	.word	0x20000024
 8003710:	2000004c 	.word	0x2000004c
 8003714:	20000050 	.word	0x20000050
 8003718:	00002710 	.word	0x00002710
 800371c:	20000021 	.word	0x20000021

08003720 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003720:	b590      	push	{r4, r7, lr}
 8003722:	b099      	sub	sp, #100	; 0x64
 8003724:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003726:	242c      	movs	r4, #44	; 0x2c
 8003728:	193b      	adds	r3, r7, r4
 800372a:	0018      	movs	r0, r3
 800372c:	2334      	movs	r3, #52	; 0x34
 800372e:	001a      	movs	r2, r3
 8003730:	2100      	movs	r1, #0
 8003732:	f000 fb87 	bl	8003e44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003736:	2318      	movs	r3, #24
 8003738:	18fb      	adds	r3, r7, r3
 800373a:	0018      	movs	r0, r3
 800373c:	2314      	movs	r3, #20
 800373e:	001a      	movs	r2, r3
 8003740:	2100      	movs	r1, #0
 8003742:	f000 fb7f 	bl	8003e44 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003746:	003b      	movs	r3, r7
 8003748:	0018      	movs	r0, r3
 800374a:	2318      	movs	r3, #24
 800374c:	001a      	movs	r2, r3
 800374e:	2100      	movs	r1, #0
 8003750:	f000 fb78 	bl	8003e44 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003754:	4b2b      	ldr	r3, [pc, #172]	; (8003804 <SystemClock_Config+0xe4>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	4a2b      	ldr	r2, [pc, #172]	; (8003808 <SystemClock_Config+0xe8>)
 800375a:	401a      	ands	r2, r3
 800375c:	4b29      	ldr	r3, [pc, #164]	; (8003804 <SystemClock_Config+0xe4>)
 800375e:	2180      	movs	r1, #128	; 0x80
 8003760:	0109      	lsls	r1, r1, #4
 8003762:	430a      	orrs	r2, r1
 8003764:	601a      	str	r2, [r3, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8003766:	0021      	movs	r1, r4
 8003768:	187b      	adds	r3, r7, r1
 800376a:	220a      	movs	r2, #10
 800376c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800376e:	187b      	adds	r3, r7, r1
 8003770:	2201      	movs	r2, #1
 8003772:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003774:	187b      	adds	r3, r7, r1
 8003776:	2210      	movs	r2, #16
 8003778:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800377a:	187b      	adds	r3, r7, r1
 800377c:	2201      	movs	r2, #1
 800377e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003780:	187b      	adds	r3, r7, r1
 8003782:	2202      	movs	r2, #2
 8003784:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003786:	187b      	adds	r3, r7, r1
 8003788:	2200      	movs	r2, #0
 800378a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_3;
 800378c:	187b      	adds	r3, r7, r1
 800378e:	2200      	movs	r2, #0
 8003790:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 8003792:	187b      	adds	r3, r7, r1
 8003794:	2280      	movs	r2, #128	; 0x80
 8003796:	0412      	lsls	r2, r2, #16
 8003798:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800379a:	187b      	adds	r3, r7, r1
 800379c:	0018      	movs	r0, r3
 800379e:	f7fe facf 	bl	8001d40 <HAL_RCC_OscConfig>
 80037a2:	1e03      	subs	r3, r0, #0
 80037a4:	d001      	beq.n	80037aa <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80037a6:	f000 f9cb 	bl	8003b40 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80037aa:	2118      	movs	r1, #24
 80037ac:	187b      	adds	r3, r7, r1
 80037ae:	220f      	movs	r2, #15
 80037b0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80037b2:	187b      	adds	r3, r7, r1
 80037b4:	2203      	movs	r2, #3
 80037b6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80037b8:	187b      	adds	r3, r7, r1
 80037ba:	2280      	movs	r2, #128	; 0x80
 80037bc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80037be:	187b      	adds	r3, r7, r1
 80037c0:	2200      	movs	r2, #0
 80037c2:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80037c4:	187b      	adds	r3, r7, r1
 80037c6:	2200      	movs	r2, #0
 80037c8:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80037ca:	187b      	adds	r3, r7, r1
 80037cc:	2100      	movs	r1, #0
 80037ce:	0018      	movs	r0, r3
 80037d0:	f7fe fe30 	bl	8002434 <HAL_RCC_ClockConfig>
 80037d4:	1e03      	subs	r3, r0, #0
 80037d6:	d001      	beq.n	80037dc <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80037d8:	f000 f9b2 	bl	8003b40 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80037dc:	003b      	movs	r3, r7
 80037de:	2220      	movs	r2, #32
 80037e0:	601a      	str	r2, [r3, #0]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80037e2:	003b      	movs	r3, r7
 80037e4:	2280      	movs	r2, #128	; 0x80
 80037e6:	0292      	lsls	r2, r2, #10
 80037e8:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80037ea:	003b      	movs	r3, r7
 80037ec:	0018      	movs	r0, r3
 80037ee:	f7fe ffcf 	bl	8002790 <HAL_RCCEx_PeriphCLKConfig>
 80037f2:	1e03      	subs	r3, r0, #0
 80037f4:	d001      	beq.n	80037fa <SystemClock_Config+0xda>
  {
    Error_Handler();
 80037f6:	f000 f9a3 	bl	8003b40 <Error_Handler>
  }
}
 80037fa:	46c0      	nop			; (mov r8, r8)
 80037fc:	46bd      	mov	sp, r7
 80037fe:	b019      	add	sp, #100	; 0x64
 8003800:	bd90      	pop	{r4, r7, pc}
 8003802:	46c0      	nop			; (mov r8, r8)
 8003804:	40007000 	.word	0x40007000
 8003808:	ffffe7ff 	.word	0xffffe7ff

0800380c <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b082      	sub	sp, #8
 8003810:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003812:	003b      	movs	r3, r7
 8003814:	0018      	movs	r0, r3
 8003816:	2308      	movs	r3, #8
 8003818:	001a      	movs	r2, r3
 800381a:	2100      	movs	r1, #0
 800381c:	f000 fb12 	bl	8003e44 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc.Instance = ADC1;
 8003820:	4b2a      	ldr	r3, [pc, #168]	; (80038cc <MX_ADC_Init+0xc0>)
 8003822:	4a2b      	ldr	r2, [pc, #172]	; (80038d0 <MX_ADC_Init+0xc4>)
 8003824:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8003826:	4b29      	ldr	r3, [pc, #164]	; (80038cc <MX_ADC_Init+0xc0>)
 8003828:	2200      	movs	r2, #0
 800382a:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800382c:	4b27      	ldr	r3, [pc, #156]	; (80038cc <MX_ADC_Init+0xc0>)
 800382e:	2280      	movs	r2, #128	; 0x80
 8003830:	05d2      	lsls	r2, r2, #23
 8003832:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8003834:	4b25      	ldr	r3, [pc, #148]	; (80038cc <MX_ADC_Init+0xc0>)
 8003836:	2200      	movs	r2, #0
 8003838:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800383a:	4b24      	ldr	r3, [pc, #144]	; (80038cc <MX_ADC_Init+0xc0>)
 800383c:	2200      	movs	r2, #0
 800383e:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8003840:	4b22      	ldr	r3, [pc, #136]	; (80038cc <MX_ADC_Init+0xc0>)
 8003842:	2201      	movs	r2, #1
 8003844:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003846:	4b21      	ldr	r3, [pc, #132]	; (80038cc <MX_ADC_Init+0xc0>)
 8003848:	2200      	movs	r2, #0
 800384a:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = ENABLE;
 800384c:	4b1f      	ldr	r3, [pc, #124]	; (80038cc <MX_ADC_Init+0xc0>)
 800384e:	2220      	movs	r2, #32
 8003850:	2101      	movs	r1, #1
 8003852:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8003854:	4b1d      	ldr	r3, [pc, #116]	; (80038cc <MX_ADC_Init+0xc0>)
 8003856:	2221      	movs	r2, #33	; 0x21
 8003858:	2100      	movs	r1, #0
 800385a:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800385c:	4b1b      	ldr	r3, [pc, #108]	; (80038cc <MX_ADC_Init+0xc0>)
 800385e:	2200      	movs	r2, #0
 8003860:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003862:	4b1a      	ldr	r3, [pc, #104]	; (80038cc <MX_ADC_Init+0xc0>)
 8003864:	22c2      	movs	r2, #194	; 0xc2
 8003866:	32ff      	adds	r2, #255	; 0xff
 8003868:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 800386a:	4b18      	ldr	r3, [pc, #96]	; (80038cc <MX_ADC_Init+0xc0>)
 800386c:	222c      	movs	r2, #44	; 0x2c
 800386e:	2100      	movs	r1, #0
 8003870:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003872:	4b16      	ldr	r3, [pc, #88]	; (80038cc <MX_ADC_Init+0xc0>)
 8003874:	2204      	movs	r2, #4
 8003876:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003878:	4b14      	ldr	r3, [pc, #80]	; (80038cc <MX_ADC_Init+0xc0>)
 800387a:	2200      	movs	r2, #0
 800387c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 800387e:	4b13      	ldr	r3, [pc, #76]	; (80038cc <MX_ADC_Init+0xc0>)
 8003880:	2200      	movs	r2, #0
 8003882:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8003884:	4b11      	ldr	r3, [pc, #68]	; (80038cc <MX_ADC_Init+0xc0>)
 8003886:	2200      	movs	r2, #0
 8003888:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800388a:	4b10      	ldr	r3, [pc, #64]	; (80038cc <MX_ADC_Init+0xc0>)
 800388c:	2200      	movs	r2, #0
 800388e:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8003890:	4b0e      	ldr	r3, [pc, #56]	; (80038cc <MX_ADC_Init+0xc0>)
 8003892:	0018      	movs	r0, r3
 8003894:	f7fd fbec 	bl	8001070 <HAL_ADC_Init>
 8003898:	1e03      	subs	r3, r0, #0
 800389a:	d001      	beq.n	80038a0 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 800389c:	f000 f950 	bl	8003b40 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80038a0:	003b      	movs	r3, r7
 80038a2:	4a0c      	ldr	r2, [pc, #48]	; (80038d4 <MX_ADC_Init+0xc8>)
 80038a4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80038a6:	003b      	movs	r3, r7
 80038a8:	2280      	movs	r2, #128	; 0x80
 80038aa:	0152      	lsls	r2, r2, #5
 80038ac:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80038ae:	003a      	movs	r2, r7
 80038b0:	4b06      	ldr	r3, [pc, #24]	; (80038cc <MX_ADC_Init+0xc0>)
 80038b2:	0011      	movs	r1, r2
 80038b4:	0018      	movs	r0, r3
 80038b6:	f7fd fe45 	bl	8001544 <HAL_ADC_ConfigChannel>
 80038ba:	1e03      	subs	r3, r0, #0
 80038bc:	d001      	beq.n	80038c2 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 80038be:	f000 f93f 	bl	8003b40 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80038c2:	46c0      	nop			; (mov r8, r8)
 80038c4:	46bd      	mov	sp, r7
 80038c6:	b002      	add	sp, #8
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	46c0      	nop			; (mov r8, r8)
 80038cc:	200000c4 	.word	0x200000c4
 80038d0:	40012400 	.word	0x40012400
 80038d4:	0c000008 	.word	0x0c000008

080038d8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80038dc:	4b11      	ldr	r3, [pc, #68]	; (8003924 <MX_RTC_Init+0x4c>)
 80038de:	4a12      	ldr	r2, [pc, #72]	; (8003928 <MX_RTC_Init+0x50>)
 80038e0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80038e2:	4b10      	ldr	r3, [pc, #64]	; (8003924 <MX_RTC_Init+0x4c>)
 80038e4:	2200      	movs	r2, #0
 80038e6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80038e8:	4b0e      	ldr	r3, [pc, #56]	; (8003924 <MX_RTC_Init+0x4c>)
 80038ea:	227f      	movs	r2, #127	; 0x7f
 80038ec:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80038ee:	4b0d      	ldr	r3, [pc, #52]	; (8003924 <MX_RTC_Init+0x4c>)
 80038f0:	22ff      	movs	r2, #255	; 0xff
 80038f2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80038f4:	4b0b      	ldr	r3, [pc, #44]	; (8003924 <MX_RTC_Init+0x4c>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80038fa:	4b0a      	ldr	r3, [pc, #40]	; (8003924 <MX_RTC_Init+0x4c>)
 80038fc:	2200      	movs	r2, #0
 80038fe:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003900:	4b08      	ldr	r3, [pc, #32]	; (8003924 <MX_RTC_Init+0x4c>)
 8003902:	2200      	movs	r2, #0
 8003904:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003906:	4b07      	ldr	r3, [pc, #28]	; (8003924 <MX_RTC_Init+0x4c>)
 8003908:	2200      	movs	r2, #0
 800390a:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800390c:	4b05      	ldr	r3, [pc, #20]	; (8003924 <MX_RTC_Init+0x4c>)
 800390e:	0018      	movs	r0, r3
 8003910:	f7ff f866 	bl	80029e0 <HAL_RTC_Init>
 8003914:	1e03      	subs	r3, r0, #0
 8003916:	d001      	beq.n	800391c <MX_RTC_Init+0x44>
  {
    Error_Handler();
 8003918:	f000 f912 	bl	8003b40 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800391c:	46c0      	nop			; (mov r8, r8)
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}
 8003922:	46c0      	nop			; (mov r8, r8)
 8003924:	20000064 	.word	0x20000064
 8003928:	40002800 	.word	0x40002800

0800392c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b086      	sub	sp, #24
 8003930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003932:	2310      	movs	r3, #16
 8003934:	18fb      	adds	r3, r7, r3
 8003936:	0018      	movs	r0, r3
 8003938:	2308      	movs	r3, #8
 800393a:	001a      	movs	r2, r3
 800393c:	2100      	movs	r1, #0
 800393e:	f000 fa81 	bl	8003e44 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003942:	003b      	movs	r3, r7
 8003944:	0018      	movs	r0, r3
 8003946:	2310      	movs	r3, #16
 8003948:	001a      	movs	r2, r3
 800394a:	2100      	movs	r1, #0
 800394c:	f000 fa7a 	bl	8003e44 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003950:	4b2e      	ldr	r3, [pc, #184]	; (8003a0c <MX_TIM2_Init+0xe0>)
 8003952:	2280      	movs	r2, #128	; 0x80
 8003954:	05d2      	lsls	r2, r2, #23
 8003956:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7;
 8003958:	4b2c      	ldr	r3, [pc, #176]	; (8003a0c <MX_TIM2_Init+0xe0>)
 800395a:	2207      	movs	r2, #7
 800395c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800395e:	4b2b      	ldr	r3, [pc, #172]	; (8003a0c <MX_TIM2_Init+0xe0>)
 8003960:	2200      	movs	r2, #0
 8003962:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8003964:	4b29      	ldr	r3, [pc, #164]	; (8003a0c <MX_TIM2_Init+0xe0>)
 8003966:	4a2a      	ldr	r2, [pc, #168]	; (8003a10 <MX_TIM2_Init+0xe4>)
 8003968:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800396a:	4b28      	ldr	r3, [pc, #160]	; (8003a0c <MX_TIM2_Init+0xe0>)
 800396c:	2200      	movs	r2, #0
 800396e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003970:	4b26      	ldr	r3, [pc, #152]	; (8003a0c <MX_TIM2_Init+0xe0>)
 8003972:	2280      	movs	r2, #128	; 0x80
 8003974:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003976:	4b25      	ldr	r3, [pc, #148]	; (8003a0c <MX_TIM2_Init+0xe0>)
 8003978:	0018      	movs	r0, r3
 800397a:	f7ff f920 	bl	8002bbe <HAL_TIM_PWM_Init>
 800397e:	1e03      	subs	r3, r0, #0
 8003980:	d001      	beq.n	8003986 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8003982:	f000 f8dd 	bl	8003b40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003986:	2110      	movs	r1, #16
 8003988:	187b      	adds	r3, r7, r1
 800398a:	2200      	movs	r2, #0
 800398c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800398e:	187b      	adds	r3, r7, r1
 8003990:	2200      	movs	r2, #0
 8003992:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003994:	187a      	adds	r2, r7, r1
 8003996:	4b1d      	ldr	r3, [pc, #116]	; (8003a0c <MX_TIM2_Init+0xe0>)
 8003998:	0011      	movs	r1, r2
 800399a:	0018      	movs	r0, r3
 800399c:	f7ff fb91 	bl	80030c2 <HAL_TIMEx_MasterConfigSynchronization>
 80039a0:	1e03      	subs	r3, r0, #0
 80039a2:	d001      	beq.n	80039a8 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
 80039a4:	f000 f8cc 	bl	8003b40 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80039a8:	003b      	movs	r3, r7
 80039aa:	2260      	movs	r2, #96	; 0x60
 80039ac:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80039ae:	003b      	movs	r3, r7
 80039b0:	2200      	movs	r2, #0
 80039b2:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80039b4:	003b      	movs	r3, r7
 80039b6:	2200      	movs	r2, #0
 80039b8:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80039ba:	003b      	movs	r3, r7
 80039bc:	2200      	movs	r2, #0
 80039be:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80039c0:	0039      	movs	r1, r7
 80039c2:	4b12      	ldr	r3, [pc, #72]	; (8003a0c <MX_TIM2_Init+0xe0>)
 80039c4:	2200      	movs	r2, #0
 80039c6:	0018      	movs	r0, r3
 80039c8:	f7ff f948 	bl	8002c5c <HAL_TIM_PWM_ConfigChannel>
 80039cc:	1e03      	subs	r3, r0, #0
 80039ce:	d001      	beq.n	80039d4 <MX_TIM2_Init+0xa8>
  {
    Error_Handler();
 80039d0:	f000 f8b6 	bl	8003b40 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80039d4:	0039      	movs	r1, r7
 80039d6:	4b0d      	ldr	r3, [pc, #52]	; (8003a0c <MX_TIM2_Init+0xe0>)
 80039d8:	2204      	movs	r2, #4
 80039da:	0018      	movs	r0, r3
 80039dc:	f7ff f93e 	bl	8002c5c <HAL_TIM_PWM_ConfigChannel>
 80039e0:	1e03      	subs	r3, r0, #0
 80039e2:	d001      	beq.n	80039e8 <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 80039e4:	f000 f8ac 	bl	8003b40 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80039e8:	0039      	movs	r1, r7
 80039ea:	4b08      	ldr	r3, [pc, #32]	; (8003a0c <MX_TIM2_Init+0xe0>)
 80039ec:	2208      	movs	r2, #8
 80039ee:	0018      	movs	r0, r3
 80039f0:	f7ff f934 	bl	8002c5c <HAL_TIM_PWM_ConfigChannel>
 80039f4:	1e03      	subs	r3, r0, #0
 80039f6:	d001      	beq.n	80039fc <MX_TIM2_Init+0xd0>
  {
    Error_Handler();
 80039f8:	f000 f8a2 	bl	8003b40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80039fc:	4b03      	ldr	r3, [pc, #12]	; (8003a0c <MX_TIM2_Init+0xe0>)
 80039fe:	0018      	movs	r0, r3
 8003a00:	f000 f92c 	bl	8003c5c <HAL_TIM_MspPostInit>

}
 8003a04:	46c0      	nop			; (mov r8, r8)
 8003a06:	46bd      	mov	sp, r7
 8003a08:	b006      	add	sp, #24
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	20000088 	.word	0x20000088
 8003a10:	0000270f 	.word	0x0000270f

08003a14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003a14:	b590      	push	{r4, r7, lr}
 8003a16:	b089      	sub	sp, #36	; 0x24
 8003a18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a1a:	240c      	movs	r4, #12
 8003a1c:	193b      	adds	r3, r7, r4
 8003a1e:	0018      	movs	r0, r3
 8003a20:	2314      	movs	r3, #20
 8003a22:	001a      	movs	r2, r3
 8003a24:	2100      	movs	r1, #0
 8003a26:	f000 fa0d 	bl	8003e44 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a2a:	4b33      	ldr	r3, [pc, #204]	; (8003af8 <MX_GPIO_Init+0xe4>)
 8003a2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a2e:	4b32      	ldr	r3, [pc, #200]	; (8003af8 <MX_GPIO_Init+0xe4>)
 8003a30:	2101      	movs	r1, #1
 8003a32:	430a      	orrs	r2, r1
 8003a34:	62da      	str	r2, [r3, #44]	; 0x2c
 8003a36:	4b30      	ldr	r3, [pc, #192]	; (8003af8 <MX_GPIO_Init+0xe4>)
 8003a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	60bb      	str	r3, [r7, #8]
 8003a40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a42:	4b2d      	ldr	r3, [pc, #180]	; (8003af8 <MX_GPIO_Init+0xe4>)
 8003a44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a46:	4b2c      	ldr	r3, [pc, #176]	; (8003af8 <MX_GPIO_Init+0xe4>)
 8003a48:	2102      	movs	r1, #2
 8003a4a:	430a      	orrs	r2, r1
 8003a4c:	62da      	str	r2, [r3, #44]	; 0x2c
 8003a4e:	4b2a      	ldr	r3, [pc, #168]	; (8003af8 <MX_GPIO_Init+0xe4>)
 8003a50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a52:	2202      	movs	r2, #2
 8003a54:	4013      	ands	r3, r2
 8003a56:	607b      	str	r3, [r7, #4]
 8003a58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_UV_Pin|BOOST_EN_Pin, GPIO_PIN_RESET);
 8003a5a:	23a0      	movs	r3, #160	; 0xa0
 8003a5c:	05db      	lsls	r3, r3, #23
 8003a5e:	2200      	movs	r2, #0
 8003a60:	2150      	movs	r1, #80	; 0x50
 8003a62:	0018      	movs	r0, r3
 8003a64:	f7fe f8d7 	bl	8001c16 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_CHARGE_GPIO_Port, LED_CHARGE_Pin, GPIO_PIN_RESET);
 8003a68:	4b24      	ldr	r3, [pc, #144]	; (8003afc <MX_GPIO_Init+0xe8>)
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	2102      	movs	r1, #2
 8003a6e:	0018      	movs	r0, r3
 8003a70:	f7fe f8d1 	bl	8001c16 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_UV_Pin BOOST_EN_Pin */
  GPIO_InitStruct.Pin = LED_UV_Pin|BOOST_EN_Pin;
 8003a74:	193b      	adds	r3, r7, r4
 8003a76:	2250      	movs	r2, #80	; 0x50
 8003a78:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a7a:	193b      	adds	r3, r7, r4
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a80:	193b      	adds	r3, r7, r4
 8003a82:	2200      	movs	r2, #0
 8003a84:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a86:	193b      	adds	r3, r7, r4
 8003a88:	2200      	movs	r2, #0
 8003a8a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a8c:	193a      	adds	r2, r7, r4
 8003a8e:	23a0      	movs	r3, #160	; 0xa0
 8003a90:	05db      	lsls	r3, r3, #23
 8003a92:	0011      	movs	r1, r2
 8003a94:	0018      	movs	r0, r3
 8003a96:	f7fd ff33 	bl	8001900 <HAL_GPIO_Init>

  /*Configure GPIO pins : SWITCH_Pin CHARGE_Pin */
  GPIO_InitStruct.Pin = SWITCH_Pin|CHARGE_Pin;
 8003a9a:	193b      	adds	r3, r7, r4
 8003a9c:	22a0      	movs	r2, #160	; 0xa0
 8003a9e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003aa0:	193b      	adds	r3, r7, r4
 8003aa2:	4a17      	ldr	r2, [pc, #92]	; (8003b00 <MX_GPIO_Init+0xec>)
 8003aa4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aa6:	193b      	adds	r3, r7, r4
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003aac:	193a      	adds	r2, r7, r4
 8003aae:	23a0      	movs	r3, #160	; 0xa0
 8003ab0:	05db      	lsls	r3, r3, #23
 8003ab2:	0011      	movs	r1, r2
 8003ab4:	0018      	movs	r0, r3
 8003ab6:	f7fd ff23 	bl	8001900 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_CHARGE_Pin */
  GPIO_InitStruct.Pin = LED_CHARGE_Pin;
 8003aba:	0021      	movs	r1, r4
 8003abc:	187b      	adds	r3, r7, r1
 8003abe:	2202      	movs	r2, #2
 8003ac0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ac2:	187b      	adds	r3, r7, r1
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ac8:	187b      	adds	r3, r7, r1
 8003aca:	2200      	movs	r2, #0
 8003acc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ace:	187b      	adds	r3, r7, r1
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_CHARGE_GPIO_Port, &GPIO_InitStruct);
 8003ad4:	187b      	adds	r3, r7, r1
 8003ad6:	4a09      	ldr	r2, [pc, #36]	; (8003afc <MX_GPIO_Init+0xe8>)
 8003ad8:	0019      	movs	r1, r3
 8003ada:	0010      	movs	r0, r2
 8003adc:	f7fd ff10 	bl	8001900 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	2100      	movs	r1, #0
 8003ae4:	2007      	movs	r0, #7
 8003ae6:	f7fd fed9 	bl	800189c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8003aea:	2007      	movs	r0, #7
 8003aec:	f7fd feeb 	bl	80018c6 <HAL_NVIC_EnableIRQ>

}
 8003af0:	46c0      	nop			; (mov r8, r8)
 8003af2:	46bd      	mov	sp, r7
 8003af4:	b009      	add	sp, #36	; 0x24
 8003af6:	bd90      	pop	{r4, r7, pc}
 8003af8:	40021000 	.word	0x40021000
 8003afc:	50000400 	.word	0x50000400
 8003b00:	10110000 	.word	0x10110000

08003b04 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b082      	sub	sp, #8
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	0002      	movs	r2, r0
 8003b0c:	1dbb      	adds	r3, r7, #6
 8003b0e:	801a      	strh	r2, [r3, #0]
	if(GPIO_Pin == SWITCH_Pin)
 8003b10:	1dbb      	adds	r3, r7, #6
 8003b12:	881b      	ldrh	r3, [r3, #0]
 8003b14:	2b20      	cmp	r3, #32
 8003b16:	d103      	bne.n	8003b20 <HAL_GPIO_EXTI_Callback+0x1c>
	{
		isSwitch = 1;
 8003b18:	4b07      	ldr	r3, [pc, #28]	; (8003b38 <HAL_GPIO_EXTI_Callback+0x34>)
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	701a      	strb	r2, [r3, #0]
	}
	else if(GPIO_Pin == CHARGE_Pin)
	{
		isCharging = 1;
	}
}
 8003b1e:	e006      	b.n	8003b2e <HAL_GPIO_EXTI_Callback+0x2a>
	else if(GPIO_Pin == CHARGE_Pin)
 8003b20:	1dbb      	adds	r3, r7, #6
 8003b22:	881b      	ldrh	r3, [r3, #0]
 8003b24:	2b80      	cmp	r3, #128	; 0x80
 8003b26:	d102      	bne.n	8003b2e <HAL_GPIO_EXTI_Callback+0x2a>
		isCharging = 1;
 8003b28:	4b04      	ldr	r3, [pc, #16]	; (8003b3c <HAL_GPIO_EXTI_Callback+0x38>)
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	701a      	strb	r2, [r3, #0]
}
 8003b2e:	46c0      	nop			; (mov r8, r8)
 8003b30:	46bd      	mov	sp, r7
 8003b32:	b002      	add	sp, #8
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	46c0      	nop			; (mov r8, r8)
 8003b38:	20000020 	.word	0x20000020
 8003b3c:	20000021 	.word	0x20000021

08003b40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003b44:	46c0      	nop			; (mov r8, r8)
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}
	...

08003b4c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b50:	4b0b      	ldr	r3, [pc, #44]	; (8003b80 <HAL_MspInit+0x34>)
 8003b52:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003b54:	4b0a      	ldr	r3, [pc, #40]	; (8003b80 <HAL_MspInit+0x34>)
 8003b56:	2101      	movs	r1, #1
 8003b58:	430a      	orrs	r2, r1
 8003b5a:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b5c:	4b08      	ldr	r3, [pc, #32]	; (8003b80 <HAL_MspInit+0x34>)
 8003b5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003b60:	4b07      	ldr	r3, [pc, #28]	; (8003b80 <HAL_MspInit+0x34>)
 8003b62:	2180      	movs	r1, #128	; 0x80
 8003b64:	0549      	lsls	r1, r1, #21
 8003b66:	430a      	orrs	r2, r1
 8003b68:	639a      	str	r2, [r3, #56]	; 0x38

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 0, 0);
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	2100      	movs	r1, #0
 8003b6e:	2001      	movs	r0, #1
 8003b70:	f7fd fe94 	bl	800189c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 8003b74:	2001      	movs	r0, #1
 8003b76:	f7fd fea6 	bl	80018c6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b7a:	46c0      	nop			; (mov r8, r8)
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	40021000 	.word	0x40021000

08003b84 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b088      	sub	sp, #32
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b8c:	230c      	movs	r3, #12
 8003b8e:	18fb      	adds	r3, r7, r3
 8003b90:	0018      	movs	r0, r3
 8003b92:	2314      	movs	r3, #20
 8003b94:	001a      	movs	r2, r3
 8003b96:	2100      	movs	r1, #0
 8003b98:	f000 f954 	bl	8003e44 <memset>
  if(hadc->Instance==ADC1)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a15      	ldr	r2, [pc, #84]	; (8003bf8 <HAL_ADC_MspInit+0x74>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d123      	bne.n	8003bee <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003ba6:	4b15      	ldr	r3, [pc, #84]	; (8003bfc <HAL_ADC_MspInit+0x78>)
 8003ba8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003baa:	4b14      	ldr	r3, [pc, #80]	; (8003bfc <HAL_ADC_MspInit+0x78>)
 8003bac:	2180      	movs	r1, #128	; 0x80
 8003bae:	0089      	lsls	r1, r1, #2
 8003bb0:	430a      	orrs	r2, r1
 8003bb2:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bb4:	4b11      	ldr	r3, [pc, #68]	; (8003bfc <HAL_ADC_MspInit+0x78>)
 8003bb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bb8:	4b10      	ldr	r3, [pc, #64]	; (8003bfc <HAL_ADC_MspInit+0x78>)
 8003bba:	2101      	movs	r1, #1
 8003bbc:	430a      	orrs	r2, r1
 8003bbe:	62da      	str	r2, [r3, #44]	; 0x2c
 8003bc0:	4b0e      	ldr	r3, [pc, #56]	; (8003bfc <HAL_ADC_MspInit+0x78>)
 8003bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	4013      	ands	r3, r2
 8003bc8:	60bb      	str	r3, [r7, #8]
 8003bca:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration    
    PA3     ------> ADC_IN3 
    */
    GPIO_InitStruct.Pin = BAT_ADC_Pin;
 8003bcc:	210c      	movs	r1, #12
 8003bce:	187b      	adds	r3, r7, r1
 8003bd0:	2208      	movs	r2, #8
 8003bd2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003bd4:	187b      	adds	r3, r7, r1
 8003bd6:	2203      	movs	r2, #3
 8003bd8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bda:	187b      	adds	r3, r7, r1
 8003bdc:	2200      	movs	r2, #0
 8003bde:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(BAT_ADC_GPIO_Port, &GPIO_InitStruct);
 8003be0:	187a      	adds	r2, r7, r1
 8003be2:	23a0      	movs	r3, #160	; 0xa0
 8003be4:	05db      	lsls	r3, r3, #23
 8003be6:	0011      	movs	r1, r2
 8003be8:	0018      	movs	r0, r3
 8003bea:	f7fd fe89 	bl	8001900 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003bee:	46c0      	nop			; (mov r8, r8)
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	b008      	add	sp, #32
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	46c0      	nop			; (mov r8, r8)
 8003bf8:	40012400 	.word	0x40012400
 8003bfc:	40021000 	.word	0x40021000

08003c00 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b082      	sub	sp, #8
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a06      	ldr	r2, [pc, #24]	; (8003c28 <HAL_RTC_MspInit+0x28>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d106      	bne.n	8003c20 <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003c12:	4b06      	ldr	r3, [pc, #24]	; (8003c2c <HAL_RTC_MspInit+0x2c>)
 8003c14:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003c16:	4b05      	ldr	r3, [pc, #20]	; (8003c2c <HAL_RTC_MspInit+0x2c>)
 8003c18:	2180      	movs	r1, #128	; 0x80
 8003c1a:	02c9      	lsls	r1, r1, #11
 8003c1c:	430a      	orrs	r2, r1
 8003c1e:	651a      	str	r2, [r3, #80]	; 0x50
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8003c20:	46c0      	nop			; (mov r8, r8)
 8003c22:	46bd      	mov	sp, r7
 8003c24:	b002      	add	sp, #8
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	40002800 	.word	0x40002800
 8003c2c:	40021000 	.word	0x40021000

08003c30 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b082      	sub	sp, #8
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	2380      	movs	r3, #128	; 0x80
 8003c3e:	05db      	lsls	r3, r3, #23
 8003c40:	429a      	cmp	r2, r3
 8003c42:	d105      	bne.n	8003c50 <HAL_TIM_PWM_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003c44:	4b04      	ldr	r3, [pc, #16]	; (8003c58 <HAL_TIM_PWM_MspInit+0x28>)
 8003c46:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c48:	4b03      	ldr	r3, [pc, #12]	; (8003c58 <HAL_TIM_PWM_MspInit+0x28>)
 8003c4a:	2101      	movs	r1, #1
 8003c4c:	430a      	orrs	r2, r1
 8003c4e:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003c50:	46c0      	nop			; (mov r8, r8)
 8003c52:	46bd      	mov	sp, r7
 8003c54:	b002      	add	sp, #8
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	40021000 	.word	0x40021000

08003c5c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b088      	sub	sp, #32
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c64:	230c      	movs	r3, #12
 8003c66:	18fb      	adds	r3, r7, r3
 8003c68:	0018      	movs	r0, r3
 8003c6a:	2314      	movs	r3, #20
 8003c6c:	001a      	movs	r2, r3
 8003c6e:	2100      	movs	r1, #0
 8003c70:	f000 f8e8 	bl	8003e44 <memset>
  if(htim->Instance==TIM2)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681a      	ldr	r2, [r3, #0]
 8003c78:	2380      	movs	r3, #128	; 0x80
 8003c7a:	05db      	lsls	r3, r3, #23
 8003c7c:	429a      	cmp	r2, r3
 8003c7e:	d122      	bne.n	8003cc6 <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c80:	4b13      	ldr	r3, [pc, #76]	; (8003cd0 <HAL_TIM_MspPostInit+0x74>)
 8003c82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c84:	4b12      	ldr	r3, [pc, #72]	; (8003cd0 <HAL_TIM_MspPostInit+0x74>)
 8003c86:	2101      	movs	r1, #1
 8003c88:	430a      	orrs	r2, r1
 8003c8a:	62da      	str	r2, [r3, #44]	; 0x2c
 8003c8c:	4b10      	ldr	r3, [pc, #64]	; (8003cd0 <HAL_TIM_MspPostInit+0x74>)
 8003c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c90:	2201      	movs	r2, #1
 8003c92:	4013      	ands	r3, r2
 8003c94:	60bb      	str	r3, [r7, #8]
 8003c96:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PA0-CK_IN     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3 
    */
    GPIO_InitStruct.Pin = LED_R_Pin|LED_G_Pin|LED_B_Pin;
 8003c98:	210c      	movs	r1, #12
 8003c9a:	187b      	adds	r3, r7, r1
 8003c9c:	2207      	movs	r2, #7
 8003c9e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ca0:	187b      	adds	r3, r7, r1
 8003ca2:	2202      	movs	r2, #2
 8003ca4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003ca6:	187b      	adds	r3, r7, r1
 8003ca8:	2201      	movs	r2, #1
 8003caa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cac:	187b      	adds	r3, r7, r1
 8003cae:	2200      	movs	r2, #0
 8003cb0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8003cb2:	187b      	adds	r3, r7, r1
 8003cb4:	2202      	movs	r2, #2
 8003cb6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003cb8:	187a      	adds	r2, r7, r1
 8003cba:	23a0      	movs	r3, #160	; 0xa0
 8003cbc:	05db      	lsls	r3, r3, #23
 8003cbe:	0011      	movs	r1, r2
 8003cc0:	0018      	movs	r0, r3
 8003cc2:	f7fd fe1d 	bl	8001900 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003cc6:	46c0      	nop			; (mov r8, r8)
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	b008      	add	sp, #32
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	46c0      	nop			; (mov r8, r8)
 8003cd0:	40021000 	.word	0x40021000

08003cd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003cd8:	46c0      	nop			; (mov r8, r8)
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}

08003cde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003cde:	b580      	push	{r7, lr}
 8003ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ce2:	e7fe      	b.n	8003ce2 <HardFault_Handler+0x4>

08003ce4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003ce4:	b580      	push	{r7, lr}
 8003ce6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003ce8:	46c0      	nop			; (mov r8, r8)
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}

08003cee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003cee:	b580      	push	{r7, lr}
 8003cf0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003cf2:	46c0      	nop			; (mov r8, r8)
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	bd80      	pop	{r7, pc}

08003cf8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003cfc:	f7fd f986 	bl	800100c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003d00:	46c0      	nop			; (mov r8, r8)
 8003d02:	46bd      	mov	sp, r7
 8003d04:	bd80      	pop	{r7, pc}

08003d06 <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 8003d06:	b580      	push	{r7, lr}
 8003d08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 8003d0a:	f7fd ffff 	bl	8001d0c <HAL_PWR_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 8003d0e:	46c0      	nop			; (mov r8, r8)
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}

08003d14 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8003d18:	2020      	movs	r0, #32
 8003d1a:	f7fd ffab 	bl	8001c74 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8003d1e:	2080      	movs	r0, #128	; 0x80
 8003d20:	f7fd ffa8 	bl	8001c74 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8003d24:	46c0      	nop			; (mov r8, r8)
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
	...

08003d2c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8003d30:	4b17      	ldr	r3, [pc, #92]	; (8003d90 <SystemInit+0x64>)
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	4b16      	ldr	r3, [pc, #88]	; (8003d90 <SystemInit+0x64>)
 8003d36:	2180      	movs	r1, #128	; 0x80
 8003d38:	0049      	lsls	r1, r1, #1
 8003d3a:	430a      	orrs	r2, r1
 8003d3c:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8003d3e:	4b14      	ldr	r3, [pc, #80]	; (8003d90 <SystemInit+0x64>)
 8003d40:	68da      	ldr	r2, [r3, #12]
 8003d42:	4b13      	ldr	r3, [pc, #76]	; (8003d90 <SystemInit+0x64>)
 8003d44:	4913      	ldr	r1, [pc, #76]	; (8003d94 <SystemInit+0x68>)
 8003d46:	400a      	ands	r2, r1
 8003d48:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8003d4a:	4b11      	ldr	r3, [pc, #68]	; (8003d90 <SystemInit+0x64>)
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	4b10      	ldr	r3, [pc, #64]	; (8003d90 <SystemInit+0x64>)
 8003d50:	4911      	ldr	r1, [pc, #68]	; (8003d98 <SystemInit+0x6c>)
 8003d52:	400a      	ands	r2, r1
 8003d54:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8003d56:	4b0e      	ldr	r3, [pc, #56]	; (8003d90 <SystemInit+0x64>)
 8003d58:	689a      	ldr	r2, [r3, #8]
 8003d5a:	4b0d      	ldr	r3, [pc, #52]	; (8003d90 <SystemInit+0x64>)
 8003d5c:	2101      	movs	r1, #1
 8003d5e:	438a      	bics	r2, r1
 8003d60:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8003d62:	4b0b      	ldr	r3, [pc, #44]	; (8003d90 <SystemInit+0x64>)
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	4b0a      	ldr	r3, [pc, #40]	; (8003d90 <SystemInit+0x64>)
 8003d68:	490c      	ldr	r1, [pc, #48]	; (8003d9c <SystemInit+0x70>)
 8003d6a:	400a      	ands	r2, r1
 8003d6c:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8003d6e:	4b08      	ldr	r3, [pc, #32]	; (8003d90 <SystemInit+0x64>)
 8003d70:	68da      	ldr	r2, [r3, #12]
 8003d72:	4b07      	ldr	r3, [pc, #28]	; (8003d90 <SystemInit+0x64>)
 8003d74:	490a      	ldr	r1, [pc, #40]	; (8003da0 <SystemInit+0x74>)
 8003d76:	400a      	ands	r2, r1
 8003d78:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8003d7a:	4b05      	ldr	r3, [pc, #20]	; (8003d90 <SystemInit+0x64>)
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003d80:	4b08      	ldr	r3, [pc, #32]	; (8003da4 <SystemInit+0x78>)
 8003d82:	2280      	movs	r2, #128	; 0x80
 8003d84:	0512      	lsls	r2, r2, #20
 8003d86:	609a      	str	r2, [r3, #8]
#endif
}
 8003d88:	46c0      	nop			; (mov r8, r8)
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}
 8003d8e:	46c0      	nop			; (mov r8, r8)
 8003d90:	40021000 	.word	0x40021000
 8003d94:	88ff400c 	.word	0x88ff400c
 8003d98:	fef6fff6 	.word	0xfef6fff6
 8003d9c:	fffbffff 	.word	0xfffbffff
 8003da0:	ff02ffff 	.word	0xff02ffff
 8003da4:	e000ed00 	.word	0xe000ed00

08003da8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8003da8:	480d      	ldr	r0, [pc, #52]	; (8003de0 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8003daa:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8003dac:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003dae:	e003      	b.n	8003db8 <LoopCopyDataInit>

08003db0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003db0:	4b0c      	ldr	r3, [pc, #48]	; (8003de4 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8003db2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003db4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003db6:	3104      	adds	r1, #4

08003db8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8003db8:	480b      	ldr	r0, [pc, #44]	; (8003de8 <LoopForever+0xa>)
  ldr  r3, =_edata
 8003dba:	4b0c      	ldr	r3, [pc, #48]	; (8003dec <LoopForever+0xe>)
  adds  r2, r0, r1
 8003dbc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003dbe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003dc0:	d3f6      	bcc.n	8003db0 <CopyDataInit>
  ldr  r2, =_sbss
 8003dc2:	4a0b      	ldr	r2, [pc, #44]	; (8003df0 <LoopForever+0x12>)
  b  LoopFillZerobss
 8003dc4:	e002      	b.n	8003dcc <LoopFillZerobss>

08003dc6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8003dc6:	2300      	movs	r3, #0
  str  r3, [r2]
 8003dc8:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003dca:	3204      	adds	r2, #4

08003dcc <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8003dcc:	4b09      	ldr	r3, [pc, #36]	; (8003df4 <LoopForever+0x16>)
  cmp  r2, r3
 8003dce:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003dd0:	d3f9      	bcc.n	8003dc6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003dd2:	f7ff ffab 	bl	8003d2c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003dd6:	f000 f811 	bl	8003dfc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003dda:	f7ff fa21 	bl	8003220 <main>

08003dde <LoopForever>:

LoopForever:
    b LoopForever
 8003dde:	e7fe      	b.n	8003dde <LoopForever>
   ldr   r0, =_estack
 8003de0:	20002000 	.word	0x20002000
  ldr  r3, =_sidata
 8003de4:	08003ed0 	.word	0x08003ed0
  ldr  r0, =_sdata
 8003de8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003dec:	20000004 	.word	0x20000004
  ldr  r2, =_sbss
 8003df0:	20000004 	.word	0x20000004
  ldr  r3, = _ebss
 8003df4:	20000120 	.word	0x20000120

08003df8 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003df8:	e7fe      	b.n	8003df8 <ADC1_COMP_IRQHandler>
	...

08003dfc <__libc_init_array>:
 8003dfc:	b570      	push	{r4, r5, r6, lr}
 8003dfe:	2600      	movs	r6, #0
 8003e00:	4d0c      	ldr	r5, [pc, #48]	; (8003e34 <__libc_init_array+0x38>)
 8003e02:	4c0d      	ldr	r4, [pc, #52]	; (8003e38 <__libc_init_array+0x3c>)
 8003e04:	1b64      	subs	r4, r4, r5
 8003e06:	10a4      	asrs	r4, r4, #2
 8003e08:	42a6      	cmp	r6, r4
 8003e0a:	d109      	bne.n	8003e20 <__libc_init_array+0x24>
 8003e0c:	2600      	movs	r6, #0
 8003e0e:	f000 f821 	bl	8003e54 <_init>
 8003e12:	4d0a      	ldr	r5, [pc, #40]	; (8003e3c <__libc_init_array+0x40>)
 8003e14:	4c0a      	ldr	r4, [pc, #40]	; (8003e40 <__libc_init_array+0x44>)
 8003e16:	1b64      	subs	r4, r4, r5
 8003e18:	10a4      	asrs	r4, r4, #2
 8003e1a:	42a6      	cmp	r6, r4
 8003e1c:	d105      	bne.n	8003e2a <__libc_init_array+0x2e>
 8003e1e:	bd70      	pop	{r4, r5, r6, pc}
 8003e20:	00b3      	lsls	r3, r6, #2
 8003e22:	58eb      	ldr	r3, [r5, r3]
 8003e24:	4798      	blx	r3
 8003e26:	3601      	adds	r6, #1
 8003e28:	e7ee      	b.n	8003e08 <__libc_init_array+0xc>
 8003e2a:	00b3      	lsls	r3, r6, #2
 8003e2c:	58eb      	ldr	r3, [r5, r3]
 8003e2e:	4798      	blx	r3
 8003e30:	3601      	adds	r6, #1
 8003e32:	e7f2      	b.n	8003e1a <__libc_init_array+0x1e>
 8003e34:	08003ec8 	.word	0x08003ec8
 8003e38:	08003ec8 	.word	0x08003ec8
 8003e3c:	08003ec8 	.word	0x08003ec8
 8003e40:	08003ecc 	.word	0x08003ecc

08003e44 <memset>:
 8003e44:	0003      	movs	r3, r0
 8003e46:	1812      	adds	r2, r2, r0
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d100      	bne.n	8003e4e <memset+0xa>
 8003e4c:	4770      	bx	lr
 8003e4e:	7019      	strb	r1, [r3, #0]
 8003e50:	3301      	adds	r3, #1
 8003e52:	e7f9      	b.n	8003e48 <memset+0x4>

08003e54 <_init>:
 8003e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e56:	46c0      	nop			; (mov r8, r8)
 8003e58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e5a:	bc08      	pop	{r3}
 8003e5c:	469e      	mov	lr, r3
 8003e5e:	4770      	bx	lr

08003e60 <_fini>:
 8003e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e62:	46c0      	nop			; (mov r8, r8)
 8003e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e66:	bc08      	pop	{r3}
 8003e68:	469e      	mov	lr, r3
 8003e6a:	4770      	bx	lr
