`begin_keywords "1800-2017"
`line 1 "../../../rtl/memory/memorycontroller.v" 1


`line 7 "../../../rtl/memory/memorycontroller.v" 0

`line 7 "../../../rtl/memory/memorycontroller.v" 0

`line 7 "../../../rtl/memory/memorycontroller.v" 0

`line 7 "../../../rtl/memory/memorycontroller.v" 0

`line 7 "../../../rtl/memory/memorycontroller.v" 0
 
module memorycontroller 

`line 11 "../../../rtl/memory/memorycontroller.v" 0

`line 11 "../../../rtl/memory/memorycontroller.v" 0
 

`line 13 "../../../rtl/memory/memorycontroller.v" 0
    (
    input clk,
    input adc_clock,
    input record,
     
    input off_chip_mem,
    input off_chip_mem_ready,
     
     
    input unsigned [15:0] impulses,
    input wire signed [15:0] data_in,
    output reg memory_we,
     
    output unsigned reg [15:0] address_out,
    output reg [15:0] data_out
    );


`line 31 "../../../rtl/memory/memorycontroller.v" 0
    parameter [15:0] ONCHIP_MAX_MEM = 16'h3FF0;
    parameter [15:0] OFFCHIP_MAX_MEM = 16'hdFF0;

`line 34 "../../../rtl/memory/memorycontroller.v" 0
    reg unsigned[15:0]  head_adr;
    reg unsigned[15:0]  tail_adr;

`line 37 "../../../rtl/memory/memorycontroller.v" 0
    reg unsigned[15:0]  curr_w_adr = ONCHIP_MAX_MEM;

`line 39 "../../../rtl/memory/memorycontroller.v" 0
    reg unsigned[10:0]  curr_impulse;  

`line 41 "../../../rtl/memory/memorycontroller.v" 0
    reg signed [31:0] output_buffer;  
     



`line 46 "../../../rtl/memory/memorycontroller.v" 0
    


`line 49 "../../../rtl/memory/memorycontroller.v" 0
     
     

`line 52 "../../../rtl/memory/memorycontroller.v" 0
        
     
     
     
     
     
     
     
     
     
     


`line 73 "../../../rtl/memory/memorycontroller.v" 0

`line 73 "../../../rtl/memory/memorycontroller.v" 0

`line 73 "../../../rtl/memory/memorycontroller.v" 0

`line 73 "../../../rtl/memory/memorycontroller.v" 0

`line 73 "../../../rtl/memory/memorycontroller.v" 0

`line 73 "../../../rtl/memory/memorycontroller.v" 0

`line 73 "../../../rtl/memory/memorycontroller.v" 0

`line 73 "../../../rtl/memory/memorycontroller.v" 0

`line 73 "../../../rtl/memory/memorycontroller.v" 0
 
    reg unsigned [15:0]  curr_r_adr; 

`line 76 "../../../rtl/memory/memorycontroller.v" 0
     
    reg impulse_read = 0;

`line 79 "../../../rtl/memory/memorycontroller.v" 0
    reg large_jump;
    reg[5:0] jump_value;
    reg signed [8:0] impulse_multiplier;

`line 83 "../../../rtl/memory/memorycontroller.v" 0
     
     
     

`line 87 "../../../rtl/memory/memorycontroller.v" 0
    reg ADC_RESET;
     
     
    reg record_buffer = 0;
    always @(posedge clk) begin  
         
        if(adc_clock) begin  
             

`line 96 "../../../rtl/memory/memorycontroller.v" 0
            curr_impulse<= 0;  
            ADC_RESET<=1;
            curr_r_adr<=curr_w_adr;
             
            if(record) begin  
                if(record_buffer) begin
                    head_adr <= curr_w_adr;
                    
                end
                address_out <= curr_w_adr; 
                 
                tail_adr <=curr_w_adr;
                record_buffer <= 1'b0;

`line 110 "../../../rtl/memory/memorycontroller.v" 0
                 
                if((!off_chip_mem && (curr_w_adr == ONCHIP_MAX_MEM)) || (off_chip_mem && (curr_w_adr == OFFCHIP_MAX_MEM))) begin
                    curr_w_adr <= impulses;  
                end                    
                else begin
                    curr_w_adr <= curr_w_adr + 1;
                end
            end
            else begin
                memory_we <= 1'b0; 
                record_buffer <= 1'b1;


`line 123 "../../../rtl/memory/memorycontroller.v" 0
                
             
            if(curr_w_adr + 1 == tail_adr) begin
                curr_w_adr <= head_adr;
            end
            else begin
                curr_w_adr <= curr_w_adr + 1;
            end

`line 132 "../../../rtl/memory/memorycontroller.v" 0
            

`line 134 "../../../rtl/memory/memorycontroller.v" 0
            end
        end
        else begin

`line 138 "../../../rtl/memory/memorycontroller.v" 0
           

`line 140 "../../../rtl/memory/memorycontroller.v" 0
            if(ADC_RESET) begin  
                 
                ADC_RESET<=0;
                if(!output_buffer[31] && output_buffer[22]) begin  
                    data_out<= 16'h7FFF;
                end
                else if(output_buffer[31] && !output_buffer[22]) begin
                    data_out<= 16'h8000;
                end
                else begin
                    data_out<= output_buffer[22:7];  
                end
                output_buffer <=0;
                 
                memory_we <= 1'b1; 

`line 156 "../../../rtl/memory/memorycontroller.v" 0
                impulse_read <= 1'b0; 
                impulse_multiplier<= 0; 
                jump_value<=0;  
                large_jump <=1;
            end 
            else begin 
           

`line 164 "../../../rtl/memory/memorycontroller.v" 0
           


`line 167 "../../../rtl/memory/memorycontroller.v" 0
            if(off_chip_mem_ready) begin
                memory_we <= 1'b0;  
                if(impulse_read == 1'b1) begin  

`line 171 "../../../rtl/memory/memorycontroller.v" 0
                    if(curr_r_adr < impulses) begin 
                        if(off_chip_mem) begin  
                            address_out<=OFFCHIP_MAX_MEM + (curr_r_adr - impulses)+1;
                            curr_r_adr<=OFFCHIP_MAX_MEM + (curr_r_adr - impulses)+1;
                        end
                        else begin
                            address_out<=ONCHIP_MAX_MEM + (curr_r_adr - impulses)+1;
                            curr_r_adr<=ONCHIP_MAX_MEM + (curr_r_adr - impulses)+1;
                        end
                        
                    end
                    else begin
                        address_out <= curr_r_adr;
                    end

`line 186 "../../../rtl/memory/memorycontroller.v" 0
                        large_jump <= data_in[15];
                        jump_value <= data_in[14:9];

`line 189 "../../../rtl/memory/memorycontroller.v" 0
                         
                        impulse_multiplier <= data_in[8:0];
                        
                        impulse_read<= 1'b0;
                        curr_impulse<= curr_impulse+1;  

`line 195 "../../../rtl/memory/memorycontroller.v" 0
                    end else begin  
                        
                        

`line 199 "../../../rtl/memory/memorycontroller.v" 0
                        if(large_jump == 1'b1) begin
                            curr_r_adr <= curr_r_adr - jump_value*(2^6);  
                        end
                        else begin
                            curr_r_adr <= curr_r_adr - ({10'b0, jump_value}+1);  
                        end

`line 206 "../../../rtl/memory/memorycontroller.v" 0
                        address_out <= {5'b00000,curr_impulse};
                        output_buffer <= output_buffer + data_in*impulse_multiplier;
                        impulse_read <= 1'b1;
                    end
            end
            end
        end  
    end  

`line 215 "../../../rtl/memory/memorycontroller.v" 0
endmodule

`line 217 "../../../rtl/memory/memorycontroller.v" 0
