#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1227f00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1228090 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x12192d0 .functor NOT 1, L_0x1284380, C4<0>, C4<0>, C4<0>;
L_0x1284160 .functor XOR 2, L_0x1284000, L_0x12840c0, C4<00>, C4<00>;
L_0x1284270 .functor XOR 2, L_0x1284160, L_0x12841d0, C4<00>, C4<00>;
v0x127bfb0_0 .net *"_ivl_10", 1 0, L_0x12841d0;  1 drivers
v0x127c0b0_0 .net *"_ivl_12", 1 0, L_0x1284270;  1 drivers
v0x127c190_0 .net *"_ivl_2", 1 0, L_0x127f370;  1 drivers
v0x127c250_0 .net *"_ivl_4", 1 0, L_0x1284000;  1 drivers
v0x127c330_0 .net *"_ivl_6", 1 0, L_0x12840c0;  1 drivers
v0x127c460_0 .net *"_ivl_8", 1 0, L_0x1284160;  1 drivers
v0x127c540_0 .net "a", 0 0, v0x1276e50_0;  1 drivers
v0x127c5e0_0 .net "b", 0 0, v0x1276ef0_0;  1 drivers
v0x127c680_0 .net "c", 0 0, v0x1276f90_0;  1 drivers
v0x127c720_0 .var "clk", 0 0;
v0x127c7c0_0 .net "d", 0 0, v0x12770d0_0;  1 drivers
v0x127c860_0 .net "out_pos_dut", 0 0, L_0x1283e80;  1 drivers
v0x127c900_0 .net "out_pos_ref", 0 0, L_0x127de30;  1 drivers
v0x127c9a0_0 .net "out_sop_dut", 0 0, L_0x127ed90;  1 drivers
v0x127ca40_0 .net "out_sop_ref", 0 0, L_0x12515c0;  1 drivers
v0x127cae0_0 .var/2u "stats1", 223 0;
v0x127cb80_0 .var/2u "strobe", 0 0;
v0x127cc20_0 .net "tb_match", 0 0, L_0x1284380;  1 drivers
v0x127ccf0_0 .net "tb_mismatch", 0 0, L_0x12192d0;  1 drivers
v0x127cd90_0 .net "wavedrom_enable", 0 0, v0x12773a0_0;  1 drivers
v0x127ce60_0 .net "wavedrom_title", 511 0, v0x1277440_0;  1 drivers
L_0x127f370 .concat [ 1 1 0 0], L_0x127de30, L_0x12515c0;
L_0x1284000 .concat [ 1 1 0 0], L_0x127de30, L_0x12515c0;
L_0x12840c0 .concat [ 1 1 0 0], L_0x1283e80, L_0x127ed90;
L_0x12841d0 .concat [ 1 1 0 0], L_0x127de30, L_0x12515c0;
L_0x1284380 .cmp/eeq 2, L_0x127f370, L_0x1284270;
S_0x1228220 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1228090;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x12196b0 .functor AND 1, v0x1276f90_0, v0x12770d0_0, C4<1>, C4<1>;
L_0x1219a90 .functor NOT 1, v0x1276e50_0, C4<0>, C4<0>, C4<0>;
L_0x1219e70 .functor NOT 1, v0x1276ef0_0, C4<0>, C4<0>, C4<0>;
L_0x121a0f0 .functor AND 1, L_0x1219a90, L_0x1219e70, C4<1>, C4<1>;
L_0x1232ba0 .functor AND 1, L_0x121a0f0, v0x1276f90_0, C4<1>, C4<1>;
L_0x12515c0 .functor OR 1, L_0x12196b0, L_0x1232ba0, C4<0>, C4<0>;
L_0x127d2b0 .functor NOT 1, v0x1276ef0_0, C4<0>, C4<0>, C4<0>;
L_0x127d320 .functor OR 1, L_0x127d2b0, v0x12770d0_0, C4<0>, C4<0>;
L_0x127d430 .functor AND 1, v0x1276f90_0, L_0x127d320, C4<1>, C4<1>;
L_0x127d4f0 .functor NOT 1, v0x1276e50_0, C4<0>, C4<0>, C4<0>;
L_0x127d5c0 .functor OR 1, L_0x127d4f0, v0x1276ef0_0, C4<0>, C4<0>;
L_0x127d630 .functor AND 1, L_0x127d430, L_0x127d5c0, C4<1>, C4<1>;
L_0x127d7b0 .functor NOT 1, v0x1276ef0_0, C4<0>, C4<0>, C4<0>;
L_0x127d820 .functor OR 1, L_0x127d7b0, v0x12770d0_0, C4<0>, C4<0>;
L_0x127d740 .functor AND 1, v0x1276f90_0, L_0x127d820, C4<1>, C4<1>;
L_0x127d9b0 .functor NOT 1, v0x1276e50_0, C4<0>, C4<0>, C4<0>;
L_0x127dab0 .functor OR 1, L_0x127d9b0, v0x12770d0_0, C4<0>, C4<0>;
L_0x127db70 .functor AND 1, L_0x127d740, L_0x127dab0, C4<1>, C4<1>;
L_0x127dd20 .functor XNOR 1, L_0x127d630, L_0x127db70, C4<0>, C4<0>;
v0x1218c00_0 .net *"_ivl_0", 0 0, L_0x12196b0;  1 drivers
v0x1219000_0 .net *"_ivl_12", 0 0, L_0x127d2b0;  1 drivers
v0x12193e0_0 .net *"_ivl_14", 0 0, L_0x127d320;  1 drivers
v0x12197c0_0 .net *"_ivl_16", 0 0, L_0x127d430;  1 drivers
v0x1219ba0_0 .net *"_ivl_18", 0 0, L_0x127d4f0;  1 drivers
v0x1219f80_0 .net *"_ivl_2", 0 0, L_0x1219a90;  1 drivers
v0x121a200_0 .net *"_ivl_20", 0 0, L_0x127d5c0;  1 drivers
v0x12753c0_0 .net *"_ivl_24", 0 0, L_0x127d7b0;  1 drivers
v0x12754a0_0 .net *"_ivl_26", 0 0, L_0x127d820;  1 drivers
v0x1275580_0 .net *"_ivl_28", 0 0, L_0x127d740;  1 drivers
v0x1275660_0 .net *"_ivl_30", 0 0, L_0x127d9b0;  1 drivers
v0x1275740_0 .net *"_ivl_32", 0 0, L_0x127dab0;  1 drivers
v0x1275820_0 .net *"_ivl_36", 0 0, L_0x127dd20;  1 drivers
L_0x7f02fbc95018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x12758e0_0 .net *"_ivl_38", 0 0, L_0x7f02fbc95018;  1 drivers
v0x12759c0_0 .net *"_ivl_4", 0 0, L_0x1219e70;  1 drivers
v0x1275aa0_0 .net *"_ivl_6", 0 0, L_0x121a0f0;  1 drivers
v0x1275b80_0 .net *"_ivl_8", 0 0, L_0x1232ba0;  1 drivers
v0x1275c60_0 .net "a", 0 0, v0x1276e50_0;  alias, 1 drivers
v0x1275d20_0 .net "b", 0 0, v0x1276ef0_0;  alias, 1 drivers
v0x1275de0_0 .net "c", 0 0, v0x1276f90_0;  alias, 1 drivers
v0x1275ea0_0 .net "d", 0 0, v0x12770d0_0;  alias, 1 drivers
v0x1275f60_0 .net "out_pos", 0 0, L_0x127de30;  alias, 1 drivers
v0x1276020_0 .net "out_sop", 0 0, L_0x12515c0;  alias, 1 drivers
v0x12760e0_0 .net "pos0", 0 0, L_0x127d630;  1 drivers
v0x12761a0_0 .net "pos1", 0 0, L_0x127db70;  1 drivers
L_0x127de30 .functor MUXZ 1, L_0x7f02fbc95018, L_0x127d630, L_0x127dd20, C4<>;
S_0x1276320 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1228090;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1276e50_0 .var "a", 0 0;
v0x1276ef0_0 .var "b", 0 0;
v0x1276f90_0 .var "c", 0 0;
v0x1277030_0 .net "clk", 0 0, v0x127c720_0;  1 drivers
v0x12770d0_0 .var "d", 0 0;
v0x12771c0_0 .var/2u "fail", 0 0;
v0x1277260_0 .var/2u "fail1", 0 0;
v0x1277300_0 .net "tb_match", 0 0, L_0x1284380;  alias, 1 drivers
v0x12773a0_0 .var "wavedrom_enable", 0 0;
v0x1277440_0 .var "wavedrom_title", 511 0;
E_0x1226870/0 .event negedge, v0x1277030_0;
E_0x1226870/1 .event posedge, v0x1277030_0;
E_0x1226870 .event/or E_0x1226870/0, E_0x1226870/1;
S_0x1276650 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1276320;
 .timescale -12 -12;
v0x1276890_0 .var/2s "i", 31 0;
E_0x1226710 .event posedge, v0x1277030_0;
S_0x1276990 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1276320;
 .timescale -12 -12;
v0x1276b90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1276c70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1276320;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1277620 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1228090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x127dfe0 .functor NOT 1, v0x1276e50_0, C4<0>, C4<0>, C4<0>;
L_0x127e070 .functor NOT 1, v0x1276ef0_0, C4<0>, C4<0>, C4<0>;
L_0x127e210 .functor AND 1, L_0x127dfe0, L_0x127e070, C4<1>, C4<1>;
L_0x127e320 .functor AND 1, L_0x127e210, v0x1276f90_0, C4<1>, C4<1>;
L_0x127e520 .functor NOT 1, v0x12770d0_0, C4<0>, C4<0>, C4<0>;
L_0x127e6a0 .functor AND 1, L_0x127e320, L_0x127e520, C4<1>, C4<1>;
L_0x127e7f0 .functor NOT 1, v0x1276e50_0, C4<0>, C4<0>, C4<0>;
L_0x127e970 .functor AND 1, L_0x127e7f0, v0x1276ef0_0, C4<1>, C4<1>;
L_0x127ea80 .functor AND 1, L_0x127e970, v0x1276f90_0, C4<1>, C4<1>;
L_0x127eb40 .functor AND 1, L_0x127ea80, v0x12770d0_0, C4<1>, C4<1>;
L_0x127ec60 .functor OR 1, L_0x127e6a0, L_0x127eb40, C4<0>, C4<0>;
L_0x127ed20 .functor AND 1, v0x1276e50_0, v0x1276ef0_0, C4<1>, C4<1>;
L_0x127ee00 .functor AND 1, L_0x127ed20, v0x1276f90_0, C4<1>, C4<1>;
L_0x127eec0 .functor AND 1, L_0x127ee00, v0x12770d0_0, C4<1>, C4<1>;
L_0x127ed90 .functor OR 1, L_0x127ec60, L_0x127eec0, C4<0>, C4<0>;
L_0x127f0f0 .functor OR 1, v0x1276e50_0, v0x1276ef0_0, C4<0>, C4<0>;
L_0x127f1f0 .functor NOT 1, v0x1276f90_0, C4<0>, C4<0>, C4<0>;
L_0x127f260 .functor OR 1, L_0x127f0f0, L_0x127f1f0, C4<0>, C4<0>;
L_0x127f410 .functor OR 1, L_0x127f260, v0x12770d0_0, C4<0>, C4<0>;
L_0x127f4d0 .functor NOT 1, v0x1276ef0_0, C4<0>, C4<0>, C4<0>;
L_0x127f5f0 .functor OR 1, v0x1276e50_0, L_0x127f4d0, C4<0>, C4<0>;
L_0x127f6b0 .functor NOT 1, v0x1276f90_0, C4<0>, C4<0>, C4<0>;
L_0x127f7e0 .functor OR 1, L_0x127f5f0, L_0x127f6b0, C4<0>, C4<0>;
L_0x127f8f0 .functor NOT 1, v0x12770d0_0, C4<0>, C4<0>, C4<0>;
L_0x127fa30 .functor OR 1, L_0x127f7e0, L_0x127f8f0, C4<0>, C4<0>;
L_0x127fb40 .functor AND 1, L_0x127f410, L_0x127fa30, C4<1>, C4<1>;
L_0x127fd30 .functor NOT 1, v0x1276e50_0, C4<0>, C4<0>, C4<0>;
L_0x127fda0 .functor NOT 1, v0x1276ef0_0, C4<0>, C4<0>, C4<0>;
L_0x127ff00 .functor OR 1, L_0x127fd30, L_0x127fda0, C4<0>, C4<0>;
L_0x1280010 .functor NOT 1, v0x1276f90_0, C4<0>, C4<0>, C4<0>;
L_0x1280180 .functor OR 1, L_0x127ff00, L_0x1280010, C4<0>, C4<0>;
L_0x1280290 .functor NOT 1, v0x12770d0_0, C4<0>, C4<0>, C4<0>;
L_0x1280410 .functor OR 1, L_0x1280180, L_0x1280290, C4<0>, C4<0>;
L_0x1280520 .functor AND 1, L_0x127fb40, L_0x1280410, C4<1>, C4<1>;
L_0x1280750 .functor NOT 1, v0x1276ef0_0, C4<0>, C4<0>, C4<0>;
L_0x12807c0 .functor OR 1, v0x1276e50_0, L_0x1280750, C4<0>, C4<0>;
L_0x12809b0 .functor NOT 1, v0x1276f90_0, C4<0>, C4<0>, C4<0>;
L_0x1280a20 .functor OR 1, L_0x12807c0, L_0x12809b0, C4<0>, C4<0>;
L_0x1280880 .functor OR 1, L_0x1280a20, v0x12770d0_0, C4<0>, C4<0>;
L_0x1280940 .functor AND 1, L_0x1280520, L_0x1280880, C4<1>, C4<1>;
L_0x1280e60 .functor NOT 1, v0x1276ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1280ed0 .functor OR 1, v0x1276e50_0, L_0x1280e60, C4<0>, C4<0>;
L_0x12810f0 .functor OR 1, L_0x1280ed0, v0x1276f90_0, C4<0>, C4<0>;
L_0x12811b0 .functor OR 1, L_0x12810f0, v0x12770d0_0, C4<0>, C4<0>;
L_0x12813e0 .functor AND 1, L_0x1280940, L_0x12811b0, C4<1>, C4<1>;
L_0x12814f0 .functor NOT 1, v0x1276e50_0, C4<0>, C4<0>, C4<0>;
L_0x12816e0 .functor OR 1, L_0x12814f0, v0x1276ef0_0, C4<0>, C4<0>;
L_0x12817a0 .functor NOT 1, v0x1276f90_0, C4<0>, C4<0>, C4<0>;
L_0x1281bb0 .functor OR 1, L_0x12816e0, L_0x12817a0, C4<0>, C4<0>;
L_0x1281cc0 .functor OR 1, L_0x1281bb0, v0x12770d0_0, C4<0>, C4<0>;
L_0x1282130 .functor AND 1, L_0x12813e0, L_0x1281cc0, C4<1>, C4<1>;
L_0x1282240 .functor NOT 1, v0x1276e50_0, C4<0>, C4<0>, C4<0>;
L_0x1282670 .functor OR 1, L_0x1282240, v0x1276ef0_0, C4<0>, C4<0>;
L_0x1282730 .functor OR 1, L_0x1282670, v0x1276f90_0, C4<0>, C4<0>;
L_0x12829b0 .functor OR 1, L_0x1282730, v0x12770d0_0, C4<0>, C4<0>;
L_0x1282a70 .functor AND 1, L_0x1282130, L_0x12829b0, C4<1>, C4<1>;
L_0x1282d50 .functor OR 1, v0x1276e50_0, v0x1276ef0_0, C4<0>, C4<0>;
L_0x1282dc0 .functor OR 1, L_0x1282d50, v0x1276f90_0, C4<0>, C4<0>;
L_0x1283060 .functor NOT 1, v0x12770d0_0, C4<0>, C4<0>, C4<0>;
L_0x12830d0 .functor OR 1, L_0x1282dc0, L_0x1283060, C4<0>, C4<0>;
L_0x12833d0 .functor AND 1, L_0x1282a70, L_0x12830d0, C4<1>, C4<1>;
L_0x12834e0 .functor NOT 1, v0x1276e50_0, C4<0>, C4<0>, C4<0>;
L_0x1283750 .functor OR 1, L_0x12834e0, v0x1276ef0_0, C4<0>, C4<0>;
L_0x1283810 .functor OR 1, L_0x1283750, v0x1276f90_0, C4<0>, C4<0>;
L_0x1283ae0 .functor NOT 1, v0x12770d0_0, C4<0>, C4<0>, C4<0>;
L_0x1283b50 .functor OR 1, L_0x1283810, L_0x1283ae0, C4<0>, C4<0>;
L_0x1283e80 .functor AND 1, L_0x12833d0, L_0x1283b50, C4<1>, C4<1>;
v0x12777e0_0 .net *"_ivl_0", 0 0, L_0x127dfe0;  1 drivers
v0x12778c0_0 .net *"_ivl_10", 0 0, L_0x127e6a0;  1 drivers
v0x12779a0_0 .net *"_ivl_101", 0 0, L_0x1282130;  1 drivers
v0x1277a70_0 .net *"_ivl_102", 0 0, L_0x1282240;  1 drivers
v0x1277b50_0 .net *"_ivl_104", 0 0, L_0x1282670;  1 drivers
v0x1277c80_0 .net *"_ivl_106", 0 0, L_0x1282730;  1 drivers
v0x1277d60_0 .net *"_ivl_108", 0 0, L_0x12829b0;  1 drivers
v0x1277e40_0 .net *"_ivl_111", 0 0, L_0x1282a70;  1 drivers
v0x1277f00_0 .net *"_ivl_112", 0 0, L_0x1282d50;  1 drivers
v0x1278070_0 .net *"_ivl_114", 0 0, L_0x1282dc0;  1 drivers
v0x1278150_0 .net *"_ivl_116", 0 0, L_0x1283060;  1 drivers
v0x1278230_0 .net *"_ivl_118", 0 0, L_0x12830d0;  1 drivers
v0x1278310_0 .net *"_ivl_12", 0 0, L_0x127e7f0;  1 drivers
v0x12783f0_0 .net *"_ivl_121", 0 0, L_0x12833d0;  1 drivers
v0x12784b0_0 .net *"_ivl_122", 0 0, L_0x12834e0;  1 drivers
v0x1278590_0 .net *"_ivl_124", 0 0, L_0x1283750;  1 drivers
v0x1278670_0 .net *"_ivl_126", 0 0, L_0x1283810;  1 drivers
v0x1278860_0 .net *"_ivl_128", 0 0, L_0x1283ae0;  1 drivers
v0x1278940_0 .net *"_ivl_130", 0 0, L_0x1283b50;  1 drivers
v0x1278a20_0 .net *"_ivl_14", 0 0, L_0x127e970;  1 drivers
v0x1278b00_0 .net *"_ivl_16", 0 0, L_0x127ea80;  1 drivers
v0x1278be0_0 .net *"_ivl_18", 0 0, L_0x127eb40;  1 drivers
v0x1278cc0_0 .net *"_ivl_2", 0 0, L_0x127e070;  1 drivers
v0x1278da0_0 .net *"_ivl_21", 0 0, L_0x127ec60;  1 drivers
v0x1278e60_0 .net *"_ivl_22", 0 0, L_0x127ed20;  1 drivers
v0x1278f40_0 .net *"_ivl_24", 0 0, L_0x127ee00;  1 drivers
v0x1279020_0 .net *"_ivl_26", 0 0, L_0x127eec0;  1 drivers
v0x1279100_0 .net *"_ivl_30", 0 0, L_0x127f0f0;  1 drivers
v0x12791e0_0 .net *"_ivl_32", 0 0, L_0x127f1f0;  1 drivers
v0x12792c0_0 .net *"_ivl_34", 0 0, L_0x127f260;  1 drivers
v0x12793a0_0 .net *"_ivl_36", 0 0, L_0x127f410;  1 drivers
v0x1279480_0 .net *"_ivl_38", 0 0, L_0x127f4d0;  1 drivers
v0x1279560_0 .net *"_ivl_4", 0 0, L_0x127e210;  1 drivers
v0x1279850_0 .net *"_ivl_40", 0 0, L_0x127f5f0;  1 drivers
v0x1279930_0 .net *"_ivl_42", 0 0, L_0x127f6b0;  1 drivers
v0x1279a10_0 .net *"_ivl_44", 0 0, L_0x127f7e0;  1 drivers
v0x1279af0_0 .net *"_ivl_46", 0 0, L_0x127f8f0;  1 drivers
v0x1279bd0_0 .net *"_ivl_48", 0 0, L_0x127fa30;  1 drivers
v0x1279cb0_0 .net *"_ivl_51", 0 0, L_0x127fb40;  1 drivers
v0x1279d70_0 .net *"_ivl_52", 0 0, L_0x127fd30;  1 drivers
v0x1279e50_0 .net *"_ivl_54", 0 0, L_0x127fda0;  1 drivers
v0x1279f30_0 .net *"_ivl_56", 0 0, L_0x127ff00;  1 drivers
v0x127a010_0 .net *"_ivl_58", 0 0, L_0x1280010;  1 drivers
v0x127a0f0_0 .net *"_ivl_6", 0 0, L_0x127e320;  1 drivers
v0x127a1d0_0 .net *"_ivl_60", 0 0, L_0x1280180;  1 drivers
v0x127a2b0_0 .net *"_ivl_62", 0 0, L_0x1280290;  1 drivers
v0x127a390_0 .net *"_ivl_64", 0 0, L_0x1280410;  1 drivers
v0x127a470_0 .net *"_ivl_67", 0 0, L_0x1280520;  1 drivers
v0x127a530_0 .net *"_ivl_68", 0 0, L_0x1280750;  1 drivers
v0x127a610_0 .net *"_ivl_70", 0 0, L_0x12807c0;  1 drivers
v0x127a6f0_0 .net *"_ivl_72", 0 0, L_0x12809b0;  1 drivers
v0x127a7d0_0 .net *"_ivl_74", 0 0, L_0x1280a20;  1 drivers
v0x127a8b0_0 .net *"_ivl_76", 0 0, L_0x1280880;  1 drivers
v0x127a990_0 .net *"_ivl_79", 0 0, L_0x1280940;  1 drivers
v0x127aa50_0 .net *"_ivl_8", 0 0, L_0x127e520;  1 drivers
v0x127ab30_0 .net *"_ivl_80", 0 0, L_0x1280e60;  1 drivers
v0x127ac10_0 .net *"_ivl_82", 0 0, L_0x1280ed0;  1 drivers
v0x127acf0_0 .net *"_ivl_84", 0 0, L_0x12810f0;  1 drivers
v0x127add0_0 .net *"_ivl_86", 0 0, L_0x12811b0;  1 drivers
v0x127aeb0_0 .net *"_ivl_89", 0 0, L_0x12813e0;  1 drivers
v0x127af70_0 .net *"_ivl_90", 0 0, L_0x12814f0;  1 drivers
v0x127b050_0 .net *"_ivl_92", 0 0, L_0x12816e0;  1 drivers
v0x127b130_0 .net *"_ivl_94", 0 0, L_0x12817a0;  1 drivers
v0x127b210_0 .net *"_ivl_96", 0 0, L_0x1281bb0;  1 drivers
v0x127b2f0_0 .net *"_ivl_98", 0 0, L_0x1281cc0;  1 drivers
v0x127b7e0_0 .net "a", 0 0, v0x1276e50_0;  alias, 1 drivers
v0x127b880_0 .net "b", 0 0, v0x1276ef0_0;  alias, 1 drivers
v0x127b970_0 .net "c", 0 0, v0x1276f90_0;  alias, 1 drivers
v0x127ba60_0 .net "d", 0 0, v0x12770d0_0;  alias, 1 drivers
v0x127bb50_0 .net "out_pos", 0 0, L_0x1283e80;  alias, 1 drivers
v0x127bc10_0 .net "out_sop", 0 0, L_0x127ed90;  alias, 1 drivers
S_0x127bd90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1228090;
 .timescale -12 -12;
E_0x120e9f0 .event anyedge, v0x127cb80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x127cb80_0;
    %nor/r;
    %assign/vec4 v0x127cb80_0, 0;
    %wait E_0x120e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1276320;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12771c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1277260_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1276320;
T_4 ;
    %wait E_0x1226870;
    %load/vec4 v0x1277300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12771c0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1276320;
T_5 ;
    %wait E_0x1226710;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12770d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276ef0_0, 0;
    %assign/vec4 v0x1276e50_0, 0;
    %wait E_0x1226710;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12770d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276ef0_0, 0;
    %assign/vec4 v0x1276e50_0, 0;
    %wait E_0x1226710;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12770d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276ef0_0, 0;
    %assign/vec4 v0x1276e50_0, 0;
    %wait E_0x1226710;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12770d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276ef0_0, 0;
    %assign/vec4 v0x1276e50_0, 0;
    %wait E_0x1226710;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12770d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276ef0_0, 0;
    %assign/vec4 v0x1276e50_0, 0;
    %wait E_0x1226710;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12770d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276ef0_0, 0;
    %assign/vec4 v0x1276e50_0, 0;
    %wait E_0x1226710;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12770d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276ef0_0, 0;
    %assign/vec4 v0x1276e50_0, 0;
    %wait E_0x1226710;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12770d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276ef0_0, 0;
    %assign/vec4 v0x1276e50_0, 0;
    %wait E_0x1226710;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12770d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276ef0_0, 0;
    %assign/vec4 v0x1276e50_0, 0;
    %wait E_0x1226710;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12770d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276ef0_0, 0;
    %assign/vec4 v0x1276e50_0, 0;
    %wait E_0x1226710;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12770d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276ef0_0, 0;
    %assign/vec4 v0x1276e50_0, 0;
    %wait E_0x1226710;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x12770d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276ef0_0, 0;
    %assign/vec4 v0x1276e50_0, 0;
    %wait E_0x1226710;
    %load/vec4 v0x12771c0_0;
    %store/vec4 v0x1277260_0, 0, 1;
    %fork t_1, S_0x1276650;
    %jmp t_0;
    .scope S_0x1276650;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1276890_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1276890_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1226710;
    %load/vec4 v0x1276890_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12770d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276ef0_0, 0;
    %assign/vec4 v0x1276e50_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1276890_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1276890_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1276320;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1226870;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x12770d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276f90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1276ef0_0, 0;
    %assign/vec4 v0x1276e50_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x12771c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1277260_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1228090;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127c720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127cb80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1228090;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x127c720_0;
    %inv;
    %store/vec4 v0x127c720_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1228090;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1277030_0, v0x127ccf0_0, v0x127c540_0, v0x127c5e0_0, v0x127c680_0, v0x127c7c0_0, v0x127ca40_0, v0x127c9a0_0, v0x127c900_0, v0x127c860_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1228090;
T_9 ;
    %load/vec4 v0x127cae0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x127cae0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x127cae0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x127cae0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x127cae0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x127cae0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x127cae0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x127cae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x127cae0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x127cae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1228090;
T_10 ;
    %wait E_0x1226870;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x127cae0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127cae0_0, 4, 32;
    %load/vec4 v0x127cc20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x127cae0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127cae0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x127cae0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127cae0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x127ca40_0;
    %load/vec4 v0x127ca40_0;
    %load/vec4 v0x127c9a0_0;
    %xor;
    %load/vec4 v0x127ca40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x127cae0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127cae0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x127cae0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127cae0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x127c900_0;
    %load/vec4 v0x127c900_0;
    %load/vec4 v0x127c860_0;
    %xor;
    %load/vec4 v0x127c900_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x127cae0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127cae0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x127cae0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x127cae0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter8/response4/top_module.sv";
