<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/github.com-1ecc6299db9ec823/cranelift-codegen-0.69.0/src/isa/x86/binemit.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>binemit.rs - source</title><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../../storage.js"></script><script src="../../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../../cranelift_codegen/index.html'><div class='logo-container rust-logo'><img src='../../../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../../../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" class="help-button">?</button>
                <a id="settings-menu" href="../../../../settings.html"><img src="../../../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
<span id="563">563</span>
<span id="564">564</span>
<span id="565">565</span>
<span id="566">566</span>
<span id="567">567</span>
<span id="568">568</span>
<span id="569">569</span>
<span id="570">570</span>
<span id="571">571</span>
<span id="572">572</span>
<span id="573">573</span>
<span id="574">574</span>
<span id="575">575</span>
<span id="576">576</span>
</pre><div class="example-wrap"><pre class="rust ">
<span class="doccomment">//! Emitting binary x86 machine code.</span>

<span class="kw">use</span> <span class="kw">super</span><span class="ident">::enc_tables</span>::{<span class="ident">needs_offset</span>, <span class="ident">needs_sib_byte</span>};
<span class="kw">use</span> <span class="kw">super</span><span class="ident">::registers::RU</span>;
<span class="kw">use</span> <span class="kw">crate</span><span class="ident">::binemit</span>::{<span class="ident">bad_encoding</span>, <span class="ident">CodeSink</span>, <span class="ident">Reloc</span>};
<span class="kw">use</span> <span class="kw">crate</span><span class="ident">::ir::condcodes</span>::{<span class="ident">CondCode</span>, <span class="ident">FloatCC</span>, <span class="ident">IntCC</span>};
<span class="kw">use</span> <span class="kw">crate</span><span class="ident">::ir</span>::{
    <span class="ident">Block</span>, <span class="ident">Constant</span>, <span class="ident">ExternalName</span>, <span class="ident">Function</span>, <span class="ident">Inst</span>, <span class="ident">InstructionData</span>, <span class="ident">JumpTable</span>, <span class="ident">LibCall</span>, <span class="ident">Opcode</span>,
    <span class="ident">TrapCode</span>,
};
<span class="kw">use</span> <span class="kw">crate</span><span class="ident">::isa</span>::{<span class="ident">RegUnit</span>, <span class="ident">StackBase</span>, <span class="ident">StackBaseMask</span>, <span class="ident">StackRef</span>, <span class="ident">TargetIsa</span>};
<span class="kw">use</span> <span class="kw">crate</span><span class="ident">::regalloc::RegDiversions</span>;
<span class="kw">use</span> <span class="ident">cranelift_codegen_shared::isa::x86::EncodingBits</span>;

<span class="macro">include!</span>(<span class="macro">concat!</span>(<span class="macro">env!</span>(<span class="string">&quot;OUT_DIR&quot;</span>), <span class="string">&quot;/binemit-x86.rs&quot;</span>));

<span class="comment">// Convert a stack base to the corresponding register.</span>
<span class="kw">fn</span> <span class="ident">stk_base</span>(<span class="ident">base</span>: <span class="ident">StackBase</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">RegUnit</span> {
    <span class="kw">let</span> <span class="ident">ru</span> <span class="op">=</span> <span class="kw">match</span> <span class="ident">base</span> {
        <span class="ident">StackBase::SP</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">RU::rsp</span>,
        <span class="ident">StackBase::FP</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">RU::rbp</span>,
        <span class="ident">StackBase::Zone</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">unimplemented!</span>(),
    };
    <span class="ident">ru</span> <span class="kw">as</span> <span class="ident">RegUnit</span>
}

<span class="comment">// Mandatory prefix bytes for Mp* opcodes.</span>
<span class="kw">const</span> <span class="ident">PREFIX</span>: [<span class="ident">u8</span>; <span class="number">3</span>] <span class="op">=</span> [<span class="number">0x66</span>, <span class="number">0xf3</span>, <span class="number">0xf2</span>];

<span class="comment">// Second byte for three-byte opcodes for mm=0b10 and mm=0b11.</span>
<span class="kw">const</span> <span class="ident">OP3_BYTE2</span>: [<span class="ident">u8</span>; <span class="number">2</span>] <span class="op">=</span> [<span class="number">0x38</span>, <span class="number">0x3a</span>];

<span class="comment">// A REX prefix with no bits set: 0b0100WRXB.</span>
<span class="kw">const</span> <span class="ident">BASE_REX</span>: <span class="ident">u8</span> <span class="op">=</span> <span class="number">0b0100_0000</span>;

<span class="comment">// Create a single-register REX prefix, setting the B bit to bit 3 of the register.</span>
<span class="comment">// This is used for instructions that encode a register in the low 3 bits of the opcode and for</span>
<span class="comment">// instructions that use the ModR/M `reg` field for something else.</span>
<span class="kw">fn</span> <span class="ident">rex1</span>(<span class="ident">reg_b</span>: <span class="ident">RegUnit</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="kw">let</span> <span class="ident">b</span> <span class="op">=</span> ((<span class="ident">reg_b</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>) <span class="kw">as</span> <span class="ident">u8</span>;
    <span class="ident">BASE_REX</span> <span class="op">|</span> <span class="ident">b</span>
}

<span class="comment">// Create a dual-register REX prefix, setting:</span>
<span class="comment">//</span>
<span class="comment">// REX.B = bit 3 of r/m register, or SIB base register when a SIB byte is present.</span>
<span class="comment">// REX.R = bit 3 of reg register.</span>
<span class="kw">fn</span> <span class="ident">rex2</span>(<span class="ident">rm</span>: <span class="ident">RegUnit</span>, <span class="ident">reg</span>: <span class="ident">RegUnit</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="kw">let</span> <span class="ident">b</span> <span class="op">=</span> ((<span class="ident">rm</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>) <span class="kw">as</span> <span class="ident">u8</span>;
    <span class="kw">let</span> <span class="ident">r</span> <span class="op">=</span> ((<span class="ident">reg</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>) <span class="kw">as</span> <span class="ident">u8</span>;
    <span class="ident">BASE_REX</span> <span class="op">|</span> <span class="ident">b</span> <span class="op">|</span> (<span class="ident">r</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">2</span>)
}

<span class="comment">// Create a three-register REX prefix, setting:</span>
<span class="comment">//</span>
<span class="comment">// REX.B = bit 3 of r/m register, or SIB base register when a SIB byte is present.</span>
<span class="comment">// REX.R = bit 3 of reg register.</span>
<span class="comment">// REX.X = bit 3 of SIB index register.</span>
<span class="kw">fn</span> <span class="ident">rex3</span>(<span class="ident">rm</span>: <span class="ident">RegUnit</span>, <span class="ident">reg</span>: <span class="ident">RegUnit</span>, <span class="ident">index</span>: <span class="ident">RegUnit</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="kw">let</span> <span class="ident">b</span> <span class="op">=</span> ((<span class="ident">rm</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>) <span class="kw">as</span> <span class="ident">u8</span>;
    <span class="kw">let</span> <span class="ident">r</span> <span class="op">=</span> ((<span class="ident">reg</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>) <span class="kw">as</span> <span class="ident">u8</span>;
    <span class="kw">let</span> <span class="ident">x</span> <span class="op">=</span> ((<span class="ident">index</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>) <span class="kw">as</span> <span class="ident">u8</span>;
    <span class="ident">BASE_REX</span> <span class="op">|</span> <span class="ident">b</span> <span class="op">|</span> (<span class="ident">x</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>) <span class="op">|</span> (<span class="ident">r</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">2</span>)
}

<span class="doccomment">/// Encode the RXBR&#39; bits of the EVEX P0 byte. For an explanation of these bits, see section 2.6.1</span>
<span class="doccomment">/// in the Intel Software Development Manual, volume 2A. These bits can be used by different</span>
<span class="doccomment">/// addressing modes (see section 2.6.2), requiring different `vex*` functions than this one.</span>
<span class="kw">fn</span> <span class="ident">evex2</span>(<span class="ident">rm</span>: <span class="ident">RegUnit</span>, <span class="ident">reg</span>: <span class="ident">RegUnit</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
    <span class="kw">let</span> <span class="ident">b</span> <span class="op">=</span> (<span class="op">!</span>(<span class="ident">rm</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>) <span class="kw">as</span> <span class="ident">u8</span>;
    <span class="kw">let</span> <span class="ident">x</span> <span class="op">=</span> (<span class="op">!</span>(<span class="ident">rm</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">4</span>) <span class="op">&amp;</span> <span class="number">1</span>) <span class="kw">as</span> <span class="ident">u8</span>;
    <span class="kw">let</span> <span class="ident">r</span> <span class="op">=</span> (<span class="op">!</span>(<span class="ident">reg</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">3</span>) <span class="op">&amp;</span> <span class="number">1</span>) <span class="kw">as</span> <span class="ident">u8</span>;
    <span class="kw">let</span> <span class="ident">r_</span> <span class="op">=</span> (<span class="op">!</span>(<span class="ident">reg</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">4</span>) <span class="op">&amp;</span> <span class="number">1</span>) <span class="kw">as</span> <span class="ident">u8</span>;
    <span class="number">0x00</span> <span class="op">|</span> <span class="ident">r_</span> <span class="op">|</span> (<span class="ident">b</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>) <span class="op">|</span> (<span class="ident">x</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">2</span>) <span class="op">|</span> (<span class="ident">r</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>)
}

<span class="doccomment">/// Determines whether a REX prefix should be emitted. A REX byte always has 0100 in bits 7:4; bits</span>
<span class="doccomment">/// 3:0 correspond to WRXB. W allows certain instructions to declare a 64-bit operand size; because</span>
<span class="doccomment">/// [needs_rex] is only used by [infer_rex] and we prevent [infer_rex] from using [w] in</span>
<span class="doccomment">/// [Template::build], we do not need to check again whether [w] forces an inferred REX prefix--it</span>
<span class="doccomment">/// always does and should be encoded like `.rex().w()`. The RXB are extension of ModR/M or SIB</span>
<span class="doccomment">/// fields; see section 2.2.1.2 in the Intel Software Development Manual.</span>
<span class="attribute">#[<span class="ident">inline</span>]</span>
<span class="kw">fn</span> <span class="ident">needs_rex</span>(<span class="ident">rex</span>: <span class="ident">u8</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">bool</span> {
    <span class="ident">rex</span> <span class="op">!</span><span class="op">=</span> <span class="ident">BASE_REX</span>
}

<span class="comment">// Emit a REX prefix.</span>
<span class="comment">//</span>
<span class="comment">// The R, X, and B bits are computed from registers using the functions above. The W bit is</span>
<span class="comment">// extracted from `bits`.</span>
<span class="kw">fn</span> <span class="ident">rex_prefix</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">bits</span>: <span class="ident">u16</span>, <span class="ident">rex</span>: <span class="ident">u8</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="macro">debug_assert_eq!</span>(<span class="ident">rex</span> <span class="op">&amp;</span> <span class="number">0xf8</span>, <span class="ident">BASE_REX</span>);
    <span class="kw">let</span> <span class="ident">w</span> <span class="op">=</span> <span class="ident">EncodingBits::from</span>(<span class="ident">bits</span>).<span class="ident">rex_w</span>();
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">rex</span> <span class="op">|</span> (<span class="ident">w</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>));
}

<span class="comment">// Emit a single-byte opcode with no REX prefix.</span>
<span class="kw">fn</span> <span class="ident">put_op1</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">bits</span>: <span class="ident">u16</span>, <span class="ident">rex</span>: <span class="ident">u8</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="macro">debug_assert_eq!</span>(<span class="ident">bits</span> <span class="op">&amp;</span> <span class="number">0x8f00</span>, <span class="number">0</span>, <span class="string">&quot;Invalid encoding bits for Op1*&quot;</span>);
    <span class="macro">debug_assert_eq!</span>(<span class="ident">rex</span>, <span class="ident">BASE_REX</span>, <span class="string">&quot;Invalid registers for REX-less Op1 encoding&quot;</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">bits</span> <span class="kw">as</span> <span class="ident">u8</span>);
}

<span class="comment">// Emit a single-byte opcode with REX prefix.</span>
<span class="kw">fn</span> <span class="ident">put_rexop1</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">bits</span>: <span class="ident">u16</span>, <span class="ident">rex</span>: <span class="ident">u8</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="macro">debug_assert_eq!</span>(<span class="ident">bits</span> <span class="op">&amp;</span> <span class="number">0x0f00</span>, <span class="number">0</span>, <span class="string">&quot;Invalid encoding bits for RexOp1*&quot;</span>);
    <span class="ident">rex_prefix</span>(<span class="ident">bits</span>, <span class="ident">rex</span>, <span class="ident">sink</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">bits</span> <span class="kw">as</span> <span class="ident">u8</span>);
}

<span class="doccomment">/// Emit a single-byte opcode with inferred REX prefix.</span>
<span class="kw">fn</span> <span class="ident">put_dynrexop1</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">bits</span>: <span class="ident">u16</span>, <span class="ident">rex</span>: <span class="ident">u8</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="macro">debug_assert_eq!</span>(<span class="ident">bits</span> <span class="op">&amp;</span> <span class="number">0x0f00</span>, <span class="number">0</span>, <span class="string">&quot;Invalid encoding bits for DynRexOp1*&quot;</span>);
    <span class="kw">if</span> <span class="ident">needs_rex</span>(<span class="ident">rex</span>) {
        <span class="ident">rex_prefix</span>(<span class="ident">bits</span>, <span class="ident">rex</span>, <span class="ident">sink</span>);
    }
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">bits</span> <span class="kw">as</span> <span class="ident">u8</span>);
}

<span class="comment">// Emit two-byte opcode: 0F XX</span>
<span class="kw">fn</span> <span class="ident">put_op2</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">bits</span>: <span class="ident">u16</span>, <span class="ident">rex</span>: <span class="ident">u8</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="macro">debug_assert_eq!</span>(<span class="ident">bits</span> <span class="op">&amp;</span> <span class="number">0x8f00</span>, <span class="number">0x0400</span>, <span class="string">&quot;Invalid encoding bits for Op2*&quot;</span>);
    <span class="macro">debug_assert_eq!</span>(<span class="ident">rex</span>, <span class="ident">BASE_REX</span>, <span class="string">&quot;Invalid registers for REX-less Op2 encoding&quot;</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x0f</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">bits</span> <span class="kw">as</span> <span class="ident">u8</span>);
}

<span class="comment">// Emit two-byte opcode: 0F XX with REX prefix.</span>
<span class="kw">fn</span> <span class="ident">put_rexop2</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">bits</span>: <span class="ident">u16</span>, <span class="ident">rex</span>: <span class="ident">u8</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="macro">debug_assert_eq!</span>(<span class="ident">bits</span> <span class="op">&amp;</span> <span class="number">0x0f00</span>, <span class="number">0x0400</span>, <span class="string">&quot;Invalid encoding bits for RexOp2*&quot;</span>);
    <span class="ident">rex_prefix</span>(<span class="ident">bits</span>, <span class="ident">rex</span>, <span class="ident">sink</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x0f</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">bits</span> <span class="kw">as</span> <span class="ident">u8</span>);
}

<span class="doccomment">/// Emit two-byte opcode: 0F XX with inferred REX prefix.</span>
<span class="kw">fn</span> <span class="ident">put_dynrexop2</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">bits</span>: <span class="ident">u16</span>, <span class="ident">rex</span>: <span class="ident">u8</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="macro">debug_assert_eq!</span>(
        <span class="ident">bits</span> <span class="op">&amp;</span> <span class="number">0x0f00</span>,
        <span class="number">0x0400</span>,
        <span class="string">&quot;Invalid encoding bits for DynRexOp2*&quot;</span>
    );
    <span class="kw">if</span> <span class="ident">needs_rex</span>(<span class="ident">rex</span>) {
        <span class="ident">rex_prefix</span>(<span class="ident">bits</span>, <span class="ident">rex</span>, <span class="ident">sink</span>);
    }
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x0f</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">bits</span> <span class="kw">as</span> <span class="ident">u8</span>);
}

<span class="comment">// Emit single-byte opcode with mandatory prefix.</span>
<span class="kw">fn</span> <span class="ident">put_mp1</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">bits</span>: <span class="ident">u16</span>, <span class="ident">rex</span>: <span class="ident">u8</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="macro">debug_assert_eq!</span>(<span class="ident">bits</span> <span class="op">&amp;</span> <span class="number">0x8c00</span>, <span class="number">0</span>, <span class="string">&quot;Invalid encoding bits for Mp1*&quot;</span>);
    <span class="kw">let</span> <span class="ident">enc</span> <span class="op">=</span> <span class="ident">EncodingBits::from</span>(<span class="ident">bits</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">PREFIX</span>[(<span class="ident">enc</span>.<span class="ident">pp</span>() <span class="op">-</span> <span class="number">1</span>) <span class="kw">as</span> <span class="ident">usize</span>]);
    <span class="macro">debug_assert_eq!</span>(<span class="ident">rex</span>, <span class="ident">BASE_REX</span>, <span class="string">&quot;Invalid registers for REX-less Mp1 encoding&quot;</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">bits</span> <span class="kw">as</span> <span class="ident">u8</span>);
}

<span class="comment">// Emit single-byte opcode with mandatory prefix and REX.</span>
<span class="kw">fn</span> <span class="ident">put_rexmp1</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">bits</span>: <span class="ident">u16</span>, <span class="ident">rex</span>: <span class="ident">u8</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="macro">debug_assert_eq!</span>(<span class="ident">bits</span> <span class="op">&amp;</span> <span class="number">0x0c00</span>, <span class="number">0</span>, <span class="string">&quot;Invalid encoding bits for RexMp1*&quot;</span>);
    <span class="kw">let</span> <span class="ident">enc</span> <span class="op">=</span> <span class="ident">EncodingBits::from</span>(<span class="ident">bits</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">PREFIX</span>[(<span class="ident">enc</span>.<span class="ident">pp</span>() <span class="op">-</span> <span class="number">1</span>) <span class="kw">as</span> <span class="ident">usize</span>]);
    <span class="ident">rex_prefix</span>(<span class="ident">bits</span>, <span class="ident">rex</span>, <span class="ident">sink</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">bits</span> <span class="kw">as</span> <span class="ident">u8</span>);
}

<span class="comment">// Emit two-byte opcode (0F XX) with mandatory prefix.</span>
<span class="kw">fn</span> <span class="ident">put_mp2</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">bits</span>: <span class="ident">u16</span>, <span class="ident">rex</span>: <span class="ident">u8</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="macro">debug_assert_eq!</span>(<span class="ident">bits</span> <span class="op">&amp;</span> <span class="number">0x8c00</span>, <span class="number">0x0400</span>, <span class="string">&quot;Invalid encoding bits for Mp2*&quot;</span>);
    <span class="kw">let</span> <span class="ident">enc</span> <span class="op">=</span> <span class="ident">EncodingBits::from</span>(<span class="ident">bits</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">PREFIX</span>[(<span class="ident">enc</span>.<span class="ident">pp</span>() <span class="op">-</span> <span class="number">1</span>) <span class="kw">as</span> <span class="ident">usize</span>]);
    <span class="macro">debug_assert_eq!</span>(<span class="ident">rex</span>, <span class="ident">BASE_REX</span>, <span class="string">&quot;Invalid registers for REX-less Mp2 encoding&quot;</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x0f</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">bits</span> <span class="kw">as</span> <span class="ident">u8</span>);
}

<span class="comment">// Emit two-byte opcode (0F XX) with mandatory prefix and REX.</span>
<span class="kw">fn</span> <span class="ident">put_rexmp2</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">bits</span>: <span class="ident">u16</span>, <span class="ident">rex</span>: <span class="ident">u8</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="macro">debug_assert_eq!</span>(<span class="ident">bits</span> <span class="op">&amp;</span> <span class="number">0x0c00</span>, <span class="number">0x0400</span>, <span class="string">&quot;Invalid encoding bits for RexMp2*&quot;</span>);
    <span class="kw">let</span> <span class="ident">enc</span> <span class="op">=</span> <span class="ident">EncodingBits::from</span>(<span class="ident">bits</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">PREFIX</span>[(<span class="ident">enc</span>.<span class="ident">pp</span>() <span class="op">-</span> <span class="number">1</span>) <span class="kw">as</span> <span class="ident">usize</span>]);
    <span class="ident">rex_prefix</span>(<span class="ident">bits</span>, <span class="ident">rex</span>, <span class="ident">sink</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x0f</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">bits</span> <span class="kw">as</span> <span class="ident">u8</span>);
}

<span class="doccomment">/// Emit two-byte opcode (0F XX) with mandatory prefix and inferred REX.</span>
<span class="kw">fn</span> <span class="ident">put_dynrexmp2</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">bits</span>: <span class="ident">u16</span>, <span class="ident">rex</span>: <span class="ident">u8</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="macro">debug_assert_eq!</span>(
        <span class="ident">bits</span> <span class="op">&amp;</span> <span class="number">0x0c00</span>,
        <span class="number">0x0400</span>,
        <span class="string">&quot;Invalid encoding bits for DynRexMp2*&quot;</span>
    );
    <span class="kw">let</span> <span class="ident">enc</span> <span class="op">=</span> <span class="ident">EncodingBits::from</span>(<span class="ident">bits</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">PREFIX</span>[(<span class="ident">enc</span>.<span class="ident">pp</span>() <span class="op">-</span> <span class="number">1</span>) <span class="kw">as</span> <span class="ident">usize</span>]);
    <span class="kw">if</span> <span class="ident">needs_rex</span>(<span class="ident">rex</span>) {
        <span class="ident">rex_prefix</span>(<span class="ident">bits</span>, <span class="ident">rex</span>, <span class="ident">sink</span>);
    }
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x0f</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">bits</span> <span class="kw">as</span> <span class="ident">u8</span>);
}

<span class="doccomment">/// Emit three-byte opcode (0F 3[8A] XX) with mandatory prefix.</span>
<span class="kw">fn</span> <span class="ident">put_mp3</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">bits</span>: <span class="ident">u16</span>, <span class="ident">rex</span>: <span class="ident">u8</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="macro">debug_assert_eq!</span>(<span class="ident">bits</span> <span class="op">&amp;</span> <span class="number">0x8800</span>, <span class="number">0x0800</span>, <span class="string">&quot;Invalid encoding bits for Mp3*&quot;</span>);
    <span class="macro">debug_assert_eq!</span>(<span class="ident">rex</span>, <span class="ident">BASE_REX</span>, <span class="string">&quot;Invalid registers for REX-less Mp3 encoding&quot;</span>);
    <span class="kw">let</span> <span class="ident">enc</span> <span class="op">=</span> <span class="ident">EncodingBits::from</span>(<span class="ident">bits</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">PREFIX</span>[(<span class="ident">enc</span>.<span class="ident">pp</span>() <span class="op">-</span> <span class="number">1</span>) <span class="kw">as</span> <span class="ident">usize</span>]);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x0f</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">OP3_BYTE2</span>[(<span class="ident">enc</span>.<span class="ident">mm</span>() <span class="op">-</span> <span class="number">2</span>) <span class="kw">as</span> <span class="ident">usize</span>]);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">bits</span> <span class="kw">as</span> <span class="ident">u8</span>);
}

<span class="doccomment">/// Emit three-byte opcode (0F 3[8A] XX) with mandatory prefix and REX</span>
<span class="kw">fn</span> <span class="ident">put_rexmp3</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">bits</span>: <span class="ident">u16</span>, <span class="ident">rex</span>: <span class="ident">u8</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="macro">debug_assert_eq!</span>(<span class="ident">bits</span> <span class="op">&amp;</span> <span class="number">0x0800</span>, <span class="number">0x0800</span>, <span class="string">&quot;Invalid encoding bits for RexMp3*&quot;</span>);
    <span class="kw">let</span> <span class="ident">enc</span> <span class="op">=</span> <span class="ident">EncodingBits::from</span>(<span class="ident">bits</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">PREFIX</span>[(<span class="ident">enc</span>.<span class="ident">pp</span>() <span class="op">-</span> <span class="number">1</span>) <span class="kw">as</span> <span class="ident">usize</span>]);
    <span class="ident">rex_prefix</span>(<span class="ident">bits</span>, <span class="ident">rex</span>, <span class="ident">sink</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x0f</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">OP3_BYTE2</span>[(<span class="ident">enc</span>.<span class="ident">mm</span>() <span class="op">-</span> <span class="number">2</span>) <span class="kw">as</span> <span class="ident">usize</span>]);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">bits</span> <span class="kw">as</span> <span class="ident">u8</span>);
}

<span class="doccomment">/// Emit three-byte opcode (0F 3[8A] XX) with mandatory prefix and an inferred REX prefix.</span>
<span class="kw">fn</span> <span class="ident">put_dynrexmp3</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">bits</span>: <span class="ident">u16</span>, <span class="ident">rex</span>: <span class="ident">u8</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="macro">debug_assert_eq!</span>(
        <span class="ident">bits</span> <span class="op">&amp;</span> <span class="number">0x0800</span>,
        <span class="number">0x0800</span>,
        <span class="string">&quot;Invalid encoding bits for DynRexMp3*&quot;</span>
    );
    <span class="kw">let</span> <span class="ident">enc</span> <span class="op">=</span> <span class="ident">EncodingBits::from</span>(<span class="ident">bits</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">PREFIX</span>[(<span class="ident">enc</span>.<span class="ident">pp</span>() <span class="op">-</span> <span class="number">1</span>) <span class="kw">as</span> <span class="ident">usize</span>]);
    <span class="kw">if</span> <span class="ident">needs_rex</span>(<span class="ident">rex</span>) {
        <span class="ident">rex_prefix</span>(<span class="ident">bits</span>, <span class="ident">rex</span>, <span class="ident">sink</span>);
    }
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x0f</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">OP3_BYTE2</span>[(<span class="ident">enc</span>.<span class="ident">mm</span>() <span class="op">-</span> <span class="number">2</span>) <span class="kw">as</span> <span class="ident">usize</span>]);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">bits</span> <span class="kw">as</span> <span class="ident">u8</span>);
}

<span class="doccomment">/// Defines the EVEX context for the `L&#39;`, `L`, and `b` bits (bits 6:4 of EVEX P2 byte). Table 2-36 in</span>
<span class="doccomment">/// section 2.6.10 (Intel Software Development Manual, volume 2A) describes how these bits can be</span>
<span class="doccomment">/// used together for certain classes of instructions; i.e., special care should be taken to ensure</span>
<span class="doccomment">/// that instructions use an applicable correct `EvexContext`. Table 2-39 contains cases where</span>
<span class="doccomment">/// opcodes can result in an #UD.</span>
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">dead_code</span>)]</span>
<span class="kw">enum</span> <span class="ident">EvexContext</span> {
    <span class="ident">RoundingRegToRegFP</span> {
        <span class="ident">rc</span>: <span class="ident">EvexRoundingControl</span>,
    },
    <span class="ident">NoRoundingFP</span> {
        <span class="ident">sae</span>: <span class="ident">bool</span>,
        <span class="ident">length</span>: <span class="ident">EvexVectorLength</span>,
    },
    <span class="ident">MemoryOp</span> {
        <span class="ident">broadcast</span>: <span class="ident">bool</span>,
        <span class="ident">length</span>: <span class="ident">EvexVectorLength</span>,
    },
    <span class="ident">Other</span> {
        <span class="ident">length</span>: <span class="ident">EvexVectorLength</span>,
    },
}

<span class="kw">impl</span> <span class="ident">EvexContext</span> {
    <span class="doccomment">/// Encode the `L&#39;`, `L`, and `b` bits (bits 6:4 of EVEX P2 byte) for merging with the P2 byte.</span>
    <span class="kw">fn</span> <span class="ident">bits</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
        <span class="kw">match</span> <span class="self">self</span> {
            <span class="self">Self</span><span class="ident">::RoundingRegToRegFP</span> { <span class="ident">rc</span> } <span class="op">=</span><span class="op">&gt;</span> <span class="number">0b001</span> <span class="op">|</span> <span class="ident">rc</span>.<span class="ident">bits</span>() <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>,
            <span class="self">Self</span><span class="ident">::NoRoundingFP</span> { <span class="ident">sae</span>, <span class="ident">length</span> } <span class="op">=</span><span class="op">&gt;</span> (<span class="kw-2">*</span><span class="ident">sae</span> <span class="kw">as</span> <span class="ident">u8</span>) <span class="op">|</span> <span class="ident">length</span>.<span class="ident">bits</span>() <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>,
            <span class="self">Self</span><span class="ident">::MemoryOp</span> { <span class="ident">broadcast</span>, <span class="ident">length</span> } <span class="op">=</span><span class="op">&gt;</span> (<span class="kw-2">*</span><span class="ident">broadcast</span> <span class="kw">as</span> <span class="ident">u8</span>) <span class="op">|</span> <span class="ident">length</span>.<span class="ident">bits</span>() <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>,
            <span class="self">Self</span><span class="ident">::Other</span> { <span class="ident">length</span> } <span class="op">=</span><span class="op">&gt;</span> <span class="ident">length</span>.<span class="ident">bits</span>() <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>,
        }
    }
}

<span class="doccomment">/// The EVEX format allows choosing a vector length in the `L&#39;` and `L` bits; see `EvexContext`.</span>
<span class="kw">enum</span> <span class="ident">EvexVectorLength</span> {
    <span class="ident">V128</span>,
    <span class="ident">V256</span>,
    <span class="ident">V512</span>,
}

<span class="kw">impl</span> <span class="ident">EvexVectorLength</span> {
    <span class="doccomment">/// Encode the `L&#39;` and `L` bits for merging with the P2 byte.</span>
    <span class="kw">fn</span> <span class="ident">bits</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
        <span class="kw">match</span> <span class="self">self</span> {
            <span class="self">Self</span><span class="ident">::V128</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">0b00</span>,
            <span class="self">Self</span><span class="ident">::V256</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">0b01</span>,
            <span class="self">Self</span><span class="ident">::V512</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">0b10</span>,
            <span class="comment">// 0b11 is reserved (#UD).</span>
        }
    }
}

<span class="doccomment">/// The EVEX format allows defining rounding control in the `L&#39;` and `L` bits; see `EvexContext`.</span>
<span class="kw">enum</span> <span class="ident">EvexRoundingControl</span> {
    <span class="ident">RNE</span>,
    <span class="ident">RD</span>,
    <span class="ident">RU</span>,
    <span class="ident">RZ</span>,
}

<span class="kw">impl</span> <span class="ident">EvexRoundingControl</span> {
    <span class="doccomment">/// Encode the `L&#39;` and `L` bits for merging with the P2 byte.</span>
    <span class="kw">fn</span> <span class="ident">bits</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
        <span class="kw">match</span> <span class="self">self</span> {
            <span class="self">Self</span><span class="ident">::RNE</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">0b00</span>,
            <span class="self">Self</span><span class="ident">::RD</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">0b01</span>,
            <span class="self">Self</span><span class="ident">::RU</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">0b10</span>,
            <span class="self">Self</span><span class="ident">::RZ</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">0b11</span>,
        }
    }
}

<span class="doccomment">/// Defines the EVEX masking behavior; masking support is described in section 2.6.4 of the Intel</span>
<span class="doccomment">/// Software Development Manual, volume 2A.</span>
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">dead_code</span>)]</span>
<span class="kw">enum</span> <span class="ident">EvexMasking</span> {
    <span class="prelude-val">None</span>,
    <span class="ident">Merging</span> { <span class="ident">k</span>: <span class="ident">u8</span> },
    <span class="ident">Zeroing</span> { <span class="ident">k</span>: <span class="ident">u8</span> },
}

<span class="kw">impl</span> <span class="ident">EvexMasking</span> {
    <span class="doccomment">/// Encode the `z` bit for merging with the P2 byte.</span>
    <span class="kw">fn</span> <span class="ident">z_bit</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
        <span class="kw">match</span> <span class="self">self</span> {
            <span class="self">Self</span><span class="ident">::None</span> <span class="op">|</span> <span class="self">Self</span><span class="ident">::Merging</span> { .. } <span class="op">=</span><span class="op">&gt;</span> <span class="number">0</span>,
            <span class="self">Self</span><span class="ident">::Zeroing</span> { .. } <span class="op">=</span><span class="op">&gt;</span> <span class="number">1</span>,
        }
    }

    <span class="doccomment">/// Encode the `aaa` bits for merging with the P2 byte.</span>
    <span class="kw">fn</span> <span class="ident">aaa_bits</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u8</span> {
        <span class="kw">match</span> <span class="self">self</span> {
            <span class="self">Self</span><span class="ident">::None</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">0b000</span>,
            <span class="self">Self</span><span class="ident">::Merging</span> { <span class="ident">k</span> } <span class="op">|</span> <span class="self">Self</span><span class="ident">::Zeroing</span> { <span class="ident">k</span> } <span class="op">=</span><span class="op">&gt;</span> {
                <span class="macro">debug_assert!</span>(<span class="kw-2">*</span><span class="ident">k</span> <span class="op">&lt;</span><span class="op">=</span> <span class="number">7</span>);
                <span class="kw-2">*</span><span class="ident">k</span>
            }
        }
    }
}

<span class="doccomment">/// Encode an EVEX prefix, including the instruction opcode. To match the current recipe</span>
<span class="doccomment">/// convention, the ModR/M byte is written separately in the recipe. This EVEX encoding function</span>
<span class="doccomment">/// only encodes the `reg` (operand 1), `vvvv` (operand 2), `rm` (operand 3) form; other forms are</span>
<span class="doccomment">/// possible (see section 2.6.2, Intel Software Development Manual, volume 2A), requiring</span>
<span class="doccomment">/// refactoring of this function or separate functions for each form (e.g. as for the REX prefix).</span>
<span class="kw">fn</span> <span class="ident">put_evex</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(
    <span class="ident">bits</span>: <span class="ident">u16</span>,
    <span class="ident">reg</span>: <span class="ident">RegUnit</span>,
    <span class="ident">vvvvv</span>: <span class="ident">RegUnit</span>,
    <span class="ident">rm</span>: <span class="ident">RegUnit</span>,
    <span class="ident">context</span>: <span class="ident">EvexContext</span>,
    <span class="ident">masking</span>: <span class="ident">EvexMasking</span>,
    <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>,
) {
    <span class="kw">let</span> <span class="ident">enc</span> <span class="op">=</span> <span class="ident">EncodingBits::from</span>(<span class="ident">bits</span>);

    <span class="comment">// EVEX prefix.</span>
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="number">0x62</span>);

    <span class="macro">debug_assert!</span>(<span class="ident">enc</span>.<span class="ident">mm</span>() <span class="op">&lt;</span> <span class="number">0b100</span>);
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">p0</span> <span class="op">=</span> <span class="ident">enc</span>.<span class="ident">mm</span>() <span class="op">&amp;</span> <span class="number">0b11</span>;
    <span class="ident">p0</span> <span class="op">|</span><span class="op">=</span> <span class="ident">evex2</span>(<span class="ident">rm</span>, <span class="ident">reg</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">4</span>; <span class="comment">// bits 3:2 are always unset</span>
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">p0</span>);

    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">p1</span> <span class="op">=</span> <span class="ident">enc</span>.<span class="ident">pp</span>() <span class="op">|</span> <span class="number">0b100</span>; <span class="comment">// bit 2 is always set</span>
    <span class="ident">p1</span> <span class="op">|</span><span class="op">=</span> (<span class="op">!</span>(<span class="ident">vvvvv</span> <span class="kw">as</span> <span class="ident">u8</span>) <span class="op">&amp;</span> <span class="number">0b1111</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>;
    <span class="ident">p1</span> <span class="op">|</span><span class="op">=</span> (<span class="ident">enc</span>.<span class="ident">rex_w</span>() <span class="op">&amp;</span> <span class="number">0b1</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">7</span>;
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">p1</span>);

    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">p2</span> <span class="op">=</span> <span class="ident">masking</span>.<span class="ident">aaa_bits</span>();
    <span class="ident">p2</span> <span class="op">|</span><span class="op">=</span> (<span class="op">!</span>(<span class="ident">vvvvv</span> <span class="kw">as</span> <span class="ident">u8</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">4</span>) <span class="op">&amp;</span> <span class="number">0b1</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>;
    <span class="ident">p2</span> <span class="op">|</span><span class="op">=</span> <span class="ident">context</span>.<span class="ident">bits</span>() <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">4</span>;
    <span class="ident">p2</span> <span class="op">|</span><span class="op">=</span> <span class="ident">masking</span>.<span class="ident">z_bit</span>() <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">7</span>;
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">p2</span>);

    <span class="comment">// Opcode</span>
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">enc</span>.<span class="ident">opcode_byte</span>());

    <span class="comment">// ModR/M byte placed in recipe</span>
}

<span class="doccomment">/// Emit a ModR/M byte for reg-reg operands.</span>
<span class="kw">fn</span> <span class="ident">modrm_rr</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">rm</span>: <span class="ident">RegUnit</span>, <span class="ident">reg</span>: <span class="ident">RegUnit</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="kw">let</span> <span class="ident">reg</span> <span class="op">=</span> <span class="ident">reg</span> <span class="kw">as</span> <span class="ident">u8</span> <span class="op">&amp;</span> <span class="number">7</span>;
    <span class="kw">let</span> <span class="ident">rm</span> <span class="op">=</span> <span class="ident">rm</span> <span class="kw">as</span> <span class="ident">u8</span> <span class="op">&amp;</span> <span class="number">7</span>;
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">b</span> <span class="op">=</span> <span class="number">0b11000000</span>;
    <span class="ident">b</span> <span class="op">|</span><span class="op">=</span> <span class="ident">reg</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>;
    <span class="ident">b</span> <span class="op">|</span><span class="op">=</span> <span class="ident">rm</span>;
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">b</span>);
}

<span class="doccomment">/// Emit a ModR/M byte where the reg bits are part of the opcode.</span>
<span class="kw">fn</span> <span class="ident">modrm_r_bits</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">rm</span>: <span class="ident">RegUnit</span>, <span class="ident">bits</span>: <span class="ident">u16</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="kw">let</span> <span class="ident">reg</span> <span class="op">=</span> (<span class="ident">bits</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">12</span>) <span class="kw">as</span> <span class="ident">u8</span> <span class="op">&amp;</span> <span class="number">7</span>;
    <span class="kw">let</span> <span class="ident">rm</span> <span class="op">=</span> <span class="ident">rm</span> <span class="kw">as</span> <span class="ident">u8</span> <span class="op">&amp;</span> <span class="number">7</span>;
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">b</span> <span class="op">=</span> <span class="number">0b11000000</span>;
    <span class="ident">b</span> <span class="op">|</span><span class="op">=</span> <span class="ident">reg</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>;
    <span class="ident">b</span> <span class="op">|</span><span class="op">=</span> <span class="ident">rm</span>;
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">b</span>);
}

<span class="doccomment">/// Emit a mode 00 ModR/M byte. This is a register-indirect addressing mode with no offset.</span>
<span class="doccomment">/// Registers %rsp and %rbp are invalid for `rm`, %rsp indicates a SIB byte, and %rbp indicates an</span>
<span class="doccomment">/// absolute immediate 32-bit address.</span>
<span class="kw">fn</span> <span class="ident">modrm_rm</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">rm</span>: <span class="ident">RegUnit</span>, <span class="ident">reg</span>: <span class="ident">RegUnit</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="kw">let</span> <span class="ident">reg</span> <span class="op">=</span> <span class="ident">reg</span> <span class="kw">as</span> <span class="ident">u8</span> <span class="op">&amp;</span> <span class="number">7</span>;
    <span class="kw">let</span> <span class="ident">rm</span> <span class="op">=</span> <span class="ident">rm</span> <span class="kw">as</span> <span class="ident">u8</span> <span class="op">&amp;</span> <span class="number">7</span>;
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">b</span> <span class="op">=</span> <span class="number">0b00000000</span>;
    <span class="ident">b</span> <span class="op">|</span><span class="op">=</span> <span class="ident">reg</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>;
    <span class="ident">b</span> <span class="op">|</span><span class="op">=</span> <span class="ident">rm</span>;
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">b</span>);
}

<span class="doccomment">/// Emit a mode 00 Mod/RM byte, with a rip-relative displacement in 64-bit mode. Effective address</span>
<span class="doccomment">/// is calculated by adding displacement to 64-bit rip of next instruction. See intel Sw dev manual</span>
<span class="doccomment">/// section 2.2.1.6.</span>
<span class="kw">fn</span> <span class="ident">modrm_riprel</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">reg</span>: <span class="ident">RegUnit</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="ident">modrm_rm</span>(<span class="number">0b101</span>, <span class="ident">reg</span>, <span class="ident">sink</span>)
}

<span class="doccomment">/// Emit a mode 01 ModR/M byte. This is a register-indirect addressing mode with 8-bit</span>
<span class="doccomment">/// displacement.</span>
<span class="doccomment">/// Register %rsp is invalid for `rm`. It indicates the presence of a SIB byte.</span>
<span class="kw">fn</span> <span class="ident">modrm_disp8</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">rm</span>: <span class="ident">RegUnit</span>, <span class="ident">reg</span>: <span class="ident">RegUnit</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="kw">let</span> <span class="ident">reg</span> <span class="op">=</span> <span class="ident">reg</span> <span class="kw">as</span> <span class="ident">u8</span> <span class="op">&amp;</span> <span class="number">7</span>;
    <span class="kw">let</span> <span class="ident">rm</span> <span class="op">=</span> <span class="ident">rm</span> <span class="kw">as</span> <span class="ident">u8</span> <span class="op">&amp;</span> <span class="number">7</span>;
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">b</span> <span class="op">=</span> <span class="number">0b01000000</span>;
    <span class="ident">b</span> <span class="op">|</span><span class="op">=</span> <span class="ident">reg</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>;
    <span class="ident">b</span> <span class="op">|</span><span class="op">=</span> <span class="ident">rm</span>;
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">b</span>);
}

<span class="doccomment">/// Emit a mode 10 ModR/M byte. This is a register-indirect addressing mode with 32-bit</span>
<span class="doccomment">/// displacement.</span>
<span class="doccomment">/// Register %rsp is invalid for `rm`. It indicates the presence of a SIB byte.</span>
<span class="kw">fn</span> <span class="ident">modrm_disp32</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">rm</span>: <span class="ident">RegUnit</span>, <span class="ident">reg</span>: <span class="ident">RegUnit</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="kw">let</span> <span class="ident">reg</span> <span class="op">=</span> <span class="ident">reg</span> <span class="kw">as</span> <span class="ident">u8</span> <span class="op">&amp;</span> <span class="number">7</span>;
    <span class="kw">let</span> <span class="ident">rm</span> <span class="op">=</span> <span class="ident">rm</span> <span class="kw">as</span> <span class="ident">u8</span> <span class="op">&amp;</span> <span class="number">7</span>;
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">b</span> <span class="op">=</span> <span class="number">0b10000000</span>;
    <span class="ident">b</span> <span class="op">|</span><span class="op">=</span> <span class="ident">reg</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>;
    <span class="ident">b</span> <span class="op">|</span><span class="op">=</span> <span class="ident">rm</span>;
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">b</span>);
}

<span class="doccomment">/// Emit a mode 00 ModR/M with a 100 RM indicating a SIB byte is present.</span>
<span class="kw">fn</span> <span class="ident">modrm_sib</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">reg</span>: <span class="ident">RegUnit</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="ident">modrm_rm</span>(<span class="number">0b100</span>, <span class="ident">reg</span>, <span class="ident">sink</span>);
}

<span class="doccomment">/// Emit a mode 01 ModR/M with a 100 RM indicating a SIB byte and 8-bit</span>
<span class="doccomment">/// displacement are present.</span>
<span class="kw">fn</span> <span class="ident">modrm_sib_disp8</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">reg</span>: <span class="ident">RegUnit</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="ident">modrm_disp8</span>(<span class="number">0b100</span>, <span class="ident">reg</span>, <span class="ident">sink</span>);
}

<span class="doccomment">/// Emit a mode 10 ModR/M with a 100 RM indicating a SIB byte and 32-bit</span>
<span class="doccomment">/// displacement are present.</span>
<span class="kw">fn</span> <span class="ident">modrm_sib_disp32</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">reg</span>: <span class="ident">RegUnit</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="ident">modrm_disp32</span>(<span class="number">0b100</span>, <span class="ident">reg</span>, <span class="ident">sink</span>);
}

<span class="doccomment">/// Emit a SIB byte with a base register and no scale+index.</span>
<span class="kw">fn</span> <span class="ident">sib_noindex</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">base</span>: <span class="ident">RegUnit</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="kw">let</span> <span class="ident">base</span> <span class="op">=</span> <span class="ident">base</span> <span class="kw">as</span> <span class="ident">u8</span> <span class="op">&amp;</span> <span class="number">7</span>;
    <span class="comment">// SIB        SS_III_BBB.</span>
    <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">b</span> <span class="op">=</span> <span class="number">0b00_100_000</span>;
    <span class="ident">b</span> <span class="op">|</span><span class="op">=</span> <span class="ident">base</span>;
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">b</span>);
}

<span class="doccomment">/// Emit a SIB byte with a scale, base, and index.</span>
<span class="kw">fn</span> <span class="ident">sib</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">scale</span>: <span class="ident">u8</span>, <span class="ident">index</span>: <span class="ident">RegUnit</span>, <span class="ident">base</span>: <span class="ident">RegUnit</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="comment">// SIB        SS_III_BBB.</span>
    <span class="macro">debug_assert_eq!</span>(<span class="ident">scale</span> <span class="op">&amp;</span> <span class="op">!</span><span class="number">0x03</span>, <span class="number">0</span>, <span class="string">&quot;Scale out of range&quot;</span>);
    <span class="kw">let</span> <span class="ident">scale</span> <span class="op">=</span> <span class="ident">scale</span> <span class="op">&amp;</span> <span class="number">3</span>;
    <span class="kw">let</span> <span class="ident">index</span> <span class="op">=</span> <span class="ident">index</span> <span class="kw">as</span> <span class="ident">u8</span> <span class="op">&amp;</span> <span class="number">7</span>;
    <span class="kw">let</span> <span class="ident">base</span> <span class="op">=</span> <span class="ident">base</span> <span class="kw">as</span> <span class="ident">u8</span> <span class="op">&amp;</span> <span class="number">7</span>;
    <span class="kw">let</span> <span class="ident">b</span>: <span class="ident">u8</span> <span class="op">=</span> (<span class="ident">scale</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">6</span>) <span class="op">|</span> (<span class="ident">index</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>) <span class="op">|</span> <span class="ident">base</span>;
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">b</span>);
}

<span class="doccomment">/// Get the low 4 bits of an opcode for an integer condition code.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Add this offset to a base opcode for:</span>
<span class="doccomment">///</span>
<span class="doccomment">/// ---- 0x70: Short conditional branch.</span>
<span class="doccomment">/// 0x0f 0x80: Long conditional branch.</span>
<span class="doccomment">/// 0x0f 0x90: SetCC.</span>
<span class="doccomment">///</span>
<span class="kw">fn</span> <span class="ident">icc2opc</span>(<span class="ident">cond</span>: <span class="ident">IntCC</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u16</span> {
    <span class="kw">use</span> <span class="kw">crate</span><span class="ident">::ir::condcodes::IntCC</span>::<span class="kw-2">*</span>;
    <span class="kw">match</span> <span class="ident">cond</span> {
        <span class="ident">Overflow</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">0x0</span>,
        <span class="ident">NotOverflow</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">0x1</span>,
        <span class="ident">UnsignedLessThan</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">0x2</span>,
        <span class="ident">UnsignedGreaterThanOrEqual</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">0x3</span>,
        <span class="ident">Equal</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">0x4</span>,
        <span class="ident">NotEqual</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">0x5</span>,
        <span class="ident">UnsignedLessThanOrEqual</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">0x6</span>,
        <span class="ident">UnsignedGreaterThan</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">0x7</span>,
        <span class="comment">// 0x8 = Sign.</span>
        <span class="comment">// 0x9 = !Sign.</span>
        <span class="comment">// 0xa = Parity even.</span>
        <span class="comment">// 0xb = Parity odd.</span>
        <span class="ident">SignedLessThan</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">0xc</span>,
        <span class="ident">SignedGreaterThanOrEqual</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">0xd</span>,
        <span class="ident">SignedLessThanOrEqual</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">0xe</span>,
        <span class="ident">SignedGreaterThan</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">0xf</span>,
    }
}

<span class="doccomment">/// Get the low 4 bits of an opcode for a floating point condition code.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// The ucomiss/ucomisd instructions set the FLAGS bits CF/PF/CF like this:</span>
<span class="doccomment">///</span>
<span class="doccomment">///    ZPC OSA</span>
<span class="doccomment">/// UN 111 000</span>
<span class="doccomment">/// GT 000 000</span>
<span class="doccomment">/// LT 001 000</span>
<span class="doccomment">/// EQ 100 000</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Not all floating point condition codes are supported.</span>
<span class="kw">fn</span> <span class="ident">fcc2opc</span>(<span class="ident">cond</span>: <span class="ident">FloatCC</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u16</span> {
    <span class="kw">use</span> <span class="kw">crate</span><span class="ident">::ir::condcodes::FloatCC</span>::<span class="kw-2">*</span>;
    <span class="kw">match</span> <span class="ident">cond</span> {
        <span class="ident">Ordered</span>                    <span class="op">=</span><span class="op">&gt;</span> <span class="number">0xb</span>, <span class="comment">// EQ|LT|GT =&gt; *np (P=0)</span>
        <span class="ident">Unordered</span>                  <span class="op">=</span><span class="op">&gt;</span> <span class="number">0xa</span>, <span class="comment">// UN       =&gt; *p  (P=1)</span>
        <span class="ident">OrderedNotEqual</span>            <span class="op">=</span><span class="op">&gt;</span> <span class="number">0x5</span>, <span class="comment">// LT|GT    =&gt; *ne (Z=0),</span>
        <span class="ident">UnorderedOrEqual</span>           <span class="op">=</span><span class="op">&gt;</span> <span class="number">0x4</span>, <span class="comment">// UN|EQ    =&gt; *e  (Z=1)</span>
        <span class="ident">GreaterThan</span>                <span class="op">=</span><span class="op">&gt;</span> <span class="number">0x7</span>, <span class="comment">// GT       =&gt; *a  (C=0&amp;Z=0)</span>
        <span class="ident">GreaterThanOrEqual</span>         <span class="op">=</span><span class="op">&gt;</span> <span class="number">0x3</span>, <span class="comment">// GT|EQ    =&gt; *ae (C=0)</span>
        <span class="ident">UnorderedOrLessThan</span>        <span class="op">=</span><span class="op">&gt;</span> <span class="number">0x2</span>, <span class="comment">// UN|LT    =&gt; *b  (C=1)</span>
        <span class="ident">UnorderedOrLessThanOrEqual</span> <span class="op">=</span><span class="op">&gt;</span> <span class="number">0x6</span>, <span class="comment">// UN|LT|EQ =&gt; *be (Z=1|C=1)</span>
        <span class="ident">Equal</span> <span class="op">|</span>                            <span class="comment">// EQ</span>
        <span class="ident">NotEqual</span> <span class="op">|</span>                         <span class="comment">// UN|LT|GT</span>
        <span class="ident">LessThan</span> <span class="op">|</span>                         <span class="comment">// LT</span>
        <span class="ident">LessThanOrEqual</span> <span class="op">|</span>                  <span class="comment">// LT|EQ</span>
        <span class="ident">UnorderedOrGreaterThan</span> <span class="op">|</span>           <span class="comment">// UN|GT</span>
        <span class="ident">UnorderedOrGreaterThanOrEqual</span>      <span class="comment">// UN|GT|EQ</span>
        <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic!</span>(<span class="string">&quot;{} not supported&quot;</span>, <span class="ident">cond</span>),
    }
}

<span class="doccomment">/// Emit a single-byte branch displacement to `destination`.</span>
<span class="kw">fn</span> <span class="ident">disp1</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">destination</span>: <span class="ident">Block</span>, <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="kw">let</span> <span class="ident">delta</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">offsets</span>[<span class="ident">destination</span>].<span class="ident">wrapping_sub</span>(<span class="ident">sink</span>.<span class="ident">offset</span>() <span class="op">+</span> <span class="number">1</span>);
    <span class="ident">sink</span>.<span class="ident">put1</span>(<span class="ident">delta</span> <span class="kw">as</span> <span class="ident">u8</span>);
}

<span class="doccomment">/// Emit a four-byte branch displacement to `destination`.</span>
<span class="kw">fn</span> <span class="ident">disp4</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">destination</span>: <span class="ident">Block</span>, <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="kw">let</span> <span class="ident">delta</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">offsets</span>[<span class="ident">destination</span>].<span class="ident">wrapping_sub</span>(<span class="ident">sink</span>.<span class="ident">offset</span>() <span class="op">+</span> <span class="number">4</span>);
    <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="ident">delta</span>);
}

<span class="doccomment">/// Emit a four-byte displacement to jump table `jt`.</span>
<span class="kw">fn</span> <span class="ident">jt_disp4</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">jt</span>: <span class="ident">JumpTable</span>, <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="kw">let</span> <span class="ident">delta</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">jt_offsets</span>[<span class="ident">jt</span>].<span class="ident">wrapping_sub</span>(<span class="ident">sink</span>.<span class="ident">offset</span>() <span class="op">+</span> <span class="number">4</span>);
    <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="ident">delta</span>);
    <span class="ident">sink</span>.<span class="ident">reloc_jt</span>(<span class="ident">Reloc::X86PCRelRodata4</span>, <span class="ident">jt</span>);
}

<span class="doccomment">/// Emit a four-byte displacement to `constant`.</span>
<span class="kw">fn</span> <span class="ident">const_disp4</span><span class="op">&lt;</span><span class="ident">CS</span>: <span class="ident">CodeSink</span> <span class="op">+</span> <span class="question-mark">?</span><span class="ident">Sized</span><span class="op">&gt;</span>(<span class="ident">constant</span>: <span class="ident">Constant</span>, <span class="ident">func</span>: <span class="kw-2">&amp;</span><span class="ident">Function</span>, <span class="ident">sink</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">CS</span>) {
    <span class="kw">let</span> <span class="ident">offset</span> <span class="op">=</span> <span class="ident">func</span>.<span class="ident">dfg</span>.<span class="ident">constants</span>.<span class="ident">get_offset</span>(<span class="ident">constant</span>);
    <span class="kw">let</span> <span class="ident">delta</span> <span class="op">=</span> <span class="ident">offset</span>.<span class="ident">wrapping_sub</span>(<span class="ident">sink</span>.<span class="ident">offset</span>() <span class="op">+</span> <span class="number">4</span>);
    <span class="ident">sink</span>.<span class="ident">put4</span>(<span class="ident">delta</span>);
    <span class="ident">sink</span>.<span class="ident">reloc_constant</span>(<span class="ident">Reloc::X86PCRelRodata4</span>, <span class="ident">offset</span>);
}
</pre></div>
</section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../../" data-current-crate="cranelift_codegen" data-search-index-js="../../../../search-index.js" data-search-js="../../../../search.js"></div>
    <script src="../../../../main.js"></script><script src="../../../../source-script.js"></script><script src="../../../../source-files.js"></script></body></html>