{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "clk", "type": "input port"}, {"id": 1, "content": "op_code", "type": "input port"}, {"id": 2, "content": "operand_a", "type": "input port"}, {"id": 3, "content": "operand_b", "type": "input port"}, {"id": 4, "content": "result", "type": "output port"}, {"id": 5, "content": "adder", "type": "submodule"}, {"id": 6, "content": "subtractor", "type": "submodule"}, {"id": 7, "content": "and_logical", "type": "submodule"}, {"id": 8, "content": "or_logical", "type": "submodule"}], "connectivity": [[3, 2, 3, 2, 3, 2, 3, 2, 5, 8, 6, 7], [5, 5, 6, 6, 7, 7, 8, 8, 4, 4, 4, 4]]}