// Seed: 2998271421
module module_0 (
    output supply1 id_0,
    input wor id_1,
    output supply1 id_2
);
  tri0  id_4;
  logic id_5;
  assign id_4 = 1;
  wire id_6;
  wire [1 : -1] id_7;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    input supply0 id_2
    , id_16,
    input tri0 id_3,
    output wand id_4,
    output uwire id_5,
    output supply0 id_6,
    input wire id_7,
    output supply1 id_8,
    output uwire id_9,
    input wand id_10,
    input tri0 id_11,
    output tri1 id_12,
    output tri1 id_13,
    output wand id_14
);
  generate
    if (1) begin : LABEL_0
      wire id_17;
      ;
    end
  endgenerate
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14
  );
  assign modCall_1.id_1 = 0;
endmodule
