
ObjPoint01-00.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000001fa  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .debug_aranges 00000020  00000000  00000000  0000024e  2**0
                  CONTENTS, READONLY, DEBUGGING
  2 .debug_pubnames 00000096  00000000  00000000  0000026e  2**0
                  CONTENTS, READONLY, DEBUGGING
  3 .debug_info   00000489  00000000  00000000  00000304  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_abbrev 000001a9  00000000  00000000  0000078d  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_line   00000486  00000000  00000000  00000936  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_frame  000000a0  00000000  00000000  00000dbc  2**2
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_str    00000298  00000000  00000000  00000e5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00000159  00000000  00000000  000010f4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_ranges 00000078  00000000  00000000  0000124d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	10 c0       	rjmp	.+32     	; 0x22 <__ctors_end>
   2:	15 c0       	rjmp	.+42     	; 0x2e <__bad_interrupt>
   4:	14 c0       	rjmp	.+40     	; 0x2e <__bad_interrupt>
   6:	e7 c0       	rjmp	.+462    	; 0x1d6 <__vector_3>
   8:	12 c0       	rjmp	.+36     	; 0x2e <__bad_interrupt>
   a:	11 c0       	rjmp	.+34     	; 0x2e <__bad_interrupt>
   c:	10 c0       	rjmp	.+32     	; 0x2e <__bad_interrupt>
   e:	0f c0       	rjmp	.+30     	; 0x2e <__bad_interrupt>
  10:	0e c0       	rjmp	.+28     	; 0x2e <__bad_interrupt>
  12:	0d c0       	rjmp	.+26     	; 0x2e <__bad_interrupt>
  14:	0c c0       	rjmp	.+24     	; 0x2e <__bad_interrupt>
  16:	0b c0       	rjmp	.+22     	; 0x2e <__bad_interrupt>
  18:	0a c0       	rjmp	.+20     	; 0x2e <__bad_interrupt>
  1a:	09 c0       	rjmp	.+18     	; 0x2e <__bad_interrupt>
  1c:	08 c0       	rjmp	.+16     	; 0x2e <__bad_interrupt>
  1e:	07 c0       	rjmp	.+14     	; 0x2e <__bad_interrupt>
  20:	06 c0       	rjmp	.+12     	; 0x2e <__bad_interrupt>

00000022 <__ctors_end>:
  22:	11 24       	eor	r1, r1
  24:	1f be       	out	0x3f, r1	; 63
  26:	cf ed       	ldi	r28, 0xDF	; 223
  28:	cd bf       	out	0x3d, r28	; 61
  2a:	9e d0       	rcall	.+316    	; 0x168 <main>
  2c:	e4 c0       	rjmp	.+456    	; 0x1f6 <_exit>

0000002e <__bad_interrupt>:
  2e:	e8 cf       	rjmp	.-48     	; 0x0 <__vectors>

00000030 <PORTS_int>:
PORTS initialise
***********************************/
void PORTS_int(void)
{
	/* Configure RF module pins */
	PORTB |= (1<<nSEL);
  30:	c1 9a       	sbi	0x18, 1	; 24
	DDRB |= (1<<SCK) | (1<<nSEL);  
  32:	87 b3       	in	r24, 0x17	; 23
  34:	86 60       	ori	r24, 0x06	; 6
  36:	87 bb       	out	0x17, r24	; 23
	DDRA |= (1<<SDI);
  38:	d7 9a       	sbi	0x1a, 7	; 26

	/* Configure LEDS Pins */
	DDRA |= (1<<PA0) | (1<<PA1);
  3a:	8a b3       	in	r24, 0x1a	; 26
  3c:	83 60       	ori	r24, 0x03	; 3
  3e:	8a bb       	out	0x1a, r24	; 26

	/* Configure UG send Pins */
	DDRA |= (1<<PA5) | (1<<PA6);
  40:	8a b3       	in	r24, 0x1a	; 26
  42:	80 66       	ori	r24, 0x60	; 96
  44:	8a bb       	out	0x1a, r24	; 26

	LED1_OFF;
  46:	d8 9a       	sbi	0x1b, 0	; 27
	LED2_OFF;
  48:	d9 9a       	sbi	0x1b, 1	; 27
}
  4a:	08 95       	ret

0000004c <WriteCMD>:
*************************************/
void WriteCMD(uint16_t CMD)
{
	uint8_t n = 16;

	nSEL_LOW;
  4c:	c1 98       	cbi	0x18, 1	; 24
  4e:	20 e1       	ldi	r18, 0x10	; 16
  50:	09 c0       	rjmp	.+18     	; 0x64 <WriteCMD+0x18>
	
	while(n--)
		{
		SCK_LOW;
  52:	c2 98       	cbi	0x18, 2	; 24

		if(CMD&0x8000)
  54:	97 ff       	sbrs	r25, 7
  56:	02 c0       	rjmp	.+4      	; 0x5c <WriteCMD+0x10>
			SDI_HI;
  58:	df 9a       	sbi	0x1b, 7	; 27
  5a:	01 c0       	rjmp	.+2      	; 0x5e <WriteCMD+0x12>

		else
			SDI_LOW;
  5c:	df 98       	cbi	0x1b, 7	; 27

		SCK_HI;	
  5e:	c2 9a       	sbi	0x18, 2	; 24
			
		CMD = CMD<<1;
  60:	88 0f       	add	r24, r24
  62:	99 1f       	adc	r25, r25
{
	uint8_t n = 16;

	nSEL_LOW;
	
	while(n--)
  64:	21 50       	subi	r18, 0x01	; 1
  66:	a8 f7       	brcc	.-22     	; 0x52 <WriteCMD+0x6>
		SCK_HI;	
			
		CMD = CMD<<1;
		}

	SCK_LOW;
  68:	c2 98       	cbi	0x18, 2	; 24
	nSEL_HI;
  6a:	c1 9a       	sbi	0x18, 1	; 24
}
  6c:	08 95       	ret

0000006e <RFM02_init>:
void RFM02_init(void)
{
	uint16_t Fcarr;

	/* Configuration Setting Command: 433MHz band, +/-210kHz, CLK 10MHz, 16pF	*/
	WriteCMD(0x8000 | (RF_433MHz<<11) | (CLK10MHz<<8) | (0x0F<<4) | FreqDev210kHz);	
  6e:	86 ef       	ldi	r24, 0xF6	; 246
  70:	9f e8       	ldi	r25, 0x8F	; 143
  72:	ec df       	rcall	.-40     	; 0x4c <WriteCMD>
	asm("nop");
  74:	00 00       	nop
	asm("nop");
  76:	00 00       	nop
	asm("nop");
  78:	00 00       	nop

	/* Frequency Setting Command: Fcarrier = 439.00MHz */
	Fcarr = Fc(439.00);
	WriteCMD(0xA000|Fcarr);
  7a:	80 e1       	ldi	r24, 0x10	; 16
  7c:	9e ea       	ldi	r25, 0xAE	; 174
  7e:	e6 df       	rcall	.-52     	; 0x4c <WriteCMD>
	
	/* PLL Setting Command */
	WriteCMD(0xD282);
  80:	82 e8       	ldi	r24, 0x82	; 130
  82:	92 ed       	ldi	r25, 0xD2	; 210
  84:	e3 df       	rcall	.-58     	; 0x4c <WriteCMD>
	
	/* Data Rate Command: BR 114.943Kbps */
	WriteCMD(0xC800|BR114_943kbs);	
  86:	82 e0       	ldi	r24, 0x02	; 2
  88:	98 ec       	ldi	r25, 0xC8	; 200
  8a:	e0 df       	rcall	.-64     	; 0x4c <WriteCMD>

	/* Power Setting Command */
	//WriteCMD(0xB0xx);

	/* Low Battery Detector and Tx bit Synchronization Command */
	WriteCMD(0xC2A0);	// ENABLE BIT SYNC ,dwc - set to "1".
  8c:	80 ea       	ldi	r24, 0xA0	; 160
  8e:	92 ec       	ldi	r25, 0xC2	; 194
  90:	dd df       	rcall	.-70     	; 0x4c <WriteCMD>
}
  92:	08 95       	ret

00000094 <Write_FSK_byte>:

/**************************************
Write FSK data
**************************************/
void Write_FSK_byte(uint8_t data)
{
  94:	98 e0       	ldi	r25, 0x08	; 8
  96:	0a c0       	rjmp	.+20     	; 0xac <Write_FSK_byte+0x18>
	uint8_t n = 8;

	while(n--)
		{
		while(nIRQ_PIN);	
  98:	ca 99       	sbic	0x19, 2	; 25
  9a:	fe cf       	rjmp	.-4      	; 0x98 <Write_FSK_byte+0x4>
		while(!nIRQ_PIN);
  9c:	ca 9b       	sbis	0x19, 2	; 25
  9e:	fe cf       	rjmp	.-4      	; 0x9c <Write_FSK_byte+0x8>

		if(data&0x80)
  a0:	87 ff       	sbrs	r24, 7
  a2:	02 c0       	rjmp	.+4      	; 0xa8 <Write_FSK_byte+0x14>
			SDI_HI;
  a4:	df 9a       	sbi	0x1b, 7	; 27
  a6:	01 c0       	rjmp	.+2      	; 0xaa <Write_FSK_byte+0x16>
		else
			SDI_LOW;
  a8:	df 98       	cbi	0x1b, 7	; 27

		data = data<<1;
  aa:	88 0f       	add	r24, r24
**************************************/
void Write_FSK_byte(uint8_t data)
{
	uint8_t n = 8;

	while(n--)
  ac:	91 50       	subi	r25, 0x01	; 1
  ae:	a0 f7       	brcc	.-24     	; 0x98 <Write_FSK_byte+0x4>
		else
			SDI_LOW;

		data = data<<1;
		}
}
  b0:	08 95       	ret

000000b2 <Write_FSK_word>:

/**************************************
Write FSK data
**************************************/
void Write_FSK_word(uint16_t data)
{
  b2:	2f e0       	ldi	r18, 0x0F	; 15
  b4:	0b c0       	rjmp	.+22     	; 0xcc <Write_FSK_word+0x1a>
	uint8_t n = 15;

	while(n--)
		{
		while(nIRQ_PIN);	
  b6:	ca 99       	sbic	0x19, 2	; 25
  b8:	fe cf       	rjmp	.-4      	; 0xb6 <Write_FSK_word+0x4>
		while(!nIRQ_PIN);
  ba:	ca 9b       	sbis	0x19, 2	; 25
  bc:	fe cf       	rjmp	.-4      	; 0xba <Write_FSK_word+0x8>

		if(data&0x8000)
  be:	97 ff       	sbrs	r25, 7
  c0:	02 c0       	rjmp	.+4      	; 0xc6 <Write_FSK_word+0x14>
			SDI_HI;
  c2:	df 9a       	sbi	0x1b, 7	; 27
  c4:	01 c0       	rjmp	.+2      	; 0xc8 <Write_FSK_word+0x16>
		else
			SDI_LOW;
  c6:	df 98       	cbi	0x1b, 7	; 27

		data = data<<1;
  c8:	88 0f       	add	r24, r24
  ca:	99 1f       	adc	r25, r25
**************************************/
void Write_FSK_word(uint16_t data)
{
	uint8_t n = 15;

	while(n--)
  cc:	21 50       	subi	r18, 0x01	; 1
  ce:	98 f7       	brcc	.-26     	; 0xb6 <Write_FSK_word+0x4>
		else
			SDI_LOW;

		data = data<<1;
		}
}
  d0:	08 95       	ret

000000d2 <RMFM02_send>:

/**************************************
Send FSK data
**************************************/
void RMFM02_send(uint16_t data)
{
  d2:	cf 93       	push	r28
  d4:	df 93       	push	r29
  d6:	ec 01       	movw	r28, r24
	uint8_t n = 8;
	uint8_t CMD = 0xC6;

	nSEL_LOW;
  d8:	c1 98       	cbi	0x18, 1	; 24
  da:	98 e0       	ldi	r25, 0x08	; 8
  dc:	86 ec       	ldi	r24, 0xC6	; 198
  de:	08 c0       	rjmp	.+16     	; 0xf0 <__stack+0x11>

	while(n--)
		{
		SCK_LOW;
  e0:	c2 98       	cbi	0x18, 2	; 24

		if(CMD&0x80)
  e2:	87 ff       	sbrs	r24, 7
  e4:	02 c0       	rjmp	.+4      	; 0xea <__stack+0xb>
			SDI_HI;
  e6:	df 9a       	sbi	0x1b, 7	; 27
  e8:	01 c0       	rjmp	.+2      	; 0xec <__stack+0xd>
		else
			SDI_LOW;
  ea:	df 98       	cbi	0x1b, 7	; 27

		SCK_HI;	
  ec:	c2 9a       	sbi	0x18, 2	; 24
			
		CMD = CMD<<1;
  ee:	88 0f       	add	r24, r24
	uint8_t n = 8;
	uint8_t CMD = 0xC6;

	nSEL_LOW;

	while(n--)
  f0:	91 50       	subi	r25, 0x01	; 1
  f2:	b0 f7       	brcc	.-20     	; 0xe0 <__stack+0x1>
		SCK_HI;	
			
		CMD = CMD<<1;
		}

	SCK_LOW;
  f4:	c2 98       	cbi	0x18, 2	; 24

	Write_FSK_byte(0xAA);	// Send Preamble
  f6:	8a ea       	ldi	r24, 0xAA	; 170
  f8:	cd df       	rcall	.-102    	; 0x94 <Write_FSK_byte>
	Write_FSK_byte(0xAA);	// Send Preamble
  fa:	8a ea       	ldi	r24, 0xAA	; 170
  fc:	cb df       	rcall	.-106    	; 0x94 <Write_FSK_byte>
	Write_FSK_byte(0xAA);	// Send Preamble
  fe:	8a ea       	ldi	r24, 0xAA	; 170
 100:	c9 df       	rcall	.-110    	; 0x94 <Write_FSK_byte>
	Write_FSK_byte(0x2D);	// Send sync word
 102:	8d e2       	ldi	r24, 0x2D	; 45
 104:	c7 df       	rcall	.-114    	; 0x94 <Write_FSK_byte>
	Write_FSK_byte(0xD4);	// Send sync word	
 106:	84 ed       	ldi	r24, 0xD4	; 212
 108:	c5 df       	rcall	.-118    	; 0x94 <Write_FSK_byte>
	Write_FSK_word(data);	
 10a:	ce 01       	movw	r24, r28
 10c:	d2 df       	rcall	.-92     	; 0xb2 <Write_FSK_word>

	nSEL_HI;
 10e:	c1 9a       	sbi	0x18, 1	; 24

	while(nIRQ_PIN);		// wait until transfer done
 110:	ca 99       	sbic	0x19, 2	; 25
 112:	fe cf       	rjmp	.-4      	; 0x110 <__stack+0x31>
}
 114:	df 91       	pop	r29
 116:	cf 91       	pop	r28
 118:	08 95       	ret

0000011a <Send_UG>:

/**************************************
Send Ug signals
**************************************/
void Send_UG(uint16_t n)
{
 11a:	ac 01       	movw	r20, r24
	uint8_t i=0;

	TIFR1=0xFF;
 11c:	8f ef       	ldi	r24, 0xFF	; 255
 11e:	8b b9       	out	0x0b, r24	; 11
	TCNT1=0;
 120:	1d bc       	out	0x2d, r1	; 45
 122:	1c bc       	out	0x2c, r1	; 44
	ICR1 = 124;		// Top(12.5us)
 124:	8c e7       	ldi	r24, 0x7C	; 124
 126:	90 e0       	ldi	r25, 0x00	; 0
 128:	95 bd       	out	0x25, r25	; 37
 12a:	84 bd       	out	0x24, r24	; 36
	OCR1A = 59;		// 6us
 12c:	8b e3       	ldi	r24, 0x3B	; 59
 12e:	90 e0       	ldi	r25, 0x00	; 0
 130:	9b bd       	out	0x2b, r25	; 43
 132:	8a bd       	out	0x2a, r24	; 42
	OCR1B = 64;		// 6.5us
 134:	80 e4       	ldi	r24, 0x40	; 64
 136:	90 e0       	ldi	r25, 0x00	; 0
 138:	99 bd       	out	0x29, r25	; 41
 13a:	88 bd       	out	0x28, r24	; 40
	TCCR1A = (1<<COM1A1) | (1<<COM1B1) | (1<<COM1B0);
 13c:	80 eb       	ldi	r24, 0xB0	; 176
 13e:	8f bd       	out	0x2f, r24	; 47
	TCCR1B = (1<<WGM13);		// Fcpu/1, start Timer/Counter1.
 140:	80 e1       	ldi	r24, 0x10	; 16
 142:	8e bd       	out	0x2e, r24	; 46
	TCCR1B |= (1<<CS10) ;		
 144:	8e b5       	in	r24, 0x2e	; 46
 146:	81 60       	ori	r24, 0x01	; 1
 148:	8e bd       	out	0x2e, r24	; 46
 14a:	20 e0       	ldi	r18, 0x00	; 0
 14c:	04 c0       	rjmp	.+8      	; 0x156 <Send_UG+0x3c>

	while(i<=n)
	{
		if ((TIFR1&(1<<TOV1))==(1<<TOV1))
 14e:	58 9b       	sbis	0x0b, 0	; 11
 150:	02 c0       	rjmp	.+4      	; 0x156 <Send_UG+0x3c>
		{
			TIFR1|=1<<TOV1;
 152:	58 9a       	sbi	0x0b, 0	; 11
			i++;
 154:	2f 5f       	subi	r18, 0xFF	; 255
	OCR1B = 64;		// 6.5us
	TCCR1A = (1<<COM1A1) | (1<<COM1B1) | (1<<COM1B0);
	TCCR1B = (1<<WGM13);		// Fcpu/1, start Timer/Counter1.
	TCCR1B |= (1<<CS10) ;		

	while(i<=n)
 156:	82 2f       	mov	r24, r18
 158:	90 e0       	ldi	r25, 0x00	; 0
 15a:	48 17       	cp	r20, r24
 15c:	59 07       	cpc	r21, r25
 15e:	b8 f7       	brcc	.-18     	; 0x14e <Send_UG+0x34>
		{
			TIFR1|=1<<TOV1;
			i++;
		}
	}
	TCCR1B = 0;
 160:	1e bc       	out	0x2e, r1	; 46
	TCCR1A = 0;
 162:	1f bc       	out	0x2f, r1	; 47
	PORTA &= ~(1<<PA5);
 164:	dd 98       	cbi	0x1b, 5	; 27
}
 166:	08 95       	ret

00000168 <main>:
void PORTS_int(void);
ISR(PCINT1_vect);


int main(void)
{
 168:	0f 93       	push	r16
 16a:	1f 93       	push	r17
 16c:	cf 93       	push	r28
 16e:	df 93       	push	r29
 170:	80 e1       	ldi	r24, 0x10	; 16
 172:	97 e2       	ldi	r25, 0x27	; 39
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 174:	2a ef       	ldi	r18, 0xFA	; 250
 176:	30 e0       	ldi	r19, 0x00	; 0
 178:	f9 01       	movw	r30, r18
 17a:	31 97       	sbiw	r30, 0x01	; 1
 17c:	f1 f7       	brne	.-4      	; 0x17a <main+0x12>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 17e:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 180:	d9 f7       	brne	.-10     	; 0x178 <main+0x10>
	/* Wait for Vcc stabilize */
	_delay_ms(1000);

	PORTS_int();
 182:	56 df       	rcall	.-340    	; 0x30 <PORTS_int>
	RFM02_init();
 184:	74 df       	rcall	.-280    	; 0x6e <RFM02_init>
 186:	20 e1       	ldi	r18, 0x10	; 16
 188:	37 e2       	ldi	r19, 0x27	; 39
 18a:	c2 ee       	ldi	r28, 0xE2	; 226
 18c:	d4 e0       	ldi	r29, 0x04	; 4
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 18e:	0a ef       	ldi	r16, 0xFA	; 250
 190:	10 e0       	ldi	r17, 0x00	; 0
 192:	05 c0       	rjmp	.+10     	; 0x19e <main+0x36>
 194:	c8 01       	movw	r24, r16
 196:	01 97       	sbiw	r24, 0x01	; 1
 198:	f1 f7       	brne	.-4      	; 0x196 <main+0x2e>
 19a:	21 50       	subi	r18, 0x01	; 1
 19c:	30 40       	sbci	r19, 0x00	; 0
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 19e:	21 15       	cp	r18, r1
 1a0:	31 05       	cpc	r19, r1
 1a2:	c1 f7       	brne	.-16     	; 0x194 <main+0x2c>
		sleep_cpu();		
		PORTB |= (1<<nSEL);		// Reset Pull up resistors.*/

		_delay_ms(PRF);

		RF_TXmode;
 1a4:	88 e3       	ldi	r24, 0x38	; 56
 1a6:	90 ec       	ldi	r25, 0xC0	; 192
 1a8:	51 df       	rcall	.-350    	; 0x4c <WriteCMD>
 1aa:	ce 01       	movw	r24, r28
 1ac:	01 97       	sbiw	r24, 0x01	; 1
 1ae:	f1 f7       	brne	.-4      	; 0x1ac <main+0x44>
		_delay_us(500);

		LED1_ON;
 1b0:	d8 98       	cbi	0x1b, 0	; 27
		LED2_ON;
 1b2:	d9 98       	cbi	0x1b, 1	; 27

		RMFM02_send(RF_StartCode);
 1b4:	84 e5       	ldi	r24, 0x54	; 84
 1b6:	94 e1       	ldi	r25, 0x14	; 20
 1b8:	8c df       	rcall	.-232    	; 0xd2 <RMFM02_send>
		Send_UG(20);
 1ba:	84 e1       	ldi	r24, 0x14	; 20
 1bc:	90 e0       	ldi	r25, 0x00	; 0
 1be:	ad df       	rcall	.-166    	; 0x11a <Send_UG>
 1c0:	ce 01       	movw	r24, r28
 1c2:	01 97       	sbiw	r24, 0x01	; 1
 1c4:	f1 f7       	brne	.-4      	; 0x1c2 <main+0x5a>

		_delay_us(500);
		RF_Iddle;
 1c6:	80 e2       	ldi	r24, 0x20	; 32
 1c8:	90 ec       	ldi	r25, 0xC0	; 192
 1ca:	40 df       	rcall	.-384    	; 0x4c <WriteCMD>

		LED1_OFF;
 1cc:	d8 9a       	sbi	0x1b, 0	; 27
		LED2_OFF;
 1ce:	d9 9a       	sbi	0x1b, 1	; 27
 1d0:	20 e1       	ldi	r18, 0x10	; 16
 1d2:	37 e2       	ldi	r19, 0x27	; 39
 1d4:	df cf       	rjmp	.-66     	; 0x194 <main+0x2c>

000001d6 <__vector_3>:

/************************************
Interupt service
*************************************/
ISR(PCINT1_vect)
{
 1d6:	1f 92       	push	r1
 1d8:	0f 92       	push	r0
 1da:	0f b6       	in	r0, 0x3f	; 63
 1dc:	0f 92       	push	r0
 1de:	11 24       	eor	r1, r1
 1e0:	8f 93       	push	r24
	sleep_disable();
 1e2:	85 b7       	in	r24, 0x35	; 53
 1e4:	8f 7d       	andi	r24, 0xDF	; 223
 1e6:	85 bf       	out	0x35, r24	; 53
	cli();			// disable interupt
 1e8:	f8 94       	cli
}
 1ea:	8f 91       	pop	r24
 1ec:	0f 90       	pop	r0
 1ee:	0f be       	out	0x3f, r0	; 63
 1f0:	0f 90       	pop	r0
 1f2:	1f 90       	pop	r1
 1f4:	18 95       	reti

000001f6 <_exit>:
 1f6:	f8 94       	cli

000001f8 <__stop_program>:
 1f8:	ff cf       	rjmp	.-2      	; 0x1f8 <__stop_program>
