
O12encoder_FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000027e8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080028a8  080028a8  000128a8  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080028d8  080028d8  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  080028d8  080028d8  000128d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080028e0  080028e0  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080028e0  080028e0  000128e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080028e4  080028e4  000128e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080028e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000016c  20000010  080028f8  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000017c  080028f8  0002017c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000dec4  00000000  00000000  0002007b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002195  00000000  00000000  0002df3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00004a4f  00000000  00000000  000300d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000850  00000000  00000000  00034b28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000848  00000000  00000000  00035378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bf62  00000000  00000000  00035bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00002a56  00000000  00000000  00041b22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001780  00000000  00000000  00044578  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  00045cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002890 	.word	0x08002890

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08002890 	.word	0x08002890

08000108 <__gnu_thumb1_case_sqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5609      	ldrsb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__gnu_thumb1_case_uqi>:
 800011c:	b402      	push	{r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	5c09      	ldrb	r1, [r1, r0]
 8000126:	0049      	lsls	r1, r1, #1
 8000128:	448e      	add	lr, r1
 800012a:	bc02      	pop	{r1}
 800012c:	4770      	bx	lr
 800012e:	46c0      	nop			; (mov r8, r8)

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	; 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f806 	bl	8000244 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			; (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__aeabi_idiv0>:
 8000244:	4770      	bx	lr
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <__aeabi_uldivmod>:
 8000248:	2b00      	cmp	r3, #0
 800024a:	d111      	bne.n	8000270 <__aeabi_uldivmod+0x28>
 800024c:	2a00      	cmp	r2, #0
 800024e:	d10f      	bne.n	8000270 <__aeabi_uldivmod+0x28>
 8000250:	2900      	cmp	r1, #0
 8000252:	d100      	bne.n	8000256 <__aeabi_uldivmod+0xe>
 8000254:	2800      	cmp	r0, #0
 8000256:	d002      	beq.n	800025e <__aeabi_uldivmod+0x16>
 8000258:	2100      	movs	r1, #0
 800025a:	43c9      	mvns	r1, r1
 800025c:	0008      	movs	r0, r1
 800025e:	b407      	push	{r0, r1, r2}
 8000260:	4802      	ldr	r0, [pc, #8]	; (800026c <__aeabi_uldivmod+0x24>)
 8000262:	a102      	add	r1, pc, #8	; (adr r1, 800026c <__aeabi_uldivmod+0x24>)
 8000264:	1840      	adds	r0, r0, r1
 8000266:	9002      	str	r0, [sp, #8]
 8000268:	bd03      	pop	{r0, r1, pc}
 800026a:	46c0      	nop			; (mov r8, r8)
 800026c:	ffffffd9 	.word	0xffffffd9
 8000270:	b403      	push	{r0, r1}
 8000272:	4668      	mov	r0, sp
 8000274:	b501      	push	{r0, lr}
 8000276:	9802      	ldr	r0, [sp, #8]
 8000278:	f000 f834 	bl	80002e4 <__udivmoddi4>
 800027c:	9b01      	ldr	r3, [sp, #4]
 800027e:	469e      	mov	lr, r3
 8000280:	b002      	add	sp, #8
 8000282:	bc0c      	pop	{r2, r3}
 8000284:	4770      	bx	lr
 8000286:	46c0      	nop			; (mov r8, r8)

08000288 <__aeabi_lmul>:
 8000288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800028a:	46ce      	mov	lr, r9
 800028c:	4699      	mov	r9, r3
 800028e:	0c03      	lsrs	r3, r0, #16
 8000290:	469c      	mov	ip, r3
 8000292:	0413      	lsls	r3, r2, #16
 8000294:	4647      	mov	r7, r8
 8000296:	0c1b      	lsrs	r3, r3, #16
 8000298:	001d      	movs	r5, r3
 800029a:	000e      	movs	r6, r1
 800029c:	4661      	mov	r1, ip
 800029e:	0404      	lsls	r4, r0, #16
 80002a0:	0c24      	lsrs	r4, r4, #16
 80002a2:	b580      	push	{r7, lr}
 80002a4:	0007      	movs	r7, r0
 80002a6:	0c10      	lsrs	r0, r2, #16
 80002a8:	434b      	muls	r3, r1
 80002aa:	4365      	muls	r5, r4
 80002ac:	4341      	muls	r1, r0
 80002ae:	4360      	muls	r0, r4
 80002b0:	0c2c      	lsrs	r4, r5, #16
 80002b2:	18c0      	adds	r0, r0, r3
 80002b4:	1820      	adds	r0, r4, r0
 80002b6:	468c      	mov	ip, r1
 80002b8:	4283      	cmp	r3, r0
 80002ba:	d903      	bls.n	80002c4 <__aeabi_lmul+0x3c>
 80002bc:	2380      	movs	r3, #128	; 0x80
 80002be:	025b      	lsls	r3, r3, #9
 80002c0:	4698      	mov	r8, r3
 80002c2:	44c4      	add	ip, r8
 80002c4:	4649      	mov	r1, r9
 80002c6:	4379      	muls	r1, r7
 80002c8:	4356      	muls	r6, r2
 80002ca:	0c03      	lsrs	r3, r0, #16
 80002cc:	042d      	lsls	r5, r5, #16
 80002ce:	0c2d      	lsrs	r5, r5, #16
 80002d0:	1989      	adds	r1, r1, r6
 80002d2:	4463      	add	r3, ip
 80002d4:	0400      	lsls	r0, r0, #16
 80002d6:	1940      	adds	r0, r0, r5
 80002d8:	18c9      	adds	r1, r1, r3
 80002da:	bcc0      	pop	{r6, r7}
 80002dc:	46b9      	mov	r9, r7
 80002de:	46b0      	mov	r8, r6
 80002e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002e2:	46c0      	nop			; (mov r8, r8)

080002e4 <__udivmoddi4>:
 80002e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002e6:	4657      	mov	r7, sl
 80002e8:	464e      	mov	r6, r9
 80002ea:	4645      	mov	r5, r8
 80002ec:	46de      	mov	lr, fp
 80002ee:	b5e0      	push	{r5, r6, r7, lr}
 80002f0:	0004      	movs	r4, r0
 80002f2:	000d      	movs	r5, r1
 80002f4:	4692      	mov	sl, r2
 80002f6:	4699      	mov	r9, r3
 80002f8:	b083      	sub	sp, #12
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d830      	bhi.n	8000360 <__udivmoddi4+0x7c>
 80002fe:	d02d      	beq.n	800035c <__udivmoddi4+0x78>
 8000300:	4649      	mov	r1, r9
 8000302:	4650      	mov	r0, sl
 8000304:	f000 f8ba 	bl	800047c <__clzdi2>
 8000308:	0029      	movs	r1, r5
 800030a:	0006      	movs	r6, r0
 800030c:	0020      	movs	r0, r4
 800030e:	f000 f8b5 	bl	800047c <__clzdi2>
 8000312:	1a33      	subs	r3, r6, r0
 8000314:	4698      	mov	r8, r3
 8000316:	3b20      	subs	r3, #32
 8000318:	d434      	bmi.n	8000384 <__udivmoddi4+0xa0>
 800031a:	469b      	mov	fp, r3
 800031c:	4653      	mov	r3, sl
 800031e:	465a      	mov	r2, fp
 8000320:	4093      	lsls	r3, r2
 8000322:	4642      	mov	r2, r8
 8000324:	001f      	movs	r7, r3
 8000326:	4653      	mov	r3, sl
 8000328:	4093      	lsls	r3, r2
 800032a:	001e      	movs	r6, r3
 800032c:	42af      	cmp	r7, r5
 800032e:	d83b      	bhi.n	80003a8 <__udivmoddi4+0xc4>
 8000330:	42af      	cmp	r7, r5
 8000332:	d100      	bne.n	8000336 <__udivmoddi4+0x52>
 8000334:	e079      	b.n	800042a <__udivmoddi4+0x146>
 8000336:	465b      	mov	r3, fp
 8000338:	1ba4      	subs	r4, r4, r6
 800033a:	41bd      	sbcs	r5, r7
 800033c:	2b00      	cmp	r3, #0
 800033e:	da00      	bge.n	8000342 <__udivmoddi4+0x5e>
 8000340:	e076      	b.n	8000430 <__udivmoddi4+0x14c>
 8000342:	2200      	movs	r2, #0
 8000344:	2300      	movs	r3, #0
 8000346:	9200      	str	r2, [sp, #0]
 8000348:	9301      	str	r3, [sp, #4]
 800034a:	2301      	movs	r3, #1
 800034c:	465a      	mov	r2, fp
 800034e:	4093      	lsls	r3, r2
 8000350:	9301      	str	r3, [sp, #4]
 8000352:	2301      	movs	r3, #1
 8000354:	4642      	mov	r2, r8
 8000356:	4093      	lsls	r3, r2
 8000358:	9300      	str	r3, [sp, #0]
 800035a:	e029      	b.n	80003b0 <__udivmoddi4+0xcc>
 800035c:	4282      	cmp	r2, r0
 800035e:	d9cf      	bls.n	8000300 <__udivmoddi4+0x1c>
 8000360:	2200      	movs	r2, #0
 8000362:	2300      	movs	r3, #0
 8000364:	9200      	str	r2, [sp, #0]
 8000366:	9301      	str	r3, [sp, #4]
 8000368:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800036a:	2b00      	cmp	r3, #0
 800036c:	d001      	beq.n	8000372 <__udivmoddi4+0x8e>
 800036e:	601c      	str	r4, [r3, #0]
 8000370:	605d      	str	r5, [r3, #4]
 8000372:	9800      	ldr	r0, [sp, #0]
 8000374:	9901      	ldr	r1, [sp, #4]
 8000376:	b003      	add	sp, #12
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	46bb      	mov	fp, r7
 800037c:	46b2      	mov	sl, r6
 800037e:	46a9      	mov	r9, r5
 8000380:	46a0      	mov	r8, r4
 8000382:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000384:	4642      	mov	r2, r8
 8000386:	469b      	mov	fp, r3
 8000388:	2320      	movs	r3, #32
 800038a:	1a9b      	subs	r3, r3, r2
 800038c:	4652      	mov	r2, sl
 800038e:	40da      	lsrs	r2, r3
 8000390:	4641      	mov	r1, r8
 8000392:	0013      	movs	r3, r2
 8000394:	464a      	mov	r2, r9
 8000396:	408a      	lsls	r2, r1
 8000398:	0017      	movs	r7, r2
 800039a:	4642      	mov	r2, r8
 800039c:	431f      	orrs	r7, r3
 800039e:	4653      	mov	r3, sl
 80003a0:	4093      	lsls	r3, r2
 80003a2:	001e      	movs	r6, r3
 80003a4:	42af      	cmp	r7, r5
 80003a6:	d9c3      	bls.n	8000330 <__udivmoddi4+0x4c>
 80003a8:	2200      	movs	r2, #0
 80003aa:	2300      	movs	r3, #0
 80003ac:	9200      	str	r2, [sp, #0]
 80003ae:	9301      	str	r3, [sp, #4]
 80003b0:	4643      	mov	r3, r8
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d0d8      	beq.n	8000368 <__udivmoddi4+0x84>
 80003b6:	07fb      	lsls	r3, r7, #31
 80003b8:	0872      	lsrs	r2, r6, #1
 80003ba:	431a      	orrs	r2, r3
 80003bc:	4646      	mov	r6, r8
 80003be:	087b      	lsrs	r3, r7, #1
 80003c0:	e00e      	b.n	80003e0 <__udivmoddi4+0xfc>
 80003c2:	42ab      	cmp	r3, r5
 80003c4:	d101      	bne.n	80003ca <__udivmoddi4+0xe6>
 80003c6:	42a2      	cmp	r2, r4
 80003c8:	d80c      	bhi.n	80003e4 <__udivmoddi4+0x100>
 80003ca:	1aa4      	subs	r4, r4, r2
 80003cc:	419d      	sbcs	r5, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	1924      	adds	r4, r4, r4
 80003d2:	416d      	adcs	r5, r5
 80003d4:	2100      	movs	r1, #0
 80003d6:	3e01      	subs	r6, #1
 80003d8:	1824      	adds	r4, r4, r0
 80003da:	414d      	adcs	r5, r1
 80003dc:	2e00      	cmp	r6, #0
 80003de:	d006      	beq.n	80003ee <__udivmoddi4+0x10a>
 80003e0:	42ab      	cmp	r3, r5
 80003e2:	d9ee      	bls.n	80003c2 <__udivmoddi4+0xde>
 80003e4:	3e01      	subs	r6, #1
 80003e6:	1924      	adds	r4, r4, r4
 80003e8:	416d      	adcs	r5, r5
 80003ea:	2e00      	cmp	r6, #0
 80003ec:	d1f8      	bne.n	80003e0 <__udivmoddi4+0xfc>
 80003ee:	9800      	ldr	r0, [sp, #0]
 80003f0:	9901      	ldr	r1, [sp, #4]
 80003f2:	465b      	mov	r3, fp
 80003f4:	1900      	adds	r0, r0, r4
 80003f6:	4169      	adcs	r1, r5
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	db24      	blt.n	8000446 <__udivmoddi4+0x162>
 80003fc:	002b      	movs	r3, r5
 80003fe:	465a      	mov	r2, fp
 8000400:	4644      	mov	r4, r8
 8000402:	40d3      	lsrs	r3, r2
 8000404:	002a      	movs	r2, r5
 8000406:	40e2      	lsrs	r2, r4
 8000408:	001c      	movs	r4, r3
 800040a:	465b      	mov	r3, fp
 800040c:	0015      	movs	r5, r2
 800040e:	2b00      	cmp	r3, #0
 8000410:	db2a      	blt.n	8000468 <__udivmoddi4+0x184>
 8000412:	0026      	movs	r6, r4
 8000414:	409e      	lsls	r6, r3
 8000416:	0033      	movs	r3, r6
 8000418:	0026      	movs	r6, r4
 800041a:	4647      	mov	r7, r8
 800041c:	40be      	lsls	r6, r7
 800041e:	0032      	movs	r2, r6
 8000420:	1a80      	subs	r0, r0, r2
 8000422:	4199      	sbcs	r1, r3
 8000424:	9000      	str	r0, [sp, #0]
 8000426:	9101      	str	r1, [sp, #4]
 8000428:	e79e      	b.n	8000368 <__udivmoddi4+0x84>
 800042a:	42a3      	cmp	r3, r4
 800042c:	d8bc      	bhi.n	80003a8 <__udivmoddi4+0xc4>
 800042e:	e782      	b.n	8000336 <__udivmoddi4+0x52>
 8000430:	4642      	mov	r2, r8
 8000432:	2320      	movs	r3, #32
 8000434:	2100      	movs	r1, #0
 8000436:	1a9b      	subs	r3, r3, r2
 8000438:	2200      	movs	r2, #0
 800043a:	9100      	str	r1, [sp, #0]
 800043c:	9201      	str	r2, [sp, #4]
 800043e:	2201      	movs	r2, #1
 8000440:	40da      	lsrs	r2, r3
 8000442:	9201      	str	r2, [sp, #4]
 8000444:	e785      	b.n	8000352 <__udivmoddi4+0x6e>
 8000446:	4642      	mov	r2, r8
 8000448:	2320      	movs	r3, #32
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	002a      	movs	r2, r5
 800044e:	4646      	mov	r6, r8
 8000450:	409a      	lsls	r2, r3
 8000452:	0023      	movs	r3, r4
 8000454:	40f3      	lsrs	r3, r6
 8000456:	4644      	mov	r4, r8
 8000458:	4313      	orrs	r3, r2
 800045a:	002a      	movs	r2, r5
 800045c:	40e2      	lsrs	r2, r4
 800045e:	001c      	movs	r4, r3
 8000460:	465b      	mov	r3, fp
 8000462:	0015      	movs	r5, r2
 8000464:	2b00      	cmp	r3, #0
 8000466:	dad4      	bge.n	8000412 <__udivmoddi4+0x12e>
 8000468:	4642      	mov	r2, r8
 800046a:	002f      	movs	r7, r5
 800046c:	2320      	movs	r3, #32
 800046e:	0026      	movs	r6, r4
 8000470:	4097      	lsls	r7, r2
 8000472:	1a9b      	subs	r3, r3, r2
 8000474:	40de      	lsrs	r6, r3
 8000476:	003b      	movs	r3, r7
 8000478:	4333      	orrs	r3, r6
 800047a:	e7cd      	b.n	8000418 <__udivmoddi4+0x134>

0800047c <__clzdi2>:
 800047c:	b510      	push	{r4, lr}
 800047e:	2900      	cmp	r1, #0
 8000480:	d103      	bne.n	800048a <__clzdi2+0xe>
 8000482:	f000 f807 	bl	8000494 <__clzsi2>
 8000486:	3020      	adds	r0, #32
 8000488:	e002      	b.n	8000490 <__clzdi2+0x14>
 800048a:	0008      	movs	r0, r1
 800048c:	f000 f802 	bl	8000494 <__clzsi2>
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__clzsi2>:
 8000494:	211c      	movs	r1, #28
 8000496:	2301      	movs	r3, #1
 8000498:	041b      	lsls	r3, r3, #16
 800049a:	4298      	cmp	r0, r3
 800049c:	d301      	bcc.n	80004a2 <__clzsi2+0xe>
 800049e:	0c00      	lsrs	r0, r0, #16
 80004a0:	3910      	subs	r1, #16
 80004a2:	0a1b      	lsrs	r3, r3, #8
 80004a4:	4298      	cmp	r0, r3
 80004a6:	d301      	bcc.n	80004ac <__clzsi2+0x18>
 80004a8:	0a00      	lsrs	r0, r0, #8
 80004aa:	3908      	subs	r1, #8
 80004ac:	091b      	lsrs	r3, r3, #4
 80004ae:	4298      	cmp	r0, r3
 80004b0:	d301      	bcc.n	80004b6 <__clzsi2+0x22>
 80004b2:	0900      	lsrs	r0, r0, #4
 80004b4:	3904      	subs	r1, #4
 80004b6:	a202      	add	r2, pc, #8	; (adr r2, 80004c0 <__clzsi2+0x2c>)
 80004b8:	5c10      	ldrb	r0, [r2, r0]
 80004ba:	1840      	adds	r0, r0, r1
 80004bc:	4770      	bx	lr
 80004be:	46c0      	nop			; (mov r8, r8)
 80004c0:	02020304 	.word	0x02020304
 80004c4:	01010101 	.word	0x01010101
	...

080004d0 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80004d0:	b500      	push	{lr}
 80004d2:	b099      	sub	sp, #100	; 0x64
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004d4:	2230      	movs	r2, #48	; 0x30
 80004d6:	2100      	movs	r1, #0
 80004d8:	a80c      	add	r0, sp, #48	; 0x30
 80004da:	f002 f9ad 	bl	8002838 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004de:	2214      	movs	r2, #20
 80004e0:	2100      	movs	r1, #0
 80004e2:	4668      	mov	r0, sp
 80004e4:	f002 f9a8 	bl	8002838 <memset>
    RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004e8:	2218      	movs	r2, #24
 80004ea:	2100      	movs	r1, #0
 80004ec:	a805      	add	r0, sp, #20
 80004ee:	f002 f9a3 	bl	8002838 <memset>

    /** Configure the main internal regulator output voltage
     */
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004f2:	4919      	ldr	r1, [pc, #100]	; (8000558 <SystemClock_Config+0x88>)
 80004f4:	4b19      	ldr	r3, [pc, #100]	; (800055c <SystemClock_Config+0x8c>)
 80004f6:	680a      	ldr	r2, [r1, #0]
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
    RCC_OscInitStruct.MSIState = RCC_MSI_ON;
    RCC_OscInitStruct.MSICalibrationValue = 0;
    RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80004f8:	a80b      	add	r0, sp, #44	; 0x2c
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004fa:	401a      	ands	r2, r3
 80004fc:	2380      	movs	r3, #128	; 0x80
 80004fe:	011b      	lsls	r3, r3, #4
 8000500:	4313      	orrs	r3, r2
 8000502:	600b      	str	r3, [r1, #0]
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000504:	2310      	movs	r3, #16
    RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000506:	22a0      	movs	r2, #160	; 0xa0
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000508:	930b      	str	r3, [sp, #44]	; 0x2c
    RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800050a:	3b0f      	subs	r3, #15
 800050c:	9311      	str	r3, [sp, #68]	; 0x44
    RCC_OscInitStruct.MSICalibrationValue = 0;
 800050e:	2300      	movs	r3, #0
    RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000510:	0212      	lsls	r2, r2, #8
    RCC_OscInitStruct.MSICalibrationValue = 0;
 8000512:	9312      	str	r3, [sp, #72]	; 0x48
    RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000514:	9213      	str	r2, [sp, #76]	; 0x4c
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000516:	9314      	str	r3, [sp, #80]	; 0x50
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000518:	f000 fd2e 	bl	8000f78 <HAL_RCC_OscConfig>
 800051c:	1e01      	subs	r1, r0, #0
 800051e:	d001      	beq.n	8000524 <SystemClock_Config+0x54>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000520:	b672      	cpsid	i
 */
void Error_Handler(void) {
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1) {
 8000522:	e7fe      	b.n	8000522 <SystemClock_Config+0x52>
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000524:	230f      	movs	r3, #15
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000526:	9001      	str	r0, [sp, #4]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000528:	9002      	str	r0, [sp, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800052a:	9003      	str	r0, [sp, #12]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800052c:	9004      	str	r0, [sp, #16]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 800052e:	4668      	mov	r0, sp
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8000530:	9300      	str	r3, [sp, #0]
    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000532:	f000 ff6f 	bl	8001414 <HAL_RCC_ClockConfig>
 8000536:	2800      	cmp	r0, #0
 8000538:	d001      	beq.n	800053e <SystemClock_Config+0x6e>
 800053a:	b672      	cpsid	i
    while (1) {
 800053c:	e7fe      	b.n	800053c <SystemClock_Config+0x6c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800053e:	2302      	movs	r3, #2
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000540:	9007      	str	r0, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000542:	a805      	add	r0, sp, #20
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000544:	9305      	str	r3, [sp, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000546:	f001 f853 	bl	80015f0 <HAL_RCCEx_PeriphCLKConfig>
 800054a:	2800      	cmp	r0, #0
 800054c:	d001      	beq.n	8000552 <SystemClock_Config+0x82>
 800054e:	b672      	cpsid	i
    while (1) {
 8000550:	e7fe      	b.n	8000550 <SystemClock_Config+0x80>
}
 8000552:	b019      	add	sp, #100	; 0x64
 8000554:	bd00      	pop	{pc}
 8000556:	46c0      	nop			; (mov r8, r8)
 8000558:	40007000 	.word	0x40007000
 800055c:	ffffe7ff 	.word	0xffffe7ff

08000560 <main>:
int main(void) {
 8000560:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000562:	b08d      	sub	sp, #52	; 0x34
    HAL_Init();
 8000564:	f000 fa70 	bl	8000a48 <HAL_Init>
    SystemClock_Config();
 8000568:	f7ff ffb2 	bl	80004d0 <SystemClock_Config>
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800056c:	2214      	movs	r2, #20
 800056e:	2100      	movs	r1, #0
 8000570:	a807      	add	r0, sp, #28
 8000572:	f002 f961 	bl	8002838 <memset>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000576:	2204      	movs	r2, #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000578:	2401      	movs	r4, #1
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 800057a:	2580      	movs	r5, #128	; 0x80
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800057c:	4e79      	ldr	r6, [pc, #484]	; (8000764 <main+0x204>)
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 800057e:	01ed      	lsls	r5, r5, #7
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000580:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8000582:	0029      	movs	r1, r5
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000584:	4313      	orrs	r3, r2
 8000586:	62f3      	str	r3, [r6, #44]	; 0x2c
 8000588:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 800058a:	4877      	ldr	r0, [pc, #476]	; (8000768 <main+0x208>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800058c:	4013      	ands	r3, r2
 800058e:	9304      	str	r3, [sp, #16]
 8000590:	9b04      	ldr	r3, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000592:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000594:	3a02      	subs	r2, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000596:	4323      	orrs	r3, r4
 8000598:	62f3      	str	r3, [r6, #44]	; 0x2c
 800059a:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 800059c:	4023      	ands	r3, r4
 800059e:	9305      	str	r3, [sp, #20]
 80005a0:	9b05      	ldr	r3, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005a2:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 80005a4:	4313      	orrs	r3, r2
 80005a6:	62f3      	str	r3, [r6, #44]	; 0x2c
 80005a8:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 80005aa:	4013      	ands	r3, r2
 80005ac:	9306      	str	r3, [sp, #24]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 80005ae:	2200      	movs	r2, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005b0:	9b06      	ldr	r3, [sp, #24]
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 80005b2:	f000 fc93 	bl	8000edc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 80005b6:	20a0      	movs	r0, #160	; 0xa0
 80005b8:	2200      	movs	r2, #0
 80005ba:	0021      	movs	r1, r4
 80005bc:	05c0      	lsls	r0, r0, #23
 80005be:	f000 fc8d 	bl	8000edc <HAL_GPIO_WritePin>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80005c2:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c4:	2500      	movs	r5, #0
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005c6:	4868      	ldr	r0, [pc, #416]	; (8000768 <main+0x208>)
 80005c8:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005ca:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005cc:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ce:	950a      	str	r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005d0:	f000 fbd6 	bl	8000d80 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80005d4:	2380      	movs	r3, #128	; 0x80
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005d6:	4864      	ldr	r0, [pc, #400]	; (8000768 <main+0x208>)
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80005d8:	021b      	lsls	r3, r3, #8
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005da:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80005dc:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005de:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e0:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80005e2:	f000 fbcd 	bl	8000d80 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005e6:	20a0      	movs	r0, #160	; 0xa0
 80005e8:	a907      	add	r1, sp, #28
 80005ea:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80005ec:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005ee:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f0:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005f2:	950a      	str	r5, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005f4:	f000 fbc4 	bl	8000d80 <HAL_GPIO_Init>
    __HAL_RCC_DMA1_CLK_ENABLE();
 80005f8:	6b33      	ldr	r3, [r6, #48]	; 0x30
    HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80005fa:	002a      	movs	r2, r5
    __HAL_RCC_DMA1_CLK_ENABLE();
 80005fc:	4323      	orrs	r3, r4
 80005fe:	6333      	str	r3, [r6, #48]	; 0x30
 8000600:	6b33      	ldr	r3, [r6, #48]	; 0x30
    HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000602:	0029      	movs	r1, r5
    __HAL_RCC_DMA1_CLK_ENABLE();
 8000604:	4023      	ands	r3, r4
    HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000606:	200a      	movs	r0, #10
    __HAL_RCC_DMA1_CLK_ENABLE();
 8000608:	9307      	str	r3, [sp, #28]
 800060a:	9b07      	ldr	r3, [sp, #28]
    HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 800060c:	f000 fa54 	bl	8000ab8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000610:	200a      	movs	r0, #10
 8000612:	f000 fa7b 	bl	8000b0c <HAL_NVIC_EnableIRQ>
    huart2.Instance = USART2;
 8000616:	4e55      	ldr	r6, [pc, #340]	; (800076c <main+0x20c>)
 8000618:	4b55      	ldr	r3, [pc, #340]	; (8000770 <main+0x210>)
    if (HAL_UART_Init(&huart2) != HAL_OK) {
 800061a:	0030      	movs	r0, r6
    huart2.Instance = USART2;
 800061c:	6033      	str	r3, [r6, #0]
    huart2.Init.BaudRate = 115200;
 800061e:	23e1      	movs	r3, #225	; 0xe1
 8000620:	025b      	lsls	r3, r3, #9
 8000622:	6073      	str	r3, [r6, #4]
    huart2.Init.Mode = UART_MODE_TX_RX;
 8000624:	230c      	movs	r3, #12
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000626:	60b5      	str	r5, [r6, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 8000628:	60f5      	str	r5, [r6, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 800062a:	6135      	str	r5, [r6, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 800062c:	6173      	str	r3, [r6, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800062e:	61b5      	str	r5, [r6, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000630:	61f5      	str	r5, [r6, #28]
    huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000632:	6235      	str	r5, [r6, #32]
    huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000634:	6275      	str	r5, [r6, #36]	; 0x24
    if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000636:	f002 f835 	bl	80026a4 <HAL_UART_Init>
 800063a:	42a8      	cmp	r0, r5
 800063c:	d001      	beq.n	8000642 <main+0xe2>
 800063e:	b672      	cpsid	i
    while (1) {
 8000640:	e7fe      	b.n	8000640 <main+0xe0>
    hspi1.Instance = SPI1;
 8000642:	4d4c      	ldr	r5, [pc, #304]	; (8000774 <main+0x214>)
 8000644:	4b4c      	ldr	r3, [pc, #304]	; (8000778 <main+0x218>)
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000646:	60a8      	str	r0, [r5, #8]
    hspi1.Instance = SPI1;
 8000648:	602b      	str	r3, [r5, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 800064a:	2382      	movs	r3, #130	; 0x82
 800064c:	005b      	lsls	r3, r3, #1
 800064e:	606b      	str	r3, [r5, #4]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 8000650:	33fc      	adds	r3, #252	; 0xfc
 8000652:	61ab      	str	r3, [r5, #24]
    hspi1.Init.CRCPolynomial = 7;
 8000654:	3bfa      	subs	r3, #250	; 0xfa
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000656:	60e8      	str	r0, [r5, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000658:	6128      	str	r0, [r5, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800065a:	6168      	str	r0, [r5, #20]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800065c:	61e8      	str	r0, [r5, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800065e:	6228      	str	r0, [r5, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000660:	6268      	str	r0, [r5, #36]	; 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000662:	62a8      	str	r0, [r5, #40]	; 0x28
    hspi1.Init.CRCPolynomial = 7;
 8000664:	3bff      	subs	r3, #255	; 0xff
    if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8000666:	0028      	movs	r0, r5
    hspi1.Init.CRCPolynomial = 7;
 8000668:	62eb      	str	r3, [r5, #44]	; 0x2c
    if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 800066a:	f001 f90d 	bl	8001888 <HAL_SPI_Init>
 800066e:	2800      	cmp	r0, #0
 8000670:	d001      	beq.n	8000676 <main+0x116>
 8000672:	b672      	cpsid	i
    while (1) {
 8000674:	e7fe      	b.n	8000674 <main+0x114>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 1);
 8000676:	20a0      	movs	r0, #160	; 0xa0
 8000678:	0022      	movs	r2, r4
 800067a:	0021      	movs	r1, r4
 800067c:	05c0      	lsls	r0, r0, #23
 800067e:	f000 fc2d 	bl	8000edc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 0);
 8000682:	20a0      	movs	r0, #160	; 0xa0
 8000684:	2200      	movs	r2, #0
 8000686:	0021      	movs	r1, r4
 8000688:	05c0      	lsls	r0, r0, #23
 800068a:	f000 fc27 	bl	8000edc <HAL_GPIO_WritePin>
        HAL_SPI_TransmitReceive(&hspi1, spi_TX, spi_RX, 2, HAL_MAX_DELAY);
 800068e:	2301      	movs	r3, #1
 8000690:	4f3a      	ldr	r7, [pc, #232]	; (800077c <main+0x21c>)
 8000692:	425b      	negs	r3, r3
 8000694:	003a      	movs	r2, r7
 8000696:	493a      	ldr	r1, [pc, #232]	; (8000780 <main+0x220>)
 8000698:	9300      	str	r3, [sp, #0]
 800069a:	0028      	movs	r0, r5
 800069c:	3303      	adds	r3, #3
 800069e:	f001 f94e 	bl	800193e <HAL_SPI_TransmitReceive>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 1);
 80006a2:	20a0      	movs	r0, #160	; 0xa0
 80006a4:	0022      	movs	r2, r4
 80006a6:	0021      	movs	r1, r4
 80006a8:	05c0      	lsls	r0, r0, #23
 80006aa:	f000 fc17 	bl	8000edc <HAL_GPIO_WritePin>
        m_angle = ((uint16_t)(spi_RX[0]) << 8) + spi_RX[1] + 16384;
 80006ae:	2180      	movs	r1, #128	; 0x80
 80006b0:	783b      	ldrb	r3, [r7, #0]
 80006b2:	787a      	ldrb	r2, [r7, #1]
        if (m_angle_prev < 8192 && m_angle > 24576) { // detect angle wraparound and increment a revolution
 80006b4:	2780      	movs	r7, #128	; 0x80
        m_angle = ((uint16_t)(spi_RX[0]) << 8) + spi_RX[1] + 16384;
 80006b6:	01c9      	lsls	r1, r1, #7
 80006b8:	1852      	adds	r2, r2, r1
        if (m_angle_prev < 8192 && m_angle > 24576) { // detect angle wraparound and increment a revolution
 80006ba:	4932      	ldr	r1, [pc, #200]	; (8000784 <main+0x224>)
        m_angle = ((uint16_t)(spi_RX[0]) << 8) + spi_RX[1] + 16384;
 80006bc:	021b      	lsls	r3, r3, #8
        if (m_angle_prev < 8192 && m_angle > 24576) { // detect angle wraparound and increment a revolution
 80006be:	8808      	ldrh	r0, [r1, #0]
        m_angle = ((uint16_t)(spi_RX[0]) << 8) + spi_RX[1] + 16384;
 80006c0:	189b      	adds	r3, r3, r2
 80006c2:	b29b      	uxth	r3, r3
        if (m_angle_prev < 8192 && m_angle > 24576) { // detect angle wraparound and increment a revolution
 80006c4:	4a30      	ldr	r2, [pc, #192]	; (8000788 <main+0x228>)
 80006c6:	01bf      	lsls	r7, r7, #6
 80006c8:	42b8      	cmp	r0, r7
 80006ca:	d240      	bcs.n	800074e <main+0x1ee>
 80006cc:	20c0      	movs	r0, #192	; 0xc0
 80006ce:	01c0      	lsls	r0, r0, #7
 80006d0:	4283      	cmp	r3, r0
 80006d2:	d903      	bls.n	80006dc <main+0x17c>
            revs -= 32768;
 80006d4:	6810      	ldr	r0, [r2, #0]
 80006d6:	4f2d      	ldr	r7, [pc, #180]	; (800078c <main+0x22c>)
            revs += 32768;
 80006d8:	19c0      	adds	r0, r0, r7
 80006da:	6010      	str	r0, [r2, #0]
        cont_angle = m_angle + revs;
 80006dc:	6812      	ldr	r2, [r2, #0]
 80006de:	482c      	ldr	r0, [pc, #176]	; (8000790 <main+0x230>)
 80006e0:	18d2      	adds	r2, r2, r3
 80006e2:	6002      	str	r2, [r0, #0]
 80006e4:	9003      	str	r0, [sp, #12]
        HAL_Delay(10);
 80006e6:	200a      	movs	r0, #10
        m_angle_prev = m_angle;
 80006e8:	800b      	strh	r3, [r1, #0]
        HAL_Delay(10);
 80006ea:	f000 f9d3 	bl	8000a94 <HAL_Delay>
            uart_cmd[0] = uart_RX[0] & CMD_MASK;
 80006ee:	210f      	movs	r1, #15
 80006f0:	4a28      	ldr	r2, [pc, #160]	; (8000794 <main+0x234>)
 80006f2:	4f29      	ldr	r7, [pc, #164]	; (8000798 <main+0x238>)
 80006f4:	7813      	ldrb	r3, [r2, #0]
 80006f6:	438b      	bics	r3, r1
 80006f8:	803b      	strh	r3, [r7, #0]
            uart_cmd[1] = (uart_RX[1] << 7) | (uart_RX[2]);
 80006fa:	7853      	ldrb	r3, [r2, #1]
 80006fc:	7890      	ldrb	r0, [r2, #2]
 80006fe:	01db      	lsls	r3, r3, #7
 8000700:	4318      	orrs	r0, r3
 8000702:	8078      	strh	r0, [r7, #2]
            uart_cmd[1] = pad14(uart_cmd[1]);
 8000704:	f000 f930 	bl	8000968 <pad14>
            if (uart_cmd[0] == CMD_GET_POSITION) {
 8000708:	883b      	ldrh	r3, [r7, #0]
 800070a:	4a24      	ldr	r2, [pc, #144]	; (800079c <main+0x23c>)
            uart_cmd[1] = pad14(uart_cmd[1]);
 800070c:	8078      	strh	r0, [r7, #2]
            if (uart_cmd[0] == CMD_GET_POSITION) {
 800070e:	2bc0      	cmp	r3, #192	; 0xc0
 8000710:	d100      	bne.n	8000714 <main+0x1b4>
                encoder_res = uart_cmd[1];
 8000712:	8010      	strh	r0, [r2, #0]
            uart_TX[0] = (uint8_t)(cont_angle >> (encoder_res + 7)) & 0b01111111;
 8000714:	9b03      	ldr	r3, [sp, #12]
 8000716:	2000      	movs	r0, #0
 8000718:	5e10      	ldrsh	r0, [r2, r0]
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	1dc2      	adds	r2, r0, #7
 800071e:	0019      	movs	r1, r3
 8000720:	4111      	asrs	r1, r2
            uart_TX[1] = (uint8_t)(cont_angle >> (encoder_res + 0)) & 0b01111111;
 8000722:	4103      	asrs	r3, r0
            uart_TX[0] = (uint8_t)(cont_angle >> (encoder_res + 7)) & 0b01111111;
 8000724:	000a      	movs	r2, r1
 8000726:	217f      	movs	r1, #127	; 0x7f
 8000728:	4f1d      	ldr	r7, [pc, #116]	; (80007a0 <main+0x240>)
            uart_TX[1] = (uint8_t)(cont_angle >> (encoder_res + 0)) & 0b01111111;
 800072a:	400b      	ands	r3, r1
            uart_TX[0] = (uint8_t)(cont_angle >> (encoder_res + 7)) & 0b01111111;
 800072c:	400a      	ands	r2, r1
            uart_TX[1] = (uint8_t)(cont_angle >> (encoder_res + 0)) & 0b01111111;
 800072e:	707b      	strb	r3, [r7, #1]
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1); //enable TX
 8000730:	2180      	movs	r1, #128	; 0x80
            uart_TX[2] = MIN_INT8;
 8000732:	2380      	movs	r3, #128	; 0x80
            uart_TX[0] = (uint8_t)(cont_angle >> (encoder_res + 7)) & 0b01111111;
 8000734:	703a      	strb	r2, [r7, #0]
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1); //enable TX
 8000736:	480c      	ldr	r0, [pc, #48]	; (8000768 <main+0x208>)
 8000738:	0022      	movs	r2, r4
            uart_TX[2] = MIN_INT8;
 800073a:	70bb      	strb	r3, [r7, #2]
            HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 1); //enable TX
 800073c:	01c9      	lsls	r1, r1, #7
 800073e:	f000 fbcd 	bl	8000edc <HAL_GPIO_WritePin>
            HAL_UART_Transmit_DMA(&huart2, uart_TX, 3);
 8000742:	2203      	movs	r2, #3
 8000744:	0039      	movs	r1, r7
 8000746:	0030      	movs	r0, r6
 8000748:	f001 fa26 	bl	8001b98 <HAL_UART_Transmit_DMA>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, 0);
 800074c:	e799      	b.n	8000682 <main+0x122>
        } else if (m_angle < 8192 && m_angle_prev > 24576) {
 800074e:	42bb      	cmp	r3, r7
 8000750:	d2c4      	bcs.n	80006dc <main+0x17c>
 8000752:	27c0      	movs	r7, #192	; 0xc0
 8000754:	01ff      	lsls	r7, r7, #7
 8000756:	42b8      	cmp	r0, r7
 8000758:	d9c0      	bls.n	80006dc <main+0x17c>
            revs += 32768;
 800075a:	2780      	movs	r7, #128	; 0x80
 800075c:	6810      	ldr	r0, [r2, #0]
 800075e:	023f      	lsls	r7, r7, #8
 8000760:	e7ba      	b.n	80006d8 <main+0x178>
 8000762:	46c0      	nop			; (mov r8, r8)
 8000764:	40021000 	.word	0x40021000
 8000768:	50000800 	.word	0x50000800
 800076c:	200000d0 	.word	0x200000d0
 8000770:	40004400 	.word	0x40004400
 8000774:	20000078 	.word	0x20000078
 8000778:	40013000 	.word	0x40013000
 800077c:	20000160 	.word	0x20000160
 8000780:	20000162 	.word	0x20000162
 8000784:	20000158 	.word	0x20000158
 8000788:	2000015c 	.word	0x2000015c
 800078c:	ffff8000 	.word	0xffff8000
 8000790:	2000002c 	.word	0x2000002c
 8000794:	20000164 	.word	0x20000164
 8000798:	20000172 	.word	0x20000172
 800079c:	20000000 	.word	0x20000000
 80007a0:	20000167 	.word	0x20000167

080007a4 <HAL_UARTEx_RxEventCallback>:
}
 80007a4:	4770      	bx	lr
	...

080007a8 <HAL_UART_TxCpltCallback>:
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0); //set RX
 80007a8:	2180      	movs	r1, #128	; 0x80
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80007aa:	b510      	push	{r4, lr}
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0); //set RX
 80007ac:	2200      	movs	r2, #0
 80007ae:	4805      	ldr	r0, [pc, #20]	; (80007c4 <HAL_UART_TxCpltCallback+0x1c>)
 80007b0:	01c9      	lsls	r1, r1, #7
 80007b2:	f000 fb93 	bl	8000edc <HAL_GPIO_WritePin>
    HAL_UARTEx_ReceiveToIdle_IT(&huart2, uart_RX, UART_RX_SIZE);
 80007b6:	2203      	movs	r2, #3
 80007b8:	4903      	ldr	r1, [pc, #12]	; (80007c8 <HAL_UART_TxCpltCallback+0x20>)
 80007ba:	4804      	ldr	r0, [pc, #16]	; (80007cc <HAL_UART_TxCpltCallback+0x24>)
 80007bc:	f002 f80b 	bl	80027d6 <HAL_UARTEx_ReceiveToIdle_IT>
}
 80007c0:	bd10      	pop	{r4, pc}
 80007c2:	46c0      	nop			; (mov r8, r8)
 80007c4:	50000800 	.word	0x50000800
 80007c8:	20000164 	.word	0x20000164
 80007cc:	200000d0 	.word	0x200000d0

080007d0 <HAL_UART_ErrorCallback>:
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) { // shouldn't happen but just in case of overrun, restart RX
 80007d0:	b530      	push	{r4, r5, lr}
    while (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_RXNE)) {
 80007d2:	2520      	movs	r5, #32
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) { // shouldn't happen but just in case of overrun, restart RX
 80007d4:	b087      	sub	sp, #28
    while (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_RXNE)) {
 80007d6:	4c0d      	ldr	r4, [pc, #52]	; (800080c <HAL_UART_ErrorCallback+0x3c>)
 80007d8:	6823      	ldr	r3, [r4, #0]
 80007da:	69db      	ldr	r3, [r3, #28]
 80007dc:	001a      	movs	r2, r3
 80007de:	402a      	ands	r2, r5
 80007e0:	422b      	tst	r3, r5
 80007e2:	d10b      	bne.n	80007fc <HAL_UART_ErrorCallback+0x2c>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, 0); //set RX
 80007e4:	2180      	movs	r1, #128	; 0x80
 80007e6:	480a      	ldr	r0, [pc, #40]	; (8000810 <HAL_UART_ErrorCallback+0x40>)
 80007e8:	01c9      	lsls	r1, r1, #7
 80007ea:	f000 fb77 	bl	8000edc <HAL_GPIO_WritePin>
    HAL_UARTEx_ReceiveToIdle_IT(&huart2, uart_RX, UART_RX_SIZE);
 80007ee:	2203      	movs	r2, #3
 80007f0:	0020      	movs	r0, r4
 80007f2:	4908      	ldr	r1, [pc, #32]	; (8000814 <HAL_UART_ErrorCallback+0x44>)
 80007f4:	f001 ffef 	bl	80027d6 <HAL_UARTEx_ReceiveToIdle_IT>
}
 80007f8:	b007      	add	sp, #28
 80007fa:	bd30      	pop	{r4, r5, pc}
        HAL_UART_Receive(&huart2, temp_buffer, 1, 1);
 80007fc:	2301      	movs	r3, #1
 80007fe:	0020      	movs	r0, r4
 8000800:	001a      	movs	r2, r3
 8000802:	a901      	add	r1, sp, #4
 8000804:	f001 fe6c 	bl	80024e0 <HAL_UART_Receive>
 8000808:	e7e5      	b.n	80007d6 <HAL_UART_ErrorCallback+0x6>
 800080a:	46c0      	nop			; (mov r8, r8)
 800080c:	200000d0 	.word	0x200000d0
 8000810:	50000800 	.word	0x50000800
 8000814:	20000164 	.word	0x20000164

08000818 <Error_Handler>:
 8000818:	b672      	cpsid	i
    while (1) {
 800081a:	e7fe      	b.n	800081a <Error_Handler+0x2>

0800081c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800081c:	2201      	movs	r2, #1
 800081e:	4b05      	ldr	r3, [pc, #20]	; (8000834 <HAL_MspInit+0x18>)
 8000820:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000822:	430a      	orrs	r2, r1
 8000824:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000826:	2280      	movs	r2, #128	; 0x80
 8000828:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800082a:	0552      	lsls	r2, r2, #21
 800082c:	430a      	orrs	r2, r1
 800082e:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000830:	4770      	bx	lr
 8000832:	46c0      	nop			; (mov r8, r8)
 8000834:	40021000 	.word	0x40021000

08000838 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000838:	b510      	push	{r4, lr}
 800083a:	0004      	movs	r4, r0
 800083c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800083e:	2214      	movs	r2, #20
 8000840:	2100      	movs	r1, #0
 8000842:	a801      	add	r0, sp, #4
 8000844:	f001 fff8 	bl	8002838 <memset>
  if(hspi->Instance==SPI1)
 8000848:	4b0f      	ldr	r3, [pc, #60]	; (8000888 <HAL_SPI_MspInit+0x50>)
 800084a:	6822      	ldr	r2, [r4, #0]
 800084c:	429a      	cmp	r2, r3
 800084e:	d118      	bne.n	8000882 <HAL_SPI_MspInit+0x4a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000850:	2280      	movs	r2, #128	; 0x80
 8000852:	4b0e      	ldr	r3, [pc, #56]	; (800088c <HAL_SPI_MspInit+0x54>)
 8000854:	0152      	lsls	r2, r2, #5
 8000856:	6b59      	ldr	r1, [r3, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000858:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_SPI1_CLK_ENABLE();
 800085a:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800085c:	2101      	movs	r1, #1
    __HAL_RCC_SPI1_CLK_ENABLE();
 800085e:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000860:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000862:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000864:	430a      	orrs	r2, r1
 8000866:	62da      	str	r2, [r3, #44]	; 0x2c
 8000868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800086a:	400b      	ands	r3, r1
 800086c:	9300      	str	r3, [sp, #0]
 800086e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000870:	23e0      	movs	r3, #224	; 0xe0
 8000872:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000874:	3bde      	subs	r3, #222	; 0xde
 8000876:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000878:	185b      	adds	r3, r3, r1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800087a:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800087c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800087e:	f000 fa7f 	bl	8000d80 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000882:	b006      	add	sp, #24
 8000884:	bd10      	pop	{r4, pc}
 8000886:	46c0      	nop			; (mov r8, r8)
 8000888:	40013000 	.word	0x40013000
 800088c:	40021000 	.word	0x40021000

08000890 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000890:	b530      	push	{r4, r5, lr}
 8000892:	0005      	movs	r5, r0
 8000894:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000896:	2214      	movs	r2, #20
 8000898:	2100      	movs	r1, #0
 800089a:	a801      	add	r0, sp, #4
 800089c:	f001 ffcc 	bl	8002838 <memset>
  if(huart->Instance==USART2)
 80008a0:	4b1f      	ldr	r3, [pc, #124]	; (8000920 <HAL_UART_MspInit+0x90>)
 80008a2:	682a      	ldr	r2, [r5, #0]
 80008a4:	429a      	cmp	r2, r3
 80008a6:	d138      	bne.n	800091a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008a8:	2280      	movs	r2, #128	; 0x80
 80008aa:	4b1e      	ldr	r3, [pc, #120]	; (8000924 <HAL_UART_MspInit+0x94>)
 80008ac:	0292      	lsls	r2, r2, #10
 80008ae:	6b99      	ldr	r1, [r3, #56]	; 0x38
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_USART2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008b0:	481d      	ldr	r0, [pc, #116]	; (8000928 <HAL_UART_MspInit+0x98>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80008b2:	430a      	orrs	r2, r1
 80008b4:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008b6:	2202      	movs	r2, #2
 80008b8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80008ba:	4311      	orrs	r1, r2
 80008bc:	62d9      	str	r1, [r3, #44]	; 0x2c
 80008be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008c0:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008c2:	4013      	ands	r3, r2
 80008c4:	9300      	str	r3, [sp, #0]
 80008c6:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80008c8:	23c0      	movs	r3, #192	; 0xc0
 80008ca:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008cc:	3bbf      	subs	r3, #191	; 0xbf
 80008ce:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008d0:	189b      	adds	r3, r3, r2
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d2:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008d4:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008d6:	f000 fa53 	bl	8000d80 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 80008da:	4c14      	ldr	r4, [pc, #80]	; (800092c <HAL_UART_MspInit+0x9c>)
 80008dc:	4b14      	ldr	r3, [pc, #80]	; (8000930 <HAL_UART_MspInit+0xa0>)
    hdma_usart2_tx.Init.Request = DMA_REQUEST_4;
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80008de:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_tx.Instance = DMA1_Channel2;
 80008e0:	6023      	str	r3, [r4, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_4;
 80008e2:	2304      	movs	r3, #4
 80008e4:	6063      	str	r3, [r4, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80008e6:	330c      	adds	r3, #12
 80008e8:	60a3      	str	r3, [r4, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80008ea:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80008ec:	0020      	movs	r0, r4
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80008ee:	60e3      	str	r3, [r4, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80008f0:	6122      	str	r2, [r4, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80008f2:	6163      	str	r3, [r4, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80008f4:	61a3      	str	r3, [r4, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80008f6:	61e3      	str	r3, [r4, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80008f8:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80008fa:	f000 f92d 	bl	8000b58 <HAL_DMA_Init>
 80008fe:	2800      	cmp	r0, #0
 8000900:	d001      	beq.n	8000906 <HAL_UART_MspInit+0x76>
    {
      Error_Handler();
 8000902:	f7ff ff89 	bl	8000818 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000906:	2200      	movs	r2, #0
 8000908:	201c      	movs	r0, #28
 800090a:	0011      	movs	r1, r2
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800090c:	672c      	str	r4, [r5, #112]	; 0x70
 800090e:	62a5      	str	r5, [r4, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000910:	f000 f8d2 	bl	8000ab8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000914:	201c      	movs	r0, #28
 8000916:	f000 f8f9 	bl	8000b0c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800091a:	b007      	add	sp, #28
 800091c:	bd30      	pop	{r4, r5, pc}
 800091e:	46c0      	nop			; (mov r8, r8)
 8000920:	40004400 	.word	0x40004400
 8000924:	40021000 	.word	0x40021000
 8000928:	50000400 	.word	0x50000400
 800092c:	20000030 	.word	0x20000030
 8000930:	4002001c 	.word	0x4002001c

08000934 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000934:	e7fe      	b.n	8000934 <NMI_Handler>

08000936 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000936:	e7fe      	b.n	8000936 <HardFault_Handler>

08000938 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000938:	4770      	bx	lr

0800093a <PendSV_Handler>:
 800093a:	4770      	bx	lr

0800093c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800093c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800093e:	f000 f897 	bl	8000a70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000942:	bd10      	pop	{r4, pc}

08000944 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000944:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8000946:	4802      	ldr	r0, [pc, #8]	; (8000950 <DMA1_Channel2_3_IRQHandler+0xc>)
 8000948:	f000 f9cf 	bl	8000cea <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 800094c:	bd10      	pop	{r4, pc}
 800094e:	46c0      	nop			; (mov r8, r8)
 8000950:	20000030 	.word	0x20000030

08000954 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000954:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000956:	4802      	ldr	r0, [pc, #8]	; (8000960 <USART2_IRQHandler+0xc>)
 8000958:	f001 f9dc 	bl	8001d14 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800095c:	bd10      	pop	{r4, pc}
 800095e:	46c0      	nop			; (mov r8, r8)
 8000960:	200000d0 	.word	0x200000d0

08000964 <SystemInit>:
{
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000964:	4770      	bx	lr
	...

08000968 <pad14>:
int32_t abs32(int32_t val) {
    if(val < 0) return -val;
    else return val;
}

int16_t pad14(int32_t val) { //sign extend to 16 bits
 8000968:	0003      	movs	r3, r0
    return (val & 0x2000) ? (val | 0xC000) : val;
 800096a:	b200      	sxth	r0, r0
 800096c:	049b      	lsls	r3, r3, #18
 800096e:	d501      	bpl.n	8000974 <pad14+0xc>
 8000970:	4b01      	ldr	r3, [pc, #4]	; (8000978 <pad14+0x10>)
 8000972:	4318      	orrs	r0, r3
}
 8000974:	4770      	bx	lr
 8000976:	46c0      	nop			; (mov r8, r8)
 8000978:	ffffc000 	.word	0xffffc000

0800097c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 800097c:	4813      	ldr	r0, [pc, #76]	; (80009cc <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800097e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000980:	f7ff fff0 	bl	8000964 <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8000984:	4812      	ldr	r0, [pc, #72]	; (80009d0 <LoopForever+0x6>)
    LDR R1, [R0]
 8000986:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000988:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800098a:	4a12      	ldr	r2, [pc, #72]	; (80009d4 <LoopForever+0xa>)
    CMP R1, R2
 800098c:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800098e:	d105      	bne.n	800099c <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8000990:	4811      	ldr	r0, [pc, #68]	; (80009d8 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000992:	4912      	ldr	r1, [pc, #72]	; (80009dc <LoopForever+0x12>)
    STR R1, [R0]
 8000994:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000996:	4812      	ldr	r0, [pc, #72]	; (80009e0 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000998:	4912      	ldr	r1, [pc, #72]	; (80009e4 <LoopForever+0x1a>)
    STR R1, [R0]
 800099a:	6001      	str	r1, [r0, #0]

0800099c <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800099c:	4812      	ldr	r0, [pc, #72]	; (80009e8 <LoopForever+0x1e>)
  ldr r1, =_edata
 800099e:	4913      	ldr	r1, [pc, #76]	; (80009ec <LoopForever+0x22>)
  ldr r2, =_sidata
 80009a0:	4a13      	ldr	r2, [pc, #76]	; (80009f0 <LoopForever+0x26>)
  movs r3, #0
 80009a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009a4:	e002      	b.n	80009ac <LoopCopyDataInit>

080009a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009aa:	3304      	adds	r3, #4

080009ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009b0:	d3f9      	bcc.n	80009a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009b2:	4a10      	ldr	r2, [pc, #64]	; (80009f4 <LoopForever+0x2a>)
  ldr r4, =_ebss
 80009b4:	4c10      	ldr	r4, [pc, #64]	; (80009f8 <LoopForever+0x2e>)
  movs r3, #0
 80009b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009b8:	e001      	b.n	80009be <LoopFillZerobss>

080009ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009bc:	3204      	adds	r2, #4

080009be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009c0:	d3fb      	bcc.n	80009ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80009c2:	f001 ff41 	bl	8002848 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80009c6:	f7ff fdcb 	bl	8000560 <main>

080009ca <LoopForever>:

LoopForever:
    b LoopForever
 80009ca:	e7fe      	b.n	80009ca <LoopForever>
   ldr   r0, =_estack
 80009cc:	20000800 	.word	0x20000800
    LDR R0,=0x00000004
 80009d0:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 80009d4:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 80009d8:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 80009dc:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80009e0:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80009e4:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80009e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009ec:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80009f0:	080028e8 	.word	0x080028e8
  ldr r2, =_sbss
 80009f4:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80009f8:	2000017c 	.word	0x2000017c

080009fc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009fc:	e7fe      	b.n	80009fc <ADC1_COMP_IRQHandler>
	...

08000a00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a00:	b570      	push	{r4, r5, r6, lr}
 8000a02:	0005      	movs	r5, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a04:	20fa      	movs	r0, #250	; 0xfa
 8000a06:	4b0d      	ldr	r3, [pc, #52]	; (8000a3c <HAL_InitTick+0x3c>)
 8000a08:	0080      	lsls	r0, r0, #2
 8000a0a:	7819      	ldrb	r1, [r3, #0]
 8000a0c:	f7ff fb90 	bl	8000130 <__udivsi3>
 8000a10:	4c0b      	ldr	r4, [pc, #44]	; (8000a40 <HAL_InitTick+0x40>)
 8000a12:	0001      	movs	r1, r0
 8000a14:	6820      	ldr	r0, [r4, #0]
 8000a16:	f7ff fb8b 	bl	8000130 <__udivsi3>
 8000a1a:	f000 f883 	bl	8000b24 <HAL_SYSTICK_Config>
 8000a1e:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8000a20:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a22:	2c00      	cmp	r4, #0
 8000a24:	d109      	bne.n	8000a3a <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a26:	2d03      	cmp	r5, #3
 8000a28:	d807      	bhi.n	8000a3a <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a2a:	3802      	subs	r0, #2
 8000a2c:	0022      	movs	r2, r4
 8000a2e:	0029      	movs	r1, r5
 8000a30:	f000 f842 	bl	8000ab8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a34:	0020      	movs	r0, r4
 8000a36:	4b03      	ldr	r3, [pc, #12]	; (8000a44 <HAL_InitTick+0x44>)
 8000a38:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000a3a:	bd70      	pop	{r4, r5, r6, pc}
 8000a3c:	20000008 	.word	0x20000008
 8000a40:	20000004 	.word	0x20000004
 8000a44:	2000000c 	.word	0x2000000c

08000a48 <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000a48:	2340      	movs	r3, #64	; 0x40
 8000a4a:	4a08      	ldr	r2, [pc, #32]	; (8000a6c <HAL_Init+0x24>)
{
 8000a4c:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000a4e:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a50:	2003      	movs	r0, #3
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000a52:	430b      	orrs	r3, r1
 8000a54:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a56:	f7ff ffd3 	bl	8000a00 <HAL_InitTick>
 8000a5a:	1e04      	subs	r4, r0, #0
 8000a5c:	d103      	bne.n	8000a66 <HAL_Init+0x1e>
    HAL_MspInit();
 8000a5e:	f7ff fedd 	bl	800081c <HAL_MspInit>
}
 8000a62:	0020      	movs	r0, r4
 8000a64:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8000a66:	2401      	movs	r4, #1
 8000a68:	e7fb      	b.n	8000a62 <HAL_Init+0x1a>
 8000a6a:	46c0      	nop			; (mov r8, r8)
 8000a6c:	40022000 	.word	0x40022000

08000a70 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000a70:	4a03      	ldr	r2, [pc, #12]	; (8000a80 <HAL_IncTick+0x10>)
 8000a72:	4b04      	ldr	r3, [pc, #16]	; (8000a84 <HAL_IncTick+0x14>)
 8000a74:	6811      	ldr	r1, [r2, #0]
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	185b      	adds	r3, r3, r1
 8000a7a:	6013      	str	r3, [r2, #0]
}
 8000a7c:	4770      	bx	lr
 8000a7e:	46c0      	nop			; (mov r8, r8)
 8000a80:	20000178 	.word	0x20000178
 8000a84:	20000008 	.word	0x20000008

08000a88 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000a88:	4b01      	ldr	r3, [pc, #4]	; (8000a90 <HAL_GetTick+0x8>)
 8000a8a:	6818      	ldr	r0, [r3, #0]
}
 8000a8c:	4770      	bx	lr
 8000a8e:	46c0      	nop			; (mov r8, r8)
 8000a90:	20000178 	.word	0x20000178

08000a94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000a94:	b570      	push	{r4, r5, r6, lr}
 8000a96:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000a98:	f7ff fff6 	bl	8000a88 <HAL_GetTick>
 8000a9c:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a9e:	1c63      	adds	r3, r4, #1
 8000aa0:	d002      	beq.n	8000aa8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8000aa2:	4b04      	ldr	r3, [pc, #16]	; (8000ab4 <HAL_Delay+0x20>)
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000aa8:	f7ff ffee 	bl	8000a88 <HAL_GetTick>
 8000aac:	1b40      	subs	r0, r0, r5
 8000aae:	42a0      	cmp	r0, r4
 8000ab0:	d3fa      	bcc.n	8000aa8 <HAL_Delay+0x14>
  {
  }
}
 8000ab2:	bd70      	pop	{r4, r5, r6, pc}
 8000ab4:	20000008 	.word	0x20000008

08000ab8 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ab8:	b530      	push	{r4, r5, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000aba:	25ff      	movs	r5, #255	; 0xff
 8000abc:	2403      	movs	r4, #3
 8000abe:	002a      	movs	r2, r5
 8000ac0:	4004      	ands	r4, r0
 8000ac2:	00e4      	lsls	r4, r4, #3
 8000ac4:	40a2      	lsls	r2, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ac6:	0189      	lsls	r1, r1, #6
 8000ac8:	4029      	ands	r1, r5
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000aca:	43d2      	mvns	r2, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000acc:	40a1      	lsls	r1, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ace:	b2c3      	uxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
 8000ad0:	2800      	cmp	r0, #0
 8000ad2:	db0a      	blt.n	8000aea <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ad4:	24c0      	movs	r4, #192	; 0xc0
 8000ad6:	4b0b      	ldr	r3, [pc, #44]	; (8000b04 <HAL_NVIC_SetPriority+0x4c>)
 8000ad8:	0880      	lsrs	r0, r0, #2
 8000ada:	0080      	lsls	r0, r0, #2
 8000adc:	18c0      	adds	r0, r0, r3
 8000ade:	00a4      	lsls	r4, r4, #2
 8000ae0:	5903      	ldr	r3, [r0, r4]
 8000ae2:	4013      	ands	r3, r2
 8000ae4:	430b      	orrs	r3, r1
 8000ae6:	5103      	str	r3, [r0, r4]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8000ae8:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000aea:	200f      	movs	r0, #15
 8000aec:	4003      	ands	r3, r0
 8000aee:	3b08      	subs	r3, #8
 8000af0:	4805      	ldr	r0, [pc, #20]	; (8000b08 <HAL_NVIC_SetPriority+0x50>)
 8000af2:	089b      	lsrs	r3, r3, #2
 8000af4:	009b      	lsls	r3, r3, #2
 8000af6:	181b      	adds	r3, r3, r0
 8000af8:	69d8      	ldr	r0, [r3, #28]
 8000afa:	4002      	ands	r2, r0
 8000afc:	430a      	orrs	r2, r1
 8000afe:	61da      	str	r2, [r3, #28]
 8000b00:	e7f2      	b.n	8000ae8 <HAL_NVIC_SetPriority+0x30>
 8000b02:	46c0      	nop			; (mov r8, r8)
 8000b04:	e000e100 	.word	0xe000e100
 8000b08:	e000ed00 	.word	0xe000ed00

08000b0c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000b0c:	2800      	cmp	r0, #0
 8000b0e:	db05      	blt.n	8000b1c <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b10:	231f      	movs	r3, #31
 8000b12:	4018      	ands	r0, r3
 8000b14:	3b1e      	subs	r3, #30
 8000b16:	4083      	lsls	r3, r0
 8000b18:	4a01      	ldr	r2, [pc, #4]	; (8000b20 <HAL_NVIC_EnableIRQ+0x14>)
 8000b1a:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000b1c:	4770      	bx	lr
 8000b1e:	46c0      	nop			; (mov r8, r8)
 8000b20:	e000e100 	.word	0xe000e100

08000b24 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b24:	2280      	movs	r2, #128	; 0x80
 8000b26:	1e43      	subs	r3, r0, #1
 8000b28:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b2a:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b2c:	4293      	cmp	r3, r2
 8000b2e:	d20d      	bcs.n	8000b4c <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b30:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b32:	4a07      	ldr	r2, [pc, #28]	; (8000b50 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b34:	4807      	ldr	r0, [pc, #28]	; (8000b54 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b36:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b38:	6a03      	ldr	r3, [r0, #32]
 8000b3a:	0609      	lsls	r1, r1, #24
 8000b3c:	021b      	lsls	r3, r3, #8
 8000b3e:	0a1b      	lsrs	r3, r3, #8
 8000b40:	430b      	orrs	r3, r1
 8000b42:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b44:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b46:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b48:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b4a:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000b4c:	4770      	bx	lr
 8000b4e:	46c0      	nop			; (mov r8, r8)
 8000b50:	e000e010 	.word	0xe000e010
 8000b54:	e000ed00 	.word	0xe000ed00

08000b58 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b5a:	0004      	movs	r4, r0
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 8000b5c:	2001      	movs	r0, #1
  if(hdma == NULL)
 8000b5e:	2c00      	cmp	r4, #0
 8000b60:	d035      	beq.n	8000bce <HAL_DMA_Init+0x76>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000b62:	6825      	ldr	r5, [r4, #0]
 8000b64:	4b1a      	ldr	r3, [pc, #104]	; (8000bd0 <HAL_DMA_Init+0x78>)
 8000b66:	2114      	movs	r1, #20
 8000b68:	18e8      	adds	r0, r5, r3
 8000b6a:	f7ff fae1 	bl	8000130 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8000b6e:	4b19      	ldr	r3, [pc, #100]	; (8000bd4 <HAL_DMA_Init+0x7c>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000b70:	0080      	lsls	r0, r0, #2
  hdma->DmaBaseAddress = DMA1;
 8000b72:	6423      	str	r3, [r4, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000b74:	2302      	movs	r3, #2
 8000b76:	1da2      	adds	r2, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000b78:	6460      	str	r0, [r4, #68]	; 0x44
  hdma->State = HAL_DMA_STATE_BUSY;
 8000b7a:	77d3      	strb	r3, [r2, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000b7c:	682e      	ldr	r6, [r5, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000b7e:	4b16      	ldr	r3, [pc, #88]	; (8000bd8 <HAL_DMA_Init+0x80>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000b80:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000b82:	401e      	ands	r6, r3
  tmp |=  hdma->Init.Direction        |
 8000b84:	68e3      	ldr	r3, [r4, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b86:	6927      	ldr	r7, [r4, #16]
  tmp |=  hdma->Init.Direction        |
 8000b88:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000b8a:	433b      	orrs	r3, r7
 8000b8c:	6967      	ldr	r7, [r4, #20]
 8000b8e:	433b      	orrs	r3, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b90:	69a7      	ldr	r7, [r4, #24]
 8000b92:	433b      	orrs	r3, r7
 8000b94:	69e7      	ldr	r7, [r4, #28]
 8000b96:	433b      	orrs	r3, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 8000b98:	6a27      	ldr	r7, [r4, #32]
 8000b9a:	433b      	orrs	r3, r7
  tmp |=  hdma->Init.Direction        |
 8000b9c:	4333      	orrs	r3, r6

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000b9e:	602b      	str	r3, [r5, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000ba0:	2380      	movs	r3, #128	; 0x80
 8000ba2:	01db      	lsls	r3, r3, #7
 8000ba4:	4299      	cmp	r1, r3
 8000ba6:	d00c      	beq.n	8000bc2 <HAL_DMA_Init+0x6a>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000ba8:	251c      	movs	r5, #28
 8000baa:	4028      	ands	r0, r5
 8000bac:	3d0d      	subs	r5, #13
 8000bae:	4085      	lsls	r5, r0
 8000bb0:	490a      	ldr	r1, [pc, #40]	; (8000bdc <HAL_DMA_Init+0x84>)
 8000bb2:	680b      	ldr	r3, [r1, #0]
 8000bb4:	43ab      	bics	r3, r5
 8000bb6:	600b      	str	r3, [r1, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000bb8:	6863      	ldr	r3, [r4, #4]
 8000bba:	680d      	ldr	r5, [r1, #0]
 8000bbc:	4083      	lsls	r3, r0
 8000bbe:	432b      	orrs	r3, r5
 8000bc0:	600b      	str	r3, [r1, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000bc2:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8000bc4:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000bc6:	63e0      	str	r0, [r4, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000bc8:	3405      	adds	r4, #5
  hdma->State  = HAL_DMA_STATE_READY;
 8000bca:	77d3      	strb	r3, [r2, #31]
  hdma->Lock = HAL_UNLOCKED;
 8000bcc:	77e0      	strb	r0, [r4, #31]

  return HAL_OK;
}
 8000bce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000bd0:	bffdfff8 	.word	0xbffdfff8
 8000bd4:	40020000 	.word	0x40020000
 8000bd8:	ffff800f 	.word	0xffff800f
 8000bdc:	400200a8 	.word	0x400200a8

08000be0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000be0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000be2:	1d45      	adds	r5, r0, #5
{
 8000be4:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 8000be6:	7feb      	ldrb	r3, [r5, #31]
{
 8000be8:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 8000bea:	2002      	movs	r0, #2
 8000bec:	2b01      	cmp	r3, #1
 8000bee:	d029      	beq.n	8000c44 <HAL_DMA_Start_IT+0x64>
 8000bf0:	2301      	movs	r3, #1

  if(HAL_DMA_STATE_READY == hdma->State)
 8000bf2:	1da7      	adds	r7, r4, #6
  __HAL_LOCK(hdma);
 8000bf4:	77eb      	strb	r3, [r5, #31]
  if(HAL_DMA_STATE_READY == hdma->State)
 8000bf6:	7ffb      	ldrb	r3, [r7, #31]
 8000bf8:	2600      	movs	r6, #0
 8000bfa:	469c      	mov	ip, r3
 8000bfc:	4660      	mov	r0, ip
 8000bfe:	b2db      	uxtb	r3, r3
 8000c00:	2801      	cmp	r0, #1
 8000c02:	d12a      	bne.n	8000c5a <HAL_DMA_Start_IT+0x7a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000c04:	3001      	adds	r0, #1
 8000c06:	77f8      	strb	r0, [r7, #31]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000c08:	271c      	movs	r7, #28
    __HAL_DMA_DISABLE(hdma);
 8000c0a:	6820      	ldr	r0, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c0c:	63e6      	str	r6, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8000c0e:	6805      	ldr	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000c10:	6c26      	ldr	r6, [r4, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 8000c12:	439d      	bics	r5, r3
 8000c14:	6005      	str	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000c16:	6c65      	ldr	r5, [r4, #68]	; 0x44
 8000c18:	403d      	ands	r5, r7
 8000c1a:	40ab      	lsls	r3, r5
 8000c1c:	6073      	str	r3, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000c1e:	9b01      	ldr	r3, [sp, #4]
 8000c20:	6043      	str	r3, [r0, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000c22:	68a3      	ldr	r3, [r4, #8]
 8000c24:	2b10      	cmp	r3, #16
 8000c26:	d10e      	bne.n	8000c46 <HAL_DMA_Start_IT+0x66>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000c28:	6082      	str	r2, [r0, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000c2a:	60c1      	str	r1, [r0, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8000c2c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d00c      	beq.n	8000c4c <HAL_DMA_Start_IT+0x6c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000c32:	230e      	movs	r3, #14
 8000c34:	6802      	ldr	r2, [r0, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000c36:	4313      	orrs	r3, r2
 8000c38:	6003      	str	r3, [r0, #0]
    __HAL_DMA_ENABLE(hdma);
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	6802      	ldr	r2, [r0, #0]
 8000c3e:	4313      	orrs	r3, r2
 8000c40:	6003      	str	r3, [r0, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000c42:	2000      	movs	r0, #0
}
 8000c44:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8000c46:	6081      	str	r1, [r0, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8000c48:	60c2      	str	r2, [r0, #12]
 8000c4a:	e7ef      	b.n	8000c2c <HAL_DMA_Start_IT+0x4c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000c4c:	2204      	movs	r2, #4
 8000c4e:	6803      	ldr	r3, [r0, #0]
 8000c50:	4393      	bics	r3, r2
 8000c52:	6003      	str	r3, [r0, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000c54:	6802      	ldr	r2, [r0, #0]
 8000c56:	230a      	movs	r3, #10
 8000c58:	e7ed      	b.n	8000c36 <HAL_DMA_Start_IT+0x56>
    status = HAL_BUSY;
 8000c5a:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);
 8000c5c:	77ee      	strb	r6, [r5, #31]
    status = HAL_BUSY;
 8000c5e:	e7f1      	b.n	8000c44 <HAL_DMA_Start_IT+0x64>

08000c60 <HAL_DMA_Abort>:
{
 8000c60:	b530      	push	{r4, r5, lr}
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000c62:	1d84      	adds	r4, r0, #6
 8000c64:	7fe2      	ldrb	r2, [r4, #31]
{
 8000c66:	0003      	movs	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000c68:	2a02      	cmp	r2, #2
 8000c6a:	d006      	beq.n	8000c7a <HAL_DMA_Abort+0x1a>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c6c:	2204      	movs	r2, #4
 8000c6e:	63c2      	str	r2, [r0, #60]	; 0x3c
    return HAL_ERROR;
 8000c70:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8000c72:	2200      	movs	r2, #0
 8000c74:	3305      	adds	r3, #5
 8000c76:	77da      	strb	r2, [r3, #31]
}
 8000c78:	bd30      	pop	{r4, r5, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000c7a:	6802      	ldr	r2, [r0, #0]
 8000c7c:	200e      	movs	r0, #14
 8000c7e:	6811      	ldr	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000c80:	251c      	movs	r5, #28
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000c82:	4381      	bics	r1, r0
 8000c84:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8000c86:	2101      	movs	r1, #1
 8000c88:	6810      	ldr	r0, [r2, #0]
 8000c8a:	4388      	bics	r0, r1
 8000c8c:	6010      	str	r0, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000c8e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000c90:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8000c92:	402a      	ands	r2, r5
 8000c94:	000d      	movs	r5, r1
 8000c96:	4095      	lsls	r5, r2
 8000c98:	6045      	str	r5, [r0, #4]
    return status;
 8000c9a:	2000      	movs	r0, #0
    hdma->State = HAL_DMA_STATE_READY;
 8000c9c:	77e1      	strb	r1, [r4, #31]
    return status;
 8000c9e:	e7e8      	b.n	8000c72 <HAL_DMA_Abort+0x12>

08000ca0 <HAL_DMA_Abort_IT>:
{
 8000ca0:	b570      	push	{r4, r5, r6, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000ca2:	1d84      	adds	r4, r0, #6
 8000ca4:	7fe3      	ldrb	r3, [r4, #31]
 8000ca6:	2b02      	cmp	r3, #2
 8000ca8:	d004      	beq.n	8000cb4 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000caa:	2304      	movs	r3, #4
 8000cac:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8000cae:	3b03      	subs	r3, #3
}
 8000cb0:	0018      	movs	r0, r3
 8000cb2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000cb4:	210e      	movs	r1, #14
 8000cb6:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000cb8:	251c      	movs	r5, #28
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000cba:	681a      	ldr	r2, [r3, #0]
 8000cbc:	438a      	bics	r2, r1
 8000cbe:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	6819      	ldr	r1, [r3, #0]
 8000cc4:	4391      	bics	r1, r2
 8000cc6:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000cc8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000cca:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8000ccc:	402b      	ands	r3, r5
 8000cce:	0015      	movs	r5, r2
 8000cd0:	409d      	lsls	r5, r3
 8000cd2:	604d      	str	r5, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000cd4:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 8000cd6:	2400      	movs	r4, #0
 8000cd8:	1d43      	adds	r3, r0, #5
 8000cda:	77dc      	strb	r4, [r3, #31]
    if(hdma->XferAbortCallback != NULL)
 8000cdc:	6b82      	ldr	r2, [r0, #56]	; 0x38
  HAL_StatusTypeDef status = HAL_OK;
 8000cde:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 8000ce0:	42a2      	cmp	r2, r4
 8000ce2:	d0e5      	beq.n	8000cb0 <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 8000ce4:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8000ce6:	0023      	movs	r3, r4
 8000ce8:	e7e2      	b.n	8000cb0 <HAL_DMA_Abort_IT+0x10>

08000cea <HAL_DMA_IRQHandler>:
{
 8000cea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8000cec:	261c      	movs	r6, #28
 8000cee:	2704      	movs	r7, #4
 8000cf0:	6c42      	ldr	r2, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000cf2:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8000cf4:	4032      	ands	r2, r6
 8000cf6:	003e      	movs	r6, r7
 8000cf8:	4096      	lsls	r6, r2
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000cfa:	680d      	ldr	r5, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000cfc:	6803      	ldr	r3, [r0, #0]
 8000cfe:	681c      	ldr	r4, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8000d00:	4235      	tst	r5, r6
 8000d02:	d00d      	beq.n	8000d20 <HAL_DMA_IRQHandler+0x36>
 8000d04:	423c      	tst	r4, r7
 8000d06:	d00b      	beq.n	8000d20 <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000d08:	681a      	ldr	r2, [r3, #0]
 8000d0a:	0692      	lsls	r2, r2, #26
 8000d0c:	d402      	bmi.n	8000d14 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	43ba      	bics	r2, r7
 8000d12:	601a      	str	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 8000d14:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8000d16:	604e      	str	r6, [r1, #4]
     if(hdma->XferHalfCpltCallback != NULL)
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d019      	beq.n	8000d50 <HAL_DMA_IRQHandler+0x66>
      hdma->XferErrorCallback(hdma);
 8000d1c:	4798      	blx	r3
  return;
 8000d1e:	e017      	b.n	8000d50 <HAL_DMA_IRQHandler+0x66>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8000d20:	2702      	movs	r7, #2
 8000d22:	003e      	movs	r6, r7
 8000d24:	4096      	lsls	r6, r2
 8000d26:	4235      	tst	r5, r6
 8000d28:	d013      	beq.n	8000d52 <HAL_DMA_IRQHandler+0x68>
 8000d2a:	423c      	tst	r4, r7
 8000d2c:	d011      	beq.n	8000d52 <HAL_DMA_IRQHandler+0x68>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000d2e:	681a      	ldr	r2, [r3, #0]
 8000d30:	0692      	lsls	r2, r2, #26
 8000d32:	d406      	bmi.n	8000d42 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8000d34:	240a      	movs	r4, #10
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	43a2      	bics	r2, r4
 8000d3a:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	1d83      	adds	r3, r0, #6
 8000d40:	77da      	strb	r2, [r3, #31]
    __HAL_UNLOCK(hdma);
 8000d42:	2200      	movs	r2, #0
 8000d44:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8000d46:	604e      	str	r6, [r1, #4]
    __HAL_UNLOCK(hdma);
 8000d48:	77da      	strb	r2, [r3, #31]
    if(hdma->XferCpltCallback != NULL)
 8000d4a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8000d4c:	4293      	cmp	r3, r2
 8000d4e:	d1e5      	bne.n	8000d1c <HAL_DMA_IRQHandler+0x32>
}
 8000d50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8000d52:	2608      	movs	r6, #8
 8000d54:	0037      	movs	r7, r6
 8000d56:	4097      	lsls	r7, r2
 8000d58:	423d      	tst	r5, r7
 8000d5a:	d0f9      	beq.n	8000d50 <HAL_DMA_IRQHandler+0x66>
 8000d5c:	4234      	tst	r4, r6
 8000d5e:	d0f7      	beq.n	8000d50 <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d60:	250e      	movs	r5, #14
 8000d62:	681c      	ldr	r4, [r3, #0]
 8000d64:	43ac      	bics	r4, r5
 8000d66:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000d68:	2301      	movs	r3, #1
 8000d6a:	001c      	movs	r4, r3
 8000d6c:	4094      	lsls	r4, r2
    hdma->State = HAL_DMA_STATE_READY;
 8000d6e:	1d82      	adds	r2, r0, #6
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000d70:	604c      	str	r4, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000d72:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8000d74:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 8000d76:	2200      	movs	r2, #0
 8000d78:	1d43      	adds	r3, r0, #5
 8000d7a:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8000d7c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8000d7e:	e7e5      	b.n	8000d4c <HAL_DMA_IRQHandler+0x62>

08000d80 <HAL_GPIO_Init>:
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00U;
 8000d80:	2300      	movs	r3, #0
{
 8000d82:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d84:	b085      	sub	sp, #20
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000d86:	680a      	ldr	r2, [r1, #0]
 8000d88:	0014      	movs	r4, r2
 8000d8a:	40dc      	lsrs	r4, r3
 8000d8c:	d101      	bne.n	8000d92 <HAL_GPIO_Init+0x12>
        EXTI->IMR = temp;
      }
    }
    position++;
  }
}
 8000d8e:	b005      	add	sp, #20
 8000d90:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000d92:	2501      	movs	r5, #1
 8000d94:	0014      	movs	r4, r2
 8000d96:	409d      	lsls	r5, r3
 8000d98:	402c      	ands	r4, r5
 8000d9a:	9400      	str	r4, [sp, #0]
    if (iocurrent)
 8000d9c:	422a      	tst	r2, r5
 8000d9e:	d100      	bne.n	8000da2 <HAL_GPIO_Init+0x22>
 8000da0:	e090      	b.n	8000ec4 <HAL_GPIO_Init+0x144>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000da2:	684a      	ldr	r2, [r1, #4]
 8000da4:	005f      	lsls	r7, r3, #1
 8000da6:	4694      	mov	ip, r2
 8000da8:	2203      	movs	r2, #3
 8000daa:	4664      	mov	r4, ip
 8000dac:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000dae:	2403      	movs	r4, #3
 8000db0:	40bc      	lsls	r4, r7
 8000db2:	43e4      	mvns	r4, r4
 8000db4:	9401      	str	r4, [sp, #4]
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000db6:	1e54      	subs	r4, r2, #1
 8000db8:	2c01      	cmp	r4, #1
 8000dba:	d82e      	bhi.n	8000e1a <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 8000dbc:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000dbe:	9c01      	ldr	r4, [sp, #4]
 8000dc0:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000dc2:	68cc      	ldr	r4, [r1, #12]
 8000dc4:	40bc      	lsls	r4, r7
 8000dc6:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8000dc8:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8000dca:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000dcc:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000dce:	43ac      	bics	r4, r5
 8000dd0:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000dd2:	4664      	mov	r4, ip
 8000dd4:	0924      	lsrs	r4, r4, #4
 8000dd6:	4034      	ands	r4, r6
 8000dd8:	409c      	lsls	r4, r3
 8000dda:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8000ddc:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8000dde:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000de0:	9c01      	ldr	r4, [sp, #4]
 8000de2:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000de4:	688c      	ldr	r4, [r1, #8]
 8000de6:	40bc      	lsls	r4, r7
 8000de8:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8000dea:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dec:	2a02      	cmp	r2, #2
 8000dee:	d116      	bne.n	8000e1e <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000df0:	2507      	movs	r5, #7
 8000df2:	260f      	movs	r6, #15
 8000df4:	401d      	ands	r5, r3
 8000df6:	00ad      	lsls	r5, r5, #2
 8000df8:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3U];
 8000dfa:	08dc      	lsrs	r4, r3, #3
 8000dfc:	00a4      	lsls	r4, r4, #2
 8000dfe:	1904      	adds	r4, r0, r4
 8000e00:	9402      	str	r4, [sp, #8]
 8000e02:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000e04:	9603      	str	r6, [sp, #12]
 8000e06:	0026      	movs	r6, r4
 8000e08:	9c03      	ldr	r4, [sp, #12]
 8000e0a:	43a6      	bics	r6, r4
 8000e0c:	0034      	movs	r4, r6
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000e0e:	690e      	ldr	r6, [r1, #16]
 8000e10:	40ae      	lsls	r6, r5
 8000e12:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3U] = temp;
 8000e14:	9c02      	ldr	r4, [sp, #8]
 8000e16:	6226      	str	r6, [r4, #32]
 8000e18:	e001      	b.n	8000e1e <HAL_GPIO_Init+0x9e>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e1a:	2a03      	cmp	r2, #3
 8000e1c:	d1df      	bne.n	8000dde <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e1e:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8000e20:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000e22:	9d01      	ldr	r5, [sp, #4]
 8000e24:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e26:	432a      	orrs	r2, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e28:	24c0      	movs	r4, #192	; 0xc0
      GPIOx->MODER = temp;
 8000e2a:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e2c:	4662      	mov	r2, ip
 8000e2e:	02a4      	lsls	r4, r4, #10
 8000e30:	4222      	tst	r2, r4
 8000e32:	d047      	beq.n	8000ec4 <HAL_GPIO_Init+0x144>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e34:	2501      	movs	r5, #1
 8000e36:	4c24      	ldr	r4, [pc, #144]	; (8000ec8 <HAL_GPIO_Init+0x148>)
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000e38:	27a0      	movs	r7, #160	; 0xa0
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e3a:	6b62      	ldr	r2, [r4, #52]	; 0x34
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000e3c:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e3e:	432a      	orrs	r2, r5
 8000e40:	6362      	str	r2, [r4, #52]	; 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 8000e42:	4a22      	ldr	r2, [pc, #136]	; (8000ecc <HAL_GPIO_Init+0x14c>)
 8000e44:	089c      	lsrs	r4, r3, #2
 8000e46:	00a4      	lsls	r4, r4, #2
 8000e48:	18a4      	adds	r4, r4, r2
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000e4a:	220f      	movs	r2, #15
 8000e4c:	3502      	adds	r5, #2
 8000e4e:	401d      	ands	r5, r3
 8000e50:	00ad      	lsls	r5, r5, #2
 8000e52:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2U];
 8000e54:	68a6      	ldr	r6, [r4, #8]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000e56:	4396      	bics	r6, r2
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000e58:	2200      	movs	r2, #0
 8000e5a:	42b8      	cmp	r0, r7
 8000e5c:	d008      	beq.n	8000e70 <HAL_GPIO_Init+0xf0>
 8000e5e:	4f1c      	ldr	r7, [pc, #112]	; (8000ed0 <HAL_GPIO_Init+0x150>)
 8000e60:	3201      	adds	r2, #1
 8000e62:	42b8      	cmp	r0, r7
 8000e64:	d004      	beq.n	8000e70 <HAL_GPIO_Init+0xf0>
 8000e66:	4f1b      	ldr	r7, [pc, #108]	; (8000ed4 <HAL_GPIO_Init+0x154>)
 8000e68:	3201      	adds	r2, #1
 8000e6a:	42b8      	cmp	r0, r7
 8000e6c:	d000      	beq.n	8000e70 <HAL_GPIO_Init+0xf0>
 8000e6e:	3204      	adds	r2, #4
 8000e70:	40aa      	lsls	r2, r5
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000e72:	4667      	mov	r7, ip
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000e74:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000e76:	60a2      	str	r2, [r4, #8]
        temp = EXTI->RTSR;
 8000e78:	4a17      	ldr	r2, [pc, #92]	; (8000ed8 <HAL_GPIO_Init+0x158>)
        temp &= ~((uint32_t)iocurrent);
 8000e7a:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->RTSR;
 8000e7c:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8000e7e:	9d00      	ldr	r5, [sp, #0]
        temp &= ~((uint32_t)iocurrent);
 8000e80:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 8000e82:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000e84:	02ff      	lsls	r7, r7, #11
 8000e86:	d401      	bmi.n	8000e8c <HAL_GPIO_Init+0x10c>
        temp &= ~((uint32_t)iocurrent);
 8000e88:	0035      	movs	r5, r6
 8000e8a:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000e8c:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 8000e8e:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8000e90:	68d6      	ldr	r6, [r2, #12]
          temp |= iocurrent;
 8000e92:	9d00      	ldr	r5, [sp, #0]
 8000e94:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000e96:	02bf      	lsls	r7, r7, #10
 8000e98:	d401      	bmi.n	8000e9e <HAL_GPIO_Init+0x11e>
        temp &= ~((uint32_t)iocurrent);
 8000e9a:	0035      	movs	r5, r6
 8000e9c:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000e9e:	4667      	mov	r7, ip
        EXTI->FTSR = temp;
 8000ea0:	60d5      	str	r5, [r2, #12]
        temp = EXTI->EMR;
 8000ea2:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8000ea4:	9d00      	ldr	r5, [sp, #0]
 8000ea6:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000ea8:	03bf      	lsls	r7, r7, #14
 8000eaa:	d401      	bmi.n	8000eb0 <HAL_GPIO_Init+0x130>
        temp &= ~((uint32_t)iocurrent);
 8000eac:	0035      	movs	r5, r6
 8000eae:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000eb0:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 8000eb2:	6055      	str	r5, [r2, #4]
        temp = EXTI->IMR;
 8000eb4:	6815      	ldr	r5, [r2, #0]
          temp |= iocurrent;
 8000eb6:	9e00      	ldr	r6, [sp, #0]
 8000eb8:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000eba:	03ff      	lsls	r7, r7, #15
 8000ebc:	d401      	bmi.n	8000ec2 <HAL_GPIO_Init+0x142>
        temp &= ~((uint32_t)iocurrent);
 8000ebe:	4025      	ands	r5, r4
 8000ec0:	002e      	movs	r6, r5
        EXTI->IMR = temp;
 8000ec2:	6016      	str	r6, [r2, #0]
    position++;
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	e75e      	b.n	8000d86 <HAL_GPIO_Init+0x6>
 8000ec8:	40021000 	.word	0x40021000
 8000ecc:	40010000 	.word	0x40010000
 8000ed0:	50000400 	.word	0x50000400
 8000ed4:	50000800 	.word	0x50000800
 8000ed8:	40010400 	.word	0x40010400

08000edc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000edc:	2a00      	cmp	r2, #0
 8000ede:	d001      	beq.n	8000ee4 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000ee0:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8000ee2:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 8000ee4:	6281      	str	r1, [r0, #40]	; 0x28
}
 8000ee6:	e7fc      	b.n	8000ee2 <HAL_GPIO_WritePin+0x6>

08000ee8 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000ee8:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8000eea:	4b1d      	ldr	r3, [pc, #116]	; (8000f60 <HAL_RCC_GetSysClockFreq+0x78>)
{
 8000eec:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8000eee:	68dc      	ldr	r4, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8000ef0:	4022      	ands	r2, r4
 8000ef2:	2a08      	cmp	r2, #8
 8000ef4:	d031      	beq.n	8000f5a <HAL_RCC_GetSysClockFreq+0x72>
 8000ef6:	2a0c      	cmp	r2, #12
 8000ef8:	d009      	beq.n	8000f0e <HAL_RCC_GetSysClockFreq+0x26>
 8000efa:	2a04      	cmp	r2, #4
 8000efc:	d125      	bne.n	8000f4a <HAL_RCC_GetSysClockFreq+0x62>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8000efe:	6818      	ldr	r0, [r3, #0]
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
 8000f00:	4b18      	ldr	r3, [pc, #96]	; (8000f64 <HAL_RCC_GetSysClockFreq+0x7c>)
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8000f02:	06c0      	lsls	r0, r0, #27
        sysclockfreq =  HSI_VALUE;
 8000f04:	17c0      	asrs	r0, r0, #31
 8000f06:	4018      	ands	r0, r3
 8000f08:	4b17      	ldr	r3, [pc, #92]	; (8000f68 <HAL_RCC_GetSysClockFreq+0x80>)
 8000f0a:	18c0      	adds	r0, r0, r3
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 8000f0c:	bd70      	pop	{r4, r5, r6, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8000f0e:	02a2      	lsls	r2, r4, #10
 8000f10:	4816      	ldr	r0, [pc, #88]	; (8000f6c <HAL_RCC_GetSysClockFreq+0x84>)
 8000f12:	0f12      	lsrs	r2, r2, #28
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8000f14:	5c80      	ldrb	r0, [r0, r2]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000f16:	2280      	movs	r2, #128	; 0x80
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8000f18:	0224      	lsls	r4, r4, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000f1a:	68d9      	ldr	r1, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8000f1c:	0fa4      	lsrs	r4, r4, #30
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000f1e:	0252      	lsls	r2, r2, #9
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8000f20:	3401      	adds	r4, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000f22:	4211      	tst	r1, r2
 8000f24:	d009      	beq.n	8000f3a <HAL_RCC_GetSysClockFreq+0x52>
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8000f26:	4a12      	ldr	r2, [pc, #72]	; (8000f70 <HAL_RCC_GetSysClockFreq+0x88>)
 8000f28:	2300      	movs	r3, #0
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	f7ff f9ac 	bl	8000288 <__aeabi_lmul>
 8000f30:	0022      	movs	r2, r4
 8000f32:	2300      	movs	r3, #0
 8000f34:	f7ff f988 	bl	8000248 <__aeabi_uldivmod>
 8000f38:	e7e8      	b.n	8000f0c <HAL_RCC_GetSysClockFreq+0x24>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8000f3a:	681a      	ldr	r2, [r3, #0]
 8000f3c:	2310      	movs	r3, #16
 8000f3e:	421a      	tst	r2, r3
 8000f40:	d001      	beq.n	8000f46 <HAL_RCC_GetSysClockFreq+0x5e>
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8000f42:	4a0c      	ldr	r2, [pc, #48]	; (8000f74 <HAL_RCC_GetSysClockFreq+0x8c>)
 8000f44:	e7f0      	b.n	8000f28 <HAL_RCC_GetSysClockFreq+0x40>
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8000f46:	4a08      	ldr	r2, [pc, #32]	; (8000f68 <HAL_RCC_GetSysClockFreq+0x80>)
 8000f48:	e7ee      	b.n	8000f28 <HAL_RCC_GetSysClockFreq+0x40>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8000f4a:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8000f4c:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8000f4e:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8000f50:	041b      	lsls	r3, r3, #16
 8000f52:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8000f54:	3301      	adds	r3, #1
 8000f56:	4098      	lsls	r0, r3
      break;
 8000f58:	e7d8      	b.n	8000f0c <HAL_RCC_GetSysClockFreq+0x24>
  switch (tmpreg & RCC_CFGR_SWS)
 8000f5a:	4805      	ldr	r0, [pc, #20]	; (8000f70 <HAL_RCC_GetSysClockFreq+0x88>)
 8000f5c:	e7d6      	b.n	8000f0c <HAL_RCC_GetSysClockFreq+0x24>
 8000f5e:	46c0      	nop			; (mov r8, r8)
 8000f60:	40021000 	.word	0x40021000
 8000f64:	ff48e500 	.word	0xff48e500
 8000f68:	00f42400 	.word	0x00f42400
 8000f6c:	080028c0 	.word	0x080028c0
 8000f70:	007a1200 	.word	0x007a1200
 8000f74:	003d0900 	.word	0x003d0900

08000f78 <HAL_RCC_OscConfig>:
{
 8000f78:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f7a:	0005      	movs	r5, r0
 8000f7c:	b085      	sub	sp, #20
  if(RCC_OscInitStruct == NULL)
 8000f7e:	2800      	cmp	r0, #0
 8000f80:	d055      	beq.n	800102e <HAL_RCC_OscConfig+0xb6>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f82:	230c      	movs	r3, #12
 8000f84:	4cc0      	ldr	r4, [pc, #768]	; (8001288 <HAL_RCC_OscConfig+0x310>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f86:	6802      	ldr	r2, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f88:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f8a:	68e7      	ldr	r7, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f8c:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f8e:	2380      	movs	r3, #128	; 0x80
 8000f90:	025b      	lsls	r3, r3, #9
 8000f92:	0019      	movs	r1, r3
 8000f94:	401f      	ands	r7, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f96:	07d2      	lsls	r2, r2, #31
 8000f98:	d43d      	bmi.n	8001016 <HAL_RCC_OscConfig+0x9e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f9a:	682b      	ldr	r3, [r5, #0]
 8000f9c:	079b      	lsls	r3, r3, #30
 8000f9e:	d500      	bpl.n	8000fa2 <HAL_RCC_OscConfig+0x2a>
 8000fa0:	e086      	b.n	80010b0 <HAL_RCC_OscConfig+0x138>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000fa2:	682b      	ldr	r3, [r5, #0]
 8000fa4:	06db      	lsls	r3, r3, #27
 8000fa6:	d528      	bpl.n	8000ffa <HAL_RCC_OscConfig+0x82>
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000fa8:	2e00      	cmp	r6, #0
 8000faa:	d000      	beq.n	8000fae <HAL_RCC_OscConfig+0x36>
 8000fac:	e0df      	b.n	800116e <HAL_RCC_OscConfig+0x1f6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000fae:	6823      	ldr	r3, [r4, #0]
 8000fb0:	059b      	lsls	r3, r3, #22
 8000fb2:	d502      	bpl.n	8000fba <HAL_RCC_OscConfig+0x42>
 8000fb4:	69ab      	ldr	r3, [r5, #24]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d039      	beq.n	800102e <HAL_RCC_OscConfig+0xb6>
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000fba:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000fbc:	6862      	ldr	r2, [r4, #4]
 8000fbe:	49b3      	ldr	r1, [pc, #716]	; (800128c <HAL_RCC_OscConfig+0x314>)
 8000fc0:	6a2b      	ldr	r3, [r5, #32]
 8000fc2:	400a      	ands	r2, r1
 8000fc4:	431a      	orrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000fc6:	0b5b      	lsrs	r3, r3, #13
 8000fc8:	3301      	adds	r3, #1
 8000fca:	023f      	lsls	r7, r7, #8
 8000fcc:	409f      	lsls	r7, r3
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000fce:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000fd0:	6861      	ldr	r1, [r4, #4]
 8000fd2:	69ea      	ldr	r2, [r5, #28]
 8000fd4:	0209      	lsls	r1, r1, #8
 8000fd6:	0a09      	lsrs	r1, r1, #8
 8000fd8:	0612      	lsls	r2, r2, #24
 8000fda:	430a      	orrs	r2, r1
 8000fdc:	6062      	str	r2, [r4, #4]
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8000fde:	68e1      	ldr	r1, [r4, #12]
 8000fe0:	48ab      	ldr	r0, [pc, #684]	; (8001290 <HAL_RCC_OscConfig+0x318>)
 8000fe2:	060b      	lsls	r3, r1, #24
 8000fe4:	0f1b      	lsrs	r3, r3, #28
 8000fe6:	5cc3      	ldrb	r3, [r0, r3]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000fe8:	4aaa      	ldr	r2, [pc, #680]	; (8001294 <HAL_RCC_OscConfig+0x31c>)
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8000fea:	40df      	lsrs	r7, r3
        status = HAL_InitTick (uwTickPrio);
 8000fec:	4baa      	ldr	r3, [pc, #680]	; (8001298 <HAL_RCC_OscConfig+0x320>)
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000fee:	6017      	str	r7, [r2, #0]
        status = HAL_InitTick (uwTickPrio);
 8000ff0:	6818      	ldr	r0, [r3, #0]
 8000ff2:	f7ff fd05 	bl	8000a00 <HAL_InitTick>
        if(status != HAL_OK)
 8000ff6:	2800      	cmp	r0, #0
 8000ff8:	d130      	bne.n	800105c <HAL_RCC_OscConfig+0xe4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ffa:	682b      	ldr	r3, [r5, #0]
 8000ffc:	071b      	lsls	r3, r3, #28
 8000ffe:	d500      	bpl.n	8001002 <HAL_RCC_OscConfig+0x8a>
 8001000:	e0ec      	b.n	80011dc <HAL_RCC_OscConfig+0x264>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001002:	682b      	ldr	r3, [r5, #0]
 8001004:	075b      	lsls	r3, r3, #29
 8001006:	d500      	bpl.n	800100a <HAL_RCC_OscConfig+0x92>
 8001008:	e10e      	b.n	8001228 <HAL_RCC_OscConfig+0x2b0>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800100a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800100c:	2b00      	cmp	r3, #0
 800100e:	d000      	beq.n	8001012 <HAL_RCC_OscConfig+0x9a>
 8001010:	e193      	b.n	800133a <HAL_RCC_OscConfig+0x3c2>
  return HAL_OK;
 8001012:	2000      	movs	r0, #0
 8001014:	e022      	b.n	800105c <HAL_RCC_OscConfig+0xe4>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001016:	2e08      	cmp	r6, #8
 8001018:	d003      	beq.n	8001022 <HAL_RCC_OscConfig+0xaa>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800101a:	2e0c      	cmp	r6, #12
 800101c:	d109      	bne.n	8001032 <HAL_RCC_OscConfig+0xba>
 800101e:	2f00      	cmp	r7, #0
 8001020:	d007      	beq.n	8001032 <HAL_RCC_OscConfig+0xba>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001022:	6823      	ldr	r3, [r4, #0]
 8001024:	039b      	lsls	r3, r3, #14
 8001026:	d5b8      	bpl.n	8000f9a <HAL_RCC_OscConfig+0x22>
 8001028:	686b      	ldr	r3, [r5, #4]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d1b5      	bne.n	8000f9a <HAL_RCC_OscConfig+0x22>
          return HAL_ERROR;
 800102e:	2001      	movs	r0, #1
 8001030:	e014      	b.n	800105c <HAL_RCC_OscConfig+0xe4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001032:	686a      	ldr	r2, [r5, #4]
 8001034:	428a      	cmp	r2, r1
 8001036:	d113      	bne.n	8001060 <HAL_RCC_OscConfig+0xe8>
 8001038:	6822      	ldr	r2, [r4, #0]
 800103a:	4313      	orrs	r3, r2
 800103c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800103e:	f7ff fd23 	bl	8000a88 <HAL_GetTick>
 8001042:	9000      	str	r0, [sp, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001044:	2280      	movs	r2, #128	; 0x80
 8001046:	6823      	ldr	r3, [r4, #0]
 8001048:	0292      	lsls	r2, r2, #10
 800104a:	4213      	tst	r3, r2
 800104c:	d1a5      	bne.n	8000f9a <HAL_RCC_OscConfig+0x22>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800104e:	f7ff fd1b 	bl	8000a88 <HAL_GetTick>
 8001052:	9b00      	ldr	r3, [sp, #0]
 8001054:	1ac0      	subs	r0, r0, r3
 8001056:	2864      	cmp	r0, #100	; 0x64
 8001058:	d9f4      	bls.n	8001044 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 800105a:	2003      	movs	r0, #3
}
 800105c:	b005      	add	sp, #20
 800105e:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001060:	21a0      	movs	r1, #160	; 0xa0
 8001062:	02c9      	lsls	r1, r1, #11
 8001064:	428a      	cmp	r2, r1
 8001066:	d105      	bne.n	8001074 <HAL_RCC_OscConfig+0xfc>
 8001068:	2280      	movs	r2, #128	; 0x80
 800106a:	6821      	ldr	r1, [r4, #0]
 800106c:	02d2      	lsls	r2, r2, #11
 800106e:	430a      	orrs	r2, r1
 8001070:	6022      	str	r2, [r4, #0]
 8001072:	e7e1      	b.n	8001038 <HAL_RCC_OscConfig+0xc0>
 8001074:	6821      	ldr	r1, [r4, #0]
 8001076:	4889      	ldr	r0, [pc, #548]	; (800129c <HAL_RCC_OscConfig+0x324>)
 8001078:	4001      	ands	r1, r0
 800107a:	6021      	str	r1, [r4, #0]
 800107c:	6821      	ldr	r1, [r4, #0]
 800107e:	400b      	ands	r3, r1
 8001080:	9303      	str	r3, [sp, #12]
 8001082:	9b03      	ldr	r3, [sp, #12]
 8001084:	4986      	ldr	r1, [pc, #536]	; (80012a0 <HAL_RCC_OscConfig+0x328>)
 8001086:	6823      	ldr	r3, [r4, #0]
 8001088:	400b      	ands	r3, r1
 800108a:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800108c:	2a00      	cmp	r2, #0
 800108e:	d1d6      	bne.n	800103e <HAL_RCC_OscConfig+0xc6>
        tickstart = HAL_GetTick();
 8001090:	f7ff fcfa 	bl	8000a88 <HAL_GetTick>
 8001094:	9000      	str	r0, [sp, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001096:	2280      	movs	r2, #128	; 0x80
 8001098:	6823      	ldr	r3, [r4, #0]
 800109a:	0292      	lsls	r2, r2, #10
 800109c:	4213      	tst	r3, r2
 800109e:	d100      	bne.n	80010a2 <HAL_RCC_OscConfig+0x12a>
 80010a0:	e77b      	b.n	8000f9a <HAL_RCC_OscConfig+0x22>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010a2:	f7ff fcf1 	bl	8000a88 <HAL_GetTick>
 80010a6:	9b00      	ldr	r3, [sp, #0]
 80010a8:	1ac0      	subs	r0, r0, r3
 80010aa:	2864      	cmp	r0, #100	; 0x64
 80010ac:	d9f3      	bls.n	8001096 <HAL_RCC_OscConfig+0x11e>
 80010ae:	e7d4      	b.n	800105a <HAL_RCC_OscConfig+0xe2>
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80010b0:	2220      	movs	r2, #32
    hsi_state = RCC_OscInitStruct->HSIState;
 80010b2:	68eb      	ldr	r3, [r5, #12]
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80010b4:	4213      	tst	r3, r2
 80010b6:	d003      	beq.n	80010c0 <HAL_RCC_OscConfig+0x148>
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80010b8:	6821      	ldr	r1, [r4, #0]
      hsi_state &= ~RCC_CR_HSIOUTEN;
 80010ba:	4393      	bics	r3, r2
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80010bc:	4311      	orrs	r1, r2
 80010be:	6021      	str	r1, [r4, #0]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80010c0:	2e04      	cmp	r6, #4
 80010c2:	d003      	beq.n	80010cc <HAL_RCC_OscConfig+0x154>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80010c4:	2e0c      	cmp	r6, #12
 80010c6:	d124      	bne.n	8001112 <HAL_RCC_OscConfig+0x19a>
 80010c8:	2f00      	cmp	r7, #0
 80010ca:	d122      	bne.n	8001112 <HAL_RCC_OscConfig+0x19a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80010cc:	6822      	ldr	r2, [r4, #0]
 80010ce:	0752      	lsls	r2, r2, #29
 80010d0:	d501      	bpl.n	80010d6 <HAL_RCC_OscConfig+0x15e>
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d0ab      	beq.n	800102e <HAL_RCC_OscConfig+0xb6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010d6:	6861      	ldr	r1, [r4, #4]
 80010d8:	692a      	ldr	r2, [r5, #16]
 80010da:	4872      	ldr	r0, [pc, #456]	; (80012a4 <HAL_RCC_OscConfig+0x32c>)
 80010dc:	0212      	lsls	r2, r2, #8
 80010de:	4001      	ands	r1, r0
 80010e0:	430a      	orrs	r2, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80010e2:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010e4:	6062      	str	r2, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80010e6:	6822      	ldr	r2, [r4, #0]
 80010e8:	438a      	bics	r2, r1
 80010ea:	4313      	orrs	r3, r2
 80010ec:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80010ee:	f7ff fefb 	bl	8000ee8 <HAL_RCC_GetSysClockFreq>
 80010f2:	68e3      	ldr	r3, [r4, #12]
 80010f4:	4a66      	ldr	r2, [pc, #408]	; (8001290 <HAL_RCC_OscConfig+0x318>)
 80010f6:	061b      	lsls	r3, r3, #24
 80010f8:	0f1b      	lsrs	r3, r3, #28
 80010fa:	5cd3      	ldrb	r3, [r2, r3]
 80010fc:	4965      	ldr	r1, [pc, #404]	; (8001294 <HAL_RCC_OscConfig+0x31c>)
 80010fe:	40d8      	lsrs	r0, r3
      status = HAL_InitTick (uwTickPrio);
 8001100:	4b65      	ldr	r3, [pc, #404]	; (8001298 <HAL_RCC_OscConfig+0x320>)
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001102:	6008      	str	r0, [r1, #0]
      status = HAL_InitTick (uwTickPrio);
 8001104:	6818      	ldr	r0, [r3, #0]
 8001106:	f7ff fc7b 	bl	8000a00 <HAL_InitTick>
      if(status != HAL_OK)
 800110a:	2800      	cmp	r0, #0
 800110c:	d100      	bne.n	8001110 <HAL_RCC_OscConfig+0x198>
 800110e:	e748      	b.n	8000fa2 <HAL_RCC_OscConfig+0x2a>
 8001110:	e7a4      	b.n	800105c <HAL_RCC_OscConfig+0xe4>
      if(hsi_state != RCC_HSI_OFF)
 8001112:	2b00      	cmp	r3, #0
 8001114:	d019      	beq.n	800114a <HAL_RCC_OscConfig+0x1d2>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001116:	2109      	movs	r1, #9
 8001118:	6822      	ldr	r2, [r4, #0]
 800111a:	438a      	bics	r2, r1
 800111c:	4313      	orrs	r3, r2
 800111e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001120:	f7ff fcb2 	bl	8000a88 <HAL_GetTick>
 8001124:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001126:	2204      	movs	r2, #4
 8001128:	6823      	ldr	r3, [r4, #0]
 800112a:	4213      	tst	r3, r2
 800112c:	d007      	beq.n	800113e <HAL_RCC_OscConfig+0x1c6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800112e:	6862      	ldr	r2, [r4, #4]
 8001130:	692b      	ldr	r3, [r5, #16]
 8001132:	495c      	ldr	r1, [pc, #368]	; (80012a4 <HAL_RCC_OscConfig+0x32c>)
 8001134:	021b      	lsls	r3, r3, #8
 8001136:	400a      	ands	r2, r1
 8001138:	4313      	orrs	r3, r2
 800113a:	6063      	str	r3, [r4, #4]
 800113c:	e731      	b.n	8000fa2 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800113e:	f7ff fca3 	bl	8000a88 <HAL_GetTick>
 8001142:	1bc0      	subs	r0, r0, r7
 8001144:	2802      	cmp	r0, #2
 8001146:	d9ee      	bls.n	8001126 <HAL_RCC_OscConfig+0x1ae>
 8001148:	e787      	b.n	800105a <HAL_RCC_OscConfig+0xe2>
        __HAL_RCC_HSI_DISABLE();
 800114a:	2201      	movs	r2, #1
 800114c:	6823      	ldr	r3, [r4, #0]
 800114e:	4393      	bics	r3, r2
 8001150:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001152:	f7ff fc99 	bl	8000a88 <HAL_GetTick>
 8001156:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001158:	2204      	movs	r2, #4
 800115a:	6823      	ldr	r3, [r4, #0]
 800115c:	4213      	tst	r3, r2
 800115e:	d100      	bne.n	8001162 <HAL_RCC_OscConfig+0x1ea>
 8001160:	e71f      	b.n	8000fa2 <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001162:	f7ff fc91 	bl	8000a88 <HAL_GetTick>
 8001166:	1bc0      	subs	r0, r0, r7
 8001168:	2802      	cmp	r0, #2
 800116a:	d9f5      	bls.n	8001158 <HAL_RCC_OscConfig+0x1e0>
 800116c:	e775      	b.n	800105a <HAL_RCC_OscConfig+0xe2>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800116e:	69ab      	ldr	r3, [r5, #24]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d020      	beq.n	80011b6 <HAL_RCC_OscConfig+0x23e>
        __HAL_RCC_MSI_ENABLE();
 8001174:	2380      	movs	r3, #128	; 0x80
 8001176:	6822      	ldr	r2, [r4, #0]
 8001178:	005b      	lsls	r3, r3, #1
 800117a:	4313      	orrs	r3, r2
 800117c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800117e:	f7ff fc83 	bl	8000a88 <HAL_GetTick>
 8001182:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001184:	2280      	movs	r2, #128	; 0x80
 8001186:	6823      	ldr	r3, [r4, #0]
 8001188:	0092      	lsls	r2, r2, #2
 800118a:	4213      	tst	r3, r2
 800118c:	d00d      	beq.n	80011aa <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800118e:	6863      	ldr	r3, [r4, #4]
 8001190:	4a3e      	ldr	r2, [pc, #248]	; (800128c <HAL_RCC_OscConfig+0x314>)
 8001192:	4013      	ands	r3, r2
 8001194:	6a2a      	ldr	r2, [r5, #32]
 8001196:	4313      	orrs	r3, r2
 8001198:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800119a:	6862      	ldr	r2, [r4, #4]
 800119c:	69eb      	ldr	r3, [r5, #28]
 800119e:	0212      	lsls	r2, r2, #8
 80011a0:	061b      	lsls	r3, r3, #24
 80011a2:	0a12      	lsrs	r2, r2, #8
 80011a4:	4313      	orrs	r3, r2
 80011a6:	6063      	str	r3, [r4, #4]
 80011a8:	e727      	b.n	8000ffa <HAL_RCC_OscConfig+0x82>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80011aa:	f7ff fc6d 	bl	8000a88 <HAL_GetTick>
 80011ae:	1bc0      	subs	r0, r0, r7
 80011b0:	2802      	cmp	r0, #2
 80011b2:	d9e7      	bls.n	8001184 <HAL_RCC_OscConfig+0x20c>
 80011b4:	e751      	b.n	800105a <HAL_RCC_OscConfig+0xe2>
        __HAL_RCC_MSI_DISABLE();
 80011b6:	6823      	ldr	r3, [r4, #0]
 80011b8:	4a3b      	ldr	r2, [pc, #236]	; (80012a8 <HAL_RCC_OscConfig+0x330>)
 80011ba:	4013      	ands	r3, r2
 80011bc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80011be:	f7ff fc63 	bl	8000a88 <HAL_GetTick>
 80011c2:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80011c4:	2280      	movs	r2, #128	; 0x80
 80011c6:	6823      	ldr	r3, [r4, #0]
 80011c8:	0092      	lsls	r2, r2, #2
 80011ca:	4213      	tst	r3, r2
 80011cc:	d100      	bne.n	80011d0 <HAL_RCC_OscConfig+0x258>
 80011ce:	e714      	b.n	8000ffa <HAL_RCC_OscConfig+0x82>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80011d0:	f7ff fc5a 	bl	8000a88 <HAL_GetTick>
 80011d4:	1bc0      	subs	r0, r0, r7
 80011d6:	2802      	cmp	r0, #2
 80011d8:	d9f4      	bls.n	80011c4 <HAL_RCC_OscConfig+0x24c>
 80011da:	e73e      	b.n	800105a <HAL_RCC_OscConfig+0xe2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011dc:	696a      	ldr	r2, [r5, #20]
 80011de:	2301      	movs	r3, #1
 80011e0:	2a00      	cmp	r2, #0
 80011e2:	d010      	beq.n	8001206 <HAL_RCC_OscConfig+0x28e>
      __HAL_RCC_LSI_ENABLE();
 80011e4:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80011e6:	4313      	orrs	r3, r2
 80011e8:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80011ea:	f7ff fc4d 	bl	8000a88 <HAL_GetTick>
 80011ee:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80011f0:	2202      	movs	r2, #2
 80011f2:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80011f4:	4213      	tst	r3, r2
 80011f6:	d000      	beq.n	80011fa <HAL_RCC_OscConfig+0x282>
 80011f8:	e703      	b.n	8001002 <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011fa:	f7ff fc45 	bl	8000a88 <HAL_GetTick>
 80011fe:	1bc0      	subs	r0, r0, r7
 8001200:	2802      	cmp	r0, #2
 8001202:	d9f5      	bls.n	80011f0 <HAL_RCC_OscConfig+0x278>
 8001204:	e729      	b.n	800105a <HAL_RCC_OscConfig+0xe2>
      __HAL_RCC_LSI_DISABLE();
 8001206:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001208:	439a      	bics	r2, r3
 800120a:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 800120c:	f7ff fc3c 	bl	8000a88 <HAL_GetTick>
 8001210:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001212:	2202      	movs	r2, #2
 8001214:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001216:	4213      	tst	r3, r2
 8001218:	d100      	bne.n	800121c <HAL_RCC_OscConfig+0x2a4>
 800121a:	e6f2      	b.n	8001002 <HAL_RCC_OscConfig+0x8a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800121c:	f7ff fc34 	bl	8000a88 <HAL_GetTick>
 8001220:	1bc0      	subs	r0, r0, r7
 8001222:	2802      	cmp	r0, #2
 8001224:	d9f5      	bls.n	8001212 <HAL_RCC_OscConfig+0x29a>
 8001226:	e718      	b.n	800105a <HAL_RCC_OscConfig+0xe2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001228:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 800122a:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800122c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800122e:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 8001230:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001232:	421a      	tst	r2, r3
 8001234:	d104      	bne.n	8001240 <HAL_RCC_OscConfig+0x2c8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001236:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8001238:	4313      	orrs	r3, r2
 800123a:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 800123c:	2301      	movs	r3, #1
 800123e:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001240:	2280      	movs	r2, #128	; 0x80
 8001242:	4f1a      	ldr	r7, [pc, #104]	; (80012ac <HAL_RCC_OscConfig+0x334>)
 8001244:	0052      	lsls	r2, r2, #1
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	4213      	tst	r3, r2
 800124a:	d008      	beq.n	800125e <HAL_RCC_OscConfig+0x2e6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800124c:	2280      	movs	r2, #128	; 0x80
 800124e:	68ab      	ldr	r3, [r5, #8]
 8001250:	0052      	lsls	r2, r2, #1
 8001252:	4293      	cmp	r3, r2
 8001254:	d12c      	bne.n	80012b0 <HAL_RCC_OscConfig+0x338>
 8001256:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001258:	4313      	orrs	r3, r2
 800125a:	6523      	str	r3, [r4, #80]	; 0x50
 800125c:	e04d      	b.n	80012fa <HAL_RCC_OscConfig+0x382>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800125e:	2280      	movs	r2, #128	; 0x80
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	0052      	lsls	r2, r2, #1
 8001264:	4313      	orrs	r3, r2
 8001266:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001268:	f7ff fc0e 	bl	8000a88 <HAL_GetTick>
 800126c:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800126e:	2280      	movs	r2, #128	; 0x80
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	0052      	lsls	r2, r2, #1
 8001274:	4213      	tst	r3, r2
 8001276:	d1e9      	bne.n	800124c <HAL_RCC_OscConfig+0x2d4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001278:	f7ff fc06 	bl	8000a88 <HAL_GetTick>
 800127c:	9b01      	ldr	r3, [sp, #4]
 800127e:	1ac0      	subs	r0, r0, r3
 8001280:	2864      	cmp	r0, #100	; 0x64
 8001282:	d9f4      	bls.n	800126e <HAL_RCC_OscConfig+0x2f6>
 8001284:	e6e9      	b.n	800105a <HAL_RCC_OscConfig+0xe2>
 8001286:	46c0      	nop			; (mov r8, r8)
 8001288:	40021000 	.word	0x40021000
 800128c:	ffff1fff 	.word	0xffff1fff
 8001290:	080028a8 	.word	0x080028a8
 8001294:	20000004 	.word	0x20000004
 8001298:	2000000c 	.word	0x2000000c
 800129c:	fffeffff 	.word	0xfffeffff
 80012a0:	fffbffff 	.word	0xfffbffff
 80012a4:	ffffe0ff 	.word	0xffffe0ff
 80012a8:	fffffeff 	.word	0xfffffeff
 80012ac:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d116      	bne.n	80012e2 <HAL_RCC_OscConfig+0x36a>
 80012b4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80012b6:	4a51      	ldr	r2, [pc, #324]	; (80013fc <HAL_RCC_OscConfig+0x484>)
 80012b8:	4013      	ands	r3, r2
 80012ba:	6523      	str	r3, [r4, #80]	; 0x50
 80012bc:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80012be:	4a50      	ldr	r2, [pc, #320]	; (8001400 <HAL_RCC_OscConfig+0x488>)
 80012c0:	4013      	ands	r3, r2
 80012c2:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80012c4:	f7ff fbe0 	bl	8000a88 <HAL_GetTick>
 80012c8:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80012ca:	2280      	movs	r2, #128	; 0x80
 80012cc:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80012ce:	0092      	lsls	r2, r2, #2
 80012d0:	4213      	tst	r3, r2
 80012d2:	d01a      	beq.n	800130a <HAL_RCC_OscConfig+0x392>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80012d4:	f7ff fbd8 	bl	8000a88 <HAL_GetTick>
 80012d8:	4b4a      	ldr	r3, [pc, #296]	; (8001404 <HAL_RCC_OscConfig+0x48c>)
 80012da:	1bc0      	subs	r0, r0, r7
 80012dc:	4298      	cmp	r0, r3
 80012de:	d9f4      	bls.n	80012ca <HAL_RCC_OscConfig+0x352>
 80012e0:	e6bb      	b.n	800105a <HAL_RCC_OscConfig+0xe2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012e2:	21a0      	movs	r1, #160	; 0xa0
 80012e4:	00c9      	lsls	r1, r1, #3
 80012e6:	428b      	cmp	r3, r1
 80012e8:	d118      	bne.n	800131c <HAL_RCC_OscConfig+0x3a4>
 80012ea:	2380      	movs	r3, #128	; 0x80
 80012ec:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80012ee:	00db      	lsls	r3, r3, #3
 80012f0:	430b      	orrs	r3, r1
 80012f2:	6523      	str	r3, [r4, #80]	; 0x50
 80012f4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80012f6:	431a      	orrs	r2, r3
 80012f8:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80012fa:	f7ff fbc5 	bl	8000a88 <HAL_GetTick>
 80012fe:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001300:	2280      	movs	r2, #128	; 0x80
 8001302:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001304:	0092      	lsls	r2, r2, #2
 8001306:	4213      	tst	r3, r2
 8001308:	d010      	beq.n	800132c <HAL_RCC_OscConfig+0x3b4>
    if(pwrclkchanged == SET)
 800130a:	9b00      	ldr	r3, [sp, #0]
 800130c:	2b01      	cmp	r3, #1
 800130e:	d000      	beq.n	8001312 <HAL_RCC_OscConfig+0x39a>
 8001310:	e67b      	b.n	800100a <HAL_RCC_OscConfig+0x92>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001312:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001314:	4a3c      	ldr	r2, [pc, #240]	; (8001408 <HAL_RCC_OscConfig+0x490>)
 8001316:	4013      	ands	r3, r2
 8001318:	63a3      	str	r3, [r4, #56]	; 0x38
 800131a:	e676      	b.n	800100a <HAL_RCC_OscConfig+0x92>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800131c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800131e:	4a37      	ldr	r2, [pc, #220]	; (80013fc <HAL_RCC_OscConfig+0x484>)
 8001320:	4013      	ands	r3, r2
 8001322:	6523      	str	r3, [r4, #80]	; 0x50
 8001324:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001326:	4a36      	ldr	r2, [pc, #216]	; (8001400 <HAL_RCC_OscConfig+0x488>)
 8001328:	4013      	ands	r3, r2
 800132a:	e796      	b.n	800125a <HAL_RCC_OscConfig+0x2e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800132c:	f7ff fbac 	bl	8000a88 <HAL_GetTick>
 8001330:	4b34      	ldr	r3, [pc, #208]	; (8001404 <HAL_RCC_OscConfig+0x48c>)
 8001332:	1bc0      	subs	r0, r0, r7
 8001334:	4298      	cmp	r0, r3
 8001336:	d9e3      	bls.n	8001300 <HAL_RCC_OscConfig+0x388>
 8001338:	e68f      	b.n	800105a <HAL_RCC_OscConfig+0xe2>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800133a:	2e0c      	cmp	r6, #12
 800133c:	d043      	beq.n	80013c6 <HAL_RCC_OscConfig+0x44e>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800133e:	4a33      	ldr	r2, [pc, #204]	; (800140c <HAL_RCC_OscConfig+0x494>)
 8001340:	2b02      	cmp	r3, #2
 8001342:	d12e      	bne.n	80013a2 <HAL_RCC_OscConfig+0x42a>
        __HAL_RCC_PLL_DISABLE();
 8001344:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001346:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8001348:	4013      	ands	r3, r2
 800134a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800134c:	f7ff fb9c 	bl	8000a88 <HAL_GetTick>
 8001350:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001352:	04bf      	lsls	r7, r7, #18
 8001354:	6823      	ldr	r3, [r4, #0]
 8001356:	423b      	tst	r3, r7
 8001358:	d11d      	bne.n	8001396 <HAL_RCC_OscConfig+0x41e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800135a:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 800135c:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800135e:	68e2      	ldr	r2, [r4, #12]
 8001360:	430b      	orrs	r3, r1
 8001362:	492b      	ldr	r1, [pc, #172]	; (8001410 <HAL_RCC_OscConfig+0x498>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001364:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001366:	400a      	ands	r2, r1
 8001368:	4313      	orrs	r3, r2
 800136a:	6b2a      	ldr	r2, [r5, #48]	; 0x30
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800136c:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800136e:	4313      	orrs	r3, r2
 8001370:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8001372:	2380      	movs	r3, #128	; 0x80
 8001374:	6822      	ldr	r2, [r4, #0]
 8001376:	045b      	lsls	r3, r3, #17
 8001378:	4313      	orrs	r3, r2
 800137a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800137c:	f7ff fb84 	bl	8000a88 <HAL_GetTick>
 8001380:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001382:	6823      	ldr	r3, [r4, #0]
 8001384:	4233      	tst	r3, r6
 8001386:	d000      	beq.n	800138a <HAL_RCC_OscConfig+0x412>
 8001388:	e643      	b.n	8001012 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800138a:	f7ff fb7d 	bl	8000a88 <HAL_GetTick>
 800138e:	1b40      	subs	r0, r0, r5
 8001390:	2802      	cmp	r0, #2
 8001392:	d9f6      	bls.n	8001382 <HAL_RCC_OscConfig+0x40a>
 8001394:	e661      	b.n	800105a <HAL_RCC_OscConfig+0xe2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001396:	f7ff fb77 	bl	8000a88 <HAL_GetTick>
 800139a:	1b80      	subs	r0, r0, r6
 800139c:	2802      	cmp	r0, #2
 800139e:	d9d9      	bls.n	8001354 <HAL_RCC_OscConfig+0x3dc>
 80013a0:	e65b      	b.n	800105a <HAL_RCC_OscConfig+0xe2>
        __HAL_RCC_PLL_DISABLE();
 80013a2:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80013a4:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80013a6:	4013      	ands	r3, r2
 80013a8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80013aa:	f7ff fb6d 	bl	8000a88 <HAL_GetTick>
 80013ae:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80013b0:	04b6      	lsls	r6, r6, #18
 80013b2:	6823      	ldr	r3, [r4, #0]
 80013b4:	4233      	tst	r3, r6
 80013b6:	d100      	bne.n	80013ba <HAL_RCC_OscConfig+0x442>
 80013b8:	e62b      	b.n	8001012 <HAL_RCC_OscConfig+0x9a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013ba:	f7ff fb65 	bl	8000a88 <HAL_GetTick>
 80013be:	1b40      	subs	r0, r0, r5
 80013c0:	2802      	cmp	r0, #2
 80013c2:	d9f6      	bls.n	80013b2 <HAL_RCC_OscConfig+0x43a>
 80013c4:	e649      	b.n	800105a <HAL_RCC_OscConfig+0xe2>
        return HAL_ERROR;
 80013c6:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80013c8:	2b01      	cmp	r3, #1
 80013ca:	d100      	bne.n	80013ce <HAL_RCC_OscConfig+0x456>
 80013cc:	e646      	b.n	800105c <HAL_RCC_OscConfig+0xe4>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013ce:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 80013d0:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013d2:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 80013d4:	0252      	lsls	r2, r2, #9
 80013d6:	401a      	ands	r2, r3
 80013d8:	428a      	cmp	r2, r1
 80013da:	d000      	beq.n	80013de <HAL_RCC_OscConfig+0x466>
 80013dc:	e627      	b.n	800102e <HAL_RCC_OscConfig+0xb6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80013de:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013e0:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80013e2:	0392      	lsls	r2, r2, #14
 80013e4:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013e6:	428a      	cmp	r2, r1
 80013e8:	d000      	beq.n	80013ec <HAL_RCC_OscConfig+0x474>
 80013ea:	e620      	b.n	800102e <HAL_RCC_OscConfig+0xb6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80013ec:	22c0      	movs	r2, #192	; 0xc0
 80013ee:	0412      	lsls	r2, r2, #16
 80013f0:	4013      	ands	r3, r2
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80013f2:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d100      	bne.n	80013fa <HAL_RCC_OscConfig+0x482>
 80013f8:	e60b      	b.n	8001012 <HAL_RCC_OscConfig+0x9a>
 80013fa:	e618      	b.n	800102e <HAL_RCC_OscConfig+0xb6>
 80013fc:	fffffeff 	.word	0xfffffeff
 8001400:	fffffbff 	.word	0xfffffbff
 8001404:	00001388 	.word	0x00001388
 8001408:	efffffff 	.word	0xefffffff
 800140c:	feffffff 	.word	0xfeffffff
 8001410:	ff02ffff 	.word	0xff02ffff

08001414 <HAL_RCC_ClockConfig>:
{
 8001414:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001416:	1e04      	subs	r4, r0, #0
 8001418:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 800141a:	d101      	bne.n	8001420 <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 800141c:	2001      	movs	r0, #1
}
 800141e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001420:	2501      	movs	r5, #1
 8001422:	4e5b      	ldr	r6, [pc, #364]	; (8001590 <HAL_RCC_ClockConfig+0x17c>)
 8001424:	9a01      	ldr	r2, [sp, #4]
 8001426:	6833      	ldr	r3, [r6, #0]
 8001428:	402b      	ands	r3, r5
 800142a:	4293      	cmp	r3, r2
 800142c:	d331      	bcc.n	8001492 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800142e:	6822      	ldr	r2, [r4, #0]
 8001430:	0793      	lsls	r3, r2, #30
 8001432:	d443      	bmi.n	80014bc <HAL_RCC_ClockConfig+0xa8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001434:	07d2      	lsls	r2, r2, #31
 8001436:	d449      	bmi.n	80014cc <HAL_RCC_ClockConfig+0xb8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001438:	2501      	movs	r5, #1
 800143a:	6833      	ldr	r3, [r6, #0]
 800143c:	9a01      	ldr	r2, [sp, #4]
 800143e:	402b      	ands	r3, r5
 8001440:	4293      	cmp	r3, r2
 8001442:	d909      	bls.n	8001458 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001444:	6833      	ldr	r3, [r6, #0]
 8001446:	43ab      	bics	r3, r5
 8001448:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800144a:	f7ff fb1d 	bl	8000a88 <HAL_GetTick>
 800144e:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001450:	6833      	ldr	r3, [r6, #0]
 8001452:	422b      	tst	r3, r5
 8001454:	d000      	beq.n	8001458 <HAL_RCC_ClockConfig+0x44>
 8001456:	e08c      	b.n	8001572 <HAL_RCC_ClockConfig+0x15e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001458:	6822      	ldr	r2, [r4, #0]
 800145a:	4d4e      	ldr	r5, [pc, #312]	; (8001594 <HAL_RCC_ClockConfig+0x180>)
 800145c:	0753      	lsls	r3, r2, #29
 800145e:	d500      	bpl.n	8001462 <HAL_RCC_ClockConfig+0x4e>
 8001460:	e08f      	b.n	8001582 <HAL_RCC_ClockConfig+0x16e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001462:	0712      	lsls	r2, r2, #28
 8001464:	d506      	bpl.n	8001474 <HAL_RCC_ClockConfig+0x60>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001466:	68ea      	ldr	r2, [r5, #12]
 8001468:	6923      	ldr	r3, [r4, #16]
 800146a:	494b      	ldr	r1, [pc, #300]	; (8001598 <HAL_RCC_ClockConfig+0x184>)
 800146c:	00db      	lsls	r3, r3, #3
 800146e:	400a      	ands	r2, r1
 8001470:	4313      	orrs	r3, r2
 8001472:	60eb      	str	r3, [r5, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001474:	f7ff fd38 	bl	8000ee8 <HAL_RCC_GetSysClockFreq>
 8001478:	68eb      	ldr	r3, [r5, #12]
 800147a:	4a48      	ldr	r2, [pc, #288]	; (800159c <HAL_RCC_ClockConfig+0x188>)
 800147c:	061b      	lsls	r3, r3, #24
 800147e:	0f1b      	lsrs	r3, r3, #28
 8001480:	5cd3      	ldrb	r3, [r2, r3]
 8001482:	4947      	ldr	r1, [pc, #284]	; (80015a0 <HAL_RCC_ClockConfig+0x18c>)
 8001484:	40d8      	lsrs	r0, r3
  status = HAL_InitTick(uwTickPrio);
 8001486:	4b47      	ldr	r3, [pc, #284]	; (80015a4 <HAL_RCC_ClockConfig+0x190>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001488:	6008      	str	r0, [r1, #0]
  status = HAL_InitTick(uwTickPrio);
 800148a:	6818      	ldr	r0, [r3, #0]
 800148c:	f7ff fab8 	bl	8000a00 <HAL_InitTick>
  if(status != HAL_OK)
 8001490:	e7c5      	b.n	800141e <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001492:	6833      	ldr	r3, [r6, #0]
 8001494:	9a01      	ldr	r2, [sp, #4]
 8001496:	43ab      	bics	r3, r5
 8001498:	4313      	orrs	r3, r2
 800149a:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800149c:	f7ff faf4 	bl	8000a88 <HAL_GetTick>
 80014a0:	0007      	movs	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80014a2:	6833      	ldr	r3, [r6, #0]
 80014a4:	9a01      	ldr	r2, [sp, #4]
 80014a6:	402b      	ands	r3, r5
 80014a8:	4293      	cmp	r3, r2
 80014aa:	d0c0      	beq.n	800142e <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014ac:	f7ff faec 	bl	8000a88 <HAL_GetTick>
 80014b0:	4b3d      	ldr	r3, [pc, #244]	; (80015a8 <HAL_RCC_ClockConfig+0x194>)
 80014b2:	1bc0      	subs	r0, r0, r7
 80014b4:	4298      	cmp	r0, r3
 80014b6:	d9f4      	bls.n	80014a2 <HAL_RCC_ClockConfig+0x8e>
        return HAL_TIMEOUT;
 80014b8:	2003      	movs	r0, #3
 80014ba:	e7b0      	b.n	800141e <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014bc:	20f0      	movs	r0, #240	; 0xf0
 80014be:	4935      	ldr	r1, [pc, #212]	; (8001594 <HAL_RCC_ClockConfig+0x180>)
 80014c0:	68cb      	ldr	r3, [r1, #12]
 80014c2:	4383      	bics	r3, r0
 80014c4:	68a0      	ldr	r0, [r4, #8]
 80014c6:	4303      	orrs	r3, r0
 80014c8:	60cb      	str	r3, [r1, #12]
 80014ca:	e7b3      	b.n	8001434 <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014cc:	4d31      	ldr	r5, [pc, #196]	; (8001594 <HAL_RCC_ClockConfig+0x180>)
 80014ce:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80014d0:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014d2:	2a02      	cmp	r2, #2
 80014d4:	d118      	bne.n	8001508 <HAL_RCC_ClockConfig+0xf4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80014d6:	039b      	lsls	r3, r3, #14
 80014d8:	d5a0      	bpl.n	800141c <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014da:	2103      	movs	r1, #3
 80014dc:	68eb      	ldr	r3, [r5, #12]
 80014de:	438b      	bics	r3, r1
 80014e0:	4313      	orrs	r3, r2
 80014e2:	60eb      	str	r3, [r5, #12]
    tickstart = HAL_GetTick();
 80014e4:	f7ff fad0 	bl	8000a88 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014e8:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80014ea:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014ec:	2b02      	cmp	r3, #2
 80014ee:	d118      	bne.n	8001522 <HAL_RCC_ClockConfig+0x10e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80014f0:	220c      	movs	r2, #12
 80014f2:	68eb      	ldr	r3, [r5, #12]
 80014f4:	4013      	ands	r3, r2
 80014f6:	2b08      	cmp	r3, #8
 80014f8:	d09e      	beq.n	8001438 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014fa:	f7ff fac5 	bl	8000a88 <HAL_GetTick>
 80014fe:	4b2a      	ldr	r3, [pc, #168]	; (80015a8 <HAL_RCC_ClockConfig+0x194>)
 8001500:	1bc0      	subs	r0, r0, r7
 8001502:	4298      	cmp	r0, r3
 8001504:	d9f4      	bls.n	80014f0 <HAL_RCC_ClockConfig+0xdc>
 8001506:	e7d7      	b.n	80014b8 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001508:	2a03      	cmp	r2, #3
 800150a:	d102      	bne.n	8001512 <HAL_RCC_ClockConfig+0xfe>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800150c:	019b      	lsls	r3, r3, #6
 800150e:	d4e4      	bmi.n	80014da <HAL_RCC_ClockConfig+0xc6>
 8001510:	e784      	b.n	800141c <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001512:	2a01      	cmp	r2, #1
 8001514:	d102      	bne.n	800151c <HAL_RCC_ClockConfig+0x108>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001516:	075b      	lsls	r3, r3, #29
 8001518:	d4df      	bmi.n	80014da <HAL_RCC_ClockConfig+0xc6>
 800151a:	e77f      	b.n	800141c <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800151c:	059b      	lsls	r3, r3, #22
 800151e:	d4dc      	bmi.n	80014da <HAL_RCC_ClockConfig+0xc6>
 8001520:	e77c      	b.n	800141c <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001522:	2b03      	cmp	r3, #3
 8001524:	d10b      	bne.n	800153e <HAL_RCC_ClockConfig+0x12a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001526:	220c      	movs	r2, #12
 8001528:	68eb      	ldr	r3, [r5, #12]
 800152a:	4013      	ands	r3, r2
 800152c:	4293      	cmp	r3, r2
 800152e:	d083      	beq.n	8001438 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001530:	f7ff faaa 	bl	8000a88 <HAL_GetTick>
 8001534:	4b1c      	ldr	r3, [pc, #112]	; (80015a8 <HAL_RCC_ClockConfig+0x194>)
 8001536:	1bc0      	subs	r0, r0, r7
 8001538:	4298      	cmp	r0, r3
 800153a:	d9f4      	bls.n	8001526 <HAL_RCC_ClockConfig+0x112>
 800153c:	e7bc      	b.n	80014b8 <HAL_RCC_ClockConfig+0xa4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800153e:	2b01      	cmp	r3, #1
 8001540:	d011      	beq.n	8001566 <HAL_RCC_ClockConfig+0x152>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001542:	220c      	movs	r2, #12
 8001544:	68eb      	ldr	r3, [r5, #12]
 8001546:	4213      	tst	r3, r2
 8001548:	d100      	bne.n	800154c <HAL_RCC_ClockConfig+0x138>
 800154a:	e775      	b.n	8001438 <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800154c:	f7ff fa9c 	bl	8000a88 <HAL_GetTick>
 8001550:	4b15      	ldr	r3, [pc, #84]	; (80015a8 <HAL_RCC_ClockConfig+0x194>)
 8001552:	1bc0      	subs	r0, r0, r7
 8001554:	4298      	cmp	r0, r3
 8001556:	d9f4      	bls.n	8001542 <HAL_RCC_ClockConfig+0x12e>
 8001558:	e7ae      	b.n	80014b8 <HAL_RCC_ClockConfig+0xa4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800155a:	f7ff fa95 	bl	8000a88 <HAL_GetTick>
 800155e:	4b12      	ldr	r3, [pc, #72]	; (80015a8 <HAL_RCC_ClockConfig+0x194>)
 8001560:	1bc0      	subs	r0, r0, r7
 8001562:	4298      	cmp	r0, r3
 8001564:	d8a8      	bhi.n	80014b8 <HAL_RCC_ClockConfig+0xa4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001566:	220c      	movs	r2, #12
 8001568:	68eb      	ldr	r3, [r5, #12]
 800156a:	4013      	ands	r3, r2
 800156c:	2b04      	cmp	r3, #4
 800156e:	d1f4      	bne.n	800155a <HAL_RCC_ClockConfig+0x146>
 8001570:	e762      	b.n	8001438 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001572:	f7ff fa89 	bl	8000a88 <HAL_GetTick>
 8001576:	4b0c      	ldr	r3, [pc, #48]	; (80015a8 <HAL_RCC_ClockConfig+0x194>)
 8001578:	1bc0      	subs	r0, r0, r7
 800157a:	4298      	cmp	r0, r3
 800157c:	d800      	bhi.n	8001580 <HAL_RCC_ClockConfig+0x16c>
 800157e:	e767      	b.n	8001450 <HAL_RCC_ClockConfig+0x3c>
 8001580:	e79a      	b.n	80014b8 <HAL_RCC_ClockConfig+0xa4>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001582:	68eb      	ldr	r3, [r5, #12]
 8001584:	4909      	ldr	r1, [pc, #36]	; (80015ac <HAL_RCC_ClockConfig+0x198>)
 8001586:	400b      	ands	r3, r1
 8001588:	68e1      	ldr	r1, [r4, #12]
 800158a:	430b      	orrs	r3, r1
 800158c:	60eb      	str	r3, [r5, #12]
 800158e:	e768      	b.n	8001462 <HAL_RCC_ClockConfig+0x4e>
 8001590:	40022000 	.word	0x40022000
 8001594:	40021000 	.word	0x40021000
 8001598:	ffffc7ff 	.word	0xffffc7ff
 800159c:	080028a8 	.word	0x080028a8
 80015a0:	20000004 	.word	0x20000004
 80015a4:	2000000c 	.word	0x2000000c
 80015a8:	00001388 	.word	0x00001388
 80015ac:	fffff8ff 	.word	0xfffff8ff

080015b0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80015b0:	4b04      	ldr	r3, [pc, #16]	; (80015c4 <HAL_RCC_GetPCLK1Freq+0x14>)
  return SystemCoreClock;
 80015b2:	4a05      	ldr	r2, [pc, #20]	; (80015c8 <HAL_RCC_GetPCLK1Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80015b4:	68db      	ldr	r3, [r3, #12]
 80015b6:	4905      	ldr	r1, [pc, #20]	; (80015cc <HAL_RCC_GetPCLK1Freq+0x1c>)
 80015b8:	055b      	lsls	r3, r3, #21
 80015ba:	0f5b      	lsrs	r3, r3, #29
 80015bc:	5ccb      	ldrb	r3, [r1, r3]
 80015be:	6810      	ldr	r0, [r2, #0]
 80015c0:	40d8      	lsrs	r0, r3
}
 80015c2:	4770      	bx	lr
 80015c4:	40021000 	.word	0x40021000
 80015c8:	20000004 	.word	0x20000004
 80015cc:	080028b8 	.word	0x080028b8

080015d0 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80015d0:	4b04      	ldr	r3, [pc, #16]	; (80015e4 <HAL_RCC_GetPCLK2Freq+0x14>)
  return SystemCoreClock;
 80015d2:	4a05      	ldr	r2, [pc, #20]	; (80015e8 <HAL_RCC_GetPCLK2Freq+0x18>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80015d4:	68db      	ldr	r3, [r3, #12]
 80015d6:	4905      	ldr	r1, [pc, #20]	; (80015ec <HAL_RCC_GetPCLK2Freq+0x1c>)
 80015d8:	049b      	lsls	r3, r3, #18
 80015da:	0f5b      	lsrs	r3, r3, #29
 80015dc:	5ccb      	ldrb	r3, [r1, r3]
 80015de:	6810      	ldr	r0, [r2, #0]
 80015e0:	40d8      	lsrs	r0, r3
}
 80015e2:	4770      	bx	lr
 80015e4:	40021000 	.word	0x40021000
 80015e8:	20000004 	.word	0x20000004
 80015ec:	080028b8 	.word	0x080028b8

080015f0 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80015f0:	6803      	ldr	r3, [r0, #0]
{
 80015f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80015f4:	0005      	movs	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80015f6:	069b      	lsls	r3, r3, #26
 80015f8:	d52b      	bpl.n	8001652 <HAL_RCCEx_PeriphCLKConfig+0x62>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015fa:	2380      	movs	r3, #128	; 0x80
  FlagStatus       pwrclkchanged = RESET;
 80015fc:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015fe:	4c51      	ldr	r4, [pc, #324]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8001600:	055b      	lsls	r3, r3, #21
 8001602:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  FlagStatus       pwrclkchanged = RESET;
 8001604:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001606:	421a      	tst	r2, r3
 8001608:	d104      	bne.n	8001614 <HAL_RCCEx_PeriphCLKConfig+0x24>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800160a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800160c:	4313      	orrs	r3, r2
 800160e:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8001610:	2301      	movs	r3, #1
 8001612:	9300      	str	r3, [sp, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001614:	2780      	movs	r7, #128	; 0x80
 8001616:	4e4c      	ldr	r6, [pc, #304]	; (8001748 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8001618:	007f      	lsls	r7, r7, #1
 800161a:	6833      	ldr	r3, [r6, #0]
 800161c:	423b      	tst	r3, r7
 800161e:	d03f      	beq.n	80016a0 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001620:	20c0      	movs	r0, #192	; 0xc0
 8001622:	22c0      	movs	r2, #192	; 0xc0
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001624:	6821      	ldr	r1, [r4, #0]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001626:	686b      	ldr	r3, [r5, #4]
 8001628:	0380      	lsls	r0, r0, #14
 800162a:	4059      	eors	r1, r3
 800162c:	0292      	lsls	r2, r2, #10
 800162e:	4201      	tst	r1, r0
 8001630:	d147      	bne.n	80016c2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001632:	6d20      	ldr	r0, [r4, #80]	; 0x50

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001634:	6829      	ldr	r1, [r5, #0]
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001636:	0006      	movs	r6, r0
 8001638:	4016      	ands	r6, r2
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800163a:	4210      	tst	r0, r2
 800163c:	d14a      	bne.n	80016d4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800163e:	682b      	ldr	r3, [r5, #0]
 8001640:	069b      	lsls	r3, r3, #26
 8001642:	d45b      	bmi.n	80016fc <HAL_RCCEx_PeriphCLKConfig+0x10c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001644:	9b00      	ldr	r3, [sp, #0]
 8001646:	2b01      	cmp	r3, #1
 8001648:	d103      	bne.n	8001652 <HAL_RCCEx_PeriphCLKConfig+0x62>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800164a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800164c:	4a3f      	ldr	r2, [pc, #252]	; (800174c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800164e:	4013      	ands	r3, r2
 8001650:	63a3      	str	r3, [r4, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001652:	682b      	ldr	r3, [r5, #0]
 8001654:	079a      	lsls	r2, r3, #30
 8001656:	d506      	bpl.n	8001666 <HAL_RCCEx_PeriphCLKConfig+0x76>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001658:	200c      	movs	r0, #12
 800165a:	493a      	ldr	r1, [pc, #232]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800165c:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800165e:	4382      	bics	r2, r0
 8001660:	68a8      	ldr	r0, [r5, #8]
 8001662:	4302      	orrs	r2, r0
 8001664:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001666:	075a      	lsls	r2, r3, #29
 8001668:	d506      	bpl.n	8001678 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800166a:	4936      	ldr	r1, [pc, #216]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800166c:	4838      	ldr	r0, [pc, #224]	; (8001750 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800166e:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8001670:	4002      	ands	r2, r0
 8001672:	68e8      	ldr	r0, [r5, #12]
 8001674:	4302      	orrs	r2, r0
 8001676:	64ca      	str	r2, [r1, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001678:	071a      	lsls	r2, r3, #28
 800167a:	d506      	bpl.n	800168a <HAL_RCCEx_PeriphCLKConfig+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800167c:	4931      	ldr	r1, [pc, #196]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 800167e:	4835      	ldr	r0, [pc, #212]	; (8001754 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001680:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8001682:	4002      	ands	r2, r0
 8001684:	6928      	ldr	r0, [r5, #16]
 8001686:	4302      	orrs	r2, r0
 8001688:	64ca      	str	r2, [r1, #76]	; 0x4c
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
  }

  return HAL_OK;
 800168a:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800168c:	061b      	lsls	r3, r3, #24
 800168e:	d517      	bpl.n	80016c0 <HAL_RCCEx_PeriphCLKConfig+0xd0>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001690:	4a2c      	ldr	r2, [pc, #176]	; (8001744 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8001692:	4931      	ldr	r1, [pc, #196]	; (8001758 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8001694:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001696:	400b      	ands	r3, r1
 8001698:	6969      	ldr	r1, [r5, #20]
 800169a:	430b      	orrs	r3, r1
 800169c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800169e:	e00f      	b.n	80016c0 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016a0:	6833      	ldr	r3, [r6, #0]
 80016a2:	433b      	orrs	r3, r7
 80016a4:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80016a6:	f7ff f9ef 	bl	8000a88 <HAL_GetTick>
 80016aa:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016ac:	6833      	ldr	r3, [r6, #0]
 80016ae:	423b      	tst	r3, r7
 80016b0:	d1b6      	bne.n	8001620 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016b2:	f7ff f9e9 	bl	8000a88 <HAL_GetTick>
 80016b6:	9b01      	ldr	r3, [sp, #4]
 80016b8:	1ac0      	subs	r0, r0, r3
 80016ba:	2864      	cmp	r0, #100	; 0x64
 80016bc:	d9f6      	bls.n	80016ac <HAL_RCCEx_PeriphCLKConfig+0xbc>
          return HAL_TIMEOUT;
 80016be:	2003      	movs	r0, #3
}
 80016c0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80016c2:	0019      	movs	r1, r3
 80016c4:	4011      	ands	r1, r2
 80016c6:	4291      	cmp	r1, r2
 80016c8:	d1b3      	bne.n	8001632 <HAL_RCCEx_PeriphCLKConfig+0x42>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80016ca:	6821      	ldr	r1, [r4, #0]
          return HAL_ERROR;
 80016cc:	2001      	movs	r0, #1
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80016ce:	0389      	lsls	r1, r1, #14
 80016d0:	d5af      	bpl.n	8001632 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80016d2:	e7f5      	b.n	80016c0 <HAL_RCCEx_PeriphCLKConfig+0xd0>
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80016d4:	4013      	ands	r3, r2
 80016d6:	42b3      	cmp	r3, r6
 80016d8:	d0b1      	beq.n	800163e <HAL_RCCEx_PeriphCLKConfig+0x4e>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80016da:	0689      	lsls	r1, r1, #26
 80016dc:	d5b2      	bpl.n	8001644 <HAL_RCCEx_PeriphCLKConfig+0x54>
      __HAL_RCC_BACKUPRESET_FORCE();
 80016de:	2180      	movs	r1, #128	; 0x80
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80016e0:	6d23      	ldr	r3, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_FORCE();
 80016e2:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80016e4:	0309      	lsls	r1, r1, #12
 80016e6:	4301      	orrs	r1, r0
 80016e8:	6521      	str	r1, [r4, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80016ea:	6d21      	ldr	r1, [r4, #80]	; 0x50
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80016ec:	4a1b      	ldr	r2, [pc, #108]	; (800175c <HAL_RCCEx_PeriphCLKConfig+0x16c>)
      __HAL_RCC_BACKUPRESET_RELEASE();
 80016ee:	481c      	ldr	r0, [pc, #112]	; (8001760 <HAL_RCCEx_PeriphCLKConfig+0x170>)
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80016f0:	401a      	ands	r2, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 80016f2:	4001      	ands	r1, r0
 80016f4:	6521      	str	r1, [r4, #80]	; 0x50
      RCC->CSR = temp_reg;
 80016f6:	6522      	str	r2, [r4, #80]	; 0x50
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80016f8:	05db      	lsls	r3, r3, #23
 80016fa:	d412      	bmi.n	8001722 <HAL_RCCEx_PeriphCLKConfig+0x132>
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80016fc:	6869      	ldr	r1, [r5, #4]
 80016fe:	23c0      	movs	r3, #192	; 0xc0
 8001700:	000a      	movs	r2, r1
 8001702:	029b      	lsls	r3, r3, #10
 8001704:	401a      	ands	r2, r3
 8001706:	429a      	cmp	r2, r3
 8001708:	d107      	bne.n	800171a <HAL_RCCEx_PeriphCLKConfig+0x12a>
 800170a:	6823      	ldr	r3, [r4, #0]
 800170c:	4815      	ldr	r0, [pc, #84]	; (8001764 <HAL_RCCEx_PeriphCLKConfig+0x174>)
 800170e:	4003      	ands	r3, r0
 8001710:	20c0      	movs	r0, #192	; 0xc0
 8001712:	0380      	lsls	r0, r0, #14
 8001714:	4001      	ands	r1, r0
 8001716:	430b      	orrs	r3, r1
 8001718:	6023      	str	r3, [r4, #0]
 800171a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800171c:	431a      	orrs	r2, r3
 800171e:	6522      	str	r2, [r4, #80]	; 0x50
 8001720:	e790      	b.n	8001644 <HAL_RCCEx_PeriphCLKConfig+0x54>
        tickstart = HAL_GetTick();
 8001722:	f7ff f9b1 	bl	8000a88 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001726:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8001728:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800172a:	00bf      	lsls	r7, r7, #2
 800172c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800172e:	423b      	tst	r3, r7
 8001730:	d000      	beq.n	8001734 <HAL_RCCEx_PeriphCLKConfig+0x144>
 8001732:	e784      	b.n	800163e <HAL_RCCEx_PeriphCLKConfig+0x4e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001734:	f7ff f9a8 	bl	8000a88 <HAL_GetTick>
 8001738:	4b0b      	ldr	r3, [pc, #44]	; (8001768 <HAL_RCCEx_PeriphCLKConfig+0x178>)
 800173a:	1b80      	subs	r0, r0, r6
 800173c:	4298      	cmp	r0, r3
 800173e:	d9f5      	bls.n	800172c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8001740:	e7bd      	b.n	80016be <HAL_RCCEx_PeriphCLKConfig+0xce>
 8001742:	46c0      	nop			; (mov r8, r8)
 8001744:	40021000 	.word	0x40021000
 8001748:	40007000 	.word	0x40007000
 800174c:	efffffff 	.word	0xefffffff
 8001750:	fffff3ff 	.word	0xfffff3ff
 8001754:	ffffcfff 	.word	0xffffcfff
 8001758:	fff3ffff 	.word	0xfff3ffff
 800175c:	fffcffff 	.word	0xfffcffff
 8001760:	fff7ffff 	.word	0xfff7ffff
 8001764:	ffcfffff 	.word	0xffcfffff
 8001768:	00001388 	.word	0x00001388

0800176c <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 800176c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800176e:	001d      	movs	r5, r3
 8001770:	0017      	movs	r7, r2
 8001772:	b085      	sub	sp, #20
 8001774:	000e      	movs	r6, r1
 8001776:	0004      	movs	r4, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001778:	f7ff f986 	bl	8000a88 <HAL_GetTick>
 800177c:	19ed      	adds	r5, r5, r7
 800177e:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 8001780:	f7ff f982 	bl	8000a88 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001784:	4b25      	ldr	r3, [pc, #148]	; (800181c <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb0>)
  tmp_tickstart = HAL_GetTick();
 8001786:	9001      	str	r0, [sp, #4]
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	015b      	lsls	r3, r3, #5
 800178c:	0d1b      	lsrs	r3, r3, #20
 800178e:	436b      	muls	r3, r5

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001790:	6822      	ldr	r2, [r4, #0]
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
      {
        tmp_timeout = 0U;
      }
      count--;
 8001792:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001794:	6893      	ldr	r3, [r2, #8]
 8001796:	4033      	ands	r3, r6
 8001798:	429e      	cmp	r6, r3
 800179a:	d001      	beq.n	80017a0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x34>
    }
  }

  return HAL_OK;
 800179c:	2000      	movs	r0, #0
 800179e:	e032      	b.n	8001806 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x9a>
    if (Timeout != HAL_MAX_DELAY)
 80017a0:	1c7b      	adds	r3, r7, #1
 80017a2:	d0f7      	beq.n	8001794 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x28>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80017a4:	f7ff f970 	bl	8000a88 <HAL_GetTick>
 80017a8:	9b01      	ldr	r3, [sp, #4]
 80017aa:	1ac0      	subs	r0, r0, r3
 80017ac:	42a8      	cmp	r0, r5
 80017ae:	d32c      	bcc.n	800180a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x9e>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80017b0:	21e0      	movs	r1, #224	; 0xe0
 80017b2:	6823      	ldr	r3, [r4, #0]
 80017b4:	685a      	ldr	r2, [r3, #4]
 80017b6:	438a      	bics	r2, r1
 80017b8:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80017ba:	2282      	movs	r2, #130	; 0x82
 80017bc:	6861      	ldr	r1, [r4, #4]
 80017be:	0052      	lsls	r2, r2, #1
 80017c0:	4291      	cmp	r1, r2
 80017c2:	d10c      	bne.n	80017de <SPI_WaitFlagStateUntilTimeout.constprop.0+0x72>
 80017c4:	2180      	movs	r1, #128	; 0x80
 80017c6:	68a2      	ldr	r2, [r4, #8]
 80017c8:	0209      	lsls	r1, r1, #8
 80017ca:	428a      	cmp	r2, r1
 80017cc:	d003      	beq.n	80017d6 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80017ce:	2180      	movs	r1, #128	; 0x80
 80017d0:	00c9      	lsls	r1, r1, #3
 80017d2:	428a      	cmp	r2, r1
 80017d4:	d103      	bne.n	80017de <SPI_WaitFlagStateUntilTimeout.constprop.0+0x72>
          __HAL_SPI_DISABLE(hspi);
 80017d6:	2140      	movs	r1, #64	; 0x40
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	438a      	bics	r2, r1
 80017dc:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80017de:	2180      	movs	r1, #128	; 0x80
 80017e0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80017e2:	0189      	lsls	r1, r1, #6
 80017e4:	428a      	cmp	r2, r1
 80017e6:	d106      	bne.n	80017f6 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x8a>
          SPI_RESET_CRC(hspi);
 80017e8:	6819      	ldr	r1, [r3, #0]
 80017ea:	480d      	ldr	r0, [pc, #52]	; (8001820 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb4>)
 80017ec:	4001      	ands	r1, r0
 80017ee:	6019      	str	r1, [r3, #0]
 80017f0:	6819      	ldr	r1, [r3, #0]
 80017f2:	430a      	orrs	r2, r1
 80017f4:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80017f6:	0023      	movs	r3, r4
 80017f8:	2201      	movs	r2, #1
 80017fa:	3351      	adds	r3, #81	; 0x51
 80017fc:	701a      	strb	r2, [r3, #0]
        __HAL_UNLOCK(hspi);
 80017fe:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8001800:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8001802:	3450      	adds	r4, #80	; 0x50
 8001804:	7023      	strb	r3, [r4, #0]
}
 8001806:	b005      	add	sp, #20
 8001808:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (count == 0U)
 800180a:	9b03      	ldr	r3, [sp, #12]
        tmp_timeout = 0U;
 800180c:	1e5a      	subs	r2, r3, #1
 800180e:	4193      	sbcs	r3, r2
 8001810:	425b      	negs	r3, r3
 8001812:	401d      	ands	r5, r3
      count--;
 8001814:	9b03      	ldr	r3, [sp, #12]
 8001816:	3b01      	subs	r3, #1
 8001818:	e7ba      	b.n	8001790 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x24>
 800181a:	46c0      	nop			; (mov r8, r8)
 800181c:	20000004 	.word	0x20000004
 8001820:	ffffdfff 	.word	0xffffdfff

08001824 <SPI_EndRxTxTransaction>:
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8001824:	4b16      	ldr	r3, [pc, #88]	; (8001880 <SPI_EndRxTxTransaction+0x5c>)
{
 8001826:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8001828:	0004      	movs	r4, r0
 800182a:	000d      	movs	r5, r1
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800182c:	6818      	ldr	r0, [r3, #0]
 800182e:	4915      	ldr	r1, [pc, #84]	; (8001884 <SPI_EndRxTxTransaction+0x60>)
{
 8001830:	0016      	movs	r6, r2
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8001832:	f7fe fc7d 	bl	8000130 <__udivsi3>
 8001836:	23fa      	movs	r3, #250	; 0xfa
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	4343      	muls	r3, r0
 800183c:	9301      	str	r3, [sp, #4]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800183e:	2382      	movs	r3, #130	; 0x82
 8001840:	6861      	ldr	r1, [r4, #4]
      if (count == 0U)
      {
        break;
      }
      count--;
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8001842:	2280      	movs	r2, #128	; 0x80
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001844:	005b      	lsls	r3, r3, #1
 8001846:	4299      	cmp	r1, r3
 8001848:	d10d      	bne.n	8001866 <SPI_EndRxTxTransaction+0x42>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800184a:	0033      	movs	r3, r6
 800184c:	002a      	movs	r2, r5
 800184e:	2180      	movs	r1, #128	; 0x80
 8001850:	0020      	movs	r0, r4
 8001852:	f7ff ff8b 	bl	800176c <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8001856:	2800      	cmp	r0, #0
 8001858:	d00f      	beq.n	800187a <SPI_EndRxTxTransaction+0x56>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800185a:	2320      	movs	r3, #32
      return HAL_TIMEOUT;
 800185c:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800185e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8001860:	4313      	orrs	r3, r2
 8001862:	6563      	str	r3, [r4, #84]	; 0x54
  }

  return HAL_OK;
}
 8001864:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
      if (count == 0U)
 8001866:	9b01      	ldr	r3, [sp, #4]
 8001868:	2b00      	cmp	r3, #0
 800186a:	d006      	beq.n	800187a <SPI_EndRxTxTransaction+0x56>
      count--;
 800186c:	9b01      	ldr	r3, [sp, #4]
 800186e:	3b01      	subs	r3, #1
 8001870:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8001872:	6823      	ldr	r3, [r4, #0]
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	4213      	tst	r3, r2
 8001878:	d1f5      	bne.n	8001866 <SPI_EndRxTxTransaction+0x42>
  return HAL_OK;
 800187a:	2000      	movs	r0, #0
 800187c:	e7f2      	b.n	8001864 <SPI_EndRxTxTransaction+0x40>
 800187e:	46c0      	nop			; (mov r8, r8)
 8001880:	20000004 	.word	0x20000004
 8001884:	016e3600 	.word	0x016e3600

08001888 <HAL_SPI_Init>:
{
 8001888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800188a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800188c:	2001      	movs	r0, #1
  if (hspi == NULL)
 800188e:	2c00      	cmp	r4, #0
 8001890:	d050      	beq.n	8001934 <HAL_SPI_Init+0xac>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001892:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001894:	2b00      	cmp	r3, #0
 8001896:	d14e      	bne.n	8001936 <HAL_SPI_Init+0xae>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001898:	2282      	movs	r2, #130	; 0x82
 800189a:	6861      	ldr	r1, [r4, #4]
 800189c:	0052      	lsls	r2, r2, #1
 800189e:	4291      	cmp	r1, r2
 80018a0:	d000      	beq.n	80018a4 <HAL_SPI_Init+0x1c>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80018a2:	61e3      	str	r3, [r4, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018a4:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 80018a6:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018a8:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80018aa:	3551      	adds	r5, #81	; 0x51
 80018ac:	782b      	ldrb	r3, [r5, #0]
 80018ae:	b2da      	uxtb	r2, r3
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d105      	bne.n	80018c0 <HAL_SPI_Init+0x38>
    hspi->Lock = HAL_UNLOCKED;
 80018b4:	0023      	movs	r3, r4
 80018b6:	3350      	adds	r3, #80	; 0x50
    HAL_SPI_MspInit(hspi);
 80018b8:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 80018ba:	701a      	strb	r2, [r3, #0]
    HAL_SPI_MspInit(hspi);
 80018bc:	f7fe ffbc 	bl	8000838 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 80018c0:	2602      	movs	r6, #2
  __HAL_SPI_DISABLE(hspi);
 80018c2:	2240      	movs	r2, #64	; 0x40
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80018c4:	2082      	movs	r0, #130	; 0x82
 80018c6:	2784      	movs	r7, #132	; 0x84
  hspi->State = HAL_SPI_STATE_BUSY;
 80018c8:	702e      	strb	r6, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 80018ca:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80018cc:	0040      	lsls	r0, r0, #1
  __HAL_SPI_DISABLE(hspi);
 80018ce:	680b      	ldr	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80018d0:	023f      	lsls	r7, r7, #8
  __HAL_SPI_DISABLE(hspi);
 80018d2:	4393      	bics	r3, r2
 80018d4:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80018d6:	6863      	ldr	r3, [r4, #4]
 80018d8:	69a2      	ldr	r2, [r4, #24]
 80018da:	4003      	ands	r3, r0
 80018dc:	68a0      	ldr	r0, [r4, #8]
 80018de:	4038      	ands	r0, r7
 80018e0:	2780      	movs	r7, #128	; 0x80
 80018e2:	4303      	orrs	r3, r0
 80018e4:	68e0      	ldr	r0, [r4, #12]
 80018e6:	013f      	lsls	r7, r7, #4
 80018e8:	4038      	ands	r0, r7
 80018ea:	4303      	orrs	r3, r0
 80018ec:	6920      	ldr	r0, [r4, #16]
 80018ee:	2738      	movs	r7, #56	; 0x38
 80018f0:	4030      	ands	r0, r6
 80018f2:	4303      	orrs	r3, r0
 80018f4:	6960      	ldr	r0, [r4, #20]
 80018f6:	3e01      	subs	r6, #1
 80018f8:	4030      	ands	r0, r6
 80018fa:	4303      	orrs	r3, r0
 80018fc:	2080      	movs	r0, #128	; 0x80
 80018fe:	0080      	lsls	r0, r0, #2
 8001900:	4010      	ands	r0, r2
 8001902:	4303      	orrs	r3, r0
 8001904:	69e0      	ldr	r0, [r4, #28]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8001906:	0c12      	lsrs	r2, r2, #16
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001908:	4038      	ands	r0, r7
 800190a:	4303      	orrs	r3, r0
 800190c:	6a20      	ldr	r0, [r4, #32]
 800190e:	3748      	adds	r7, #72	; 0x48
 8001910:	4038      	ands	r0, r7
 8001912:	2780      	movs	r7, #128	; 0x80
 8001914:	4303      	orrs	r3, r0
 8001916:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001918:	01bf      	lsls	r7, r7, #6
 800191a:	4038      	ands	r0, r7
 800191c:	4303      	orrs	r3, r0
 800191e:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8001920:	2304      	movs	r3, #4
 8001922:	2010      	movs	r0, #16
 8001924:	401a      	ands	r2, r3
 8001926:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001928:	4003      	ands	r3, r0
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800192a:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800192c:	431a      	orrs	r2, r3
 800192e:	604a      	str	r2, [r1, #4]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001930:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001932:	702e      	strb	r6, [r5, #0]
}
 8001934:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001936:	2300      	movs	r3, #0
 8001938:	6123      	str	r3, [r4, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800193a:	6163      	str	r3, [r4, #20]
 800193c:	e7b2      	b.n	80018a4 <HAL_SPI_Init+0x1c>

0800193e <HAL_SPI_TransmitReceive>:
{
 800193e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001940:	001e      	movs	r6, r3
  __HAL_LOCK(hspi);
 8001942:	0003      	movs	r3, r0
 8001944:	3350      	adds	r3, #80	; 0x50
{
 8001946:	0017      	movs	r7, r2
  __HAL_LOCK(hspi);
 8001948:	781a      	ldrb	r2, [r3, #0]
{
 800194a:	0004      	movs	r4, r0
 800194c:	000d      	movs	r5, r1
  __HAL_LOCK(hspi);
 800194e:	2002      	movs	r0, #2
{
 8001950:	b085      	sub	sp, #20
  __HAL_LOCK(hspi);
 8001952:	2a01      	cmp	r2, #1
 8001954:	d100      	bne.n	8001958 <HAL_SPI_TransmitReceive+0x1a>
 8001956:	e094      	b.n	8001a82 <HAL_SPI_TransmitReceive+0x144>
 8001958:	2201      	movs	r2, #1
 800195a:	701a      	strb	r2, [r3, #0]
  tickstart = HAL_GetTick();
 800195c:	f7ff f894 	bl	8000a88 <HAL_GetTick>
  tmp_state           = hspi->State;
 8001960:	0023      	movs	r3, r4
  tickstart = HAL_GetTick();
 8001962:	9001      	str	r0, [sp, #4]
  tmp_state           = hspi->State;
 8001964:	3351      	adds	r3, #81	; 0x51
 8001966:	781b      	ldrb	r3, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8001968:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 800196a:	b2da      	uxtb	r2, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800196c:	2b01      	cmp	r3, #1
 800196e:	d00c      	beq.n	800198a <HAL_SPI_TransmitReceive+0x4c>
 8001970:	2382      	movs	r3, #130	; 0x82
    errorcode = HAL_BUSY;
 8001972:	2002      	movs	r0, #2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001974:	005b      	lsls	r3, r3, #1
 8001976:	4299      	cmp	r1, r3
 8001978:	d000      	beq.n	800197c <HAL_SPI_TransmitReceive+0x3e>
 800197a:	e07f      	b.n	8001a7c <HAL_SPI_TransmitReceive+0x13e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800197c:	68a3      	ldr	r3, [r4, #8]
 800197e:	2b00      	cmp	r3, #0
 8001980:	d000      	beq.n	8001984 <HAL_SPI_TransmitReceive+0x46>
 8001982:	e07b      	b.n	8001a7c <HAL_SPI_TransmitReceive+0x13e>
 8001984:	2a04      	cmp	r2, #4
 8001986:	d000      	beq.n	800198a <HAL_SPI_TransmitReceive+0x4c>
 8001988:	e078      	b.n	8001a7c <HAL_SPI_TransmitReceive+0x13e>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800198a:	2d00      	cmp	r5, #0
 800198c:	d101      	bne.n	8001992 <HAL_SPI_TransmitReceive+0x54>
    errorcode = HAL_ERROR;
 800198e:	2001      	movs	r0, #1
    goto error;
 8001990:	e074      	b.n	8001a7c <HAL_SPI_TransmitReceive+0x13e>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001992:	2f00      	cmp	r7, #0
 8001994:	d0fb      	beq.n	800198e <HAL_SPI_TransmitReceive+0x50>
 8001996:	2e00      	cmp	r6, #0
 8001998:	d0f9      	beq.n	800198e <HAL_SPI_TransmitReceive+0x50>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800199a:	0023      	movs	r3, r4
 800199c:	3351      	adds	r3, #81	; 0x51
 800199e:	781a      	ldrb	r2, [r3, #0]
 80019a0:	2a04      	cmp	r2, #4
 80019a2:	d001      	beq.n	80019a8 <HAL_SPI_TransmitReceive+0x6a>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80019a4:	2205      	movs	r2, #5
 80019a6:	701a      	strb	r2, [r3, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80019a8:	2300      	movs	r3, #0
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80019aa:	2240      	movs	r2, #64	; 0x40
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80019ac:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 80019ae:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 80019b0:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80019b2:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 80019b4:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 80019b6:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80019b8:	6818      	ldr	r0, [r3, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80019ba:	63a7      	str	r7, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80019bc:	87a6      	strh	r6, [r4, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80019be:	6325      	str	r5, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80019c0:	86a6      	strh	r6, [r4, #52]	; 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80019c2:	4210      	tst	r0, r2
 80019c4:	d102      	bne.n	80019cc <HAL_SPI_TransmitReceive+0x8e>
    __HAL_SPI_ENABLE(hspi);
 80019c6:	6818      	ldr	r0, [r3, #0]
 80019c8:	4302      	orrs	r2, r0
 80019ca:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80019cc:	2280      	movs	r2, #128	; 0x80
 80019ce:	68e0      	ldr	r0, [r4, #12]
 80019d0:	0112      	lsls	r2, r2, #4
 80019d2:	4290      	cmp	r0, r2
 80019d4:	d157      	bne.n	8001a86 <HAL_SPI_TransmitReceive+0x148>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80019d6:	2900      	cmp	r1, #0
 80019d8:	d001      	beq.n	80019de <HAL_SPI_TransmitReceive+0xa0>
 80019da:	2e01      	cmp	r6, #1
 80019dc:	d107      	bne.n	80019ee <HAL_SPI_TransmitReceive+0xb0>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80019de:	882a      	ldrh	r2, [r5, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80019e0:	3502      	adds	r5, #2
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80019e2:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 80019e4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80019e6:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80019e8:	3b01      	subs	r3, #1
 80019ea:	b29b      	uxth	r3, r3
 80019ec:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 80019ee:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80019f0:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80019f2:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80019f4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d10d      	bne.n	8001a16 <HAL_SPI_TransmitReceive+0xd8>
 80019fa:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d10a      	bne.n	8001a16 <HAL_SPI_TransmitReceive+0xd8>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001a00:	0020      	movs	r0, r4
 8001a02:	9a01      	ldr	r2, [sp, #4]
 8001a04:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001a06:	f7ff ff0d 	bl	8001824 <SPI_EndRxTxTransaction>
 8001a0a:	2800      	cmp	r0, #0
 8001a0c:	d100      	bne.n	8001a10 <HAL_SPI_TransmitReceive+0xd2>
 8001a0e:	e082      	b.n	8001b16 <HAL_SPI_TransmitReceive+0x1d8>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001a10:	2320      	movs	r3, #32
 8001a12:	6563      	str	r3, [r4, #84]	; 0x54
 8001a14:	e7bb      	b.n	800198e <HAL_SPI_TransmitReceive+0x50>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001a16:	6821      	ldr	r1, [r4, #0]
 8001a18:	688b      	ldr	r3, [r1, #8]
 8001a1a:	423b      	tst	r3, r7
 8001a1c:	d00e      	beq.n	8001a3c <HAL_SPI_TransmitReceive+0xfe>
 8001a1e:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d00b      	beq.n	8001a3c <HAL_SPI_TransmitReceive+0xfe>
 8001a24:	2d01      	cmp	r5, #1
 8001a26:	d109      	bne.n	8001a3c <HAL_SPI_TransmitReceive+0xfe>
        txallowed = 0U;
 8001a28:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001a2a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001a2c:	881a      	ldrh	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001a2e:	3302      	adds	r3, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001a30:	60ca      	str	r2, [r1, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001a32:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001a34:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001a36:	3b01      	subs	r3, #1
 8001a38:	b29b      	uxth	r3, r3
 8001a3a:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001a3c:	688b      	ldr	r3, [r1, #8]
 8001a3e:	001a      	movs	r2, r3
 8001a40:	4032      	ands	r2, r6
 8001a42:	4233      	tst	r3, r6
 8001a44:	d00c      	beq.n	8001a60 <HAL_SPI_TransmitReceive+0x122>
 8001a46:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d009      	beq.n	8001a60 <HAL_SPI_TransmitReceive+0x122>
        txallowed = 1U;
 8001a4c:	0015      	movs	r5, r2
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001a4e:	68c9      	ldr	r1, [r1, #12]
 8001a50:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001a52:	8019      	strh	r1, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001a54:	3302      	adds	r3, #2
 8001a56:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001a58:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	b29b      	uxth	r3, r3
 8001a5e:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001a60:	f7ff f812 	bl	8000a88 <HAL_GetTick>
 8001a64:	9b01      	ldr	r3, [sp, #4]
 8001a66:	1ac0      	subs	r0, r0, r3
 8001a68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001a6a:	4298      	cmp	r0, r3
 8001a6c:	d3c2      	bcc.n	80019f4 <HAL_SPI_TransmitReceive+0xb6>
 8001a6e:	3301      	adds	r3, #1
 8001a70:	d0c0      	beq.n	80019f4 <HAL_SPI_TransmitReceive+0xb6>
        hspi->State = HAL_SPI_STATE_READY;
 8001a72:	0023      	movs	r3, r4
 8001a74:	2201      	movs	r2, #1
        errorcode = HAL_TIMEOUT;
 8001a76:	2003      	movs	r0, #3
        hspi->State = HAL_SPI_STATE_READY;
 8001a78:	3351      	adds	r3, #81	; 0x51
 8001a7a:	701a      	strb	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	3450      	adds	r4, #80	; 0x50
 8001a80:	7023      	strb	r3, [r4, #0]
}
 8001a82:	b005      	add	sp, #20
 8001a84:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001a86:	2900      	cmp	r1, #0
 8001a88:	d001      	beq.n	8001a8e <HAL_SPI_TransmitReceive+0x150>
 8001a8a:	2e01      	cmp	r6, #1
 8001a8c:	d108      	bne.n	8001aa0 <HAL_SPI_TransmitReceive+0x162>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001a8e:	782a      	ldrb	r2, [r5, #0]
 8001a90:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001a92:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001a94:	3301      	adds	r3, #1
 8001a96:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8001a98:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001a9a:	3b01      	subs	r3, #1
 8001a9c:	b29b      	uxth	r3, r3
 8001a9e:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8001aa0:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001aa2:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001aa4:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001aa6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d102      	bne.n	8001ab2 <HAL_SPI_TransmitReceive+0x174>
 8001aac:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d0a6      	beq.n	8001a00 <HAL_SPI_TransmitReceive+0xc2>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001ab2:	6823      	ldr	r3, [r4, #0]
 8001ab4:	689a      	ldr	r2, [r3, #8]
 8001ab6:	423a      	tst	r2, r7
 8001ab8:	d00f      	beq.n	8001ada <HAL_SPI_TransmitReceive+0x19c>
 8001aba:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8001abc:	2a00      	cmp	r2, #0
 8001abe:	d00c      	beq.n	8001ada <HAL_SPI_TransmitReceive+0x19c>
 8001ac0:	2d01      	cmp	r5, #1
 8001ac2:	d10a      	bne.n	8001ada <HAL_SPI_TransmitReceive+0x19c>
        txallowed = 0U;
 8001ac4:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001ac6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001ac8:	7812      	ldrb	r2, [r2, #0]
 8001aca:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 8001acc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001ace:	3301      	adds	r3, #1
 8001ad0:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8001ad2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8001ad4:	3b01      	subs	r3, #1
 8001ad6:	b29b      	uxth	r3, r3
 8001ad8:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001ada:	6823      	ldr	r3, [r4, #0]
 8001adc:	6899      	ldr	r1, [r3, #8]
 8001ade:	000a      	movs	r2, r1
 8001ae0:	4032      	ands	r2, r6
 8001ae2:	4231      	tst	r1, r6
 8001ae4:	d00d      	beq.n	8001b02 <HAL_SPI_TransmitReceive+0x1c4>
 8001ae6:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8001ae8:	2900      	cmp	r1, #0
 8001aea:	d00a      	beq.n	8001b02 <HAL_SPI_TransmitReceive+0x1c4>
        txallowed = 1U;
 8001aec:	0015      	movs	r5, r2
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8001aee:	68d9      	ldr	r1, [r3, #12]
 8001af0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001af2:	7019      	strb	r1, [r3, #0]
        hspi->pRxBuffPtr++;
 8001af4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001af6:	3301      	adds	r3, #1
 8001af8:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8001afa:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8001afc:	3b01      	subs	r3, #1
 8001afe:	b29b      	uxth	r3, r3
 8001b00:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001b02:	f7fe ffc1 	bl	8000a88 <HAL_GetTick>
 8001b06:	9b01      	ldr	r3, [sp, #4]
 8001b08:	1ac0      	subs	r0, r0, r3
 8001b0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001b0c:	4298      	cmp	r0, r3
 8001b0e:	d3ca      	bcc.n	8001aa6 <HAL_SPI_TransmitReceive+0x168>
 8001b10:	3301      	adds	r3, #1
 8001b12:	d0c8      	beq.n	8001aa6 <HAL_SPI_TransmitReceive+0x168>
 8001b14:	e7ad      	b.n	8001a72 <HAL_SPI_TransmitReceive+0x134>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001b16:	68a3      	ldr	r3, [r4, #8]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d106      	bne.n	8001b2a <HAL_SPI_TransmitReceive+0x1ec>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001b1c:	6823      	ldr	r3, [r4, #0]
 8001b1e:	9003      	str	r0, [sp, #12]
 8001b20:	68da      	ldr	r2, [r3, #12]
 8001b22:	9203      	str	r2, [sp, #12]
 8001b24:	689b      	ldr	r3, [r3, #8]
 8001b26:	9303      	str	r3, [sp, #12]
 8001b28:	9b03      	ldr	r3, [sp, #12]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001b2a:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d000      	beq.n	8001b32 <HAL_SPI_TransmitReceive+0x1f4>
 8001b30:	e72d      	b.n	800198e <HAL_SPI_TransmitReceive+0x50>
    hspi->State = HAL_SPI_STATE_READY;
 8001b32:	0023      	movs	r3, r4
 8001b34:	2201      	movs	r2, #1
 8001b36:	3351      	adds	r3, #81	; 0x51
 8001b38:	701a      	strb	r2, [r3, #0]
 8001b3a:	e79f      	b.n	8001a7c <HAL_SPI_TransmitReceive+0x13e>

08001b3c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001b3c:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001b3e:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001b42:	2201      	movs	r2, #1
 8001b44:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001b48:	6801      	ldr	r1, [r0, #0]
 8001b4a:	4d12      	ldr	r5, [pc, #72]	; (8001b94 <UART_EndRxTransfer+0x58>)
 8001b4c:	680b      	ldr	r3, [r1, #0]
 8001b4e:	402b      	ands	r3, r5
 8001b50:	600b      	str	r3, [r1, #0]
 8001b52:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001b56:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001b5a:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001b5e:	6801      	ldr	r1, [r0, #0]
 8001b60:	688b      	ldr	r3, [r1, #8]
 8001b62:	4393      	bics	r3, r2
 8001b64:	608b      	str	r3, [r1, #8]
 8001b66:	f384 8810 	msr	PRIMASK, r4

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001b6a:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d10a      	bne.n	8001b86 <UART_EndRxTransfer+0x4a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001b70:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001b74:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001b78:	2410      	movs	r4, #16
 8001b7a:	6802      	ldr	r2, [r0, #0]
 8001b7c:	6813      	ldr	r3, [r2, #0]
 8001b7e:	43a3      	bics	r3, r4
 8001b80:	6013      	str	r3, [r2, #0]
 8001b82:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001b86:	2220      	movs	r2, #32
 8001b88:	1d03      	adds	r3, r0, #4
 8001b8a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8001b90:	6683      	str	r3, [r0, #104]	; 0x68
}
 8001b92:	bd30      	pop	{r4, r5, pc}
 8001b94:	fffffedf 	.word	0xfffffedf

08001b98 <HAL_UART_Transmit_DMA>:
{
 8001b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b9a:	0013      	movs	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8001b9c:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
{
 8001b9e:	0004      	movs	r4, r0
    return HAL_BUSY;
 8001ba0:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 8001ba2:	2a20      	cmp	r2, #32
 8001ba4:	d130      	bne.n	8001c08 <HAL_UART_Transmit_DMA+0x70>
      return HAL_ERROR;
 8001ba6:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8001ba8:	2900      	cmp	r1, #0
 8001baa:	d02d      	beq.n	8001c08 <HAL_UART_Transmit_DMA+0x70>
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d02b      	beq.n	8001c08 <HAL_UART_Transmit_DMA+0x70>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001bb0:	2280      	movs	r2, #128	; 0x80
 8001bb2:	68a0      	ldr	r0, [r4, #8]
 8001bb4:	0152      	lsls	r2, r2, #5
 8001bb6:	4290      	cmp	r0, r2
 8001bb8:	d106      	bne.n	8001bc8 <HAL_UART_Transmit_DMA+0x30>
 8001bba:	6922      	ldr	r2, [r4, #16]
 8001bbc:	2a00      	cmp	r2, #0
 8001bbe:	d103      	bne.n	8001bc8 <HAL_UART_Transmit_DMA+0x30>
      if ((((uint32_t)pData) & 1U) != 0U)
 8001bc0:	3201      	adds	r2, #1
      return HAL_ERROR;
 8001bc2:	0010      	movs	r0, r2
      if ((((uint32_t)pData) & 1U) != 0U)
 8001bc4:	4211      	tst	r1, r2
 8001bc6:	d11f      	bne.n	8001c08 <HAL_UART_Transmit_DMA+0x70>
    huart->TxXferSize  = Size;
 8001bc8:	0022      	movs	r2, r4
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bca:	0025      	movs	r5, r4
    huart->TxXferSize  = Size;
 8001bcc:	3250      	adds	r2, #80	; 0x50
    huart->pTxBuffPtr  = pData;
 8001bce:	64e1      	str	r1, [r4, #76]	; 0x4c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bd0:	2600      	movs	r6, #0
    huart->TxXferSize  = Size;
 8001bd2:	8013      	strh	r3, [r2, #0]
    huart->TxXferCount = Size;
 8001bd4:	8053      	strh	r3, [r2, #2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001bd6:	2221      	movs	r2, #33	; 0x21
    if (huart->hdmatx != NULL)
 8001bd8:	6f20      	ldr	r0, [r4, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bda:	3508      	adds	r5, #8
 8001bdc:	67ee      	str	r6, [r5, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001bde:	67e2      	str	r2, [r4, #124]	; 0x7c
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8001be0:	6822      	ldr	r2, [r4, #0]
    if (huart->hdmatx != NULL)
 8001be2:	42b0      	cmp	r0, r6
 8001be4:	d011      	beq.n	8001c0a <HAL_UART_Transmit_DMA+0x72>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8001be6:	4f11      	ldr	r7, [pc, #68]	; (8001c2c <HAL_UART_Transmit_DMA+0x94>)
      huart->hdmatx->XferAbortCallback = NULL;
 8001be8:	6386      	str	r6, [r0, #56]	; 0x38
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8001bea:	62c7      	str	r7, [r0, #44]	; 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8001bec:	4f10      	ldr	r7, [pc, #64]	; (8001c30 <HAL_UART_Transmit_DMA+0x98>)
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8001bee:	3228      	adds	r2, #40	; 0x28
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8001bf0:	6307      	str	r7, [r0, #48]	; 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8001bf2:	4f10      	ldr	r7, [pc, #64]	; (8001c34 <HAL_UART_Transmit_DMA+0x9c>)
 8001bf4:	6347      	str	r7, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8001bf6:	f7fe fff3 	bl	8000be0 <HAL_DMA_Start_IT>
 8001bfa:	42b0      	cmp	r0, r6
 8001bfc:	d005      	beq.n	8001c0a <HAL_UART_Transmit_DMA+0x72>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8001bfe:	2310      	movs	r3, #16
        return HAL_ERROR;
 8001c00:	2001      	movs	r0, #1
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8001c02:	67eb      	str	r3, [r5, #124]	; 0x7c
        huart->gState = HAL_UART_STATE_READY;
 8001c04:	18db      	adds	r3, r3, r3
 8001c06:	67e3      	str	r3, [r4, #124]	; 0x7c
}
 8001c08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8001c0a:	2240      	movs	r2, #64	; 0x40
 8001c0c:	6823      	ldr	r3, [r4, #0]
 8001c0e:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c10:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c14:	2301      	movs	r3, #1
 8001c16:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001c1a:	6822      	ldr	r2, [r4, #0]
 8001c1c:	337f      	adds	r3, #127	; 0x7f
 8001c1e:	6890      	ldr	r0, [r2, #8]
 8001c20:	4303      	orrs	r3, r0
 8001c22:	6093      	str	r3, [r2, #8]
 8001c24:	f381 8810 	msr	PRIMASK, r1
    return HAL_OK;
 8001c28:	2000      	movs	r0, #0
 8001c2a:	e7ed      	b.n	8001c08 <HAL_UART_Transmit_DMA+0x70>
 8001c2c:	08001c39 	.word	0x08001c39
 8001c30:	08001c8b 	.word	0x08001c8b
 8001c34:	08001c97 	.word	0x08001c97

08001c38 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8001c38:	0003      	movs	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8001c3a:	681b      	ldr	r3, [r3, #0]
{
 8001c3c:	b570      	push	{r4, r5, r6, lr}
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8001c3e:	681a      	ldr	r2, [r3, #0]
 8001c40:	2320      	movs	r3, #32
 8001c42:	0011      	movs	r1, r2
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8001c44:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8001c46:	4019      	ands	r1, r3
 8001c48:	421a      	tst	r2, r3
 8001c4a:	d11a      	bne.n	8001c82 <UART_DMATransmitCplt+0x4a>
  {
    huart->TxXferCount = 0U;
 8001c4c:	0003      	movs	r3, r0
 8001c4e:	3352      	adds	r3, #82	; 0x52
 8001c50:	8019      	strh	r1, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c52:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c56:	2201      	movs	r2, #1
 8001c58:	f382 8810 	msr	PRIMASK, r2

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001c5c:	2580      	movs	r5, #128	; 0x80
 8001c5e:	6801      	ldr	r1, [r0, #0]
 8001c60:	688b      	ldr	r3, [r1, #8]
 8001c62:	43ab      	bics	r3, r5
 8001c64:	608b      	str	r3, [r1, #8]
 8001c66:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c6a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c6e:	f382 8810 	msr	PRIMASK, r2

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001c72:	2340      	movs	r3, #64	; 0x40
 8001c74:	6802      	ldr	r2, [r0, #0]
 8001c76:	6810      	ldr	r0, [r2, #0]
 8001c78:	4303      	orrs	r3, r0
 8001c7a:	6013      	str	r3, [r2, #0]
 8001c7c:	f381 8810 	msr	PRIMASK, r1
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8001c80:	bd70      	pop	{r4, r5, r6, pc}
    HAL_UART_TxCpltCallback(huart);
 8001c82:	f7fe fd91 	bl	80007a8 <HAL_UART_TxCpltCallback>
}
 8001c86:	e7fb      	b.n	8001c80 <UART_DMATransmitCplt+0x48>

08001c88 <HAL_UART_TxHalfCpltCallback>:
 8001c88:	4770      	bx	lr

08001c8a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8001c8a:	b510      	push	{r4, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8001c8c:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8001c8e:	f7ff fffb 	bl	8001c88 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001c92:	bd10      	pop	{r4, pc}

08001c94 <HAL_UART_RxCpltCallback>:
 8001c94:	4770      	bx	lr

08001c96 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8001c96:	b570      	push	{r4, r5, r6, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8001c98:	6a84      	ldr	r4, [r0, #40]	; 0x28

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8001c9a:	1d23      	adds	r3, r4, #4
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8001c9c:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8001c9e:	6fd9      	ldr	r1, [r3, #124]	; 0x7c

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8001ca0:	6823      	ldr	r3, [r4, #0]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	061b      	lsls	r3, r3, #24
 8001ca6:	d513      	bpl.n	8001cd0 <UART_DMAError+0x3a>
 8001ca8:	2a21      	cmp	r2, #33	; 0x21
 8001caa:	d111      	bne.n	8001cd0 <UART_DMAError+0x3a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8001cac:	0023      	movs	r3, r4
 8001cae:	2200      	movs	r2, #0
 8001cb0:	3352      	adds	r3, #82	; 0x52
 8001cb2:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001cb4:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001cb8:	2301      	movs	r3, #1
 8001cba:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8001cbe:	25c0      	movs	r5, #192	; 0xc0
 8001cc0:	6822      	ldr	r2, [r4, #0]
 8001cc2:	6813      	ldr	r3, [r2, #0]
 8001cc4:	43ab      	bics	r3, r5
 8001cc6:	6013      	str	r3, [r2, #0]
 8001cc8:	f380 8810 	msr	PRIMASK, r0
  huart->gState = HAL_UART_STATE_READY;
 8001ccc:	2320      	movs	r3, #32
 8001cce:	67e3      	str	r3, [r4, #124]	; 0x7c
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8001cd0:	6823      	ldr	r3, [r4, #0]
 8001cd2:	689b      	ldr	r3, [r3, #8]
 8001cd4:	065b      	lsls	r3, r3, #25
 8001cd6:	d508      	bpl.n	8001cea <UART_DMAError+0x54>
 8001cd8:	2922      	cmp	r1, #34	; 0x22
 8001cda:	d106      	bne.n	8001cea <UART_DMAError+0x54>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8001cdc:	0023      	movs	r3, r4
 8001cde:	2200      	movs	r2, #0
 8001ce0:	335a      	adds	r3, #90	; 0x5a
    UART_EndRxTransfer(huart);
 8001ce2:	0020      	movs	r0, r4
    huart->RxXferCount = 0U;
 8001ce4:	801a      	strh	r2, [r3, #0]
    UART_EndRxTransfer(huart);
 8001ce6:	f7ff ff29 	bl	8001b3c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8001cea:	0022      	movs	r2, r4
 8001cec:	2310      	movs	r3, #16
 8001cee:	3208      	adds	r2, #8
 8001cf0:	6fd1      	ldr	r1, [r2, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001cf2:	0020      	movs	r0, r4
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8001cf4:	430b      	orrs	r3, r1
 8001cf6:	67d3      	str	r3, [r2, #124]	; 0x7c
  HAL_UART_ErrorCallback(huart);
 8001cf8:	f7fe fd6a 	bl	80007d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001cfc:	bd70      	pop	{r4, r5, r6, pc}

08001cfe <UART_DMAAbortOnError>:
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8001cfe:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8001d00:	2300      	movs	r3, #0
 8001d02:	0002      	movs	r2, r0
{
 8001d04:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 8001d06:	325a      	adds	r2, #90	; 0x5a
 8001d08:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 8001d0a:	3a08      	subs	r2, #8
 8001d0c:	8013      	strh	r3, [r2, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001d0e:	f7fe fd5f 	bl	80007d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001d12:	bd10      	pop	{r4, pc}

08001d14 <HAL_UART_IRQHandler>:
{
 8001d14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001d16:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001d18:	6800      	ldr	r0, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8001d1a:	4bab      	ldr	r3, [pc, #684]	; (8001fc8 <HAL_UART_IRQHandler+0x2b4>)
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001d1c:	69c1      	ldr	r1, [r0, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001d1e:	6806      	ldr	r6, [r0, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001d20:	6885      	ldr	r5, [r0, #8]
  if (errorflags == 0U)
 8001d22:	4219      	tst	r1, r3
 8001d24:	d10b      	bne.n	8001d3e <HAL_UART_IRQHandler+0x2a>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8001d26:	2320      	movs	r3, #32
 8001d28:	4219      	tst	r1, r3
 8001d2a:	d100      	bne.n	8001d2e <HAL_UART_IRQHandler+0x1a>
 8001d2c:	e080      	b.n	8001e30 <HAL_UART_IRQHandler+0x11c>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001d2e:	421e      	tst	r6, r3
 8001d30:	d100      	bne.n	8001d34 <HAL_UART_IRQHandler+0x20>
 8001d32:	e07d      	b.n	8001e30 <HAL_UART_IRQHandler+0x11c>
      if (huart->RxISR != NULL)
 8001d34:	6ea3      	ldr	r3, [r4, #104]	; 0x68
      huart->TxISR(huart);
 8001d36:	0020      	movs	r0, r4
    if (huart->TxISR != NULL)
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d16f      	bne.n	8001e1c <HAL_UART_IRQHandler+0x108>
 8001d3c:	e06f      	b.n	8001e1e <HAL_UART_IRQHandler+0x10a>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8001d3e:	2301      	movs	r3, #1
 8001d40:	002f      	movs	r7, r5
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8001d42:	4aa2      	ldr	r2, [pc, #648]	; (8001fcc <HAL_UART_IRQHandler+0x2b8>)
      && (((cr3its & USART_CR3_EIE) != 0U)
 8001d44:	401f      	ands	r7, r3
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8001d46:	4032      	ands	r2, r6
 8001d48:	433a      	orrs	r2, r7
 8001d4a:	d100      	bne.n	8001d4e <HAL_UART_IRQHandler+0x3a>
 8001d4c:	e070      	b.n	8001e30 <HAL_UART_IRQHandler+0x11c>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8001d4e:	0025      	movs	r5, r4
 8001d50:	3508      	adds	r5, #8
 8001d52:	4219      	tst	r1, r3
 8001d54:	d005      	beq.n	8001d62 <HAL_UART_IRQHandler+0x4e>
 8001d56:	05f2      	lsls	r2, r6, #23
 8001d58:	d503      	bpl.n	8001d62 <HAL_UART_IRQHandler+0x4e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8001d5a:	6203      	str	r3, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001d5c:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	67eb      	str	r3, [r5, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001d62:	2302      	movs	r3, #2
 8001d64:	4219      	tst	r1, r3
 8001d66:	d006      	beq.n	8001d76 <HAL_UART_IRQHandler+0x62>
 8001d68:	2f00      	cmp	r7, #0
 8001d6a:	d004      	beq.n	8001d76 <HAL_UART_IRQHandler+0x62>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8001d6c:	6203      	str	r3, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001d6e:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 8001d70:	18db      	adds	r3, r3, r3
 8001d72:	4313      	orrs	r3, r2
 8001d74:	67eb      	str	r3, [r5, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8001d76:	2304      	movs	r3, #4
 8001d78:	4219      	tst	r1, r3
 8001d7a:	d006      	beq.n	8001d8a <HAL_UART_IRQHandler+0x76>
 8001d7c:	2f00      	cmp	r7, #0
 8001d7e:	d004      	beq.n	8001d8a <HAL_UART_IRQHandler+0x76>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8001d80:	6203      	str	r3, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001d82:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 8001d84:	3b02      	subs	r3, #2
 8001d86:	4313      	orrs	r3, r2
 8001d88:	67eb      	str	r3, [r5, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 8001d8a:	2308      	movs	r3, #8
 8001d8c:	4219      	tst	r1, r3
 8001d8e:	d007      	beq.n	8001da0 <HAL_UART_IRQHandler+0x8c>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8001d90:	2220      	movs	r2, #32
 8001d92:	4032      	ands	r2, r6
 8001d94:	433a      	orrs	r2, r7
 8001d96:	d003      	beq.n	8001da0 <HAL_UART_IRQHandler+0x8c>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8001d98:	6203      	str	r3, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001d9a:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	67eb      	str	r3, [r5, #124]	; 0x7c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8001da0:	2380      	movs	r3, #128	; 0x80
 8001da2:	011b      	lsls	r3, r3, #4
 8001da4:	4219      	tst	r1, r3
 8001da6:	d006      	beq.n	8001db6 <HAL_UART_IRQHandler+0xa2>
 8001da8:	0172      	lsls	r2, r6, #5
 8001daa:	d504      	bpl.n	8001db6 <HAL_UART_IRQHandler+0xa2>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001dac:	6203      	str	r3, [r0, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8001dae:	2320      	movs	r3, #32
 8001db0:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 8001db2:	4313      	orrs	r3, r2
 8001db4:	67eb      	str	r3, [r5, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001db6:	6feb      	ldr	r3, [r5, #124]	; 0x7c
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d030      	beq.n	8001e1e <HAL_UART_IRQHandler+0x10a>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8001dbc:	2320      	movs	r3, #32
 8001dbe:	4219      	tst	r1, r3
 8001dc0:	d006      	beq.n	8001dd0 <HAL_UART_IRQHandler+0xbc>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001dc2:	421e      	tst	r6, r3
 8001dc4:	d004      	beq.n	8001dd0 <HAL_UART_IRQHandler+0xbc>
        if (huart->RxISR != NULL)
 8001dc6:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d001      	beq.n	8001dd0 <HAL_UART_IRQHandler+0xbc>
          huart->RxISR(huart);
 8001dcc:	0020      	movs	r0, r4
 8001dce:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001dd0:	6822      	ldr	r2, [r4, #0]
      errorcode = huart->ErrorCode;
 8001dd2:	6feb      	ldr	r3, [r5, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001dd4:	2740      	movs	r7, #64	; 0x40
 8001dd6:	6896      	ldr	r6, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8001dd8:	2228      	movs	r2, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001dda:	403e      	ands	r6, r7
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8001ddc:	4013      	ands	r3, r2
        UART_EndRxTransfer(huart);
 8001dde:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8001de0:	431e      	orrs	r6, r3
 8001de2:	d021      	beq.n	8001e28 <HAL_UART_IRQHandler+0x114>
        UART_EndRxTransfer(huart);
 8001de4:	f7ff feaa 	bl	8001b3c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001de8:	6823      	ldr	r3, [r4, #0]
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	423b      	tst	r3, r7
 8001dee:	d017      	beq.n	8001e20 <HAL_UART_IRQHandler+0x10c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001df0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001df4:	2301      	movs	r3, #1
 8001df6:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001dfa:	6822      	ldr	r2, [r4, #0]
 8001dfc:	6893      	ldr	r3, [r2, #8]
 8001dfe:	43bb      	bics	r3, r7
 8001e00:	6093      	str	r3, [r2, #8]
 8001e02:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 8001e06:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8001e08:	2800      	cmp	r0, #0
 8001e0a:	d009      	beq.n	8001e20 <HAL_UART_IRQHandler+0x10c>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001e0c:	4b70      	ldr	r3, [pc, #448]	; (8001fd0 <HAL_UART_IRQHandler+0x2bc>)
 8001e0e:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001e10:	f7fe ff46 	bl	8000ca0 <HAL_DMA_Abort_IT>
 8001e14:	2800      	cmp	r0, #0
 8001e16:	d002      	beq.n	8001e1e <HAL_UART_IRQHandler+0x10a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001e18:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8001e1a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8001e1c:	4798      	blx	r3
}
 8001e1e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
            HAL_UART_ErrorCallback(huart);
 8001e20:	0020      	movs	r0, r4
 8001e22:	f7fe fcd5 	bl	80007d0 <HAL_UART_ErrorCallback>
 8001e26:	e7fa      	b.n	8001e1e <HAL_UART_IRQHandler+0x10a>
        HAL_UART_ErrorCallback(huart);
 8001e28:	f7fe fcd2 	bl	80007d0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e2c:	67ee      	str	r6, [r5, #124]	; 0x7c
 8001e2e:	e7f6      	b.n	8001e1e <HAL_UART_IRQHandler+0x10a>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001e30:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001e32:	2b01      	cmp	r3, #1
 8001e34:	d000      	beq.n	8001e38 <HAL_UART_IRQHandler+0x124>
 8001e36:	e09a      	b.n	8001f6e <HAL_UART_IRQHandler+0x25a>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8001e38:	2210      	movs	r2, #16
 8001e3a:	4211      	tst	r1, r2
 8001e3c:	d100      	bne.n	8001e40 <HAL_UART_IRQHandler+0x12c>
 8001e3e:	e096      	b.n	8001f6e <HAL_UART_IRQHandler+0x25a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8001e40:	4216      	tst	r6, r2
 8001e42:	d100      	bne.n	8001e46 <HAL_UART_IRQHandler+0x132>
 8001e44:	e093      	b.n	8001f6e <HAL_UART_IRQHandler+0x25a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8001e46:	6202      	str	r2, [r0, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001e48:	6881      	ldr	r1, [r0, #8]
 8001e4a:	2640      	movs	r6, #64	; 0x40
 8001e4c:	000f      	movs	r7, r1
 8001e4e:	4037      	ands	r7, r6
 8001e50:	4231      	tst	r1, r6
 8001e52:	d053      	beq.n	8001efc <HAL_UART_IRQHandler+0x1e8>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001e54:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8001e56:	6808      	ldr	r0, [r1, #0]
 8001e58:	6841      	ldr	r1, [r0, #4]
 8001e5a:	b289      	uxth	r1, r1
      if ((nb_remaining_rx_data > 0U)
 8001e5c:	2900      	cmp	r1, #0
 8001e5e:	d0de      	beq.n	8001e1e <HAL_UART_IRQHandler+0x10a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001e60:	0025      	movs	r5, r4
 8001e62:	3558      	adds	r5, #88	; 0x58
 8001e64:	882d      	ldrh	r5, [r5, #0]
 8001e66:	428d      	cmp	r5, r1
 8001e68:	d9d9      	bls.n	8001e1e <HAL_UART_IRQHandler+0x10a>
        huart->RxXferCount = nb_remaining_rx_data;
 8001e6a:	0025      	movs	r5, r4
 8001e6c:	355a      	adds	r5, #90	; 0x5a
 8001e6e:	8029      	strh	r1, [r5, #0]
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8001e70:	6801      	ldr	r1, [r0, #0]
 8001e72:	2020      	movs	r0, #32
 8001e74:	000d      	movs	r5, r1
 8001e76:	4005      	ands	r5, r0
 8001e78:	9501      	str	r5, [sp, #4]
 8001e7a:	4201      	tst	r1, r0
 8001e7c:	d130      	bne.n	8001ee0 <HAL_UART_IRQHandler+0x1cc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001e7e:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e82:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001e86:	6825      	ldr	r5, [r4, #0]
 8001e88:	4a52      	ldr	r2, [pc, #328]	; (8001fd4 <HAL_UART_IRQHandler+0x2c0>)
 8001e8a:	6829      	ldr	r1, [r5, #0]
 8001e8c:	4011      	ands	r1, r2
 8001e8e:	6029      	str	r1, [r5, #0]
 8001e90:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001e94:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e98:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001e9c:	6825      	ldr	r5, [r4, #0]
 8001e9e:	68a9      	ldr	r1, [r5, #8]
 8001ea0:	4399      	bics	r1, r3
 8001ea2:	60a9      	str	r1, [r5, #8]
 8001ea4:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ea8:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001eac:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001eb0:	0021      	movs	r1, r4
 8001eb2:	c980      	ldmia	r1!, {r7}
 8001eb4:	68bd      	ldr	r5, [r7, #8]
 8001eb6:	43b5      	bics	r5, r6
 8001eb8:	60bd      	str	r5, [r7, #8]
 8001eba:	f38c 8810 	msr	PRIMASK, ip
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001ebe:	9a01      	ldr	r2, [sp, #4]
          huart->RxState = HAL_UART_STATE_READY;
 8001ec0:	67c8      	str	r0, [r1, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001ec2:	6622      	str	r2, [r4, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001ec4:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ec8:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001ecc:	2210      	movs	r2, #16
 8001ece:	6821      	ldr	r1, [r4, #0]
 8001ed0:	680b      	ldr	r3, [r1, #0]
 8001ed2:	4393      	bics	r3, r2
 8001ed4:	600b      	str	r3, [r1, #0]
 8001ed6:	f380 8810 	msr	PRIMASK, r0
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001eda:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8001edc:	f7fe fec0 	bl	8000c60 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001ee0:	2302      	movs	r3, #2
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001ee2:	0022      	movs	r2, r4
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001ee4:	6663      	str	r3, [r4, #100]	; 0x64
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001ee6:	0023      	movs	r3, r4
 8001ee8:	3258      	adds	r2, #88	; 0x58
 8001eea:	335a      	adds	r3, #90	; 0x5a
 8001eec:	881b      	ldrh	r3, [r3, #0]
 8001eee:	8811      	ldrh	r1, [r2, #0]
 8001ef0:	1ac9      	subs	r1, r1, r3
 8001ef2:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001ef4:	0020      	movs	r0, r4
 8001ef6:	f7fe fc55 	bl	80007a4 <HAL_UARTEx_RxEventCallback>
 8001efa:	e790      	b.n	8001e1e <HAL_UART_IRQHandler+0x10a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001efc:	0025      	movs	r5, r4
 8001efe:	0021      	movs	r1, r4
 8001f00:	355a      	adds	r5, #90	; 0x5a
 8001f02:	8828      	ldrh	r0, [r5, #0]
      if ((huart->RxXferCount > 0U)
 8001f04:	882d      	ldrh	r5, [r5, #0]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001f06:	3158      	adds	r1, #88	; 0x58
 8001f08:	8809      	ldrh	r1, [r1, #0]
 8001f0a:	b280      	uxth	r0, r0
      if ((huart->RxXferCount > 0U)
 8001f0c:	2d00      	cmp	r5, #0
 8001f0e:	d100      	bne.n	8001f12 <HAL_UART_IRQHandler+0x1fe>
 8001f10:	e785      	b.n	8001e1e <HAL_UART_IRQHandler+0x10a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001f12:	1a09      	subs	r1, r1, r0
 8001f14:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8001f16:	2900      	cmp	r1, #0
 8001f18:	d100      	bne.n	8001f1c <HAL_UART_IRQHandler+0x208>
 8001f1a:	e780      	b.n	8001e1e <HAL_UART_IRQHandler+0x10a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f1c:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f20:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001f24:	6825      	ldr	r5, [r4, #0]
 8001f26:	4a2c      	ldr	r2, [pc, #176]	; (8001fd8 <HAL_UART_IRQHandler+0x2c4>)
 8001f28:	6828      	ldr	r0, [r5, #0]
 8001f2a:	4010      	ands	r0, r2
 8001f2c:	6028      	str	r0, [r5, #0]
 8001f2e:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f32:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f36:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001f3a:	0020      	movs	r0, r4
 8001f3c:	c840      	ldmia	r0!, {r6}
 8001f3e:	68b5      	ldr	r5, [r6, #8]
 8001f40:	439d      	bics	r5, r3
 8001f42:	60b5      	str	r5, [r6, #8]
 8001f44:	f38c 8810 	msr	PRIMASK, ip
        huart->RxState = HAL_UART_STATE_READY;
 8001f48:	2520      	movs	r5, #32
 8001f4a:	67c5      	str	r5, [r0, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001f4c:	6627      	str	r7, [r4, #96]	; 0x60
        huart->RxISR = NULL;
 8001f4e:	66a7      	str	r7, [r4, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f50:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f54:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001f58:	6820      	ldr	r0, [r4, #0]
 8001f5a:	3232      	adds	r2, #50	; 0x32
 8001f5c:	6803      	ldr	r3, [r0, #0]
 8001f5e:	32ff      	adds	r2, #255	; 0xff
 8001f60:	4393      	bics	r3, r2
 8001f62:	6003      	str	r3, [r0, #0]
 8001f64:	f385 8810 	msr	PRIMASK, r5
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001f68:	2302      	movs	r3, #2
 8001f6a:	6663      	str	r3, [r4, #100]	; 0x64
 8001f6c:	e7c2      	b.n	8001ef4 <HAL_UART_IRQHandler+0x1e0>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8001f6e:	2380      	movs	r3, #128	; 0x80
 8001f70:	035b      	lsls	r3, r3, #13
 8001f72:	4219      	tst	r1, r3
 8001f74:	d006      	beq.n	8001f84 <HAL_UART_IRQHandler+0x270>
 8001f76:	026d      	lsls	r5, r5, #9
 8001f78:	d504      	bpl.n	8001f84 <HAL_UART_IRQHandler+0x270>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8001f7a:	6203      	str	r3, [r0, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8001f7c:	0020      	movs	r0, r4
 8001f7e:	f000 fc29 	bl	80027d4 <HAL_UARTEx_WakeupCallback>
    return;
 8001f82:	e74c      	b.n	8001e1e <HAL_UART_IRQHandler+0x10a>
  if (((isrflags & USART_ISR_TXE) != 0U)
 8001f84:	2380      	movs	r3, #128	; 0x80
 8001f86:	4219      	tst	r1, r3
 8001f88:	d003      	beq.n	8001f92 <HAL_UART_IRQHandler+0x27e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8001f8a:	421e      	tst	r6, r3
 8001f8c:	d001      	beq.n	8001f92 <HAL_UART_IRQHandler+0x27e>
    if (huart->TxISR != NULL)
 8001f8e:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8001f90:	e6d1      	b.n	8001d36 <HAL_UART_IRQHandler+0x22>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8001f92:	2240      	movs	r2, #64	; 0x40
 8001f94:	4211      	tst	r1, r2
 8001f96:	d100      	bne.n	8001f9a <HAL_UART_IRQHandler+0x286>
 8001f98:	e741      	b.n	8001e1e <HAL_UART_IRQHandler+0x10a>
 8001f9a:	4216      	tst	r6, r2
 8001f9c:	d100      	bne.n	8001fa0 <HAL_UART_IRQHandler+0x28c>
 8001f9e:	e73e      	b.n	8001e1e <HAL_UART_IRQHandler+0x10a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001fa0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	f383 8810 	msr	PRIMASK, r3
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8001faa:	6821      	ldr	r1, [r4, #0]
 8001fac:	680b      	ldr	r3, [r1, #0]
 8001fae:	4393      	bics	r3, r2
 8001fb0:	600b      	str	r3, [r1, #0]
 8001fb2:	f380 8810 	msr	PRIMASK, r0

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001fb6:	2320      	movs	r3, #32
 8001fb8:	67e3      	str	r3, [r4, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8001fba:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001fbc:	0020      	movs	r0, r4
  huart->TxISR = NULL;
 8001fbe:	66e3      	str	r3, [r4, #108]	; 0x6c
  HAL_UART_TxCpltCallback(huart);
 8001fc0:	f7fe fbf2 	bl	80007a8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001fc4:	e72b      	b.n	8001e1e <HAL_UART_IRQHandler+0x10a>
 8001fc6:	46c0      	nop			; (mov r8, r8)
 8001fc8:	0000080f 	.word	0x0000080f
 8001fcc:	04000120 	.word	0x04000120
 8001fd0:	08001cff 	.word	0x08001cff
 8001fd4:	fffffeff 	.word	0xfffffeff
 8001fd8:	fffffedf 	.word	0xfffffedf

08001fdc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8001fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t uhMask = huart->Mask;
 8001fde:	0003      	movs	r3, r0
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001fe0:	1d01      	adds	r1, r0, #4
 8001fe2:	6fcc      	ldr	r4, [r1, #124]	; 0x7c
  uint16_t uhMask = huart->Mask;
 8001fe4:	335c      	adds	r3, #92	; 0x5c
 8001fe6:	881a      	ldrh	r2, [r3, #0]
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8001fe8:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001fea:	2c22      	cmp	r4, #34	; 0x22
 8001fec:	d15a      	bne.n	80020a4 <UART_RxISR_8BIT+0xc8>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8001fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8001ff0:	6d44      	ldr	r4, [r0, #84]	; 0x54
 8001ff2:	4013      	ands	r3, r2
    huart->pRxBuffPtr++;
    huart->RxXferCount--;
 8001ff4:	0002      	movs	r2, r0
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8001ff6:	7023      	strb	r3, [r4, #0]
    huart->pRxBuffPtr++;
 8001ff8:	6d43      	ldr	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8001ffa:	325a      	adds	r2, #90	; 0x5a
    huart->pRxBuffPtr++;
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8002000:	8813      	ldrh	r3, [r2, #0]
 8002002:	3b01      	subs	r3, #1
 8002004:	b29b      	uxth	r3, r3
 8002006:	8013      	strh	r3, [r2, #0]

    if (huart->RxXferCount == 0U)
 8002008:	8813      	ldrh	r3, [r2, #0]
 800200a:	b29c      	uxth	r4, r3
 800200c:	2b00      	cmp	r3, #0
 800200e:	d145      	bne.n	800209c <UART_RxISR_8BIT+0xc0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002010:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002014:	3301      	adds	r3, #1
 8002016:	f383 8810 	msr	PRIMASK, r3
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800201a:	6805      	ldr	r5, [r0, #0]
 800201c:	4f24      	ldr	r7, [pc, #144]	; (80020b0 <UART_RxISR_8BIT+0xd4>)
 800201e:	682a      	ldr	r2, [r5, #0]
 8002020:	403a      	ands	r2, r7
 8002022:	602a      	str	r2, [r5, #0]
 8002024:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002028:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800202c:	f383 8810 	msr	PRIMASK, r3

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002030:	6805      	ldr	r5, [r0, #0]
 8002032:	68aa      	ldr	r2, [r5, #8]
 8002034:	439a      	bics	r2, r3
 8002036:	60aa      	str	r2, [r5, #8]
 8002038:	f386 8810 	msr	PRIMASK, r6

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800203c:	2220      	movs	r2, #32
 800203e:	67ca      	str	r2, [r1, #124]	; 0x7c
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002040:	6802      	ldr	r2, [r0, #0]
 8002042:	491c      	ldr	r1, [pc, #112]	; (80020b4 <UART_RxISR_8BIT+0xd8>)
      huart->RxISR = NULL;
 8002044:	6684      	str	r4, [r0, #104]	; 0x68
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002046:	6644      	str	r4, [r0, #100]	; 0x64
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002048:	428a      	cmp	r2, r1
 800204a:	d00d      	beq.n	8002068 <UART_RxISR_8BIT+0x8c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800204c:	6852      	ldr	r2, [r2, #4]
 800204e:	0212      	lsls	r2, r2, #8
 8002050:	d50a      	bpl.n	8002068 <UART_RxISR_8BIT+0x8c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002052:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002056:	f383 8810 	msr	PRIMASK, r3
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800205a:	6802      	ldr	r2, [r0, #0]
 800205c:	4c16      	ldr	r4, [pc, #88]	; (80020b8 <UART_RxISR_8BIT+0xdc>)
 800205e:	6813      	ldr	r3, [r2, #0]
 8002060:	4023      	ands	r3, r4
 8002062:	6013      	str	r3, [r2, #0]
 8002064:	f381 8810 	msr	PRIMASK, r1
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002068:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800206a:	2b01      	cmp	r3, #1
 800206c:	d117      	bne.n	800209e <UART_RxISR_8BIT+0xc2>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800206e:	2200      	movs	r2, #0
 8002070:	6602      	str	r2, [r0, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002072:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002076:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800207a:	6801      	ldr	r1, [r0, #0]
 800207c:	330f      	adds	r3, #15
 800207e:	680a      	ldr	r2, [r1, #0]
 8002080:	439a      	bics	r2, r3
 8002082:	600a      	str	r2, [r1, #0]
 8002084:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002088:	6802      	ldr	r2, [r0, #0]
 800208a:	69d1      	ldr	r1, [r2, #28]
 800208c:	4219      	tst	r1, r3
 800208e:	d000      	beq.n	8002092 <UART_RxISR_8BIT+0xb6>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002090:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002092:	0003      	movs	r3, r0
 8002094:	3358      	adds	r3, #88	; 0x58
 8002096:	8819      	ldrh	r1, [r3, #0]
 8002098:	f7fe fb84 	bl	80007a4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800209c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        HAL_UART_RxCpltCallback(huart);
 800209e:	f7ff fdf9 	bl	8001c94 <HAL_UART_RxCpltCallback>
 80020a2:	e7fb      	b.n	800209c <UART_RxISR_8BIT+0xc0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80020a4:	2208      	movs	r2, #8
 80020a6:	6999      	ldr	r1, [r3, #24]
 80020a8:	430a      	orrs	r2, r1
 80020aa:	619a      	str	r2, [r3, #24]
}
 80020ac:	e7f6      	b.n	800209c <UART_RxISR_8BIT+0xc0>
 80020ae:	46c0      	nop			; (mov r8, r8)
 80020b0:	fffffedf 	.word	0xfffffedf
 80020b4:	40004800 	.word	0x40004800
 80020b8:	fbffffff 	.word	0xfbffffff

080020bc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80020bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80020be:	0003      	movs	r3, r0
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80020c0:	1d02      	adds	r2, r0, #4
 80020c2:	6fd1      	ldr	r1, [r2, #124]	; 0x7c
  uint16_t uhMask = huart->Mask;
 80020c4:	335c      	adds	r3, #92	; 0x5c
 80020c6:	881c      	ldrh	r4, [r3, #0]
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80020c8:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80020ca:	2922      	cmp	r1, #34	; 0x22
 80020cc:	d159      	bne.n	8002182 <UART_RxISR_16BIT+0xc6>
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80020ce:	6a59      	ldr	r1, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80020d0:	6d43      	ldr	r3, [r0, #84]	; 0x54
    *tmp = (uint16_t)(uhdata & uhMask);
 80020d2:	4021      	ands	r1, r4
 80020d4:	8019      	strh	r1, [r3, #0]
    huart->pRxBuffPtr += 2U;
    huart->RxXferCount--;
 80020d6:	0001      	movs	r1, r0
    huart->pRxBuffPtr += 2U;
 80020d8:	3302      	adds	r3, #2
 80020da:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 80020dc:	315a      	adds	r1, #90	; 0x5a
 80020de:	880b      	ldrh	r3, [r1, #0]
 80020e0:	3b01      	subs	r3, #1
 80020e2:	b29b      	uxth	r3, r3
 80020e4:	800b      	strh	r3, [r1, #0]

    if (huart->RxXferCount == 0U)
 80020e6:	880b      	ldrh	r3, [r1, #0]
 80020e8:	b29c      	uxth	r4, r3
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d145      	bne.n	800217a <UART_RxISR_16BIT+0xbe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80020ee:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020f2:	3301      	adds	r3, #1
 80020f4:	f383 8810 	msr	PRIMASK, r3
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80020f8:	6805      	ldr	r5, [r0, #0]
 80020fa:	4f24      	ldr	r7, [pc, #144]	; (800218c <UART_RxISR_16BIT+0xd0>)
 80020fc:	6829      	ldr	r1, [r5, #0]
 80020fe:	4039      	ands	r1, r7
 8002100:	6029      	str	r1, [r5, #0]
 8002102:	f386 8810 	msr	PRIMASK, r6
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002106:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800210a:	f383 8810 	msr	PRIMASK, r3

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800210e:	6805      	ldr	r5, [r0, #0]
 8002110:	68a9      	ldr	r1, [r5, #8]
 8002112:	4399      	bics	r1, r3
 8002114:	60a9      	str	r1, [r5, #8]
 8002116:	f386 8810 	msr	PRIMASK, r6

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800211a:	2120      	movs	r1, #32
 800211c:	67d1      	str	r1, [r2, #124]	; 0x7c
      huart->RxISR = NULL;

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800211e:	6802      	ldr	r2, [r0, #0]
 8002120:	491b      	ldr	r1, [pc, #108]	; (8002190 <UART_RxISR_16BIT+0xd4>)
      huart->RxISR = NULL;
 8002122:	6684      	str	r4, [r0, #104]	; 0x68
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002124:	6644      	str	r4, [r0, #100]	; 0x64
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8002126:	428a      	cmp	r2, r1
 8002128:	d00d      	beq.n	8002146 <UART_RxISR_16BIT+0x8a>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800212a:	6852      	ldr	r2, [r2, #4]
 800212c:	0212      	lsls	r2, r2, #8
 800212e:	d50a      	bpl.n	8002146 <UART_RxISR_16BIT+0x8a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002130:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002134:	f383 8810 	msr	PRIMASK, r3
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002138:	6802      	ldr	r2, [r0, #0]
 800213a:	4c16      	ldr	r4, [pc, #88]	; (8002194 <UART_RxISR_16BIT+0xd8>)
 800213c:	6813      	ldr	r3, [r2, #0]
 800213e:	4023      	ands	r3, r4
 8002140:	6013      	str	r3, [r2, #0]
 8002142:	f381 8810 	msr	PRIMASK, r1
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002146:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002148:	2b01      	cmp	r3, #1
 800214a:	d117      	bne.n	800217c <UART_RxISR_16BIT+0xc0>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800214c:	2200      	movs	r2, #0
 800214e:	6602      	str	r2, [r0, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002150:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002154:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002158:	6801      	ldr	r1, [r0, #0]
 800215a:	330f      	adds	r3, #15
 800215c:	680a      	ldr	r2, [r1, #0]
 800215e:	439a      	bics	r2, r3
 8002160:	600a      	str	r2, [r1, #0]
 8002162:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002166:	6802      	ldr	r2, [r0, #0]
 8002168:	69d1      	ldr	r1, [r2, #28]
 800216a:	4219      	tst	r1, r3
 800216c:	d000      	beq.n	8002170 <UART_RxISR_16BIT+0xb4>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800216e:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002170:	0003      	movs	r3, r0
 8002172:	3358      	adds	r3, #88	; 0x58
 8002174:	8819      	ldrh	r1, [r3, #0]
 8002176:	f7fe fb15 	bl	80007a4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800217a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        HAL_UART_RxCpltCallback(huart);
 800217c:	f7ff fd8a 	bl	8001c94 <HAL_UART_RxCpltCallback>
 8002180:	e7fb      	b.n	800217a <UART_RxISR_16BIT+0xbe>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002182:	2208      	movs	r2, #8
 8002184:	6999      	ldr	r1, [r3, #24]
 8002186:	430a      	orrs	r2, r1
 8002188:	619a      	str	r2, [r3, #24]
}
 800218a:	e7f6      	b.n	800217a <UART_RxISR_16BIT+0xbe>
 800218c:	fffffedf 	.word	0xfffffedf
 8002190:	40004800 	.word	0x40004800
 8002194:	fbffffff 	.word	0xfbffffff

08002198 <UART_SetConfig>:
{
 8002198:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800219a:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800219c:	6925      	ldr	r5, [r4, #16]
 800219e:	68a1      	ldr	r1, [r4, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 80021a0:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80021a2:	4329      	orrs	r1, r5
 80021a4:	6965      	ldr	r5, [r4, #20]
 80021a6:	69c3      	ldr	r3, [r0, #28]
 80021a8:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80021aa:	6810      	ldr	r0, [r2, #0]
 80021ac:	4d69      	ldr	r5, [pc, #420]	; (8002354 <UART_SetConfig+0x1bc>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80021ae:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80021b0:	4028      	ands	r0, r5
 80021b2:	4301      	orrs	r1, r0
 80021b4:	6011      	str	r1, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021b6:	6851      	ldr	r1, [r2, #4]
 80021b8:	4867      	ldr	r0, [pc, #412]	; (8002358 <UART_SetConfig+0x1c0>)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80021ba:	4d68      	ldr	r5, [pc, #416]	; (800235c <UART_SetConfig+0x1c4>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021bc:	4001      	ands	r1, r0
 80021be:	68e0      	ldr	r0, [r4, #12]
 80021c0:	4301      	orrs	r1, r0
 80021c2:	6051      	str	r1, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80021c4:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80021c6:	42aa      	cmp	r2, r5
 80021c8:	d001      	beq.n	80021ce <UART_SetConfig+0x36>
    tmpreg |= huart->Init.OneBitSampling;
 80021ca:	6a21      	ldr	r1, [r4, #32]
 80021cc:	4308      	orrs	r0, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80021ce:	6891      	ldr	r1, [r2, #8]
 80021d0:	4e63      	ldr	r6, [pc, #396]	; (8002360 <UART_SetConfig+0x1c8>)
 80021d2:	4031      	ands	r1, r6
 80021d4:	4301      	orrs	r1, r0
 80021d6:	6091      	str	r1, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80021d8:	4962      	ldr	r1, [pc, #392]	; (8002364 <UART_SetConfig+0x1cc>)
 80021da:	428a      	cmp	r2, r1
 80021dc:	d113      	bne.n	8002206 <UART_SetConfig+0x6e>
 80021de:	250c      	movs	r5, #12
 80021e0:	4a61      	ldr	r2, [pc, #388]	; (8002368 <UART_SetConfig+0x1d0>)
 80021e2:	4862      	ldr	r0, [pc, #392]	; (800236c <UART_SetConfig+0x1d4>)
 80021e4:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 80021e6:	4029      	ands	r1, r5
 80021e8:	5c40      	ldrb	r0, [r0, r1]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80021ea:	2180      	movs	r1, #128	; 0x80
 80021ec:	0209      	lsls	r1, r1, #8
 80021ee:	428b      	cmp	r3, r1
 80021f0:	d000      	beq.n	80021f4 <UART_SetConfig+0x5c>
 80021f2:	e07e      	b.n	80022f2 <UART_SetConfig+0x15a>
    switch (clocksource)
 80021f4:	2808      	cmp	r0, #8
 80021f6:	d819      	bhi.n	800222c <UART_SetConfig+0x94>
 80021f8:	f7fd ff90 	bl	800011c <__gnu_thumb1_case_uqi>
 80021fc:	18595651 	.word	0x18595651
 8002200:	18181878 	.word	0x18181878
 8002204:	63          	.byte	0x63
 8002205:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002206:	42aa      	cmp	r2, r5
 8002208:	d000      	beq.n	800220c <UART_SetConfig+0x74>
 800220a:	e09c      	b.n	8002346 <UART_SetConfig+0x1ae>
 800220c:	21c0      	movs	r1, #192	; 0xc0
 800220e:	2080      	movs	r0, #128	; 0x80
 8002210:	4a55      	ldr	r2, [pc, #340]	; (8002368 <UART_SetConfig+0x1d0>)
 8002212:	0109      	lsls	r1, r1, #4
 8002214:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002216:	0100      	lsls	r0, r0, #4
 8002218:	400b      	ands	r3, r1
 800221a:	4283      	cmp	r3, r0
 800221c:	d016      	beq.n	800224c <UART_SetConfig+0xb4>
 800221e:	d807      	bhi.n	8002230 <UART_SetConfig+0x98>
 8002220:	2b00      	cmp	r3, #0
 8002222:	d00a      	beq.n	800223a <UART_SetConfig+0xa2>
 8002224:	2280      	movs	r2, #128	; 0x80
 8002226:	00d2      	lsls	r2, r2, #3
 8002228:	4293      	cmp	r3, r2
 800222a:	d035      	beq.n	8002298 <UART_SetConfig+0x100>
    switch (clocksource)
 800222c:	2001      	movs	r0, #1
 800222e:	e009      	b.n	8002244 <UART_SetConfig+0xac>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002230:	428b      	cmp	r3, r1
 8002232:	d1fb      	bne.n	800222c <UART_SetConfig+0x94>
 8002234:	2080      	movs	r0, #128	; 0x80
 8002236:	0200      	lsls	r0, r0, #8
 8002238:	e012      	b.n	8002260 <UART_SetConfig+0xc8>
        pclk = HAL_RCC_GetPCLK1Freq();
 800223a:	f7ff f9b9 	bl	80015b0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800223e:	2800      	cmp	r0, #0
 8002240:	d10e      	bne.n	8002260 <UART_SetConfig+0xc8>
 8002242:	2000      	movs	r0, #0
  huart->RxISR = NULL;
 8002244:	2300      	movs	r3, #0
 8002246:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->TxISR = NULL;
 8002248:	66e3      	str	r3, [r4, #108]	; 0x6c
}
 800224a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800224c:	2310      	movs	r3, #16
 800224e:	6810      	ldr	r0, [r2, #0]
 8002250:	4018      	ands	r0, r3
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002252:	4243      	negs	r3, r0
 8002254:	4158      	adcs	r0, r3
 8002256:	4b46      	ldr	r3, [pc, #280]	; (8002370 <UART_SetConfig+0x1d8>)
 8002258:	4240      	negs	r0, r0
 800225a:	4018      	ands	r0, r3
 800225c:	4b45      	ldr	r3, [pc, #276]	; (8002374 <UART_SetConfig+0x1dc>)
 800225e:	18c0      	adds	r0, r0, r3
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002260:	2203      	movs	r2, #3
 8002262:	6863      	ldr	r3, [r4, #4]
 8002264:	435a      	muls	r2, r3
 8002266:	4282      	cmp	r2, r0
 8002268:	d8e0      	bhi.n	800222c <UART_SetConfig+0x94>
          (pclk > (4096U * huart->Init.BaudRate)))
 800226a:	031a      	lsls	r2, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800226c:	4282      	cmp	r2, r0
 800226e:	d3dd      	bcc.n	800222c <UART_SetConfig+0x94>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002270:	2700      	movs	r7, #0
 8002272:	0e02      	lsrs	r2, r0, #24
 8002274:	0201      	lsls	r1, r0, #8
 8002276:	085e      	lsrs	r6, r3, #1
 8002278:	1989      	adds	r1, r1, r6
 800227a:	417a      	adcs	r2, r7
 800227c:	0008      	movs	r0, r1
 800227e:	0011      	movs	r1, r2
 8002280:	001a      	movs	r2, r3
 8002282:	003b      	movs	r3, r7
 8002284:	f7fd ffe0 	bl	8000248 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002288:	4b3b      	ldr	r3, [pc, #236]	; (8002378 <UART_SetConfig+0x1e0>)
 800228a:	18c2      	adds	r2, r0, r3
 800228c:	4b3b      	ldr	r3, [pc, #236]	; (800237c <UART_SetConfig+0x1e4>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800228e:	429a      	cmp	r2, r3
 8002290:	d8cc      	bhi.n	800222c <UART_SetConfig+0x94>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002292:	6823      	ldr	r3, [r4, #0]
 8002294:	60d8      	str	r0, [r3, #12]
 8002296:	e7d4      	b.n	8002242 <UART_SetConfig+0xaa>
        pclk = HAL_RCC_GetSysClockFreq();
 8002298:	f7fe fe26 	bl	8000ee8 <HAL_RCC_GetSysClockFreq>
        break;
 800229c:	e7cf      	b.n	800223e <UART_SetConfig+0xa6>
        pclk = HAL_RCC_GetPCLK1Freq();
 800229e:	f7ff f987 	bl	80015b0 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 80022a2:	1e03      	subs	r3, r0, #0
    if (pclk != 0U)
 80022a4:	d0cd      	beq.n	8002242 <UART_SetConfig+0xaa>
 80022a6:	e00c      	b.n	80022c2 <UART_SetConfig+0x12a>
        pclk = HAL_RCC_GetPCLK2Freq();
 80022a8:	f7ff f992 	bl	80015d0 <HAL_RCC_GetPCLK2Freq>
 80022ac:	e7f9      	b.n	80022a2 <UART_SetConfig+0x10a>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80022ae:	6813      	ldr	r3, [r2, #0]
 80022b0:	2210      	movs	r2, #16
 80022b2:	4013      	ands	r3, r2
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80022b4:	425a      	negs	r2, r3
 80022b6:	4153      	adcs	r3, r2
 80022b8:	4a2d      	ldr	r2, [pc, #180]	; (8002370 <UART_SetConfig+0x1d8>)
 80022ba:	425b      	negs	r3, r3
 80022bc:	4013      	ands	r3, r2
 80022be:	4a2d      	ldr	r2, [pc, #180]	; (8002374 <UART_SetConfig+0x1dc>)
 80022c0:	189b      	adds	r3, r3, r2
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80022c2:	6861      	ldr	r1, [r4, #4]
 80022c4:	0058      	lsls	r0, r3, #1
 80022c6:	084b      	lsrs	r3, r1, #1
 80022c8:	18c0      	adds	r0, r0, r3
 80022ca:	f7fd ff31 	bl	8000130 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80022ce:	0002      	movs	r2, r0
 80022d0:	4b2b      	ldr	r3, [pc, #172]	; (8002380 <UART_SetConfig+0x1e8>)
 80022d2:	3a10      	subs	r2, #16
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d8a9      	bhi.n	800222c <UART_SetConfig+0x94>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80022d8:	230f      	movs	r3, #15
 80022da:	0002      	movs	r2, r0
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80022dc:	0700      	lsls	r0, r0, #28
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80022de:	439a      	bics	r2, r3
 80022e0:	b293      	uxth	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80022e2:	0f40      	lsrs	r0, r0, #29
        huart->Instance->BRR = brrtemp;
 80022e4:	6822      	ldr	r2, [r4, #0]
 80022e6:	4303      	orrs	r3, r0
 80022e8:	60d3      	str	r3, [r2, #12]
 80022ea:	e7aa      	b.n	8002242 <UART_SetConfig+0xaa>
        pclk = HAL_RCC_GetSysClockFreq();
 80022ec:	f7fe fdfc 	bl	8000ee8 <HAL_RCC_GetSysClockFreq>
 80022f0:	e7d7      	b.n	80022a2 <UART_SetConfig+0x10a>
    switch (clocksource)
 80022f2:	2808      	cmp	r0, #8
 80022f4:	d89a      	bhi.n	800222c <UART_SetConfig+0x94>
 80022f6:	f7fd ff07 	bl	8000108 <__gnu_thumb1_case_sqi>
 80022fa:	0a05      	.short	0x0a05
 80022fc:	9920990d 	.word	0x9920990d
 8002300:	9999      	.short	0x9999
 8002302:	23          	.byte	0x23
 8002303:	00          	.byte	0x00
        pclk = HAL_RCC_GetPCLK1Freq();
 8002304:	f7ff f954 	bl	80015b0 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8002308:	2800      	cmp	r0, #0
 800230a:	d09a      	beq.n	8002242 <UART_SetConfig+0xaa>
 800230c:	e00c      	b.n	8002328 <UART_SetConfig+0x190>
        pclk = HAL_RCC_GetPCLK2Freq();
 800230e:	f7ff f95f 	bl	80015d0 <HAL_RCC_GetPCLK2Freq>
        break;
 8002312:	e7f9      	b.n	8002308 <UART_SetConfig+0x170>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002314:	2310      	movs	r3, #16
 8002316:	6810      	ldr	r0, [r2, #0]
 8002318:	4018      	ands	r0, r3
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800231a:	4243      	negs	r3, r0
 800231c:	4158      	adcs	r0, r3
 800231e:	4b14      	ldr	r3, [pc, #80]	; (8002370 <UART_SetConfig+0x1d8>)
 8002320:	4240      	negs	r0, r0
 8002322:	4018      	ands	r0, r3
 8002324:	4b13      	ldr	r3, [pc, #76]	; (8002374 <UART_SetConfig+0x1dc>)
 8002326:	18c0      	adds	r0, r0, r3
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002328:	6861      	ldr	r1, [r4, #4]
 800232a:	084b      	lsrs	r3, r1, #1
 800232c:	1818      	adds	r0, r3, r0
 800232e:	f7fd feff 	bl	8000130 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002332:	0002      	movs	r2, r0
 8002334:	4b12      	ldr	r3, [pc, #72]	; (8002380 <UART_SetConfig+0x1e8>)
 8002336:	3a10      	subs	r2, #16
 8002338:	e7a9      	b.n	800228e <UART_SetConfig+0xf6>
        pclk = HAL_RCC_GetSysClockFreq();
 800233a:	f7fe fdd5 	bl	8000ee8 <HAL_RCC_GetSysClockFreq>
        break;
 800233e:	e7e3      	b.n	8002308 <UART_SetConfig+0x170>
    switch (clocksource)
 8002340:	2080      	movs	r0, #128	; 0x80
 8002342:	0200      	lsls	r0, r0, #8
 8002344:	e7f0      	b.n	8002328 <UART_SetConfig+0x190>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002346:	2280      	movs	r2, #128	; 0x80
 8002348:	2001      	movs	r0, #1
 800234a:	0212      	lsls	r2, r2, #8
 800234c:	4293      	cmp	r3, r2
 800234e:	d100      	bne.n	8002352 <UART_SetConfig+0x1ba>
 8002350:	e778      	b.n	8002244 <UART_SetConfig+0xac>
 8002352:	e76b      	b.n	800222c <UART_SetConfig+0x94>
 8002354:	efff69f3 	.word	0xefff69f3
 8002358:	ffffcfff 	.word	0xffffcfff
 800235c:	40004800 	.word	0x40004800
 8002360:	fffff4ff 	.word	0xfffff4ff
 8002364:	40004400 	.word	0x40004400
 8002368:	40021000 	.word	0x40021000
 800236c:	080028c9 	.word	0x080028c9
 8002370:	00b71b00 	.word	0x00b71b00
 8002374:	003d0900 	.word	0x003d0900
 8002378:	fffffd00 	.word	0xfffffd00
 800237c:	000ffcff 	.word	0x000ffcff
 8002380:	0000ffef 	.word	0x0000ffef

08002384 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002384:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8002386:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002388:	07da      	lsls	r2, r3, #31
 800238a:	d506      	bpl.n	800239a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800238c:	6801      	ldr	r1, [r0, #0]
 800238e:	4c28      	ldr	r4, [pc, #160]	; (8002430 <UART_AdvFeatureConfig+0xac>)
 8002390:	684a      	ldr	r2, [r1, #4]
 8002392:	4022      	ands	r2, r4
 8002394:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002396:	4322      	orrs	r2, r4
 8002398:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800239a:	079a      	lsls	r2, r3, #30
 800239c:	d506      	bpl.n	80023ac <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800239e:	6801      	ldr	r1, [r0, #0]
 80023a0:	4c24      	ldr	r4, [pc, #144]	; (8002434 <UART_AdvFeatureConfig+0xb0>)
 80023a2:	684a      	ldr	r2, [r1, #4]
 80023a4:	4022      	ands	r2, r4
 80023a6:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80023a8:	4322      	orrs	r2, r4
 80023aa:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80023ac:	075a      	lsls	r2, r3, #29
 80023ae:	d506      	bpl.n	80023be <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80023b0:	6801      	ldr	r1, [r0, #0]
 80023b2:	4c21      	ldr	r4, [pc, #132]	; (8002438 <UART_AdvFeatureConfig+0xb4>)
 80023b4:	684a      	ldr	r2, [r1, #4]
 80023b6:	4022      	ands	r2, r4
 80023b8:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80023ba:	4322      	orrs	r2, r4
 80023bc:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80023be:	071a      	lsls	r2, r3, #28
 80023c0:	d506      	bpl.n	80023d0 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80023c2:	6801      	ldr	r1, [r0, #0]
 80023c4:	4c1d      	ldr	r4, [pc, #116]	; (800243c <UART_AdvFeatureConfig+0xb8>)
 80023c6:	684a      	ldr	r2, [r1, #4]
 80023c8:	4022      	ands	r2, r4
 80023ca:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80023cc:	4322      	orrs	r2, r4
 80023ce:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80023d0:	06da      	lsls	r2, r3, #27
 80023d2:	d506      	bpl.n	80023e2 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80023d4:	6801      	ldr	r1, [r0, #0]
 80023d6:	4c1a      	ldr	r4, [pc, #104]	; (8002440 <UART_AdvFeatureConfig+0xbc>)
 80023d8:	688a      	ldr	r2, [r1, #8]
 80023da:	4022      	ands	r2, r4
 80023dc:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80023de:	4322      	orrs	r2, r4
 80023e0:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80023e2:	069a      	lsls	r2, r3, #26
 80023e4:	d506      	bpl.n	80023f4 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80023e6:	6801      	ldr	r1, [r0, #0]
 80023e8:	4c16      	ldr	r4, [pc, #88]	; (8002444 <UART_AdvFeatureConfig+0xc0>)
 80023ea:	688a      	ldr	r2, [r1, #8]
 80023ec:	4022      	ands	r2, r4
 80023ee:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80023f0:	4322      	orrs	r2, r4
 80023f2:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80023f4:	065a      	lsls	r2, r3, #25
 80023f6:	d510      	bpl.n	800241a <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80023f8:	6801      	ldr	r1, [r0, #0]
 80023fa:	4d13      	ldr	r5, [pc, #76]	; (8002448 <UART_AdvFeatureConfig+0xc4>)
 80023fc:	684a      	ldr	r2, [r1, #4]
 80023fe:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002400:	402a      	ands	r2, r5
 8002402:	4322      	orrs	r2, r4
 8002404:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002406:	2280      	movs	r2, #128	; 0x80
 8002408:	0352      	lsls	r2, r2, #13
 800240a:	4294      	cmp	r4, r2
 800240c:	d105      	bne.n	800241a <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800240e:	684a      	ldr	r2, [r1, #4]
 8002410:	4c0e      	ldr	r4, [pc, #56]	; (800244c <UART_AdvFeatureConfig+0xc8>)
 8002412:	4022      	ands	r2, r4
 8002414:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002416:	4322      	orrs	r2, r4
 8002418:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800241a:	061b      	lsls	r3, r3, #24
 800241c:	d506      	bpl.n	800242c <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800241e:	6802      	ldr	r2, [r0, #0]
 8002420:	490b      	ldr	r1, [pc, #44]	; (8002450 <UART_AdvFeatureConfig+0xcc>)
 8002422:	6853      	ldr	r3, [r2, #4]
 8002424:	400b      	ands	r3, r1
 8002426:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002428:	430b      	orrs	r3, r1
 800242a:	6053      	str	r3, [r2, #4]
}
 800242c:	bd30      	pop	{r4, r5, pc}
 800242e:	46c0      	nop			; (mov r8, r8)
 8002430:	fffdffff 	.word	0xfffdffff
 8002434:	fffeffff 	.word	0xfffeffff
 8002438:	fffbffff 	.word	0xfffbffff
 800243c:	ffff7fff 	.word	0xffff7fff
 8002440:	ffffefff 	.word	0xffffefff
 8002444:	ffffdfff 	.word	0xffffdfff
 8002448:	ffefffff 	.word	0xffefffff
 800244c:	ff9fffff 	.word	0xff9fffff
 8002450:	fff7ffff 	.word	0xfff7ffff

08002454 <UART_WaitOnFlagUntilTimeout>:
{
 8002454:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002456:	0004      	movs	r4, r0
 8002458:	000d      	movs	r5, r1
 800245a:	0017      	movs	r7, r2
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800245c:	2608      	movs	r6, #8
{
 800245e:	9300      	str	r3, [sp, #0]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002460:	6822      	ldr	r2, [r4, #0]
 8002462:	69d3      	ldr	r3, [r2, #28]
 8002464:	402b      	ands	r3, r5
 8002466:	1b5b      	subs	r3, r3, r5
 8002468:	4259      	negs	r1, r3
 800246a:	414b      	adcs	r3, r1
 800246c:	42bb      	cmp	r3, r7
 800246e:	d001      	beq.n	8002474 <UART_WaitOnFlagUntilTimeout+0x20>
  return HAL_OK;
 8002470:	2000      	movs	r0, #0
 8002472:	e021      	b.n	80024b8 <UART_WaitOnFlagUntilTimeout+0x64>
    if (Timeout != HAL_MAX_DELAY)
 8002474:	9b08      	ldr	r3, [sp, #32]
 8002476:	3301      	adds	r3, #1
 8002478:	d0f3      	beq.n	8002462 <UART_WaitOnFlagUntilTimeout+0xe>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800247a:	f7fe fb05 	bl	8000a88 <HAL_GetTick>
 800247e:	9b00      	ldr	r3, [sp, #0]
 8002480:	1ac0      	subs	r0, r0, r3
 8002482:	9b08      	ldr	r3, [sp, #32]
 8002484:	4298      	cmp	r0, r3
 8002486:	d828      	bhi.n	80024da <UART_WaitOnFlagUntilTimeout+0x86>
 8002488:	2b00      	cmp	r3, #0
 800248a:	d026      	beq.n	80024da <UART_WaitOnFlagUntilTimeout+0x86>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800248c:	2104      	movs	r1, #4
 800248e:	6823      	ldr	r3, [r4, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	420a      	tst	r2, r1
 8002494:	d0e4      	beq.n	8002460 <UART_WaitOnFlagUntilTimeout+0xc>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002496:	69da      	ldr	r2, [r3, #28]
 8002498:	0011      	movs	r1, r2
 800249a:	4031      	ands	r1, r6
 800249c:	9101      	str	r1, [sp, #4]
 800249e:	4232      	tst	r2, r6
 80024a0:	d00b      	beq.n	80024ba <UART_WaitOnFlagUntilTimeout+0x66>
           UART_EndRxTransfer(huart);
 80024a2:	0020      	movs	r0, r4
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80024a4:	621e      	str	r6, [r3, #32]
           UART_EndRxTransfer(huart);
 80024a6:	f7ff fb49 	bl	8001b3c <UART_EndRxTransfer>
           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80024aa:	0023      	movs	r3, r4
 80024ac:	3308      	adds	r3, #8
 80024ae:	67de      	str	r6, [r3, #124]	; 0x7c
           __HAL_UNLOCK(huart);
 80024b0:	2300      	movs	r3, #0
           return HAL_ERROR;
 80024b2:	2001      	movs	r0, #1
           __HAL_UNLOCK(huart);
 80024b4:	3478      	adds	r4, #120	; 0x78
 80024b6:	7023      	strb	r3, [r4, #0]
}
 80024b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80024ba:	2280      	movs	r2, #128	; 0x80
 80024bc:	69d9      	ldr	r1, [r3, #28]
 80024be:	0112      	lsls	r2, r2, #4
 80024c0:	4211      	tst	r1, r2
 80024c2:	d0cd      	beq.n	8002460 <UART_WaitOnFlagUntilTimeout+0xc>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80024c4:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 80024c6:	0020      	movs	r0, r4
 80024c8:	f7ff fb38 	bl	8001b3c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80024cc:	0023      	movs	r3, r4
 80024ce:	2220      	movs	r2, #32
 80024d0:	3308      	adds	r3, #8
 80024d2:	67da      	str	r2, [r3, #124]	; 0x7c
          __HAL_UNLOCK(huart);
 80024d4:	9b01      	ldr	r3, [sp, #4]
 80024d6:	3478      	adds	r4, #120	; 0x78
 80024d8:	7023      	strb	r3, [r4, #0]
        return HAL_TIMEOUT;
 80024da:	2003      	movs	r0, #3
 80024dc:	e7ec      	b.n	80024b8 <UART_WaitOnFlagUntilTimeout+0x64>
	...

080024e0 <HAL_UART_Receive>:
{
 80024e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80024e2:	0017      	movs	r7, r2
 80024e4:	b087      	sub	sp, #28
  if (huart->RxState == HAL_UART_STATE_READY)
 80024e6:	1d02      	adds	r2, r0, #4
{
 80024e8:	9305      	str	r3, [sp, #20]
  if (huart->RxState == HAL_UART_STATE_READY)
 80024ea:	6fd3      	ldr	r3, [r2, #124]	; 0x7c
{
 80024ec:	0004      	movs	r4, r0
 80024ee:	000e      	movs	r6, r1
    return HAL_BUSY;
 80024f0:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 80024f2:	2b20      	cmp	r3, #32
 80024f4:	d160      	bne.n	80025b8 <HAL_UART_Receive+0xd8>
      return  HAL_ERROR;
 80024f6:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 80024f8:	2900      	cmp	r1, #0
 80024fa:	d05d      	beq.n	80025b8 <HAL_UART_Receive+0xd8>
 80024fc:	2f00      	cmp	r7, #0
 80024fe:	d05b      	beq.n	80025b8 <HAL_UART_Receive+0xd8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002500:	2380      	movs	r3, #128	; 0x80
 8002502:	68a1      	ldr	r1, [r4, #8]
 8002504:	015b      	lsls	r3, r3, #5
 8002506:	4299      	cmp	r1, r3
 8002508:	d104      	bne.n	8002514 <HAL_UART_Receive+0x34>
 800250a:	6923      	ldr	r3, [r4, #16]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d101      	bne.n	8002514 <HAL_UART_Receive+0x34>
      if ((((uint32_t)pData) & 1U) != 0U)
 8002510:	4206      	tst	r6, r0
 8002512:	d151      	bne.n	80025b8 <HAL_UART_Receive+0xd8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002514:	0023      	movs	r3, r4
 8002516:	2500      	movs	r5, #0
 8002518:	3308      	adds	r3, #8
 800251a:	67dd      	str	r5, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800251c:	2322      	movs	r3, #34	; 0x22
 800251e:	67d3      	str	r3, [r2, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002520:	6625      	str	r5, [r4, #96]	; 0x60
    tickstart = HAL_GetTick();
 8002522:	f7fe fab1 	bl	8000a88 <HAL_GetTick>
    huart->RxXferSize  = Size;
 8002526:	0023      	movs	r3, r4
    UART_MASK_COMPUTATION(huart);
 8002528:	2280      	movs	r2, #128	; 0x80
    huart->RxXferSize  = Size;
 800252a:	3358      	adds	r3, #88	; 0x58
 800252c:	801f      	strh	r7, [r3, #0]
    huart->RxXferCount = Size;
 800252e:	3302      	adds	r3, #2
 8002530:	9303      	str	r3, [sp, #12]
 8002532:	801f      	strh	r7, [r3, #0]
    UART_MASK_COMPUTATION(huart);
 8002534:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8002536:	9004      	str	r0, [sp, #16]
    UART_MASK_COMPUTATION(huart);
 8002538:	0152      	lsls	r2, r2, #5
 800253a:	4293      	cmp	r3, r2
 800253c:	d11c      	bne.n	8002578 <HAL_UART_Receive+0x98>
 800253e:	6925      	ldr	r5, [r4, #16]
 8002540:	1e69      	subs	r1, r5, #1
 8002542:	418d      	sbcs	r5, r1
 8002544:	21ff      	movs	r1, #255	; 0xff
 8002546:	426d      	negs	r5, r5
 8002548:	438d      	bics	r5, r1
 800254a:	4925      	ldr	r1, [pc, #148]	; (80025e0 <HAL_UART_Receive+0x100>)
 800254c:	186d      	adds	r5, r5, r1
 800254e:	0021      	movs	r1, r4
 8002550:	315c      	adds	r1, #92	; 0x5c
      pdata16bits = NULL;
 8002552:	2700      	movs	r7, #0
    UART_MASK_COMPUTATION(huart);
 8002554:	800d      	strh	r5, [r1, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002556:	4293      	cmp	r3, r2
 8002558:	d104      	bne.n	8002564 <HAL_UART_Receive+0x84>
 800255a:	6923      	ldr	r3, [r4, #16]
 800255c:	42bb      	cmp	r3, r7
 800255e:	d101      	bne.n	8002564 <HAL_UART_Receive+0x84>
 8002560:	0037      	movs	r7, r6
      pdata8bits  = NULL;
 8002562:	001e      	movs	r6, r3
    while (huart->RxXferCount > 0U)
 8002564:	0023      	movs	r3, r4
 8002566:	335a      	adds	r3, #90	; 0x5a
 8002568:	881b      	ldrh	r3, [r3, #0]
 800256a:	b298      	uxth	r0, r3
 800256c:	2b00      	cmp	r3, #0
 800256e:	d115      	bne.n	800259c <HAL_UART_Receive+0xbc>
    huart->RxState = HAL_UART_STATE_READY;
 8002570:	3404      	adds	r4, #4
 8002572:	3320      	adds	r3, #32
 8002574:	67e3      	str	r3, [r4, #124]	; 0x7c
    return HAL_OK;
 8002576:	e01f      	b.n	80025b8 <HAL_UART_Receive+0xd8>
    UART_MASK_COMPUTATION(huart);
 8002578:	2b00      	cmp	r3, #0
 800257a:	d105      	bne.n	8002588 <HAL_UART_Receive+0xa8>
 800257c:	6921      	ldr	r1, [r4, #16]
 800257e:	257f      	movs	r5, #127	; 0x7f
 8002580:	2900      	cmp	r1, #0
 8002582:	d1e4      	bne.n	800254e <HAL_UART_Receive+0x6e>
 8002584:	3580      	adds	r5, #128	; 0x80
 8002586:	e7e2      	b.n	800254e <HAL_UART_Receive+0x6e>
 8002588:	2180      	movs	r1, #128	; 0x80
 800258a:	0549      	lsls	r1, r1, #21
 800258c:	428b      	cmp	r3, r1
 800258e:	d1de      	bne.n	800254e <HAL_UART_Receive+0x6e>
 8002590:	6921      	ldr	r1, [r4, #16]
 8002592:	257f      	movs	r5, #127	; 0x7f
 8002594:	2900      	cmp	r1, #0
 8002596:	d0da      	beq.n	800254e <HAL_UART_Receive+0x6e>
 8002598:	3d40      	subs	r5, #64	; 0x40
 800259a:	e7d8      	b.n	800254e <HAL_UART_Receive+0x6e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800259c:	9b05      	ldr	r3, [sp, #20]
 800259e:	2200      	movs	r2, #0
 80025a0:	9300      	str	r3, [sp, #0]
 80025a2:	2120      	movs	r1, #32
 80025a4:	0020      	movs	r0, r4
 80025a6:	9b04      	ldr	r3, [sp, #16]
 80025a8:	f7ff ff54 	bl	8002454 <UART_WaitOnFlagUntilTimeout>
 80025ac:	2800      	cmp	r0, #0
 80025ae:	d005      	beq.n	80025bc <HAL_UART_Receive+0xdc>
        huart->RxState = HAL_UART_STATE_READY;
 80025b0:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 80025b2:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 80025b4:	3404      	adds	r4, #4
 80025b6:	67e3      	str	r3, [r4, #124]	; 0x7c
}
 80025b8:	b007      	add	sp, #28
 80025ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80025bc:	6823      	ldr	r3, [r4, #0]
 80025be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025c0:	402b      	ands	r3, r5
      if (pdata8bits == NULL)
 80025c2:	2e00      	cmp	r6, #0
 80025c4:	d108      	bne.n	80025d8 <HAL_UART_Receive+0xf8>
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80025c6:	803b      	strh	r3, [r7, #0]
        pdata16bits++;
 80025c8:	3702      	adds	r7, #2
      huart->RxXferCount--;
 80025ca:	9b03      	ldr	r3, [sp, #12]
 80025cc:	9a03      	ldr	r2, [sp, #12]
 80025ce:	881b      	ldrh	r3, [r3, #0]
 80025d0:	3b01      	subs	r3, #1
 80025d2:	b29b      	uxth	r3, r3
 80025d4:	8013      	strh	r3, [r2, #0]
 80025d6:	e7c5      	b.n	8002564 <HAL_UART_Receive+0x84>
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80025d8:	7033      	strb	r3, [r6, #0]
        pdata8bits++;
 80025da:	3601      	adds	r6, #1
 80025dc:	e7f5      	b.n	80025ca <HAL_UART_Receive+0xea>
 80025de:	46c0      	nop			; (mov r8, r8)
 80025e0:	000001ff 	.word	0x000001ff

080025e4 <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025e4:	0003      	movs	r3, r0
{
 80025e6:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025e8:	2500      	movs	r5, #0
{
 80025ea:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025ec:	3308      	adds	r3, #8
 80025ee:	67dd      	str	r5, [r3, #124]	; 0x7c
  tickstart = HAL_GetTick();
 80025f0:	f7fe fa4a 	bl	8000a88 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80025f4:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 80025f6:	0006      	movs	r6, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	071b      	lsls	r3, r3, #28
 80025fc:	d51d      	bpl.n	800263a <UART_CheckIdleState+0x56>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80025fe:	2180      	movs	r1, #128	; 0x80
 8002600:	4b26      	ldr	r3, [pc, #152]	; (800269c <UART_CheckIdleState+0xb8>)
 8002602:	002a      	movs	r2, r5
 8002604:	9300      	str	r3, [sp, #0]
 8002606:	0389      	lsls	r1, r1, #14
 8002608:	0003      	movs	r3, r0
 800260a:	0020      	movs	r0, r4
 800260c:	f7ff ff22 	bl	8002454 <UART_WaitOnFlagUntilTimeout>
 8002610:	42a8      	cmp	r0, r5
 8002612:	d012      	beq.n	800263a <UART_CheckIdleState+0x56>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002614:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002618:	2301      	movs	r3, #1
 800261a:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800261e:	2080      	movs	r0, #128	; 0x80
 8002620:	6822      	ldr	r2, [r4, #0]
 8002622:	6813      	ldr	r3, [r2, #0]
 8002624:	4383      	bics	r3, r0
 8002626:	6013      	str	r3, [r2, #0]
 8002628:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 800262c:	2320      	movs	r3, #32
 800262e:	67e3      	str	r3, [r4, #124]	; 0x7c
      return HAL_TIMEOUT;
 8002630:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 8002632:	2300      	movs	r3, #0
 8002634:	3478      	adds	r4, #120	; 0x78
 8002636:	7023      	strb	r3, [r4, #0]
}
 8002638:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800263a:	0025      	movs	r5, r4
 800263c:	cd08      	ldmia	r5!, {r3}
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	075b      	lsls	r3, r3, #29
 8002642:	d523      	bpl.n	800268c <UART_CheckIdleState+0xa8>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002644:	2180      	movs	r1, #128	; 0x80
 8002646:	4b15      	ldr	r3, [pc, #84]	; (800269c <UART_CheckIdleState+0xb8>)
 8002648:	2200      	movs	r2, #0
 800264a:	9300      	str	r3, [sp, #0]
 800264c:	0020      	movs	r0, r4
 800264e:	0033      	movs	r3, r6
 8002650:	03c9      	lsls	r1, r1, #15
 8002652:	f7ff feff 	bl	8002454 <UART_WaitOnFlagUntilTimeout>
 8002656:	2800      	cmp	r0, #0
 8002658:	d018      	beq.n	800268c <UART_CheckIdleState+0xa8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800265a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800265e:	2201      	movs	r2, #1
 8002660:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002664:	6821      	ldr	r1, [r4, #0]
 8002666:	4e0e      	ldr	r6, [pc, #56]	; (80026a0 <UART_CheckIdleState+0xbc>)
 8002668:	680b      	ldr	r3, [r1, #0]
 800266a:	4033      	ands	r3, r6
 800266c:	600b      	str	r3, [r1, #0]
 800266e:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002672:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002676:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800267a:	6821      	ldr	r1, [r4, #0]
 800267c:	688b      	ldr	r3, [r1, #8]
 800267e:	4393      	bics	r3, r2
 8002680:	608b      	str	r3, [r1, #8]
 8002682:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8002686:	2320      	movs	r3, #32
 8002688:	67eb      	str	r3, [r5, #124]	; 0x7c
 800268a:	e7d1      	b.n	8002630 <UART_CheckIdleState+0x4c>
  huart->gState = HAL_UART_STATE_READY;
 800268c:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800268e:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8002690:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002692:	67eb      	str	r3, [r5, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002694:	6620      	str	r0, [r4, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002696:	6660      	str	r0, [r4, #100]	; 0x64
  return HAL_OK;
 8002698:	e7cb      	b.n	8002632 <UART_CheckIdleState+0x4e>
 800269a:	46c0      	nop			; (mov r8, r8)
 800269c:	01ffffff 	.word	0x01ffffff
 80026a0:	fffffedf 	.word	0xfffffedf

080026a4 <HAL_UART_Init>:
{
 80026a4:	b510      	push	{r4, lr}
 80026a6:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 80026a8:	d101      	bne.n	80026ae <HAL_UART_Init+0xa>
    return HAL_ERROR;
 80026aa:	2001      	movs	r0, #1
}
 80026ac:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 80026ae:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d104      	bne.n	80026be <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 80026b4:	0002      	movs	r2, r0
 80026b6:	3278      	adds	r2, #120	; 0x78
 80026b8:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 80026ba:	f7fe f8e9 	bl	8000890 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80026be:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80026c0:	2101      	movs	r1, #1
 80026c2:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80026c4:	67e3      	str	r3, [r4, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 80026c6:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80026c8:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 80026ca:	438b      	bics	r3, r1
 80026cc:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80026ce:	f7ff fd63 	bl	8002198 <UART_SetConfig>
 80026d2:	2801      	cmp	r0, #1
 80026d4:	d0e9      	beq.n	80026aa <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80026d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d002      	beq.n	80026e2 <HAL_UART_Init+0x3e>
    UART_AdvFeatureConfig(huart);
 80026dc:	0020      	movs	r0, r4
 80026de:	f7ff fe51 	bl	8002384 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026e2:	6823      	ldr	r3, [r4, #0]
 80026e4:	4907      	ldr	r1, [pc, #28]	; (8002704 <HAL_UART_Init+0x60>)
 80026e6:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 80026e8:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026ea:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026ec:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026f0:	689a      	ldr	r2, [r3, #8]
 80026f2:	438a      	bics	r2, r1
 80026f4:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80026f6:	2201      	movs	r2, #1
 80026f8:	6819      	ldr	r1, [r3, #0]
 80026fa:	430a      	orrs	r2, r1
 80026fc:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80026fe:	f7ff ff71 	bl	80025e4 <UART_CheckIdleState>
 8002702:	e7d3      	b.n	80026ac <HAL_UART_Init+0x8>
 8002704:	ffffb7ff 	.word	0xffffb7ff

08002708 <UART_Start_Receive_IT>:
  huart->RxXferSize  = Size;
 8002708:	0003      	movs	r3, r0
 800270a:	3358      	adds	r3, #88	; 0x58
{
 800270c:	b510      	push	{r4, lr}
  huart->pRxBuffPtr  = pData;
 800270e:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxXferSize  = Size;
 8002710:	801a      	strh	r2, [r3, #0]
  huart->RxXferCount = Size;
 8002712:	805a      	strh	r2, [r3, #2]
  UART_MASK_COMPUTATION(huart);
 8002714:	2180      	movs	r1, #128	; 0x80
  huart->RxISR       = NULL;
 8002716:	2300      	movs	r3, #0
  UART_MASK_COMPUTATION(huart);
 8002718:	6882      	ldr	r2, [r0, #8]
  huart->RxISR       = NULL;
 800271a:	6683      	str	r3, [r0, #104]	; 0x68
  UART_MASK_COMPUTATION(huart);
 800271c:	0149      	lsls	r1, r1, #5
 800271e:	428a      	cmp	r2, r1
 8002720:	d138      	bne.n	8002794 <UART_Start_Receive_IT+0x8c>
 8002722:	6903      	ldr	r3, [r0, #16]
 8002724:	1e5a      	subs	r2, r3, #1
 8002726:	4193      	sbcs	r3, r2
 8002728:	22ff      	movs	r2, #255	; 0xff
 800272a:	425b      	negs	r3, r3
 800272c:	4393      	bics	r3, r2
 800272e:	4a26      	ldr	r2, [pc, #152]	; (80027c8 <UART_Start_Receive_IT+0xc0>)
 8002730:	189b      	adds	r3, r3, r2
 8002732:	0002      	movs	r2, r0
 8002734:	325c      	adds	r2, #92	; 0x5c
 8002736:	8013      	strh	r3, [r2, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002738:	0003      	movs	r3, r0
 800273a:	2200      	movs	r2, #0
 800273c:	3308      	adds	r3, #8
 800273e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002740:	1d03      	adds	r3, r0, #4
 8002742:	3222      	adds	r2, #34	; 0x22
 8002744:	67da      	str	r2, [r3, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002746:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800274a:	2301      	movs	r3, #1
 800274c:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002750:	6802      	ldr	r2, [r0, #0]
 8002752:	6894      	ldr	r4, [r2, #8]
 8002754:	4323      	orrs	r3, r4
 8002756:	6093      	str	r3, [r2, #8]
 8002758:	f381 8810 	msr	PRIMASK, r1
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800275c:	2180      	movs	r1, #128	; 0x80
 800275e:	6884      	ldr	r4, [r0, #8]
 8002760:	6902      	ldr	r2, [r0, #16]
    huart->RxISR = UART_RxISR_8BIT;
 8002762:	4b1a      	ldr	r3, [pc, #104]	; (80027cc <UART_Start_Receive_IT+0xc4>)
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002764:	0149      	lsls	r1, r1, #5
 8002766:	428c      	cmp	r4, r1
 8002768:	d102      	bne.n	8002770 <UART_Start_Receive_IT+0x68>
 800276a:	2a00      	cmp	r2, #0
 800276c:	d100      	bne.n	8002770 <UART_Start_Receive_IT+0x68>
    huart->RxISR = UART_RxISR_16BIT;
 800276e:	4b18      	ldr	r3, [pc, #96]	; (80027d0 <UART_Start_Receive_IT+0xc8>)
 8002770:	6683      	str	r3, [r0, #104]	; 0x68
  if (huart->Init.Parity != UART_PARITY_NONE)
 8002772:	2301      	movs	r3, #1
 8002774:	2a00      	cmp	r2, #0
 8002776:	d01f      	beq.n	80027b8 <UART_Start_Receive_IT+0xb0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002778:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800277c:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002780:	6802      	ldr	r2, [r0, #0]
 8002782:	3320      	adds	r3, #32
 8002784:	6810      	ldr	r0, [r2, #0]
 8002786:	33ff      	adds	r3, #255	; 0xff
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8002788:	4303      	orrs	r3, r0
 800278a:	6013      	str	r3, [r2, #0]
 800278c:	f381 8810 	msr	PRIMASK, r1
}
 8002790:	2000      	movs	r0, #0
 8002792:	bd10      	pop	{r4, pc}
  UART_MASK_COMPUTATION(huart);
 8002794:	2a00      	cmp	r2, #0
 8002796:	d105      	bne.n	80027a4 <UART_Start_Receive_IT+0x9c>
 8002798:	6902      	ldr	r2, [r0, #16]
 800279a:	237f      	movs	r3, #127	; 0x7f
 800279c:	2a00      	cmp	r2, #0
 800279e:	d1c8      	bne.n	8002732 <UART_Start_Receive_IT+0x2a>
 80027a0:	3380      	adds	r3, #128	; 0x80
 80027a2:	e7c6      	b.n	8002732 <UART_Start_Receive_IT+0x2a>
 80027a4:	2180      	movs	r1, #128	; 0x80
 80027a6:	0549      	lsls	r1, r1, #21
 80027a8:	428a      	cmp	r2, r1
 80027aa:	d1c2      	bne.n	8002732 <UART_Start_Receive_IT+0x2a>
 80027ac:	6902      	ldr	r2, [r0, #16]
 80027ae:	237f      	movs	r3, #127	; 0x7f
 80027b0:	2a00      	cmp	r2, #0
 80027b2:	d0be      	beq.n	8002732 <UART_Start_Receive_IT+0x2a>
 80027b4:	3b40      	subs	r3, #64	; 0x40
 80027b6:	e7bc      	b.n	8002732 <UART_Start_Receive_IT+0x2a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80027b8:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027bc:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 80027c0:	6802      	ldr	r2, [r0, #0]
 80027c2:	2320      	movs	r3, #32
 80027c4:	6810      	ldr	r0, [r2, #0]
 80027c6:	e7df      	b.n	8002788 <UART_Start_Receive_IT+0x80>
 80027c8:	000001ff 	.word	0x000001ff
 80027cc:	08001fdd 	.word	0x08001fdd
 80027d0:	080020bd 	.word	0x080020bd

080027d4 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80027d4:	4770      	bx	lr

080027d6 <HAL_UARTEx_ReceiveToIdle_IT>:
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80027d6:	1d03      	adds	r3, r0, #4
 80027d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
{
 80027da:	b570      	push	{r4, r5, r6, lr}
 80027dc:	0004      	movs	r4, r0

    return status;
  }
  else
  {
    return HAL_BUSY;
 80027de:	2002      	movs	r0, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 80027e0:	2b20      	cmp	r3, #32
 80027e2:	d102      	bne.n	80027ea <HAL_UARTEx_ReceiveToIdle_IT+0x14>
    if ((pData == NULL) || (Size == 0U))
 80027e4:	2900      	cmp	r1, #0
 80027e6:	d101      	bne.n	80027ec <HAL_UARTEx_ReceiveToIdle_IT+0x16>
      return HAL_ERROR;
 80027e8:	2001      	movs	r0, #1
  }
}
 80027ea:	bd70      	pop	{r4, r5, r6, pc}
    if ((pData == NULL) || (Size == 0U))
 80027ec:	2a00      	cmp	r2, #0
 80027ee:	d0fb      	beq.n	80027e8 <HAL_UARTEx_ReceiveToIdle_IT+0x12>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027f0:	2080      	movs	r0, #128	; 0x80
 80027f2:	68a5      	ldr	r5, [r4, #8]
 80027f4:	2301      	movs	r3, #1
 80027f6:	0140      	lsls	r0, r0, #5
 80027f8:	4285      	cmp	r5, r0
 80027fa:	d104      	bne.n	8002806 <HAL_UARTEx_ReceiveToIdle_IT+0x30>
 80027fc:	6920      	ldr	r0, [r4, #16]
 80027fe:	2800      	cmp	r0, #0
 8002800:	d101      	bne.n	8002806 <HAL_UARTEx_ReceiveToIdle_IT+0x30>
      if ((((uint32_t)pData) & 1U) != 0U)
 8002802:	4219      	tst	r1, r3
 8002804:	d1f0      	bne.n	80027e8 <HAL_UARTEx_ReceiveToIdle_IT+0x12>
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8002806:	6623      	str	r3, [r4, #96]	; 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002808:	2300      	movs	r3, #0
    status =  UART_Start_Receive_IT(huart, pData, Size);
 800280a:	0020      	movs	r0, r4
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800280c:	6663      	str	r3, [r4, #100]	; 0x64
    status =  UART_Start_Receive_IT(huart, pData, Size);
 800280e:	f7ff ff7b 	bl	8002708 <UART_Start_Receive_IT>
    if (status == HAL_OK)
 8002812:	2800      	cmp	r0, #0
 8002814:	d1e9      	bne.n	80027ea <HAL_UARTEx_ReceiveToIdle_IT+0x14>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002816:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8002818:	2a01      	cmp	r2, #1
 800281a:	d1e5      	bne.n	80027e8 <HAL_UARTEx_ReceiveToIdle_IT+0x12>
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800281c:	2310      	movs	r3, #16
 800281e:	6821      	ldr	r1, [r4, #0]
 8002820:	620b      	str	r3, [r1, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002822:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002826:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800282a:	6822      	ldr	r2, [r4, #0]
 800282c:	6814      	ldr	r4, [r2, #0]
 800282e:	4323      	orrs	r3, r4
 8002830:	6013      	str	r3, [r2, #0]
 8002832:	f381 8810 	msr	PRIMASK, r1
}
 8002836:	e7d8      	b.n	80027ea <HAL_UARTEx_ReceiveToIdle_IT+0x14>

08002838 <memset>:
 8002838:	0003      	movs	r3, r0
 800283a:	1882      	adds	r2, r0, r2
 800283c:	4293      	cmp	r3, r2
 800283e:	d100      	bne.n	8002842 <memset+0xa>
 8002840:	4770      	bx	lr
 8002842:	7019      	strb	r1, [r3, #0]
 8002844:	3301      	adds	r3, #1
 8002846:	e7f9      	b.n	800283c <memset+0x4>

08002848 <__libc_init_array>:
 8002848:	b570      	push	{r4, r5, r6, lr}
 800284a:	2600      	movs	r6, #0
 800284c:	4c0c      	ldr	r4, [pc, #48]	; (8002880 <__libc_init_array+0x38>)
 800284e:	4d0d      	ldr	r5, [pc, #52]	; (8002884 <__libc_init_array+0x3c>)
 8002850:	1b64      	subs	r4, r4, r5
 8002852:	10a4      	asrs	r4, r4, #2
 8002854:	42a6      	cmp	r6, r4
 8002856:	d109      	bne.n	800286c <__libc_init_array+0x24>
 8002858:	2600      	movs	r6, #0
 800285a:	f000 f819 	bl	8002890 <_init>
 800285e:	4c0a      	ldr	r4, [pc, #40]	; (8002888 <__libc_init_array+0x40>)
 8002860:	4d0a      	ldr	r5, [pc, #40]	; (800288c <__libc_init_array+0x44>)
 8002862:	1b64      	subs	r4, r4, r5
 8002864:	10a4      	asrs	r4, r4, #2
 8002866:	42a6      	cmp	r6, r4
 8002868:	d105      	bne.n	8002876 <__libc_init_array+0x2e>
 800286a:	bd70      	pop	{r4, r5, r6, pc}
 800286c:	00b3      	lsls	r3, r6, #2
 800286e:	58eb      	ldr	r3, [r5, r3]
 8002870:	4798      	blx	r3
 8002872:	3601      	adds	r6, #1
 8002874:	e7ee      	b.n	8002854 <__libc_init_array+0xc>
 8002876:	00b3      	lsls	r3, r6, #2
 8002878:	58eb      	ldr	r3, [r5, r3]
 800287a:	4798      	blx	r3
 800287c:	3601      	adds	r6, #1
 800287e:	e7f2      	b.n	8002866 <__libc_init_array+0x1e>
 8002880:	080028e0 	.word	0x080028e0
 8002884:	080028e0 	.word	0x080028e0
 8002888:	080028e4 	.word	0x080028e4
 800288c:	080028e0 	.word	0x080028e0

08002890 <_init>:
 8002890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002892:	46c0      	nop			; (mov r8, r8)
 8002894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002896:	bc08      	pop	{r3}
 8002898:	469e      	mov	lr, r3
 800289a:	4770      	bx	lr

0800289c <_fini>:
 800289c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800289e:	46c0      	nop			; (mov r8, r8)
 80028a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028a2:	bc08      	pop	{r3}
 80028a4:	469e      	mov	lr, r3
 80028a6:	4770      	bx	lr
