// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "max_pool_1.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic max_pool_1::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic max_pool_1::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> max_pool_1::ap_ST_fsm_state1 = "1";
const sc_lv<3> max_pool_1::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> max_pool_1::ap_ST_fsm_state6 = "100";
const bool max_pool_1::ap_const_boolean_1 = true;
const sc_lv<32> max_pool_1::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> max_pool_1::ap_const_lv32_1 = "1";
const bool max_pool_1::ap_const_boolean_0 = false;
const sc_lv<1> max_pool_1::ap_const_lv1_0 = "0";
const sc_lv<1> max_pool_1::ap_const_lv1_1 = "1";
const sc_lv<10> max_pool_1::ap_const_lv10_0 = "0000000000";
const sc_lv<3> max_pool_1::ap_const_lv3_0 = "000";
const sc_lv<8> max_pool_1::ap_const_lv8_0 = "00000000";
const sc_lv<4> max_pool_1::ap_const_lv4_0 = "0000";
const sc_lv<10> max_pool_1::ap_const_lv10_3F6 = "1111110110";
const sc_lv<10> max_pool_1::ap_const_lv10_1 = "1";
const sc_lv<3> max_pool_1::ap_const_lv3_1 = "1";
const sc_lv<8> max_pool_1::ap_const_lv8_A9 = "10101001";
const sc_lv<8> max_pool_1::ap_const_lv8_1 = "1";
const sc_lv<4> max_pool_1::ap_const_lv4_D = "1101";
const sc_lv<4> max_pool_1::ap_const_lv4_1 = "1";
const sc_lv<9> max_pool_1::ap_const_lv9_1A = "11010";
const sc_lv<5> max_pool_1::ap_const_lv5_1 = "1";
const sc_lv<14> max_pool_1::ap_const_lv14_0 = "00000000000000";
const sc_lv<13> max_pool_1::ap_const_lv13_0 = "0000000000000";
const sc_lv<8> max_pool_1::ap_const_lv8_D = "1101";
const sc_lv<32> max_pool_1::ap_const_lv32_2 = "10";

max_pool_1::max_pool_1(sc_module_name name) : sc_module(name), mVcdFile(0) {
    cnn_mac_muladd_5nfYi_U10 = new cnn_mac_muladd_5nfYi<1,1,5,4,4,8>("cnn_mac_muladd_5nfYi_U10");
    cnn_mac_muladd_5nfYi_U10->din0(grp_fu_533_p0);
    cnn_mac_muladd_5nfYi_U10->din1(grp_fu_533_p1);
    cnn_mac_muladd_5nfYi_U10->din2(grp_fu_533_p2);
    cnn_mac_muladd_5nfYi_U10->dout(grp_fu_533_p3);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln10_fu_206_p2);
    sensitive << ( indvar_flatten13_reg_143 );

    SC_METHOD(thread_add_ln13_fu_232_p2);
    sensitive << ( indvar_flatten_reg_165 );

    SC_METHOD(thread_add_ln1494_2_fu_361_p2);
    sensitive << ( zext_ln36_1_fu_256_p1 );
    sensitive << ( sub_ln1494_fu_355_p2 );

    SC_METHOD(thread_add_ln1494_3_fu_382_p2);
    sensitive << ( mul_ln1494_fu_311_p2 );
    sensitive << ( zext_ln1494_6_fu_378_p1 );

    SC_METHOD(thread_add_ln1494_4_fu_414_p2);
    sensitive << ( zext_ln36_1_fu_256_p1 );
    sensitive << ( sub_ln1494_1_fu_408_p2 );

    SC_METHOD(thread_add_ln1494_fu_329_p2);
    sensitive << ( zext_ln1494_3_fu_325_p1 );
    sensitive << ( mul_ln1494_fu_311_p2 );

    SC_METHOD(thread_add_ln203_3_fu_448_p2);
    sensitive << ( zext_ln36_fu_253_p1 );
    sensitive << ( sub_ln203_fu_442_p2 );

    SC_METHOD(thread_and_ln29_fu_270_p2);
    sensitive << ( icmp_ln16_fu_264_p2 );
    sensitive << ( xor_ln29_fu_259_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln10_fu_200_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_ap_phi_mux_c_0_phi_fu_192_p4);
    sensitive << ( c_0_reg_188 );
    sensitive << ( icmp_ln10_reg_543_pp0_iter1_reg );
    sensitive << ( c_reg_596 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_f_0_phi_fu_158_p4);
    sensitive << ( f_0_reg_154 );
    sensitive << ( icmp_ln10_reg_543 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( select_ln29_5_reg_559 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_r_0_phi_fu_180_p4);
    sensitive << ( r_0_reg_176 );
    sensitive << ( icmp_ln10_reg_543_pp0_iter1_reg );
    sensitive << ( select_ln36_1_reg_571 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_c_fu_454_p2);
    sensitive << ( select_ln36_fu_287_p3 );

    SC_METHOD(thread_conv_out_0_V_address0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( zext_ln1494_5_fu_367_p1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_conv_out_0_V_address1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln1494_8_fu_478_p1 );

    SC_METHOD(thread_conv_out_0_V_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_conv_out_0_V_ce1);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_conv_out_1_V_address0);
    sensitive << ( zext_ln1494_5_reg_576 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_conv_out_1_V_address1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln1494_8_fu_478_p1 );

    SC_METHOD(thread_conv_out_1_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_conv_out_1_V_ce1);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_f_fu_212_p2);
    sensitive << ( ap_phi_mux_f_0_phi_fu_158_p4 );

    SC_METHOD(thread_grp_fu_533_p0);
    sensitive << ( icmp_ln10_reg_543 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_grp_fu_533_p1);
    sensitive << ( icmp_ln10_reg_543 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_533_p10 );

    SC_METHOD(thread_grp_fu_533_p10);
    sensitive << ( select_ln36_1_fu_295_p3 );

    SC_METHOD(thread_grp_fu_533_p2);
    sensitive << ( icmp_ln10_reg_543 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( grp_fu_533_p20 );

    SC_METHOD(thread_grp_fu_533_p20);
    sensitive << ( select_ln36_fu_287_p3 );

    SC_METHOD(thread_icmp_ln10_fu_200_p2);
    sensitive << ( indvar_flatten13_reg_143 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln13_fu_218_p2);
    sensitive << ( indvar_flatten_reg_165 );
    sensitive << ( icmp_ln10_fu_200_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln1494_1_fu_486_p2);
    sensitive << ( conv_out_0_V_q1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln10_reg_543_pp0_iter2_reg );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( zext_ln29_fu_483_p1 );

    SC_METHOD(thread_icmp_ln1494_2_fu_500_p2);
    sensitive << ( conv_out_1_V_q0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln10_reg_543_pp0_iter2_reg );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( select_ln29_1_fu_492_p3 );

    SC_METHOD(thread_icmp_ln1494_3_fu_514_p2);
    sensitive << ( conv_out_1_V_q1 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln10_reg_543_pp0_iter2_reg );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( select_ln29_2_fu_506_p3 );

    SC_METHOD(thread_icmp_ln1494_fu_464_p2);
    sensitive << ( conv_out_0_V_q0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln10_reg_543_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_icmp_ln16_fu_264_p2);
    sensitive << ( icmp_ln10_reg_543 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_phi_mux_c_0_phi_fu_192_p4 );

    SC_METHOD(thread_max_pool_out_V_address0);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln203_6_fu_529_p1 );

    SC_METHOD(thread_max_pool_out_V_ce0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_max_pool_out_V_d0);
    sensitive << ( conv_out_1_V_q1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( select_ln29_2_fu_506_p3 );
    sensitive << ( icmp_ln1494_3_fu_514_p2 );

    SC_METHOD(thread_max_pool_out_V_we0);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln10_reg_543_pp0_iter2_reg );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_mul_ln1494_fu_311_p1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( mul_ln1494_fu_311_p10 );

    SC_METHOD(thread_mul_ln1494_fu_311_p10);
    sensitive << ( select_ln36_1_fu_295_p3 );

    SC_METHOD(thread_mul_ln1494_fu_311_p2);
    sensitive << ( mul_ln1494_fu_311_p1 );

    SC_METHOD(thread_or_ln27_fu_372_p2);
    sensitive << ( shl_ln_fu_317_p3 );

    SC_METHOD(thread_or_ln36_fu_282_p2);
    sensitive << ( icmp_ln13_reg_552 );
    sensitive << ( and_ln29_fu_270_p2 );

    SC_METHOD(thread_p_shl2_cast_fu_388_p3);
    sensitive << ( add_ln1494_3_fu_382_p2 );

    SC_METHOD(thread_p_shl4_cast_fu_335_p3);
    sensitive << ( add_ln1494_fu_329_p2 );

    SC_METHOD(thread_p_shl_cast_fu_424_p3);
    sensitive << ( grp_fu_533_p3 );

    SC_METHOD(thread_r_fu_276_p2);
    sensitive << ( select_ln29_4_fu_246_p3 );

    SC_METHOD(thread_select_ln13_fu_238_p3);
    sensitive << ( icmp_ln13_fu_218_p2 );
    sensitive << ( add_ln13_fu_232_p2 );

    SC_METHOD(thread_select_ln29_1_fu_492_p3);
    sensitive << ( conv_out_0_V_q1 );
    sensitive << ( zext_ln29_fu_483_p1 );
    sensitive << ( icmp_ln1494_1_fu_486_p2 );

    SC_METHOD(thread_select_ln29_2_fu_506_p3);
    sensitive << ( conv_out_1_V_q0 );
    sensitive << ( select_ln29_1_fu_492_p3 );
    sensitive << ( icmp_ln1494_2_fu_500_p2 );

    SC_METHOD(thread_select_ln29_4_fu_246_p3);
    sensitive << ( icmp_ln13_reg_552 );
    sensitive << ( ap_phi_mux_r_0_phi_fu_180_p4 );

    SC_METHOD(thread_select_ln29_5_fu_224_p3);
    sensitive << ( icmp_ln13_fu_218_p2 );
    sensitive << ( ap_phi_mux_f_0_phi_fu_158_p4 );
    sensitive << ( f_fu_212_p2 );

    SC_METHOD(thread_select_ln29_fu_470_p3);
    sensitive << ( icmp_ln1494_fu_464_p2 );
    sensitive << ( trunc_ln1494_fu_460_p1 );

    SC_METHOD(thread_select_ln36_1_fu_295_p3);
    sensitive << ( select_ln29_4_fu_246_p3 );
    sensitive << ( and_ln29_fu_270_p2 );
    sensitive << ( r_fu_276_p2 );

    SC_METHOD(thread_select_ln36_fu_287_p3);
    sensitive << ( ap_phi_mux_c_0_phi_fu_192_p4 );
    sensitive << ( or_ln36_fu_282_p2 );

    SC_METHOD(thread_shl_ln_fu_317_p3);
    sensitive << ( select_ln36_fu_287_p3 );

    SC_METHOD(thread_sub_ln1494_1_fu_408_p2);
    sensitive << ( p_shl2_cast_fu_388_p3 );
    sensitive << ( zext_ln1494_7_fu_404_p1 );

    SC_METHOD(thread_sub_ln1494_fu_355_p2);
    sensitive << ( p_shl4_cast_fu_335_p3 );
    sensitive << ( zext_ln1494_4_fu_351_p1 );

    SC_METHOD(thread_sub_ln203_fu_442_p2);
    sensitive << ( p_shl_cast_fu_424_p3 );
    sensitive << ( zext_ln203_5_fu_438_p1 );

    SC_METHOD(thread_tmp_1_fu_396_p3);
    sensitive << ( add_ln1494_3_fu_382_p2 );

    SC_METHOD(thread_tmp_2_fu_431_p3);
    sensitive << ( grp_fu_533_p3 );

    SC_METHOD(thread_tmp_fu_343_p3);
    sensitive << ( add_ln1494_fu_329_p2 );

    SC_METHOD(thread_trunc_ln1494_fu_460_p1);
    sensitive << ( conv_out_0_V_q0 );

    SC_METHOD(thread_xor_ln29_fu_259_p2);
    sensitive << ( icmp_ln13_reg_552 );

    SC_METHOD(thread_zext_ln1494_3_fu_325_p1);
    sensitive << ( shl_ln_fu_317_p3 );

    SC_METHOD(thread_zext_ln1494_4_fu_351_p1);
    sensitive << ( tmp_fu_343_p3 );

    SC_METHOD(thread_zext_ln1494_5_fu_367_p1);
    sensitive << ( add_ln1494_2_fu_361_p2 );

    SC_METHOD(thread_zext_ln1494_6_fu_378_p1);
    sensitive << ( or_ln27_fu_372_p2 );

    SC_METHOD(thread_zext_ln1494_7_fu_404_p1);
    sensitive << ( tmp_1_fu_396_p3 );

    SC_METHOD(thread_zext_ln1494_8_fu_478_p1);
    sensitive << ( add_ln1494_4_reg_586 );

    SC_METHOD(thread_zext_ln203_5_fu_438_p1);
    sensitive << ( tmp_2_fu_431_p3 );

    SC_METHOD(thread_zext_ln203_6_fu_529_p1);
    sensitive << ( add_ln203_3_reg_591_pp0_iter2_reg );

    SC_METHOD(thread_zext_ln29_fu_483_p1);
    sensitive << ( select_ln29_reg_606 );

    SC_METHOD(thread_zext_ln36_1_fu_256_p1);
    sensitive << ( select_ln29_5_reg_559 );

    SC_METHOD(thread_zext_ln36_fu_253_p1);
    sensitive << ( select_ln29_5_reg_559 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( icmp_ln10_fu_200_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "max_pool_1_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, conv_out_0_V_address0, "(port)conv_out_0_V_address0");
    sc_trace(mVcdFile, conv_out_0_V_ce0, "(port)conv_out_0_V_ce0");
    sc_trace(mVcdFile, conv_out_0_V_q0, "(port)conv_out_0_V_q0");
    sc_trace(mVcdFile, conv_out_0_V_address1, "(port)conv_out_0_V_address1");
    sc_trace(mVcdFile, conv_out_0_V_ce1, "(port)conv_out_0_V_ce1");
    sc_trace(mVcdFile, conv_out_0_V_q1, "(port)conv_out_0_V_q1");
    sc_trace(mVcdFile, conv_out_1_V_address0, "(port)conv_out_1_V_address0");
    sc_trace(mVcdFile, conv_out_1_V_ce0, "(port)conv_out_1_V_ce0");
    sc_trace(mVcdFile, conv_out_1_V_q0, "(port)conv_out_1_V_q0");
    sc_trace(mVcdFile, conv_out_1_V_address1, "(port)conv_out_1_V_address1");
    sc_trace(mVcdFile, conv_out_1_V_ce1, "(port)conv_out_1_V_ce1");
    sc_trace(mVcdFile, conv_out_1_V_q1, "(port)conv_out_1_V_q1");
    sc_trace(mVcdFile, max_pool_out_V_address0, "(port)max_pool_out_V_address0");
    sc_trace(mVcdFile, max_pool_out_V_ce0, "(port)max_pool_out_V_ce0");
    sc_trace(mVcdFile, max_pool_out_V_we0, "(port)max_pool_out_V_we0");
    sc_trace(mVcdFile, max_pool_out_V_d0, "(port)max_pool_out_V_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten13_reg_143, "indvar_flatten13_reg_143");
    sc_trace(mVcdFile, f_0_reg_154, "f_0_reg_154");
    sc_trace(mVcdFile, indvar_flatten_reg_165, "indvar_flatten_reg_165");
    sc_trace(mVcdFile, r_0_reg_176, "r_0_reg_176");
    sc_trace(mVcdFile, c_0_reg_188, "c_0_reg_188");
    sc_trace(mVcdFile, icmp_ln10_fu_200_p2, "icmp_ln10_fu_200_p2");
    sc_trace(mVcdFile, icmp_ln10_reg_543, "icmp_ln10_reg_543");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln10_reg_543_pp0_iter1_reg, "icmp_ln10_reg_543_pp0_iter1_reg");
    sc_trace(mVcdFile, icmp_ln10_reg_543_pp0_iter2_reg, "icmp_ln10_reg_543_pp0_iter2_reg");
    sc_trace(mVcdFile, add_ln10_fu_206_p2, "add_ln10_fu_206_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, icmp_ln13_fu_218_p2, "icmp_ln13_fu_218_p2");
    sc_trace(mVcdFile, icmp_ln13_reg_552, "icmp_ln13_reg_552");
    sc_trace(mVcdFile, select_ln29_5_fu_224_p3, "select_ln29_5_fu_224_p3");
    sc_trace(mVcdFile, select_ln29_5_reg_559, "select_ln29_5_reg_559");
    sc_trace(mVcdFile, select_ln13_fu_238_p3, "select_ln13_fu_238_p3");
    sc_trace(mVcdFile, select_ln36_1_fu_295_p3, "select_ln36_1_fu_295_p3");
    sc_trace(mVcdFile, select_ln36_1_reg_571, "select_ln36_1_reg_571");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, zext_ln1494_5_fu_367_p1, "zext_ln1494_5_fu_367_p1");
    sc_trace(mVcdFile, zext_ln1494_5_reg_576, "zext_ln1494_5_reg_576");
    sc_trace(mVcdFile, add_ln1494_4_fu_414_p2, "add_ln1494_4_fu_414_p2");
    sc_trace(mVcdFile, add_ln1494_4_reg_586, "add_ln1494_4_reg_586");
    sc_trace(mVcdFile, add_ln203_3_fu_448_p2, "add_ln203_3_fu_448_p2");
    sc_trace(mVcdFile, add_ln203_3_reg_591, "add_ln203_3_reg_591");
    sc_trace(mVcdFile, add_ln203_3_reg_591_pp0_iter2_reg, "add_ln203_3_reg_591_pp0_iter2_reg");
    sc_trace(mVcdFile, c_fu_454_p2, "c_fu_454_p2");
    sc_trace(mVcdFile, c_reg_596, "c_reg_596");
    sc_trace(mVcdFile, select_ln29_fu_470_p3, "select_ln29_fu_470_p3");
    sc_trace(mVcdFile, select_ln29_reg_606, "select_ln29_reg_606");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, ap_phi_mux_f_0_phi_fu_158_p4, "ap_phi_mux_f_0_phi_fu_158_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_r_0_phi_fu_180_p4, "ap_phi_mux_r_0_phi_fu_180_p4");
    sc_trace(mVcdFile, ap_phi_mux_c_0_phi_fu_192_p4, "ap_phi_mux_c_0_phi_fu_192_p4");
    sc_trace(mVcdFile, zext_ln1494_8_fu_478_p1, "zext_ln1494_8_fu_478_p1");
    sc_trace(mVcdFile, zext_ln203_6_fu_529_p1, "zext_ln203_6_fu_529_p1");
    sc_trace(mVcdFile, f_fu_212_p2, "f_fu_212_p2");
    sc_trace(mVcdFile, add_ln13_fu_232_p2, "add_ln13_fu_232_p2");
    sc_trace(mVcdFile, icmp_ln16_fu_264_p2, "icmp_ln16_fu_264_p2");
    sc_trace(mVcdFile, xor_ln29_fu_259_p2, "xor_ln29_fu_259_p2");
    sc_trace(mVcdFile, select_ln29_4_fu_246_p3, "select_ln29_4_fu_246_p3");
    sc_trace(mVcdFile, and_ln29_fu_270_p2, "and_ln29_fu_270_p2");
    sc_trace(mVcdFile, or_ln36_fu_282_p2, "or_ln36_fu_282_p2");
    sc_trace(mVcdFile, r_fu_276_p2, "r_fu_276_p2");
    sc_trace(mVcdFile, mul_ln1494_fu_311_p1, "mul_ln1494_fu_311_p1");
    sc_trace(mVcdFile, select_ln36_fu_287_p3, "select_ln36_fu_287_p3");
    sc_trace(mVcdFile, shl_ln_fu_317_p3, "shl_ln_fu_317_p3");
    sc_trace(mVcdFile, zext_ln1494_3_fu_325_p1, "zext_ln1494_3_fu_325_p1");
    sc_trace(mVcdFile, mul_ln1494_fu_311_p2, "mul_ln1494_fu_311_p2");
    sc_trace(mVcdFile, add_ln1494_fu_329_p2, "add_ln1494_fu_329_p2");
    sc_trace(mVcdFile, tmp_fu_343_p3, "tmp_fu_343_p3");
    sc_trace(mVcdFile, p_shl4_cast_fu_335_p3, "p_shl4_cast_fu_335_p3");
    sc_trace(mVcdFile, zext_ln1494_4_fu_351_p1, "zext_ln1494_4_fu_351_p1");
    sc_trace(mVcdFile, zext_ln36_1_fu_256_p1, "zext_ln36_1_fu_256_p1");
    sc_trace(mVcdFile, sub_ln1494_fu_355_p2, "sub_ln1494_fu_355_p2");
    sc_trace(mVcdFile, add_ln1494_2_fu_361_p2, "add_ln1494_2_fu_361_p2");
    sc_trace(mVcdFile, or_ln27_fu_372_p2, "or_ln27_fu_372_p2");
    sc_trace(mVcdFile, zext_ln1494_6_fu_378_p1, "zext_ln1494_6_fu_378_p1");
    sc_trace(mVcdFile, add_ln1494_3_fu_382_p2, "add_ln1494_3_fu_382_p2");
    sc_trace(mVcdFile, tmp_1_fu_396_p3, "tmp_1_fu_396_p3");
    sc_trace(mVcdFile, p_shl2_cast_fu_388_p3, "p_shl2_cast_fu_388_p3");
    sc_trace(mVcdFile, zext_ln1494_7_fu_404_p1, "zext_ln1494_7_fu_404_p1");
    sc_trace(mVcdFile, sub_ln1494_1_fu_408_p2, "sub_ln1494_1_fu_408_p2");
    sc_trace(mVcdFile, grp_fu_533_p3, "grp_fu_533_p3");
    sc_trace(mVcdFile, tmp_2_fu_431_p3, "tmp_2_fu_431_p3");
    sc_trace(mVcdFile, p_shl_cast_fu_424_p3, "p_shl_cast_fu_424_p3");
    sc_trace(mVcdFile, zext_ln203_5_fu_438_p1, "zext_ln203_5_fu_438_p1");
    sc_trace(mVcdFile, zext_ln36_fu_253_p1, "zext_ln36_fu_253_p1");
    sc_trace(mVcdFile, sub_ln203_fu_442_p2, "sub_ln203_fu_442_p2");
    sc_trace(mVcdFile, icmp_ln1494_fu_464_p2, "icmp_ln1494_fu_464_p2");
    sc_trace(mVcdFile, trunc_ln1494_fu_460_p1, "trunc_ln1494_fu_460_p1");
    sc_trace(mVcdFile, zext_ln29_fu_483_p1, "zext_ln29_fu_483_p1");
    sc_trace(mVcdFile, icmp_ln1494_1_fu_486_p2, "icmp_ln1494_1_fu_486_p2");
    sc_trace(mVcdFile, select_ln29_1_fu_492_p3, "select_ln29_1_fu_492_p3");
    sc_trace(mVcdFile, icmp_ln1494_2_fu_500_p2, "icmp_ln1494_2_fu_500_p2");
    sc_trace(mVcdFile, select_ln29_2_fu_506_p3, "select_ln29_2_fu_506_p3");
    sc_trace(mVcdFile, icmp_ln1494_3_fu_514_p2, "icmp_ln1494_3_fu_514_p2");
    sc_trace(mVcdFile, grp_fu_533_p0, "grp_fu_533_p0");
    sc_trace(mVcdFile, grp_fu_533_p1, "grp_fu_533_p1");
    sc_trace(mVcdFile, grp_fu_533_p2, "grp_fu_533_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, grp_fu_533_p10, "grp_fu_533_p10");
    sc_trace(mVcdFile, grp_fu_533_p20, "grp_fu_533_p20");
    sc_trace(mVcdFile, mul_ln1494_fu_311_p10, "mul_ln1494_fu_311_p10");
#endif

    }
}

max_pool_1::~max_pool_1() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete cnn_mac_muladd_5nfYi_U10;
}

void max_pool_1::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter3 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln10_reg_543_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        c_0_reg_188 = c_reg_596.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        c_0_reg_188 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln10_reg_543.read(), ap_const_lv1_0))) {
        f_0_reg_154 = select_ln29_5_reg_559.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        f_0_reg_154 = ap_const_lv3_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(icmp_ln10_fu_200_p2.read(), ap_const_lv1_0))) {
        indvar_flatten13_reg_143 = add_ln10_fu_206_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten13_reg_143 = ap_const_lv10_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(icmp_ln10_fu_200_p2.read(), ap_const_lv1_0))) {
        indvar_flatten_reg_165 = select_ln13_fu_238_p3.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten_reg_165 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln10_reg_543_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        r_0_reg_176 = select_ln36_1_reg_571.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        r_0_reg_176 = ap_const_lv4_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln10_reg_543.read(), ap_const_lv1_0))) {
        add_ln1494_4_reg_586 = add_ln1494_4_fu_414_p2.read();
        add_ln203_3_reg_591 = add_ln203_3_fu_448_p2.read();
        zext_ln1494_5_reg_576 = zext_ln1494_5_fu_367_p1.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        add_ln203_3_reg_591_pp0_iter2_reg = add_ln203_3_reg_591.read();
        icmp_ln10_reg_543_pp0_iter2_reg = icmp_ln10_reg_543_pp0_iter1_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(icmp_ln10_reg_543.read(), ap_const_lv1_0))) {
        c_reg_596 = c_fu_454_p2.read();
        select_ln36_1_reg_571 = select_ln36_1_fu_295_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln10_reg_543 = icmp_ln10_fu_200_p2.read();
        icmp_ln10_reg_543_pp0_iter1_reg = icmp_ln10_reg_543.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln10_fu_200_p2.read(), ap_const_lv1_0))) {
        icmp_ln13_reg_552 = icmp_ln13_fu_218_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(icmp_ln10_fu_200_p2.read(), ap_const_lv1_0))) {
        select_ln29_5_reg_559 = select_ln29_5_fu_224_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln10_reg_543_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        select_ln29_reg_606 = select_ln29_fu_470_p3.read();
    }
}

void max_pool_1::thread_add_ln10_fu_206_p2() {
    add_ln10_fu_206_p2 = (!indvar_flatten13_reg_143.read().is_01() || !ap_const_lv10_1.is_01())? sc_lv<10>(): (sc_biguint<10>(indvar_flatten13_reg_143.read()) + sc_biguint<10>(ap_const_lv10_1));
}

void max_pool_1::thread_add_ln13_fu_232_p2() {
    add_ln13_fu_232_p2 = (!ap_const_lv8_1.is_01() || !indvar_flatten_reg_165.read().is_01())? sc_lv<8>(): (sc_biguint<8>(ap_const_lv8_1) + sc_biguint<8>(indvar_flatten_reg_165.read()));
}

void max_pool_1::thread_add_ln1494_2_fu_361_p2() {
    add_ln1494_2_fu_361_p2 = (!zext_ln36_1_fu_256_p1.read().is_01() || !sub_ln1494_fu_355_p2.read().is_01())? sc_lv<12>(): (sc_biguint<12>(zext_ln36_1_fu_256_p1.read()) + sc_biguint<12>(sub_ln1494_fu_355_p2.read()));
}

void max_pool_1::thread_add_ln1494_3_fu_382_p2() {
    add_ln1494_3_fu_382_p2 = (!zext_ln1494_6_fu_378_p1.read().is_01() || !mul_ln1494_fu_311_p2.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln1494_6_fu_378_p1.read()) + sc_biguint<9>(mul_ln1494_fu_311_p2.read()));
}

void max_pool_1::thread_add_ln1494_4_fu_414_p2() {
    add_ln1494_4_fu_414_p2 = (!zext_ln36_1_fu_256_p1.read().is_01() || !sub_ln1494_1_fu_408_p2.read().is_01())? sc_lv<12>(): (sc_biguint<12>(zext_ln36_1_fu_256_p1.read()) + sc_biguint<12>(sub_ln1494_1_fu_408_p2.read()));
}

void max_pool_1::thread_add_ln1494_fu_329_p2() {
    add_ln1494_fu_329_p2 = (!zext_ln1494_3_fu_325_p1.read().is_01() || !mul_ln1494_fu_311_p2.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln1494_3_fu_325_p1.read()) + sc_biguint<9>(mul_ln1494_fu_311_p2.read()));
}

void max_pool_1::thread_add_ln203_3_fu_448_p2() {
    add_ln203_3_fu_448_p2 = (!zext_ln36_fu_253_p1.read().is_01() || !sub_ln203_fu_442_p2.read().is_01())? sc_lv<11>(): (sc_biguint<11>(zext_ln36_fu_253_p1.read()) + sc_biguint<11>(sub_ln203_fu_442_p2.read()));
}

void max_pool_1::thread_and_ln29_fu_270_p2() {
    and_ln29_fu_270_p2 = (icmp_ln16_fu_264_p2.read() & xor_ln29_fu_259_p2.read());
}

void max_pool_1::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void max_pool_1::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void max_pool_1::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[2];
}

void max_pool_1::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void max_pool_1::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void max_pool_1::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void max_pool_1::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void max_pool_1::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void max_pool_1::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void max_pool_1::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void max_pool_1::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln10_fu_200_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void max_pool_1::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void max_pool_1::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void max_pool_1::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void max_pool_1::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void max_pool_1::thread_ap_phi_mux_c_0_phi_fu_192_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln10_reg_543_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        ap_phi_mux_c_0_phi_fu_192_p4 = c_reg_596.read();
    } else {
        ap_phi_mux_c_0_phi_fu_192_p4 = c_0_reg_188.read();
    }
}

void max_pool_1::thread_ap_phi_mux_f_0_phi_fu_158_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln10_reg_543.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_f_0_phi_fu_158_p4 = select_ln29_5_reg_559.read();
    } else {
        ap_phi_mux_f_0_phi_fu_158_p4 = f_0_reg_154.read();
    }
}

void max_pool_1::thread_ap_phi_mux_r_0_phi_fu_180_p4() {
    if ((esl_seteq<1,1,1>(icmp_ln10_reg_543_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        ap_phi_mux_r_0_phi_fu_180_p4 = select_ln36_1_reg_571.read();
    } else {
        ap_phi_mux_r_0_phi_fu_180_p4 = r_0_reg_176.read();
    }
}

void max_pool_1::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void max_pool_1::thread_c_fu_454_p2() {
    c_fu_454_p2 = (!ap_const_lv4_1.is_01() || !select_ln36_fu_287_p3.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_1) + sc_biguint<4>(select_ln36_fu_287_p3.read()));
}

void max_pool_1::thread_conv_out_0_V_address0() {
    conv_out_0_V_address0 =  (sc_lv<11>) (zext_ln1494_5_fu_367_p1.read());
}

void max_pool_1::thread_conv_out_0_V_address1() {
    conv_out_0_V_address1 =  (sc_lv<11>) (zext_ln1494_8_fu_478_p1.read());
}

void max_pool_1::thread_conv_out_0_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        conv_out_0_V_ce0 = ap_const_logic_1;
    } else {
        conv_out_0_V_ce0 = ap_const_logic_0;
    }
}

void max_pool_1::thread_conv_out_0_V_ce1() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        conv_out_0_V_ce1 = ap_const_logic_1;
    } else {
        conv_out_0_V_ce1 = ap_const_logic_0;
    }
}

void max_pool_1::thread_conv_out_1_V_address0() {
    conv_out_1_V_address0 =  (sc_lv<11>) (zext_ln1494_5_reg_576.read());
}

void max_pool_1::thread_conv_out_1_V_address1() {
    conv_out_1_V_address1 =  (sc_lv<11>) (zext_ln1494_8_fu_478_p1.read());
}

void max_pool_1::thread_conv_out_1_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        conv_out_1_V_ce0 = ap_const_logic_1;
    } else {
        conv_out_1_V_ce0 = ap_const_logic_0;
    }
}

void max_pool_1::thread_conv_out_1_V_ce1() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()))) {
        conv_out_1_V_ce1 = ap_const_logic_1;
    } else {
        conv_out_1_V_ce1 = ap_const_logic_0;
    }
}

void max_pool_1::thread_f_fu_212_p2() {
    f_fu_212_p2 = (!ap_const_lv3_1.is_01() || !ap_phi_mux_f_0_phi_fu_158_p4.read().is_01())? sc_lv<3>(): (sc_biguint<3>(ap_const_lv3_1) + sc_biguint<3>(ap_phi_mux_f_0_phi_fu_158_p4.read()));
}

void max_pool_1::thread_grp_fu_533_p0() {
    grp_fu_533_p0 =  (sc_lv<5>) (ap_const_lv8_D);
}

void max_pool_1::thread_grp_fu_533_p1() {
    grp_fu_533_p1 =  (sc_lv<4>) (grp_fu_533_p10.read());
}

void max_pool_1::thread_grp_fu_533_p10() {
    grp_fu_533_p10 = esl_zext<8,4>(select_ln36_1_fu_295_p3.read());
}

void max_pool_1::thread_grp_fu_533_p2() {
    grp_fu_533_p2 =  (sc_lv<4>) (grp_fu_533_p20.read());
}

void max_pool_1::thread_grp_fu_533_p20() {
    grp_fu_533_p20 = esl_zext<8,4>(select_ln36_fu_287_p3.read());
}

void max_pool_1::thread_icmp_ln10_fu_200_p2() {
    icmp_ln10_fu_200_p2 = (!indvar_flatten13_reg_143.read().is_01() || !ap_const_lv10_3F6.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten13_reg_143.read() == ap_const_lv10_3F6);
}

void max_pool_1::thread_icmp_ln13_fu_218_p2() {
    icmp_ln13_fu_218_p2 = (!indvar_flatten_reg_165.read().is_01() || !ap_const_lv8_A9.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_165.read() == ap_const_lv8_A9);
}

void max_pool_1::thread_icmp_ln1494_1_fu_486_p2() {
    icmp_ln1494_1_fu_486_p2 = (!conv_out_0_V_q1.read().is_01() || !zext_ln29_fu_483_p1.read().is_01())? sc_lv<1>(): (sc_bigint<14>(conv_out_0_V_q1.read()) > sc_bigint<14>(zext_ln29_fu_483_p1.read()));
}

void max_pool_1::thread_icmp_ln1494_2_fu_500_p2() {
    icmp_ln1494_2_fu_500_p2 = (!conv_out_1_V_q0.read().is_01() || !select_ln29_1_fu_492_p3.read().is_01())? sc_lv<1>(): (sc_bigint<14>(conv_out_1_V_q0.read()) > sc_bigint<14>(select_ln29_1_fu_492_p3.read()));
}

void max_pool_1::thread_icmp_ln1494_3_fu_514_p2() {
    icmp_ln1494_3_fu_514_p2 = (!conv_out_1_V_q1.read().is_01() || !select_ln29_2_fu_506_p3.read().is_01())? sc_lv<1>(): (sc_bigint<14>(conv_out_1_V_q1.read()) > sc_bigint<14>(select_ln29_2_fu_506_p3.read()));
}

void max_pool_1::thread_icmp_ln1494_fu_464_p2() {
    icmp_ln1494_fu_464_p2 = (!conv_out_0_V_q0.read().is_01() || !ap_const_lv14_0.is_01())? sc_lv<1>(): (sc_bigint<14>(conv_out_0_V_q0.read()) > sc_bigint<14>(ap_const_lv14_0));
}

void max_pool_1::thread_icmp_ln16_fu_264_p2() {
    icmp_ln16_fu_264_p2 = (!ap_phi_mux_c_0_phi_fu_192_p4.read().is_01() || !ap_const_lv4_D.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_c_0_phi_fu_192_p4.read() == ap_const_lv4_D);
}

void max_pool_1::thread_max_pool_out_V_address0() {
    max_pool_out_V_address0 =  (sc_lv<10>) (zext_ln203_6_fu_529_p1.read());
}

void max_pool_1::thread_max_pool_out_V_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()))) {
        max_pool_out_V_ce0 = ap_const_logic_1;
    } else {
        max_pool_out_V_ce0 = ap_const_logic_0;
    }
}

void max_pool_1::thread_max_pool_out_V_d0() {
    max_pool_out_V_d0 = (!icmp_ln1494_3_fu_514_p2.read()[0].is_01())? sc_lv<14>(): ((icmp_ln1494_3_fu_514_p2.read()[0].to_bool())? conv_out_1_V_q1.read(): select_ln29_2_fu_506_p3.read());
}

void max_pool_1::thread_max_pool_out_V_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(icmp_ln10_reg_543_pp0_iter2_reg.read(), ap_const_lv1_0))) {
        max_pool_out_V_we0 = ap_const_logic_1;
    } else {
        max_pool_out_V_we0 = ap_const_logic_0;
    }
}

void max_pool_1::thread_mul_ln1494_fu_311_p1() {
    mul_ln1494_fu_311_p1 =  (sc_lv<4>) (mul_ln1494_fu_311_p10.read());
}

void max_pool_1::thread_mul_ln1494_fu_311_p10() {
    mul_ln1494_fu_311_p10 = esl_zext<9,4>(select_ln36_1_fu_295_p3.read());
}

void max_pool_1::thread_mul_ln1494_fu_311_p2() {
    mul_ln1494_fu_311_p2 = (!ap_const_lv9_1A.is_01() || !mul_ln1494_fu_311_p1.read().is_01())? sc_lv<9>(): sc_biguint<9>(ap_const_lv9_1A) * sc_biguint<4>(mul_ln1494_fu_311_p1.read());
}

void max_pool_1::thread_or_ln27_fu_372_p2() {
    or_ln27_fu_372_p2 = (shl_ln_fu_317_p3.read() | ap_const_lv5_1);
}

void max_pool_1::thread_or_ln36_fu_282_p2() {
    or_ln36_fu_282_p2 = (and_ln29_fu_270_p2.read() | icmp_ln13_reg_552.read());
}

void max_pool_1::thread_p_shl2_cast_fu_388_p3() {
    p_shl2_cast_fu_388_p3 = esl_concat<9,3>(add_ln1494_3_fu_382_p2.read(), ap_const_lv3_0);
}

void max_pool_1::thread_p_shl4_cast_fu_335_p3() {
    p_shl4_cast_fu_335_p3 = esl_concat<9,3>(add_ln1494_fu_329_p2.read(), ap_const_lv3_0);
}

void max_pool_1::thread_p_shl_cast_fu_424_p3() {
    p_shl_cast_fu_424_p3 = esl_concat<8,3>(grp_fu_533_p3.read(), ap_const_lv3_0);
}

void max_pool_1::thread_r_fu_276_p2() {
    r_fu_276_p2 = (!ap_const_lv4_1.is_01() || !select_ln29_4_fu_246_p3.read().is_01())? sc_lv<4>(): (sc_biguint<4>(ap_const_lv4_1) + sc_biguint<4>(select_ln29_4_fu_246_p3.read()));
}

void max_pool_1::thread_select_ln13_fu_238_p3() {
    select_ln13_fu_238_p3 = (!icmp_ln13_fu_218_p2.read()[0].is_01())? sc_lv<8>(): ((icmp_ln13_fu_218_p2.read()[0].to_bool())? ap_const_lv8_1: add_ln13_fu_232_p2.read());
}

void max_pool_1::thread_select_ln29_1_fu_492_p3() {
    select_ln29_1_fu_492_p3 = (!icmp_ln1494_1_fu_486_p2.read()[0].is_01())? sc_lv<14>(): ((icmp_ln1494_1_fu_486_p2.read()[0].to_bool())? conv_out_0_V_q1.read(): zext_ln29_fu_483_p1.read());
}

void max_pool_1::thread_select_ln29_2_fu_506_p3() {
    select_ln29_2_fu_506_p3 = (!icmp_ln1494_2_fu_500_p2.read()[0].is_01())? sc_lv<14>(): ((icmp_ln1494_2_fu_500_p2.read()[0].to_bool())? conv_out_1_V_q0.read(): select_ln29_1_fu_492_p3.read());
}

void max_pool_1::thread_select_ln29_4_fu_246_p3() {
    select_ln29_4_fu_246_p3 = (!icmp_ln13_reg_552.read()[0].is_01())? sc_lv<4>(): ((icmp_ln13_reg_552.read()[0].to_bool())? ap_const_lv4_0: ap_phi_mux_r_0_phi_fu_180_p4.read());
}

void max_pool_1::thread_select_ln29_5_fu_224_p3() {
    select_ln29_5_fu_224_p3 = (!icmp_ln13_fu_218_p2.read()[0].is_01())? sc_lv<3>(): ((icmp_ln13_fu_218_p2.read()[0].to_bool())? f_fu_212_p2.read(): ap_phi_mux_f_0_phi_fu_158_p4.read());
}

void max_pool_1::thread_select_ln29_fu_470_p3() {
    select_ln29_fu_470_p3 = (!icmp_ln1494_fu_464_p2.read()[0].is_01())? sc_lv<13>(): ((icmp_ln1494_fu_464_p2.read()[0].to_bool())? trunc_ln1494_fu_460_p1.read(): ap_const_lv13_0);
}

void max_pool_1::thread_select_ln36_1_fu_295_p3() {
    select_ln36_1_fu_295_p3 = (!and_ln29_fu_270_p2.read()[0].is_01())? sc_lv<4>(): ((and_ln29_fu_270_p2.read()[0].to_bool())? r_fu_276_p2.read(): select_ln29_4_fu_246_p3.read());
}

void max_pool_1::thread_select_ln36_fu_287_p3() {
    select_ln36_fu_287_p3 = (!or_ln36_fu_282_p2.read()[0].is_01())? sc_lv<4>(): ((or_ln36_fu_282_p2.read()[0].to_bool())? ap_const_lv4_0: ap_phi_mux_c_0_phi_fu_192_p4.read());
}

void max_pool_1::thread_shl_ln_fu_317_p3() {
    shl_ln_fu_317_p3 = esl_concat<4,1>(select_ln36_fu_287_p3.read(), ap_const_lv1_0);
}

void max_pool_1::thread_sub_ln1494_1_fu_408_p2() {
    sub_ln1494_1_fu_408_p2 = (!p_shl2_cast_fu_388_p3.read().is_01() || !zext_ln1494_7_fu_404_p1.read().is_01())? sc_lv<12>(): (sc_biguint<12>(p_shl2_cast_fu_388_p3.read()) - sc_biguint<12>(zext_ln1494_7_fu_404_p1.read()));
}

void max_pool_1::thread_sub_ln1494_fu_355_p2() {
    sub_ln1494_fu_355_p2 = (!p_shl4_cast_fu_335_p3.read().is_01() || !zext_ln1494_4_fu_351_p1.read().is_01())? sc_lv<12>(): (sc_biguint<12>(p_shl4_cast_fu_335_p3.read()) - sc_biguint<12>(zext_ln1494_4_fu_351_p1.read()));
}

void max_pool_1::thread_sub_ln203_fu_442_p2() {
    sub_ln203_fu_442_p2 = (!p_shl_cast_fu_424_p3.read().is_01() || !zext_ln203_5_fu_438_p1.read().is_01())? sc_lv<11>(): (sc_biguint<11>(p_shl_cast_fu_424_p3.read()) - sc_biguint<11>(zext_ln203_5_fu_438_p1.read()));
}

void max_pool_1::thread_tmp_1_fu_396_p3() {
    tmp_1_fu_396_p3 = esl_concat<9,1>(add_ln1494_3_fu_382_p2.read(), ap_const_lv1_0);
}

void max_pool_1::thread_tmp_2_fu_431_p3() {
    tmp_2_fu_431_p3 = esl_concat<8,1>(grp_fu_533_p3.read(), ap_const_lv1_0);
}

void max_pool_1::thread_tmp_fu_343_p3() {
    tmp_fu_343_p3 = esl_concat<9,1>(add_ln1494_fu_329_p2.read(), ap_const_lv1_0);
}

void max_pool_1::thread_trunc_ln1494_fu_460_p1() {
    trunc_ln1494_fu_460_p1 = conv_out_0_V_q0.read().range(13-1, 0);
}

void max_pool_1::thread_xor_ln29_fu_259_p2() {
    xor_ln29_fu_259_p2 = (icmp_ln13_reg_552.read() ^ ap_const_lv1_1);
}

void max_pool_1::thread_zext_ln1494_3_fu_325_p1() {
    zext_ln1494_3_fu_325_p1 = esl_zext<9,5>(shl_ln_fu_317_p3.read());
}

void max_pool_1::thread_zext_ln1494_4_fu_351_p1() {
    zext_ln1494_4_fu_351_p1 = esl_zext<12,10>(tmp_fu_343_p3.read());
}

void max_pool_1::thread_zext_ln1494_5_fu_367_p1() {
    zext_ln1494_5_fu_367_p1 = esl_zext<64,12>(add_ln1494_2_fu_361_p2.read());
}

void max_pool_1::thread_zext_ln1494_6_fu_378_p1() {
    zext_ln1494_6_fu_378_p1 = esl_zext<9,5>(or_ln27_fu_372_p2.read());
}

void max_pool_1::thread_zext_ln1494_7_fu_404_p1() {
    zext_ln1494_7_fu_404_p1 = esl_zext<12,10>(tmp_1_fu_396_p3.read());
}

void max_pool_1::thread_zext_ln1494_8_fu_478_p1() {
    zext_ln1494_8_fu_478_p1 = esl_zext<64,12>(add_ln1494_4_reg_586.read());
}

void max_pool_1::thread_zext_ln203_5_fu_438_p1() {
    zext_ln203_5_fu_438_p1 = esl_zext<11,9>(tmp_2_fu_431_p3.read());
}

void max_pool_1::thread_zext_ln203_6_fu_529_p1() {
    zext_ln203_6_fu_529_p1 = esl_zext<64,11>(add_ln203_3_reg_591_pp0_iter2_reg.read());
}

void max_pool_1::thread_zext_ln29_fu_483_p1() {
    zext_ln29_fu_483_p1 = esl_zext<14,13>(select_ln29_reg_606.read());
}

void max_pool_1::thread_zext_ln36_1_fu_256_p1() {
    zext_ln36_1_fu_256_p1 = esl_zext<12,3>(select_ln29_5_reg_559.read());
}

void max_pool_1::thread_zext_ln36_fu_253_p1() {
    zext_ln36_fu_253_p1 = esl_zext<11,3>(select_ln29_5_reg_559.read());
}

void max_pool_1::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln10_fu_200_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln10_fu_200_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

