module my_sys_hbm_fp_0_hbm_arch_fp_10_5ygw4sq #(
   parameter PHY_MEMCLK_FREQ_MHZ                                = 0,
   parameter PHY_REFCLK_FREQ_MHZ                                = 0,
   parameter PHY_RESET_TYPE                                     = "",
   parameter HBM2E_MEM_DEVICE                                   = "",
   parameter SSM_FW_CONTENTS                                    = "",
   parameter SSM_MEM_CONTENTS_0                                 = "",
   parameter SSM_MEM_CONTENTS_1                                 = "",
   parameter SSM_MEM_CONTENTS_2                                 = "",
   parameter SSM_MEM_CONTENTS_3                                 = "",
   parameter SSM_MEM_CONTENTS_VALID                             = "",
   parameter SSM_PARAM_TABLE_CONTENTS                           = "",
   parameter SSM_NIOS_FW_FILE                                   = "",
   parameter HBM2E_CTRL_CH0_EN                                  = "",
   parameter HBM2E_CTRL_CH0_ADDR_ORDERING                       = "",
   parameter HBM2E_CTRL_CH0_ADDR_SCRAMBLING                     = "",
   parameter HBM2E_CTRL_CH0_CMD_INORDER_EN                      = "",
   parameter HBM2E_CTRL_CH0_RDATA_REORDERING_EN                 = "",
   parameter HBM2E_CTRL_CH0_POWER_DOWN_EN                       = "",
   parameter HBM2E_CTRL_CH0_PSEUDO_BL8_EN                       = "",
   parameter HBM2E_CTRL_CH0_USER_DATA_WIDTH                     = 0,
   parameter HBM2E_CTRL_CH0_WDATA_USER_DATA_EN                  = "",
   parameter HBM2E_CTRL_CH0_RDATA_USER_DATA_EN                  = "",
   parameter HBM2E_CTRL_CH0_ECC_EN                              = "",
   parameter HBM2E_CTRL_CH0_DATA_MASK_EN                        = "",
   parameter HBM2E_CTRL_CH0_VIRAL_I_EN                          = "",
   parameter HBM2E_CTRL_CH0_VIRAL_O_EN                          = "",
   parameter HBM2E_CTRL_CH0_WCMD_PARITY_EN                      = "",
   parameter HBM2E_CTRL_CH0_RCMD_PARITY_EN                      = "",
   parameter HBM2E_CTRL_CH0_WDATA_PARITY_EN                     = "",
   parameter HBM2E_CTRL_CH0_RDATA_PARITY_EN                     = "",
   parameter HBM2E_CTRL_CH0_WSTRB_PARITY_EN                     = "",
   parameter HBM2E_CTRL_CH0_WDATA_POISON_EN                     = "",
   parameter HBM2E_CTRL_CH0_RDATA_POISON_EN                     = "",
   parameter HBM2E_CTRL_CH0_WCMD_USER_AP_EN                     = "",
   parameter HBM2E_CTRL_CH0_RCMD_USER_AP_EN                     = "",
   parameter HBM2E_CTRL_CH0_WCMD_USER_AP_POLICY                 = "",
   parameter HBM2E_CTRL_CH0_RCMD_USER_AP_POLICY                 = "",
   parameter HBM2E_CTRL_CH0_REFRESH_MODE                        = "",
   parameter HBM2E_CTRL_CH0_WCMD_USER_REFRESH_ALL_BANKS_EN      = "",
   parameter HBM2E_CTRL_CH0_RCMD_USER_REFRESH_ALL_BANKS_EN      = "",
   parameter HBM2E_CTRL_CH0_WCMD_USER_REFRESH_PER_BANK_EN       = "",
   parameter HBM2E_CTRL_CH0_RCMD_USER_REFRESH_PER_BANK_EN       = "",
   parameter HBM2E_CTRL_CH0_REFRESH_POLICY                      = "",
   parameter HBM2E_CTRL_CH0_REFRESH_POSTPAY_LOWER_LIMIT         = 0,
   parameter HBM2E_CTRL_CH0_REFRESH_POSTPAY_UPPER_LIMIT         = 0,
   parameter HBM2E_CTRL_CH0_REFRESH_PREPAY_UPPER_LIMIT          = 0,
   parameter HBM2E_CTRL_CH0_REFRESH_IDLE_THRESHOLD              = 0,
   parameter HBM2E_CTRL_CH0_TEMP_THROTTLE_EN                    = "",
   parameter HBM2E_CTRL_CH0_TEMP_THROTTLE_THRESHOLD             = 0,
   parameter HBM2E_CTRL_CH0_TEMP000_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH0_TEMP001_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH0_TEMP011_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH0_TEMP010_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH0_TEMP110_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH0_TEMP111_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH0_TEMP101_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH0_TEMP100_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH0_IRQ_O_EN                            = "",
   parameter HBM2E_CTRL_CH0_INITSTS_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH0_ERRSTS1_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH0_ERRSTS2_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH0_ERRSTS3_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH0_TMCTLSTS_CATTRIP_INT_EVNT_EN        = "",
   parameter HBM2E_CTRL_CH0_ERRSTS1_VRL_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH0_ERRSTS2_VRL_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH0_ERRSTS3_VRL_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH0_PC0_POWER_EST_BANDWIDTH_PCT         = 0,
   parameter HBM2E_CTRL_CH0_PC0_POWER_EST_PAGE_HIT_PCT          = 0,
   parameter HBM2E_CTRL_CH0_PC0_POWER_EST_READ_PCT              = 0,
   parameter HBM2E_CTRL_CH0_PC1_POWER_EST_BANDWIDTH_PCT         = 0,
   parameter HBM2E_CTRL_CH0_PC1_POWER_EST_PAGE_HIT_PCT          = 0,
   parameter HBM2E_CTRL_CH0_PC1_POWER_EST_READ_PCT              = 0,
   parameter HBM2E_CTRL_CH0_POWER_EST_POWER_STATE               = "",
   parameter HBM2E_CTRL_CH1_EN                                  = "",
   parameter HBM2E_CTRL_CH1_ADDR_ORDERING                       = "",
   parameter HBM2E_CTRL_CH1_ADDR_SCRAMBLING                     = "",
   parameter HBM2E_CTRL_CH1_CMD_INORDER_EN                      = "",
   parameter HBM2E_CTRL_CH1_RDATA_REORDERING_EN                 = "",
   parameter HBM2E_CTRL_CH1_POWER_DOWN_EN                       = "",
   parameter HBM2E_CTRL_CH1_PSEUDO_BL8_EN                       = "",
   parameter HBM2E_CTRL_CH1_USER_DATA_WIDTH                     = 0,
   parameter HBM2E_CTRL_CH1_WDATA_USER_DATA_EN                  = "",
   parameter HBM2E_CTRL_CH1_RDATA_USER_DATA_EN                  = "",
   parameter HBM2E_CTRL_CH1_ECC_EN                              = "",
   parameter HBM2E_CTRL_CH1_DATA_MASK_EN                        = "",
   parameter HBM2E_CTRL_CH1_VIRAL_I_EN                          = "",
   parameter HBM2E_CTRL_CH1_VIRAL_O_EN                          = "",
   parameter HBM2E_CTRL_CH1_WCMD_PARITY_EN                      = "",
   parameter HBM2E_CTRL_CH1_RCMD_PARITY_EN                      = "",
   parameter HBM2E_CTRL_CH1_WDATA_PARITY_EN                     = "",
   parameter HBM2E_CTRL_CH1_RDATA_PARITY_EN                     = "",
   parameter HBM2E_CTRL_CH1_WSTRB_PARITY_EN                     = "",
   parameter HBM2E_CTRL_CH1_WDATA_POISON_EN                     = "",
   parameter HBM2E_CTRL_CH1_RDATA_POISON_EN                     = "",
   parameter HBM2E_CTRL_CH1_WCMD_USER_AP_EN                     = "",
   parameter HBM2E_CTRL_CH1_RCMD_USER_AP_EN                     = "",
   parameter HBM2E_CTRL_CH1_WCMD_USER_AP_POLICY                 = "",
   parameter HBM2E_CTRL_CH1_RCMD_USER_AP_POLICY                 = "",
   parameter HBM2E_CTRL_CH1_REFRESH_MODE                        = "",
   parameter HBM2E_CTRL_CH1_WCMD_USER_REFRESH_ALL_BANKS_EN      = "",
   parameter HBM2E_CTRL_CH1_RCMD_USER_REFRESH_ALL_BANKS_EN      = "",
   parameter HBM2E_CTRL_CH1_WCMD_USER_REFRESH_PER_BANK_EN       = "",
   parameter HBM2E_CTRL_CH1_RCMD_USER_REFRESH_PER_BANK_EN       = "",
   parameter HBM2E_CTRL_CH1_REFRESH_POLICY                      = "",
   parameter HBM2E_CTRL_CH1_REFRESH_POSTPAY_LOWER_LIMIT         = 0,
   parameter HBM2E_CTRL_CH1_REFRESH_POSTPAY_UPPER_LIMIT         = 0,
   parameter HBM2E_CTRL_CH1_REFRESH_PREPAY_UPPER_LIMIT          = 0,
   parameter HBM2E_CTRL_CH1_REFRESH_IDLE_THRESHOLD              = 0,
   parameter HBM2E_CTRL_CH1_TEMP_THROTTLE_EN                    = "",
   parameter HBM2E_CTRL_CH1_TEMP_THROTTLE_THRESHOLD             = 0,
   parameter HBM2E_CTRL_CH1_TEMP000_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH1_TEMP001_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH1_TEMP011_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH1_TEMP010_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH1_TEMP110_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH1_TEMP111_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH1_TEMP101_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH1_TEMP100_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH1_IRQ_O_EN                            = "",
   parameter HBM2E_CTRL_CH1_INITSTS_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH1_ERRSTS1_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH1_ERRSTS2_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH1_ERRSTS3_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH1_TMCTLSTS_CATTRIP_INT_EVNT_EN        = "",
   parameter HBM2E_CTRL_CH1_ERRSTS1_VRL_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH1_ERRSTS2_VRL_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH1_ERRSTS3_VRL_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH1_PC0_POWER_EST_BANDWIDTH_PCT         = 0,
   parameter HBM2E_CTRL_CH1_PC0_POWER_EST_PAGE_HIT_PCT          = 0,
   parameter HBM2E_CTRL_CH1_PC0_POWER_EST_READ_PCT              = 0,
   parameter HBM2E_CTRL_CH1_PC1_POWER_EST_BANDWIDTH_PCT         = 0,
   parameter HBM2E_CTRL_CH1_PC1_POWER_EST_PAGE_HIT_PCT          = 0,
   parameter HBM2E_CTRL_CH1_PC1_POWER_EST_READ_PCT              = 0,
   parameter HBM2E_CTRL_CH1_POWER_EST_POWER_STATE               = "",
   parameter HBM2E_CTRL_CH2_EN                                  = "",
   parameter HBM2E_CTRL_CH2_ADDR_ORDERING                       = "",
   parameter HBM2E_CTRL_CH2_ADDR_SCRAMBLING                     = "",
   parameter HBM2E_CTRL_CH2_CMD_INORDER_EN                      = "",
   parameter HBM2E_CTRL_CH2_RDATA_REORDERING_EN                 = "",
   parameter HBM2E_CTRL_CH2_POWER_DOWN_EN                       = "",
   parameter HBM2E_CTRL_CH2_PSEUDO_BL8_EN                       = "",
   parameter HBM2E_CTRL_CH2_USER_DATA_WIDTH                     = 0,
   parameter HBM2E_CTRL_CH2_WDATA_USER_DATA_EN                  = "",
   parameter HBM2E_CTRL_CH2_RDATA_USER_DATA_EN                  = "",
   parameter HBM2E_CTRL_CH2_ECC_EN                              = "",
   parameter HBM2E_CTRL_CH2_DATA_MASK_EN                        = "",
   parameter HBM2E_CTRL_CH2_VIRAL_I_EN                          = "",
   parameter HBM2E_CTRL_CH2_VIRAL_O_EN                          = "",
   parameter HBM2E_CTRL_CH2_WCMD_PARITY_EN                      = "",
   parameter HBM2E_CTRL_CH2_RCMD_PARITY_EN                      = "",
   parameter HBM2E_CTRL_CH2_WDATA_PARITY_EN                     = "",
   parameter HBM2E_CTRL_CH2_RDATA_PARITY_EN                     = "",
   parameter HBM2E_CTRL_CH2_WSTRB_PARITY_EN                     = "",
   parameter HBM2E_CTRL_CH2_WDATA_POISON_EN                     = "",
   parameter HBM2E_CTRL_CH2_RDATA_POISON_EN                     = "",
   parameter HBM2E_CTRL_CH2_WCMD_USER_AP_EN                     = "",
   parameter HBM2E_CTRL_CH2_RCMD_USER_AP_EN                     = "",
   parameter HBM2E_CTRL_CH2_WCMD_USER_AP_POLICY                 = "",
   parameter HBM2E_CTRL_CH2_RCMD_USER_AP_POLICY                 = "",
   parameter HBM2E_CTRL_CH2_REFRESH_MODE                        = "",
   parameter HBM2E_CTRL_CH2_WCMD_USER_REFRESH_ALL_BANKS_EN      = "",
   parameter HBM2E_CTRL_CH2_RCMD_USER_REFRESH_ALL_BANKS_EN      = "",
   parameter HBM2E_CTRL_CH2_WCMD_USER_REFRESH_PER_BANK_EN       = "",
   parameter HBM2E_CTRL_CH2_RCMD_USER_REFRESH_PER_BANK_EN       = "",
   parameter HBM2E_CTRL_CH2_REFRESH_POLICY                      = "",
   parameter HBM2E_CTRL_CH2_REFRESH_POSTPAY_LOWER_LIMIT         = 0,
   parameter HBM2E_CTRL_CH2_REFRESH_POSTPAY_UPPER_LIMIT         = 0,
   parameter HBM2E_CTRL_CH2_REFRESH_PREPAY_UPPER_LIMIT          = 0,
   parameter HBM2E_CTRL_CH2_REFRESH_IDLE_THRESHOLD              = 0,
   parameter HBM2E_CTRL_CH2_TEMP_THROTTLE_EN                    = "",
   parameter HBM2E_CTRL_CH2_TEMP_THROTTLE_THRESHOLD             = 0,
   parameter HBM2E_CTRL_CH2_TEMP000_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH2_TEMP001_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH2_TEMP011_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH2_TEMP010_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH2_TEMP110_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH2_TEMP111_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH2_TEMP101_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH2_TEMP100_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH2_IRQ_O_EN                            = "",
   parameter HBM2E_CTRL_CH2_INITSTS_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH2_ERRSTS1_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH2_ERRSTS2_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH2_ERRSTS3_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH2_TMCTLSTS_CATTRIP_INT_EVNT_EN        = "",
   parameter HBM2E_CTRL_CH2_ERRSTS1_VRL_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH2_ERRSTS2_VRL_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH2_ERRSTS3_VRL_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH2_PC0_POWER_EST_BANDWIDTH_PCT         = 0,
   parameter HBM2E_CTRL_CH2_PC0_POWER_EST_PAGE_HIT_PCT          = 0,
   parameter HBM2E_CTRL_CH2_PC0_POWER_EST_READ_PCT              = 0,
   parameter HBM2E_CTRL_CH2_PC1_POWER_EST_BANDWIDTH_PCT         = 0,
   parameter HBM2E_CTRL_CH2_PC1_POWER_EST_PAGE_HIT_PCT          = 0,
   parameter HBM2E_CTRL_CH2_PC1_POWER_EST_READ_PCT              = 0,
   parameter HBM2E_CTRL_CH2_POWER_EST_POWER_STATE               = "",
   parameter HBM2E_CTRL_CH3_EN                                  = "",
   parameter HBM2E_CTRL_CH3_ADDR_ORDERING                       = "",
   parameter HBM2E_CTRL_CH3_ADDR_SCRAMBLING                     = "",
   parameter HBM2E_CTRL_CH3_CMD_INORDER_EN                      = "",
   parameter HBM2E_CTRL_CH3_RDATA_REORDERING_EN                 = "",
   parameter HBM2E_CTRL_CH3_POWER_DOWN_EN                       = "",
   parameter HBM2E_CTRL_CH3_PSEUDO_BL8_EN                       = "",
   parameter HBM2E_CTRL_CH3_USER_DATA_WIDTH                     = 0,
   parameter HBM2E_CTRL_CH3_WDATA_USER_DATA_EN                  = "",
   parameter HBM2E_CTRL_CH3_RDATA_USER_DATA_EN                  = "",
   parameter HBM2E_CTRL_CH3_ECC_EN                              = "",
   parameter HBM2E_CTRL_CH3_DATA_MASK_EN                        = "",
   parameter HBM2E_CTRL_CH3_VIRAL_I_EN                          = "",
   parameter HBM2E_CTRL_CH3_VIRAL_O_EN                          = "",
   parameter HBM2E_CTRL_CH3_WCMD_PARITY_EN                      = "",
   parameter HBM2E_CTRL_CH3_RCMD_PARITY_EN                      = "",
   parameter HBM2E_CTRL_CH3_WDATA_PARITY_EN                     = "",
   parameter HBM2E_CTRL_CH3_RDATA_PARITY_EN                     = "",
   parameter HBM2E_CTRL_CH3_WSTRB_PARITY_EN                     = "",
   parameter HBM2E_CTRL_CH3_WDATA_POISON_EN                     = "",
   parameter HBM2E_CTRL_CH3_RDATA_POISON_EN                     = "",
   parameter HBM2E_CTRL_CH3_WCMD_USER_AP_EN                     = "",
   parameter HBM2E_CTRL_CH3_RCMD_USER_AP_EN                     = "",
   parameter HBM2E_CTRL_CH3_WCMD_USER_AP_POLICY                 = "",
   parameter HBM2E_CTRL_CH3_RCMD_USER_AP_POLICY                 = "",
   parameter HBM2E_CTRL_CH3_REFRESH_MODE                        = "",
   parameter HBM2E_CTRL_CH3_WCMD_USER_REFRESH_ALL_BANKS_EN      = "",
   parameter HBM2E_CTRL_CH3_RCMD_USER_REFRESH_ALL_BANKS_EN      = "",
   parameter HBM2E_CTRL_CH3_WCMD_USER_REFRESH_PER_BANK_EN       = "",
   parameter HBM2E_CTRL_CH3_RCMD_USER_REFRESH_PER_BANK_EN       = "",
   parameter HBM2E_CTRL_CH3_REFRESH_POLICY                      = "",
   parameter HBM2E_CTRL_CH3_REFRESH_POSTPAY_LOWER_LIMIT         = 0,
   parameter HBM2E_CTRL_CH3_REFRESH_POSTPAY_UPPER_LIMIT         = 0,
   parameter HBM2E_CTRL_CH3_REFRESH_PREPAY_UPPER_LIMIT          = 0,
   parameter HBM2E_CTRL_CH3_REFRESH_IDLE_THRESHOLD              = 0,
   parameter HBM2E_CTRL_CH3_TEMP_THROTTLE_EN                    = "",
   parameter HBM2E_CTRL_CH3_TEMP_THROTTLE_THRESHOLD             = 0,
   parameter HBM2E_CTRL_CH3_TEMP000_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH3_TEMP001_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH3_TEMP011_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH3_TEMP010_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH3_TEMP110_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH3_TEMP111_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH3_TEMP101_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH3_TEMP100_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH3_IRQ_O_EN                            = "",
   parameter HBM2E_CTRL_CH3_INITSTS_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH3_ERRSTS1_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH3_ERRSTS2_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH3_ERRSTS3_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH3_TMCTLSTS_CATTRIP_INT_EVNT_EN        = "",
   parameter HBM2E_CTRL_CH3_ERRSTS1_VRL_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH3_ERRSTS2_VRL_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH3_ERRSTS3_VRL_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH3_PC0_POWER_EST_BANDWIDTH_PCT         = 0,
   parameter HBM2E_CTRL_CH3_PC0_POWER_EST_PAGE_HIT_PCT          = 0,
   parameter HBM2E_CTRL_CH3_PC0_POWER_EST_READ_PCT              = 0,
   parameter HBM2E_CTRL_CH3_PC1_POWER_EST_BANDWIDTH_PCT         = 0,
   parameter HBM2E_CTRL_CH3_PC1_POWER_EST_PAGE_HIT_PCT          = 0,
   parameter HBM2E_CTRL_CH3_PC1_POWER_EST_READ_PCT              = 0,
   parameter HBM2E_CTRL_CH3_POWER_EST_POWER_STATE               = "",
   parameter HBM2E_CTRL_CH4_EN                                  = "",
   parameter HBM2E_CTRL_CH4_ADDR_ORDERING                       = "",
   parameter HBM2E_CTRL_CH4_ADDR_SCRAMBLING                     = "",
   parameter HBM2E_CTRL_CH4_CMD_INORDER_EN                      = "",
   parameter HBM2E_CTRL_CH4_RDATA_REORDERING_EN                 = "",
   parameter HBM2E_CTRL_CH4_POWER_DOWN_EN                       = "",
   parameter HBM2E_CTRL_CH4_PSEUDO_BL8_EN                       = "",
   parameter HBM2E_CTRL_CH4_USER_DATA_WIDTH                     = 0,
   parameter HBM2E_CTRL_CH4_WDATA_USER_DATA_EN                  = "",
   parameter HBM2E_CTRL_CH4_RDATA_USER_DATA_EN                  = "",
   parameter HBM2E_CTRL_CH4_ECC_EN                              = "",
   parameter HBM2E_CTRL_CH4_DATA_MASK_EN                        = "",
   parameter HBM2E_CTRL_CH4_VIRAL_I_EN                          = "",
   parameter HBM2E_CTRL_CH4_VIRAL_O_EN                          = "",
   parameter HBM2E_CTRL_CH4_WCMD_PARITY_EN                      = "",
   parameter HBM2E_CTRL_CH4_RCMD_PARITY_EN                      = "",
   parameter HBM2E_CTRL_CH4_WDATA_PARITY_EN                     = "",
   parameter HBM2E_CTRL_CH4_RDATA_PARITY_EN                     = "",
   parameter HBM2E_CTRL_CH4_WSTRB_PARITY_EN                     = "",
   parameter HBM2E_CTRL_CH4_WDATA_POISON_EN                     = "",
   parameter HBM2E_CTRL_CH4_RDATA_POISON_EN                     = "",
   parameter HBM2E_CTRL_CH4_WCMD_USER_AP_EN                     = "",
   parameter HBM2E_CTRL_CH4_RCMD_USER_AP_EN                     = "",
   parameter HBM2E_CTRL_CH4_WCMD_USER_AP_POLICY                 = "",
   parameter HBM2E_CTRL_CH4_RCMD_USER_AP_POLICY                 = "",
   parameter HBM2E_CTRL_CH4_REFRESH_MODE                        = "",
   parameter HBM2E_CTRL_CH4_WCMD_USER_REFRESH_ALL_BANKS_EN      = "",
   parameter HBM2E_CTRL_CH4_RCMD_USER_REFRESH_ALL_BANKS_EN      = "",
   parameter HBM2E_CTRL_CH4_WCMD_USER_REFRESH_PER_BANK_EN       = "",
   parameter HBM2E_CTRL_CH4_RCMD_USER_REFRESH_PER_BANK_EN       = "",
   parameter HBM2E_CTRL_CH4_REFRESH_POLICY                      = "",
   parameter HBM2E_CTRL_CH4_REFRESH_POSTPAY_LOWER_LIMIT         = 0,
   parameter HBM2E_CTRL_CH4_REFRESH_POSTPAY_UPPER_LIMIT         = 0,
   parameter HBM2E_CTRL_CH4_REFRESH_PREPAY_UPPER_LIMIT          = 0,
   parameter HBM2E_CTRL_CH4_REFRESH_IDLE_THRESHOLD              = 0,
   parameter HBM2E_CTRL_CH4_TEMP_THROTTLE_EN                    = "",
   parameter HBM2E_CTRL_CH4_TEMP_THROTTLE_THRESHOLD             = 0,
   parameter HBM2E_CTRL_CH4_TEMP000_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH4_TEMP001_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH4_TEMP011_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH4_TEMP010_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH4_TEMP110_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH4_TEMP111_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH4_TEMP101_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH4_TEMP100_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH4_IRQ_O_EN                            = "",
   parameter HBM2E_CTRL_CH4_INITSTS_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH4_ERRSTS1_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH4_ERRSTS2_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH4_ERRSTS3_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH4_TMCTLSTS_CATTRIP_INT_EVNT_EN        = "",
   parameter HBM2E_CTRL_CH4_ERRSTS1_VRL_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH4_ERRSTS2_VRL_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH4_ERRSTS3_VRL_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH4_PC0_POWER_EST_BANDWIDTH_PCT         = 0,
   parameter HBM2E_CTRL_CH4_PC0_POWER_EST_PAGE_HIT_PCT          = 0,
   parameter HBM2E_CTRL_CH4_PC0_POWER_EST_READ_PCT              = 0,
   parameter HBM2E_CTRL_CH4_PC1_POWER_EST_BANDWIDTH_PCT         = 0,
   parameter HBM2E_CTRL_CH4_PC1_POWER_EST_PAGE_HIT_PCT          = 0,
   parameter HBM2E_CTRL_CH4_PC1_POWER_EST_READ_PCT              = 0,
   parameter HBM2E_CTRL_CH4_POWER_EST_POWER_STATE               = "",
   parameter HBM2E_CTRL_CH5_EN                                  = "",
   parameter HBM2E_CTRL_CH5_ADDR_ORDERING                       = "",
   parameter HBM2E_CTRL_CH5_ADDR_SCRAMBLING                     = "",
   parameter HBM2E_CTRL_CH5_CMD_INORDER_EN                      = "",
   parameter HBM2E_CTRL_CH5_RDATA_REORDERING_EN                 = "",
   parameter HBM2E_CTRL_CH5_POWER_DOWN_EN                       = "",
   parameter HBM2E_CTRL_CH5_PSEUDO_BL8_EN                       = "",
   parameter HBM2E_CTRL_CH5_USER_DATA_WIDTH                     = 0,
   parameter HBM2E_CTRL_CH5_WDATA_USER_DATA_EN                  = "",
   parameter HBM2E_CTRL_CH5_RDATA_USER_DATA_EN                  = "",
   parameter HBM2E_CTRL_CH5_ECC_EN                              = "",
   parameter HBM2E_CTRL_CH5_DATA_MASK_EN                        = "",
   parameter HBM2E_CTRL_CH5_VIRAL_I_EN                          = "",
   parameter HBM2E_CTRL_CH5_VIRAL_O_EN                          = "",
   parameter HBM2E_CTRL_CH5_WCMD_PARITY_EN                      = "",
   parameter HBM2E_CTRL_CH5_RCMD_PARITY_EN                      = "",
   parameter HBM2E_CTRL_CH5_WDATA_PARITY_EN                     = "",
   parameter HBM2E_CTRL_CH5_RDATA_PARITY_EN                     = "",
   parameter HBM2E_CTRL_CH5_WSTRB_PARITY_EN                     = "",
   parameter HBM2E_CTRL_CH5_WDATA_POISON_EN                     = "",
   parameter HBM2E_CTRL_CH5_RDATA_POISON_EN                     = "",
   parameter HBM2E_CTRL_CH5_WCMD_USER_AP_EN                     = "",
   parameter HBM2E_CTRL_CH5_RCMD_USER_AP_EN                     = "",
   parameter HBM2E_CTRL_CH5_WCMD_USER_AP_POLICY                 = "",
   parameter HBM2E_CTRL_CH5_RCMD_USER_AP_POLICY                 = "",
   parameter HBM2E_CTRL_CH5_REFRESH_MODE                        = "",
   parameter HBM2E_CTRL_CH5_WCMD_USER_REFRESH_ALL_BANKS_EN      = "",
   parameter HBM2E_CTRL_CH5_RCMD_USER_REFRESH_ALL_BANKS_EN      = "",
   parameter HBM2E_CTRL_CH5_WCMD_USER_REFRESH_PER_BANK_EN       = "",
   parameter HBM2E_CTRL_CH5_RCMD_USER_REFRESH_PER_BANK_EN       = "",
   parameter HBM2E_CTRL_CH5_REFRESH_POLICY                      = "",
   parameter HBM2E_CTRL_CH5_REFRESH_POSTPAY_LOWER_LIMIT         = 0,
   parameter HBM2E_CTRL_CH5_REFRESH_POSTPAY_UPPER_LIMIT         = 0,
   parameter HBM2E_CTRL_CH5_REFRESH_PREPAY_UPPER_LIMIT          = 0,
   parameter HBM2E_CTRL_CH5_REFRESH_IDLE_THRESHOLD              = 0,
   parameter HBM2E_CTRL_CH5_TEMP_THROTTLE_EN                    = "",
   parameter HBM2E_CTRL_CH5_TEMP_THROTTLE_THRESHOLD             = 0,
   parameter HBM2E_CTRL_CH5_TEMP000_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH5_TEMP001_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH5_TEMP011_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH5_TEMP010_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH5_TEMP110_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH5_TEMP111_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH5_TEMP101_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH5_TEMP100_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH5_IRQ_O_EN                            = "",
   parameter HBM2E_CTRL_CH5_INITSTS_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH5_ERRSTS1_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH5_ERRSTS2_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH5_ERRSTS3_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH5_TMCTLSTS_CATTRIP_INT_EVNT_EN        = "",
   parameter HBM2E_CTRL_CH5_ERRSTS1_VRL_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH5_ERRSTS2_VRL_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH5_ERRSTS3_VRL_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH5_PC0_POWER_EST_BANDWIDTH_PCT         = 0,
   parameter HBM2E_CTRL_CH5_PC0_POWER_EST_PAGE_HIT_PCT          = 0,
   parameter HBM2E_CTRL_CH5_PC0_POWER_EST_READ_PCT              = 0,
   parameter HBM2E_CTRL_CH5_PC1_POWER_EST_BANDWIDTH_PCT         = 0,
   parameter HBM2E_CTRL_CH5_PC1_POWER_EST_PAGE_HIT_PCT          = 0,
   parameter HBM2E_CTRL_CH5_PC1_POWER_EST_READ_PCT              = 0,
   parameter HBM2E_CTRL_CH5_POWER_EST_POWER_STATE               = "",
   parameter HBM2E_CTRL_CH6_EN                                  = "",
   parameter HBM2E_CTRL_CH6_ADDR_ORDERING                       = "",
   parameter HBM2E_CTRL_CH6_ADDR_SCRAMBLING                     = "",
   parameter HBM2E_CTRL_CH6_CMD_INORDER_EN                      = "",
   parameter HBM2E_CTRL_CH6_RDATA_REORDERING_EN                 = "",
   parameter HBM2E_CTRL_CH6_POWER_DOWN_EN                       = "",
   parameter HBM2E_CTRL_CH6_PSEUDO_BL8_EN                       = "",
   parameter HBM2E_CTRL_CH6_USER_DATA_WIDTH                     = 0,
   parameter HBM2E_CTRL_CH6_WDATA_USER_DATA_EN                  = "",
   parameter HBM2E_CTRL_CH6_RDATA_USER_DATA_EN                  = "",
   parameter HBM2E_CTRL_CH6_ECC_EN                              = "",
   parameter HBM2E_CTRL_CH6_DATA_MASK_EN                        = "",
   parameter HBM2E_CTRL_CH6_VIRAL_I_EN                          = "",
   parameter HBM2E_CTRL_CH6_VIRAL_O_EN                          = "",
   parameter HBM2E_CTRL_CH6_WCMD_PARITY_EN                      = "",
   parameter HBM2E_CTRL_CH6_RCMD_PARITY_EN                      = "",
   parameter HBM2E_CTRL_CH6_WDATA_PARITY_EN                     = "",
   parameter HBM2E_CTRL_CH6_RDATA_PARITY_EN                     = "",
   parameter HBM2E_CTRL_CH6_WSTRB_PARITY_EN                     = "",
   parameter HBM2E_CTRL_CH6_WDATA_POISON_EN                     = "",
   parameter HBM2E_CTRL_CH6_RDATA_POISON_EN                     = "",
   parameter HBM2E_CTRL_CH6_WCMD_USER_AP_EN                     = "",
   parameter HBM2E_CTRL_CH6_RCMD_USER_AP_EN                     = "",
   parameter HBM2E_CTRL_CH6_WCMD_USER_AP_POLICY                 = "",
   parameter HBM2E_CTRL_CH6_RCMD_USER_AP_POLICY                 = "",
   parameter HBM2E_CTRL_CH6_REFRESH_MODE                        = "",
   parameter HBM2E_CTRL_CH6_WCMD_USER_REFRESH_ALL_BANKS_EN      = "",
   parameter HBM2E_CTRL_CH6_RCMD_USER_REFRESH_ALL_BANKS_EN      = "",
   parameter HBM2E_CTRL_CH6_WCMD_USER_REFRESH_PER_BANK_EN       = "",
   parameter HBM2E_CTRL_CH6_RCMD_USER_REFRESH_PER_BANK_EN       = "",
   parameter HBM2E_CTRL_CH6_REFRESH_POLICY                      = "",
   parameter HBM2E_CTRL_CH6_REFRESH_POSTPAY_LOWER_LIMIT         = 0,
   parameter HBM2E_CTRL_CH6_REFRESH_POSTPAY_UPPER_LIMIT         = 0,
   parameter HBM2E_CTRL_CH6_REFRESH_PREPAY_UPPER_LIMIT          = 0,
   parameter HBM2E_CTRL_CH6_REFRESH_IDLE_THRESHOLD              = 0,
   parameter HBM2E_CTRL_CH6_TEMP_THROTTLE_EN                    = "",
   parameter HBM2E_CTRL_CH6_TEMP_THROTTLE_THRESHOLD             = 0,
   parameter HBM2E_CTRL_CH6_TEMP000_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH6_TEMP001_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH6_TEMP011_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH6_TEMP010_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH6_TEMP110_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH6_TEMP111_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH6_TEMP101_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH6_TEMP100_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH6_IRQ_O_EN                            = "",
   parameter HBM2E_CTRL_CH6_INITSTS_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH6_ERRSTS1_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH6_ERRSTS2_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH6_ERRSTS3_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH6_TMCTLSTS_CATTRIP_INT_EVNT_EN        = "",
   parameter HBM2E_CTRL_CH6_ERRSTS1_VRL_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH6_ERRSTS2_VRL_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH6_ERRSTS3_VRL_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH6_PC0_POWER_EST_BANDWIDTH_PCT         = 0,
   parameter HBM2E_CTRL_CH6_PC0_POWER_EST_PAGE_HIT_PCT          = 0,
   parameter HBM2E_CTRL_CH6_PC0_POWER_EST_READ_PCT              = 0,
   parameter HBM2E_CTRL_CH6_PC1_POWER_EST_BANDWIDTH_PCT         = 0,
   parameter HBM2E_CTRL_CH6_PC1_POWER_EST_PAGE_HIT_PCT          = 0,
   parameter HBM2E_CTRL_CH6_PC1_POWER_EST_READ_PCT              = 0,
   parameter HBM2E_CTRL_CH6_POWER_EST_POWER_STATE               = "",
   parameter HBM2E_CTRL_CH7_EN                                  = "",
   parameter HBM2E_CTRL_CH7_ADDR_ORDERING                       = "",
   parameter HBM2E_CTRL_CH7_ADDR_SCRAMBLING                     = "",
   parameter HBM2E_CTRL_CH7_CMD_INORDER_EN                      = "",
   parameter HBM2E_CTRL_CH7_RDATA_REORDERING_EN                 = "",
   parameter HBM2E_CTRL_CH7_POWER_DOWN_EN                       = "",
   parameter HBM2E_CTRL_CH7_PSEUDO_BL8_EN                       = "",
   parameter HBM2E_CTRL_CH7_USER_DATA_WIDTH                     = 0,
   parameter HBM2E_CTRL_CH7_WDATA_USER_DATA_EN                  = "",
   parameter HBM2E_CTRL_CH7_RDATA_USER_DATA_EN                  = "",
   parameter HBM2E_CTRL_CH7_ECC_EN                              = "",
   parameter HBM2E_CTRL_CH7_DATA_MASK_EN                        = "",
   parameter HBM2E_CTRL_CH7_VIRAL_I_EN                          = "",
   parameter HBM2E_CTRL_CH7_VIRAL_O_EN                          = "",
   parameter HBM2E_CTRL_CH7_WCMD_PARITY_EN                      = "",
   parameter HBM2E_CTRL_CH7_RCMD_PARITY_EN                      = "",
   parameter HBM2E_CTRL_CH7_WDATA_PARITY_EN                     = "",
   parameter HBM2E_CTRL_CH7_RDATA_PARITY_EN                     = "",
   parameter HBM2E_CTRL_CH7_WSTRB_PARITY_EN                     = "",
   parameter HBM2E_CTRL_CH7_WDATA_POISON_EN                     = "",
   parameter HBM2E_CTRL_CH7_RDATA_POISON_EN                     = "",
   parameter HBM2E_CTRL_CH7_WCMD_USER_AP_EN                     = "",
   parameter HBM2E_CTRL_CH7_RCMD_USER_AP_EN                     = "",
   parameter HBM2E_CTRL_CH7_WCMD_USER_AP_POLICY                 = "",
   parameter HBM2E_CTRL_CH7_RCMD_USER_AP_POLICY                 = "",
   parameter HBM2E_CTRL_CH7_REFRESH_MODE                        = "",
   parameter HBM2E_CTRL_CH7_WCMD_USER_REFRESH_ALL_BANKS_EN      = "",
   parameter HBM2E_CTRL_CH7_RCMD_USER_REFRESH_ALL_BANKS_EN      = "",
   parameter HBM2E_CTRL_CH7_WCMD_USER_REFRESH_PER_BANK_EN       = "",
   parameter HBM2E_CTRL_CH7_RCMD_USER_REFRESH_PER_BANK_EN       = "",
   parameter HBM2E_CTRL_CH7_REFRESH_POLICY                      = "",
   parameter HBM2E_CTRL_CH7_REFRESH_POSTPAY_LOWER_LIMIT         = 0,
   parameter HBM2E_CTRL_CH7_REFRESH_POSTPAY_UPPER_LIMIT         = 0,
   parameter HBM2E_CTRL_CH7_REFRESH_PREPAY_UPPER_LIMIT          = 0,
   parameter HBM2E_CTRL_CH7_REFRESH_IDLE_THRESHOLD              = 0,
   parameter HBM2E_CTRL_CH7_TEMP_THROTTLE_EN                    = "",
   parameter HBM2E_CTRL_CH7_TEMP_THROTTLE_THRESHOLD             = 0,
   parameter HBM2E_CTRL_CH7_TEMP000_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH7_TEMP001_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH7_TEMP011_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH7_TEMP010_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH7_TEMP110_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH7_TEMP111_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH7_TEMP101_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH7_TEMP100_THROTTLE_RATIO              = 0,
   parameter HBM2E_CTRL_CH7_IRQ_O_EN                            = "",
   parameter HBM2E_CTRL_CH7_INITSTS_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH7_ERRSTS1_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH7_ERRSTS2_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH7_ERRSTS3_INT_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH7_TMCTLSTS_CATTRIP_INT_EVNT_EN        = "",
   parameter HBM2E_CTRL_CH7_ERRSTS1_VRL_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH7_ERRSTS2_VRL_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH7_ERRSTS3_VRL_EVNT_EN                 = "",
   parameter HBM2E_CTRL_CH7_PC0_POWER_EST_BANDWIDTH_PCT         = 0,
   parameter HBM2E_CTRL_CH7_PC0_POWER_EST_PAGE_HIT_PCT          = 0,
   parameter HBM2E_CTRL_CH7_PC0_POWER_EST_READ_PCT              = 0,
   parameter HBM2E_CTRL_CH7_PC1_POWER_EST_BANDWIDTH_PCT         = 0,
   parameter HBM2E_CTRL_CH7_PC1_POWER_EST_PAGE_HIT_PCT          = 0,
   parameter HBM2E_CTRL_CH7_PC1_POWER_EST_READ_PCT              = 0,
   parameter HBM2E_CTRL_CH7_POWER_EST_POWER_STATE               = "",
   parameter DFT_DEBUG_MODE                                     = "",
   parameter HBM2E_MEM_MODEL_OPTIONS                            = 0,
   parameter HBM2E_MEM_MODEL_TDQSCK                             = 0,
   parameter HBM2E_MEM_TDQSS_MAX_PS                             = 0,
   parameter HBM2E_MEM_TDQSS_MIN_PS                             = 0,
   parameter HBM2E_MEM_TDQSCK_MAX_PS                            = 0,
   parameter HBM2E_MEM_TDQSQ_MAX_PS                             = 0,
   parameter HBM2E_MEM_TRAS_CYC                                 = 0,
   parameter HBM2E_MEM_TRCDRD_CYC                               = 0,
   parameter HBM2E_MEM_TRCDWR_CYC                               = 0,
   parameter HBM2E_MEM_TRRDL_CYC                                = 0,
   parameter HBM2E_MEM_TRRDS_CYC                                = 0,
   parameter HBM2E_MEM_TFAW_CYC                                 = 0,
   parameter HBM2E_MEM_TRTPL_CYC                                = 0,
   parameter HBM2E_MEM_TRTPS_CYC                                = 0,
   parameter HBM2E_MEM_TRP_CYC                                  = 0,
   parameter HBM2E_MEM_TWR_CYC                                  = 0,
   parameter HBM2E_MEM_TCCDS_CYC                                = 0,
   parameter HBM2E_MEM_TCCDL_CYC                                = 0,
   parameter HBM2E_MEM_TCCDR_CYC                                = 0,
   parameter HBM2E_MEM_TWTRL_CYC                                = 0,
   parameter HBM2E_MEM_TWTRS_CYC                                = 0,
   parameter HBM2E_MEM_TPD_CYC                                  = 0,
   parameter HBM2E_MEM_TXP_CYC                                  = 0,
   parameter HBM2E_MEM_TCKESR_CYC                               = 0,
   parameter HBM2E_MEM_TCKSRE_CYC                               = 0,
   parameter HBM2E_MEM_TCKSRX_CYC                               = 0,
   parameter HBM2E_MEM_TXS_CYC                                  = 0,
   parameter HBM2E_MEM_TRFC_CYC                                 = 0,
   parameter HBM2E_MEM_TRFCSB_CYC                               = 0,
   parameter HBM2E_MEM_TRREFD_CYC                               = 0,
   parameter HBM2E_MEM_TREFI_CYC                                = 0,
   parameter HBM2E_MEM_WL_CYC                                   = 0,
   parameter HBM2E_MEM_RL_CYC                                   = 0,
   parameter HBM2E_MEM_PL_CYC                                   = 0
) (
   output logic            ch0_u0_aclk,
   output logic            ch0_u1_aclk,
   output logic            ch1_u0_aclk,
   output logic            ch1_u1_aclk,
   output logic            ch2_u0_aclk,
   output logic            ch2_u1_aclk,
   output logic            ch3_u0_aclk,
   output logic            ch3_u1_aclk,
   output logic            ch4_u0_aclk,
   output logic            ch4_u1_aclk,
   output logic            ch5_u0_aclk,
   output logic            ch5_u1_aclk,
   output logic            ch6_u0_aclk,
   output logic            ch6_u1_aclk,
   output logic            ch7_u0_aclk,
   output logic            ch7_u1_aclk,
   output logic            ch0_ch1_sb_aclk,
   output logic            ch2_ch3_sb_aclk,
   output logic            ch4_ch5_sb_aclk,
   output logic            ch6_ch7_sb_aclk,
   output logic            uibssm_sb_aclk,
   output logic            ch0_u0_wmc_intr,
   output logic            ch0_u1_wmc_intr,
   output logic            ch1_u0_wmc_intr,
   output logic            ch1_u1_wmc_intr,
   output logic            ch2_u0_wmc_intr,
   output logic            ch2_u1_wmc_intr,
   output logic            ch3_u0_wmc_intr,
   output logic            ch3_u1_wmc_intr,
   output logic            ch4_u0_wmc_intr,
   output logic            ch4_u1_wmc_intr,
   output logic            ch5_u0_wmc_intr,
   output logic            ch5_u1_wmc_intr,
   output logic            ch6_u0_wmc_intr,
   output logic            ch6_u1_wmc_intr,
   output logic            ch7_u0_wmc_intr,
   output logic            ch7_u1_wmc_intr,
   input  logic            fabric_clk,
   input  logic            hbm_reset_n,
   output logic            hbm_reset_in_prog,
   output logic            hbm_cattrip,
   input  logic            hbm_cattrip_i,
   output logic [2:0]      hbm_temp,
   input  logic [2:0]      hbm_temp_i,
   output logic            local_cal_success,
   output logic            local_cal_fail,
   input  logic            uibpll_locked,
   input  logic [7:0]      uibpll_phout,
   input  logic            uibpll_refclk,
   output logic            uibpll_refclk_buffered,
   input  logic [39:0]     ch0_u0_araddr,
   input  logic [1:0]      ch0_u0_arburst,
   input  logic [6:0]      ch0_u0_arid,
   input  logic [7:0]      ch0_u0_arlen,
   input  logic            ch0_u0_arlock,
   input  logic [3:0]      ch0_u0_arqos,
   input  logic [2:0]      ch0_u0_arsize,
   input  logic            ch0_u0_arvalid,
   input  logic [13:0]     ch0_u0_aruser,
   input  logic [2:0]      ch0_u0_arprot,
   input  logic [39:0]     ch0_u0_awaddr,
   input  logic [1:0]      ch0_u0_awburst,
   input  logic [6:0]      ch0_u0_awid,
   input  logic [7:0]      ch0_u0_awlen,
   input  logic            ch0_u0_awlock,
   input  logic [3:0]      ch0_u0_awqos,
   input  logic [2:0]      ch0_u0_awsize,
   input  logic            ch0_u0_awvalid,
   input  logic [13:0]     ch0_u0_awuser,
   input  logic [2:0]      ch0_u0_awprot,
   input  logic            ch0_u0_bready,
   input  logic            ch0_u0_rready,
   input  logic [255:0]    ch0_u0_wdata,
   input  logic [31:0]     ch0_u0_wstrb,
   input  logic            ch0_u0_wlast,
   input  logic            ch0_u0_wvalid,
   input  logic [31:0]     ch0_u0_wuser,
   output logic [31:0]     ch0_u0_ruser,
   output logic            ch0_u0_arready,
   output logic            ch0_u0_awready,
   output logic [6:0]      ch0_u0_bid,
   output logic [1:0]      ch0_u0_bresp,
   output logic            ch0_u0_bvalid,
   output logic [255:0]    ch0_u0_rdata,
   output logic [6:0]      ch0_u0_rid,
   output logic            ch0_u0_rlast,
   output logic [1:0]      ch0_u0_rresp,
   output logic            ch0_u0_rvalid,
   output logic            ch0_u0_wready,
   input  logic [39:0]     ch0_u1_araddr,
   input  logic [1:0]      ch0_u1_arburst,
   input  logic [6:0]      ch0_u1_arid,
   input  logic [7:0]      ch0_u1_arlen,
   input  logic            ch0_u1_arlock,
   input  logic [3:0]      ch0_u1_arqos,
   input  logic [2:0]      ch0_u1_arsize,
   input  logic            ch0_u1_arvalid,
   input  logic [13:0]     ch0_u1_aruser,
   input  logic [2:0]      ch0_u1_arprot,
   input  logic [39:0]     ch0_u1_awaddr,
   input  logic [1:0]      ch0_u1_awburst,
   input  logic [6:0]      ch0_u1_awid,
   input  logic [7:0]      ch0_u1_awlen,
   input  logic            ch0_u1_awlock,
   input  logic [3:0]      ch0_u1_awqos,
   input  logic [2:0]      ch0_u1_awsize,
   input  logic            ch0_u1_awvalid,
   input  logic [13:0]     ch0_u1_awuser,
   input  logic [2:0]      ch0_u1_awprot,
   input  logic            ch0_u1_bready,
   input  logic            ch0_u1_rready,
   input  logic [255:0]    ch0_u1_wdata,
   input  logic [31:0]     ch0_u1_wstrb,
   input  logic            ch0_u1_wlast,
   input  logic            ch0_u1_wvalid,
   input  logic [31:0]     ch0_u1_wuser,
   output logic [31:0]     ch0_u1_ruser,
   output logic            ch0_u1_arready,
   output logic            ch0_u1_awready,
   output logic [6:0]      ch0_u1_bid,
   output logic [1:0]      ch0_u1_bresp,
   output logic            ch0_u1_bvalid,
   output logic [255:0]    ch0_u1_rdata,
   output logic [6:0]      ch0_u1_rid,
   output logic            ch0_u1_rlast,
   output logic [1:0]      ch0_u1_rresp,
   output logic            ch0_u1_rvalid,
   output logic            ch0_u1_wready,
   input  logic [39:0]     ch1_u0_araddr,
   input  logic [1:0]      ch1_u0_arburst,
   input  logic [6:0]      ch1_u0_arid,
   input  logic [7:0]      ch1_u0_arlen,
   input  logic            ch1_u0_arlock,
   input  logic [3:0]      ch1_u0_arqos,
   input  logic [2:0]      ch1_u0_arsize,
   input  logic            ch1_u0_arvalid,
   input  logic [13:0]     ch1_u0_aruser,
   input  logic [2:0]      ch1_u0_arprot,
   input  logic [39:0]     ch1_u0_awaddr,
   input  logic [1:0]      ch1_u0_awburst,
   input  logic [6:0]      ch1_u0_awid,
   input  logic [7:0]      ch1_u0_awlen,
   input  logic            ch1_u0_awlock,
   input  logic [3:0]      ch1_u0_awqos,
   input  logic [2:0]      ch1_u0_awsize,
   input  logic            ch1_u0_awvalid,
   input  logic [13:0]     ch1_u0_awuser,
   input  logic [2:0]      ch1_u0_awprot,
   input  logic            ch1_u0_bready,
   input  logic            ch1_u0_rready,
   input  logic [255:0]    ch1_u0_wdata,
   input  logic [31:0]     ch1_u0_wstrb,
   input  logic            ch1_u0_wlast,
   input  logic            ch1_u0_wvalid,
   input  logic [31:0]     ch1_u0_wuser,
   output logic [31:0]     ch1_u0_ruser,
   output logic            ch1_u0_arready,
   output logic            ch1_u0_awready,
   output logic [6:0]      ch1_u0_bid,
   output logic [1:0]      ch1_u0_bresp,
   output logic            ch1_u0_bvalid,
   output logic [255:0]    ch1_u0_rdata,
   output logic [6:0]      ch1_u0_rid,
   output logic            ch1_u0_rlast,
   output logic [1:0]      ch1_u0_rresp,
   output logic            ch1_u0_rvalid,
   output logic            ch1_u0_wready,
   input  logic [39:0]     ch1_u1_araddr,
   input  logic [1:0]      ch1_u1_arburst,
   input  logic [6:0]      ch1_u1_arid,
   input  logic [7:0]      ch1_u1_arlen,
   input  logic            ch1_u1_arlock,
   input  logic [3:0]      ch1_u1_arqos,
   input  logic [2:0]      ch1_u1_arsize,
   input  logic            ch1_u1_arvalid,
   input  logic [13:0]     ch1_u1_aruser,
   input  logic [2:0]      ch1_u1_arprot,
   input  logic [39:0]     ch1_u1_awaddr,
   input  logic [1:0]      ch1_u1_awburst,
   input  logic [6:0]      ch1_u1_awid,
   input  logic [7:0]      ch1_u1_awlen,
   input  logic            ch1_u1_awlock,
   input  logic [3:0]      ch1_u1_awqos,
   input  logic [2:0]      ch1_u1_awsize,
   input  logic            ch1_u1_awvalid,
   input  logic [13:0]     ch1_u1_awuser,
   input  logic [2:0]      ch1_u1_awprot,
   input  logic            ch1_u1_bready,
   input  logic            ch1_u1_rready,
   input  logic [255:0]    ch1_u1_wdata,
   input  logic [31:0]     ch1_u1_wstrb,
   input  logic            ch1_u1_wlast,
   input  logic            ch1_u1_wvalid,
   input  logic [31:0]     ch1_u1_wuser,
   output logic [31:0]     ch1_u1_ruser,
   output logic            ch1_u1_arready,
   output logic            ch1_u1_awready,
   output logic [6:0]      ch1_u1_bid,
   output logic [1:0]      ch1_u1_bresp,
   output logic            ch1_u1_bvalid,
   output logic [255:0]    ch1_u1_rdata,
   output logic [6:0]      ch1_u1_rid,
   output logic            ch1_u1_rlast,
   output logic [1:0]      ch1_u1_rresp,
   output logic            ch1_u1_rvalid,
   output logic            ch1_u1_wready,
   input  logic [39:0]     ch2_u0_araddr,
   input  logic [1:0]      ch2_u0_arburst,
   input  logic [6:0]      ch2_u0_arid,
   input  logic [7:0]      ch2_u0_arlen,
   input  logic            ch2_u0_arlock,
   input  logic [3:0]      ch2_u0_arqos,
   input  logic [2:0]      ch2_u0_arsize,
   input  logic            ch2_u0_arvalid,
   input  logic [13:0]     ch2_u0_aruser,
   input  logic [2:0]      ch2_u0_arprot,
   input  logic [39:0]     ch2_u0_awaddr,
   input  logic [1:0]      ch2_u0_awburst,
   input  logic [6:0]      ch2_u0_awid,
   input  logic [7:0]      ch2_u0_awlen,
   input  logic            ch2_u0_awlock,
   input  logic [3:0]      ch2_u0_awqos,
   input  logic [2:0]      ch2_u0_awsize,
   input  logic            ch2_u0_awvalid,
   input  logic [13:0]     ch2_u0_awuser,
   input  logic [2:0]      ch2_u0_awprot,
   input  logic            ch2_u0_bready,
   input  logic            ch2_u0_rready,
   input  logic [255:0]    ch2_u0_wdata,
   input  logic [31:0]     ch2_u0_wstrb,
   input  logic            ch2_u0_wlast,
   input  logic            ch2_u0_wvalid,
   input  logic [31:0]     ch2_u0_wuser,
   output logic [31:0]     ch2_u0_ruser,
   output logic            ch2_u0_arready,
   output logic            ch2_u0_awready,
   output logic [6:0]      ch2_u0_bid,
   output logic [1:0]      ch2_u0_bresp,
   output logic            ch2_u0_bvalid,
   output logic [255:0]    ch2_u0_rdata,
   output logic [6:0]      ch2_u0_rid,
   output logic            ch2_u0_rlast,
   output logic [1:0]      ch2_u0_rresp,
   output logic            ch2_u0_rvalid,
   output logic            ch2_u0_wready,
   input  logic [39:0]     ch2_u1_araddr,
   input  logic [1:0]      ch2_u1_arburst,
   input  logic [6:0]      ch2_u1_arid,
   input  logic [7:0]      ch2_u1_arlen,
   input  logic            ch2_u1_arlock,
   input  logic [3:0]      ch2_u1_arqos,
   input  logic [2:0]      ch2_u1_arsize,
   input  logic            ch2_u1_arvalid,
   input  logic [13:0]     ch2_u1_aruser,
   input  logic [2:0]      ch2_u1_arprot,
   input  logic [39:0]     ch2_u1_awaddr,
   input  logic [1:0]      ch2_u1_awburst,
   input  logic [6:0]      ch2_u1_awid,
   input  logic [7:0]      ch2_u1_awlen,
   input  logic            ch2_u1_awlock,
   input  logic [3:0]      ch2_u1_awqos,
   input  logic [2:0]      ch2_u1_awsize,
   input  logic            ch2_u1_awvalid,
   input  logic [13:0]     ch2_u1_awuser,
   input  logic [2:0]      ch2_u1_awprot,
   input  logic            ch2_u1_bready,
   input  logic            ch2_u1_rready,
   input  logic [255:0]    ch2_u1_wdata,
   input  logic [31:0]     ch2_u1_wstrb,
   input  logic            ch2_u1_wlast,
   input  logic            ch2_u1_wvalid,
   input  logic [31:0]     ch2_u1_wuser,
   output logic [31:0]     ch2_u1_ruser,
   output logic            ch2_u1_arready,
   output logic            ch2_u1_awready,
   output logic [6:0]      ch2_u1_bid,
   output logic [1:0]      ch2_u1_bresp,
   output logic            ch2_u1_bvalid,
   output logic [255:0]    ch2_u1_rdata,
   output logic [6:0]      ch2_u1_rid,
   output logic            ch2_u1_rlast,
   output logic [1:0]      ch2_u1_rresp,
   output logic            ch2_u1_rvalid,
   output logic            ch2_u1_wready,
   input  logic [39:0]     ch3_u0_araddr,
   input  logic [1:0]      ch3_u0_arburst,
   input  logic [6:0]      ch3_u0_arid,
   input  logic [7:0]      ch3_u0_arlen,
   input  logic            ch3_u0_arlock,
   input  logic [3:0]      ch3_u0_arqos,
   input  logic [2:0]      ch3_u0_arsize,
   input  logic            ch3_u0_arvalid,
   input  logic [13:0]     ch3_u0_aruser,
   input  logic [2:0]      ch3_u0_arprot,
   input  logic [39:0]     ch3_u0_awaddr,
   input  logic [1:0]      ch3_u0_awburst,
   input  logic [6:0]      ch3_u0_awid,
   input  logic [7:0]      ch3_u0_awlen,
   input  logic            ch3_u0_awlock,
   input  logic [3:0]      ch3_u0_awqos,
   input  logic [2:0]      ch3_u0_awsize,
   input  logic            ch3_u0_awvalid,
   input  logic [13:0]     ch3_u0_awuser,
   input  logic [2:0]      ch3_u0_awprot,
   input  logic            ch3_u0_bready,
   input  logic            ch3_u0_rready,
   input  logic [255:0]    ch3_u0_wdata,
   input  logic [31:0]     ch3_u0_wstrb,
   input  logic            ch3_u0_wlast,
   input  logic            ch3_u0_wvalid,
   input  logic [31:0]     ch3_u0_wuser,
   output logic [31:0]     ch3_u0_ruser,
   output logic            ch3_u0_arready,
   output logic            ch3_u0_awready,
   output logic [6:0]      ch3_u0_bid,
   output logic [1:0]      ch3_u0_bresp,
   output logic            ch3_u0_bvalid,
   output logic [255:0]    ch3_u0_rdata,
   output logic [6:0]      ch3_u0_rid,
   output logic            ch3_u0_rlast,
   output logic [1:0]      ch3_u0_rresp,
   output logic            ch3_u0_rvalid,
   output logic            ch3_u0_wready,
   input  logic [39:0]     ch3_u1_araddr,
   input  logic [1:0]      ch3_u1_arburst,
   input  logic [6:0]      ch3_u1_arid,
   input  logic [7:0]      ch3_u1_arlen,
   input  logic            ch3_u1_arlock,
   input  logic [3:0]      ch3_u1_arqos,
   input  logic [2:0]      ch3_u1_arsize,
   input  logic            ch3_u1_arvalid,
   input  logic [13:0]     ch3_u1_aruser,
   input  logic [2:0]      ch3_u1_arprot,
   input  logic [39:0]     ch3_u1_awaddr,
   input  logic [1:0]      ch3_u1_awburst,
   input  logic [6:0]      ch3_u1_awid,
   input  logic [7:0]      ch3_u1_awlen,
   input  logic            ch3_u1_awlock,
   input  logic [3:0]      ch3_u1_awqos,
   input  logic [2:0]      ch3_u1_awsize,
   input  logic            ch3_u1_awvalid,
   input  logic [13:0]     ch3_u1_awuser,
   input  logic [2:0]      ch3_u1_awprot,
   input  logic            ch3_u1_bready,
   input  logic            ch3_u1_rready,
   input  logic [255:0]    ch3_u1_wdata,
   input  logic [31:0]     ch3_u1_wstrb,
   input  logic            ch3_u1_wlast,
   input  logic            ch3_u1_wvalid,
   input  logic [31:0]     ch3_u1_wuser,
   output logic [31:0]     ch3_u1_ruser,
   output logic            ch3_u1_arready,
   output logic            ch3_u1_awready,
   output logic [6:0]      ch3_u1_bid,
   output logic [1:0]      ch3_u1_bresp,
   output logic            ch3_u1_bvalid,
   output logic [255:0]    ch3_u1_rdata,
   output logic [6:0]      ch3_u1_rid,
   output logic            ch3_u1_rlast,
   output logic [1:0]      ch3_u1_rresp,
   output logic            ch3_u1_rvalid,
   output logic            ch3_u1_wready,
   input  logic [39:0]     ch4_u0_araddr,
   input  logic [1:0]      ch4_u0_arburst,
   input  logic [6:0]      ch4_u0_arid,
   input  logic [7:0]      ch4_u0_arlen,
   input  logic            ch4_u0_arlock,
   input  logic [3:0]      ch4_u0_arqos,
   input  logic [2:0]      ch4_u0_arsize,
   input  logic            ch4_u0_arvalid,
   input  logic [13:0]     ch4_u0_aruser,
   input  logic [2:0]      ch4_u0_arprot,
   input  logic [39:0]     ch4_u0_awaddr,
   input  logic [1:0]      ch4_u0_awburst,
   input  logic [6:0]      ch4_u0_awid,
   input  logic [7:0]      ch4_u0_awlen,
   input  logic            ch4_u0_awlock,
   input  logic [3:0]      ch4_u0_awqos,
   input  logic [2:0]      ch4_u0_awsize,
   input  logic            ch4_u0_awvalid,
   input  logic [13:0]     ch4_u0_awuser,
   input  logic [2:0]      ch4_u0_awprot,
   input  logic            ch4_u0_bready,
   input  logic            ch4_u0_rready,
   input  logic [255:0]    ch4_u0_wdata,
   input  logic [31:0]     ch4_u0_wstrb,
   input  logic            ch4_u0_wlast,
   input  logic            ch4_u0_wvalid,
   input  logic [31:0]     ch4_u0_wuser,
   output logic [31:0]     ch4_u0_ruser,
   output logic            ch4_u0_arready,
   output logic            ch4_u0_awready,
   output logic [6:0]      ch4_u0_bid,
   output logic [1:0]      ch4_u0_bresp,
   output logic            ch4_u0_bvalid,
   output logic [255:0]    ch4_u0_rdata,
   output logic [6:0]      ch4_u0_rid,
   output logic            ch4_u0_rlast,
   output logic [1:0]      ch4_u0_rresp,
   output logic            ch4_u0_rvalid,
   output logic            ch4_u0_wready,
   input  logic [39:0]     ch4_u1_araddr,
   input  logic [1:0]      ch4_u1_arburst,
   input  logic [6:0]      ch4_u1_arid,
   input  logic [7:0]      ch4_u1_arlen,
   input  logic            ch4_u1_arlock,
   input  logic [3:0]      ch4_u1_arqos,
   input  logic [2:0]      ch4_u1_arsize,
   input  logic            ch4_u1_arvalid,
   input  logic [13:0]     ch4_u1_aruser,
   input  logic [2:0]      ch4_u1_arprot,
   input  logic [39:0]     ch4_u1_awaddr,
   input  logic [1:0]      ch4_u1_awburst,
   input  logic [6:0]      ch4_u1_awid,
   input  logic [7:0]      ch4_u1_awlen,
   input  logic            ch4_u1_awlock,
   input  logic [3:0]      ch4_u1_awqos,
   input  logic [2:0]      ch4_u1_awsize,
   input  logic            ch4_u1_awvalid,
   input  logic [13:0]     ch4_u1_awuser,
   input  logic [2:0]      ch4_u1_awprot,
   input  logic            ch4_u1_bready,
   input  logic            ch4_u1_rready,
   input  logic [255:0]    ch4_u1_wdata,
   input  logic [31:0]     ch4_u1_wstrb,
   input  logic            ch4_u1_wlast,
   input  logic            ch4_u1_wvalid,
   input  logic [31:0]     ch4_u1_wuser,
   output logic [31:0]     ch4_u1_ruser,
   output logic            ch4_u1_arready,
   output logic            ch4_u1_awready,
   output logic [6:0]      ch4_u1_bid,
   output logic [1:0]      ch4_u1_bresp,
   output logic            ch4_u1_bvalid,
   output logic [255:0]    ch4_u1_rdata,
   output logic [6:0]      ch4_u1_rid,
   output logic            ch4_u1_rlast,
   output logic [1:0]      ch4_u1_rresp,
   output logic            ch4_u1_rvalid,
   output logic            ch4_u1_wready,
   input  logic [39:0]     ch5_u0_araddr,
   input  logic [1:0]      ch5_u0_arburst,
   input  logic [6:0]      ch5_u0_arid,
   input  logic [7:0]      ch5_u0_arlen,
   input  logic            ch5_u0_arlock,
   input  logic [3:0]      ch5_u0_arqos,
   input  logic [2:0]      ch5_u0_arsize,
   input  logic            ch5_u0_arvalid,
   input  logic [13:0]     ch5_u0_aruser,
   input  logic [2:0]      ch5_u0_arprot,
   input  logic [39:0]     ch5_u0_awaddr,
   input  logic [1:0]      ch5_u0_awburst,
   input  logic [6:0]      ch5_u0_awid,
   input  logic [7:0]      ch5_u0_awlen,
   input  logic            ch5_u0_awlock,
   input  logic [3:0]      ch5_u0_awqos,
   input  logic [2:0]      ch5_u0_awsize,
   input  logic            ch5_u0_awvalid,
   input  logic [13:0]     ch5_u0_awuser,
   input  logic [2:0]      ch5_u0_awprot,
   input  logic            ch5_u0_bready,
   input  logic            ch5_u0_rready,
   input  logic [255:0]    ch5_u0_wdata,
   input  logic [31:0]     ch5_u0_wstrb,
   input  logic            ch5_u0_wlast,
   input  logic            ch5_u0_wvalid,
   input  logic [31:0]     ch5_u0_wuser,
   output logic [31:0]     ch5_u0_ruser,
   output logic            ch5_u0_arready,
   output logic            ch5_u0_awready,
   output logic [6:0]      ch5_u0_bid,
   output logic [1:0]      ch5_u0_bresp,
   output logic            ch5_u0_bvalid,
   output logic [255:0]    ch5_u0_rdata,
   output logic [6:0]      ch5_u0_rid,
   output logic            ch5_u0_rlast,
   output logic [1:0]      ch5_u0_rresp,
   output logic            ch5_u0_rvalid,
   output logic            ch5_u0_wready,
   input  logic [39:0]     ch5_u1_araddr,
   input  logic [1:0]      ch5_u1_arburst,
   input  logic [6:0]      ch5_u1_arid,
   input  logic [7:0]      ch5_u1_arlen,
   input  logic            ch5_u1_arlock,
   input  logic [3:0]      ch5_u1_arqos,
   input  logic [2:0]      ch5_u1_arsize,
   input  logic            ch5_u1_arvalid,
   input  logic [13:0]     ch5_u1_aruser,
   input  logic [2:0]      ch5_u1_arprot,
   input  logic [39:0]     ch5_u1_awaddr,
   input  logic [1:0]      ch5_u1_awburst,
   input  logic [6:0]      ch5_u1_awid,
   input  logic [7:0]      ch5_u1_awlen,
   input  logic            ch5_u1_awlock,
   input  logic [3:0]      ch5_u1_awqos,
   input  logic [2:0]      ch5_u1_awsize,
   input  logic            ch5_u1_awvalid,
   input  logic [13:0]     ch5_u1_awuser,
   input  logic [2:0]      ch5_u1_awprot,
   input  logic            ch5_u1_bready,
   input  logic            ch5_u1_rready,
   input  logic [255:0]    ch5_u1_wdata,
   input  logic [31:0]     ch5_u1_wstrb,
   input  logic            ch5_u1_wlast,
   input  logic            ch5_u1_wvalid,
   input  logic [31:0]     ch5_u1_wuser,
   output logic [31:0]     ch5_u1_ruser,
   output logic            ch5_u1_arready,
   output logic            ch5_u1_awready,
   output logic [6:0]      ch5_u1_bid,
   output logic [1:0]      ch5_u1_bresp,
   output logic            ch5_u1_bvalid,
   output logic [255:0]    ch5_u1_rdata,
   output logic [6:0]      ch5_u1_rid,
   output logic            ch5_u1_rlast,
   output logic [1:0]      ch5_u1_rresp,
   output logic            ch5_u1_rvalid,
   output logic            ch5_u1_wready,
   input  logic [39:0]     ch6_u0_araddr,
   input  logic [1:0]      ch6_u0_arburst,
   input  logic [6:0]      ch6_u0_arid,
   input  logic [7:0]      ch6_u0_arlen,
   input  logic            ch6_u0_arlock,
   input  logic [3:0]      ch6_u0_arqos,
   input  logic [2:0]      ch6_u0_arsize,
   input  logic            ch6_u0_arvalid,
   input  logic [13:0]     ch6_u0_aruser,
   input  logic [2:0]      ch6_u0_arprot,
   input  logic [39:0]     ch6_u0_awaddr,
   input  logic [1:0]      ch6_u0_awburst,
   input  logic [6:0]      ch6_u0_awid,
   input  logic [7:0]      ch6_u0_awlen,
   input  logic            ch6_u0_awlock,
   input  logic [3:0]      ch6_u0_awqos,
   input  logic [2:0]      ch6_u0_awsize,
   input  logic            ch6_u0_awvalid,
   input  logic [13:0]     ch6_u0_awuser,
   input  logic [2:0]      ch6_u0_awprot,
   input  logic            ch6_u0_bready,
   input  logic            ch6_u0_rready,
   input  logic [255:0]    ch6_u0_wdata,
   input  logic [31:0]     ch6_u0_wstrb,
   input  logic            ch6_u0_wlast,
   input  logic            ch6_u0_wvalid,
   input  logic [31:0]     ch6_u0_wuser,
   output logic [31:0]     ch6_u0_ruser,
   output logic            ch6_u0_arready,
   output logic            ch6_u0_awready,
   output logic [6:0]      ch6_u0_bid,
   output logic [1:0]      ch6_u0_bresp,
   output logic            ch6_u0_bvalid,
   output logic [255:0]    ch6_u0_rdata,
   output logic [6:0]      ch6_u0_rid,
   output logic            ch6_u0_rlast,
   output logic [1:0]      ch6_u0_rresp,
   output logic            ch6_u0_rvalid,
   output logic            ch6_u0_wready,
   input  logic [39:0]     ch6_u1_araddr,
   input  logic [1:0]      ch6_u1_arburst,
   input  logic [6:0]      ch6_u1_arid,
   input  logic [7:0]      ch6_u1_arlen,
   input  logic            ch6_u1_arlock,
   input  logic [3:0]      ch6_u1_arqos,
   input  logic [2:0]      ch6_u1_arsize,
   input  logic            ch6_u1_arvalid,
   input  logic [13:0]     ch6_u1_aruser,
   input  logic [2:0]      ch6_u1_arprot,
   input  logic [39:0]     ch6_u1_awaddr,
   input  logic [1:0]      ch6_u1_awburst,
   input  logic [6:0]      ch6_u1_awid,
   input  logic [7:0]      ch6_u1_awlen,
   input  logic            ch6_u1_awlock,
   input  logic [3:0]      ch6_u1_awqos,
   input  logic [2:0]      ch6_u1_awsize,
   input  logic            ch6_u1_awvalid,
   input  logic [13:0]     ch6_u1_awuser,
   input  logic [2:0]      ch6_u1_awprot,
   input  logic            ch6_u1_bready,
   input  logic            ch6_u1_rready,
   input  logic [255:0]    ch6_u1_wdata,
   input  logic [31:0]     ch6_u1_wstrb,
   input  logic            ch6_u1_wlast,
   input  logic            ch6_u1_wvalid,
   input  logic [31:0]     ch6_u1_wuser,
   output logic [31:0]     ch6_u1_ruser,
   output logic            ch6_u1_arready,
   output logic            ch6_u1_awready,
   output logic [6:0]      ch6_u1_bid,
   output logic [1:0]      ch6_u1_bresp,
   output logic            ch6_u1_bvalid,
   output logic [255:0]    ch6_u1_rdata,
   output logic [6:0]      ch6_u1_rid,
   output logic            ch6_u1_rlast,
   output logic [1:0]      ch6_u1_rresp,
   output logic            ch6_u1_rvalid,
   output logic            ch6_u1_wready,
   input  logic [39:0]     ch7_u0_araddr,
   input  logic [1:0]      ch7_u0_arburst,
   input  logic [6:0]      ch7_u0_arid,
   input  logic [7:0]      ch7_u0_arlen,
   input  logic            ch7_u0_arlock,
   input  logic [3:0]      ch7_u0_arqos,
   input  logic [2:0]      ch7_u0_arsize,
   input  logic            ch7_u0_arvalid,
   input  logic [13:0]     ch7_u0_aruser,
   input  logic [2:0]      ch7_u0_arprot,
   input  logic [39:0]     ch7_u0_awaddr,
   input  logic [1:0]      ch7_u0_awburst,
   input  logic [6:0]      ch7_u0_awid,
   input  logic [7:0]      ch7_u0_awlen,
   input  logic            ch7_u0_awlock,
   input  logic [3:0]      ch7_u0_awqos,
   input  logic [2:0]      ch7_u0_awsize,
   input  logic            ch7_u0_awvalid,
   input  logic [13:0]     ch7_u0_awuser,
   input  logic [2:0]      ch7_u0_awprot,
   input  logic            ch7_u0_bready,
   input  logic            ch7_u0_rready,
   input  logic [255:0]    ch7_u0_wdata,
   input  logic [31:0]     ch7_u0_wstrb,
   input  logic            ch7_u0_wlast,
   input  logic            ch7_u0_wvalid,
   input  logic [31:0]     ch7_u0_wuser,
   output logic [31:0]     ch7_u0_ruser,
   output logic            ch7_u0_arready,
   output logic            ch7_u0_awready,
   output logic [6:0]      ch7_u0_bid,
   output logic [1:0]      ch7_u0_bresp,
   output logic            ch7_u0_bvalid,
   output logic [255:0]    ch7_u0_rdata,
   output logic [6:0]      ch7_u0_rid,
   output logic            ch7_u0_rlast,
   output logic [1:0]      ch7_u0_rresp,
   output logic            ch7_u0_rvalid,
   output logic            ch7_u0_wready,
   input  logic [39:0]     ch7_u1_araddr,
   input  logic [1:0]      ch7_u1_arburst,
   input  logic [6:0]      ch7_u1_arid,
   input  logic [7:0]      ch7_u1_arlen,
   input  logic            ch7_u1_arlock,
   input  logic [3:0]      ch7_u1_arqos,
   input  logic [2:0]      ch7_u1_arsize,
   input  logic            ch7_u1_arvalid,
   input  logic [13:0]     ch7_u1_aruser,
   input  logic [2:0]      ch7_u1_arprot,
   input  logic [39:0]     ch7_u1_awaddr,
   input  logic [1:0]      ch7_u1_awburst,
   input  logic [6:0]      ch7_u1_awid,
   input  logic [7:0]      ch7_u1_awlen,
   input  logic            ch7_u1_awlock,
   input  logic [3:0]      ch7_u1_awqos,
   input  logic [2:0]      ch7_u1_awsize,
   input  logic            ch7_u1_awvalid,
   input  logic [13:0]     ch7_u1_awuser,
   input  logic [2:0]      ch7_u1_awprot,
   input  logic            ch7_u1_bready,
   input  logic            ch7_u1_rready,
   input  logic [255:0]    ch7_u1_wdata,
   input  logic [31:0]     ch7_u1_wstrb,
   input  logic            ch7_u1_wlast,
   input  logic            ch7_u1_wvalid,
   input  logic [31:0]     ch7_u1_wuser,
   output logic [31:0]     ch7_u1_ruser,
   output logic            ch7_u1_arready,
   output logic            ch7_u1_awready,
   output logic [6:0]      ch7_u1_bid,
   output logic [1:0]      ch7_u1_bresp,
   output logic            ch7_u1_bvalid,
   output logic [255:0]    ch7_u1_rdata,
   output logic [6:0]      ch7_u1_rid,
   output logic            ch7_u1_rlast,
   output logic [1:0]      ch7_u1_rresp,
   output logic            ch7_u1_rvalid,
   output logic            ch7_u1_wready,
   input  logic [26:0]     ch0_ch1_sb_awaddr,
   input  logic            ch0_ch1_sb_awvalid,
   output logic            ch0_ch1_sb_awready,
   input  logic [31:0]     ch0_ch1_sb_wdata,
   input  logic [3:0]      ch0_ch1_sb_wstrb,
   input  logic            ch0_ch1_sb_wvalid,
   output logic            ch0_ch1_sb_wready,
   output logic [1:0]      ch0_ch1_sb_bresp,
   output logic            ch0_ch1_sb_bvalid,
   input  logic            ch0_ch1_sb_bready,
   input  logic [26:0]     ch0_ch1_sb_araddr,
   input  logic            ch0_ch1_sb_arvalid,
   output logic            ch0_ch1_sb_arready,
   output logic [31:0]     ch0_ch1_sb_rdata,
   output logic [1:0]      ch0_ch1_sb_rresp,
   output logic            ch0_ch1_sb_rvalid,
   input  logic            ch0_ch1_sb_rready,
   input  logic [2:0]      ch0_ch1_sb_awprot,
   input  logic [2:0]      ch0_ch1_sb_arprot,
   input  logic [26:0]     ch2_ch3_sb_awaddr,
   input  logic            ch2_ch3_sb_awvalid,
   output logic            ch2_ch3_sb_awready,
   input  logic [31:0]     ch2_ch3_sb_wdata,
   input  logic [3:0]      ch2_ch3_sb_wstrb,
   input  logic            ch2_ch3_sb_wvalid,
   output logic            ch2_ch3_sb_wready,
   output logic [1:0]      ch2_ch3_sb_bresp,
   output logic            ch2_ch3_sb_bvalid,
   input  logic            ch2_ch3_sb_bready,
   input  logic [26:0]     ch2_ch3_sb_araddr,
   input  logic            ch2_ch3_sb_arvalid,
   output logic            ch2_ch3_sb_arready,
   output logic [31:0]     ch2_ch3_sb_rdata,
   output logic [1:0]      ch2_ch3_sb_rresp,
   output logic            ch2_ch3_sb_rvalid,
   input  logic            ch2_ch3_sb_rready,
   input  logic [2:0]      ch2_ch3_sb_awprot,
   input  logic [2:0]      ch2_ch3_sb_arprot,
   input  logic [26:0]     ch4_ch5_sb_awaddr,
   input  logic            ch4_ch5_sb_awvalid,
   output logic            ch4_ch5_sb_awready,
   input  logic [31:0]     ch4_ch5_sb_wdata,
   input  logic [3:0]      ch4_ch5_sb_wstrb,
   input  logic            ch4_ch5_sb_wvalid,
   output logic            ch4_ch5_sb_wready,
   output logic [1:0]      ch4_ch5_sb_bresp,
   output logic            ch4_ch5_sb_bvalid,
   input  logic            ch4_ch5_sb_bready,
   input  logic [26:0]     ch4_ch5_sb_araddr,
   input  logic            ch4_ch5_sb_arvalid,
   output logic            ch4_ch5_sb_arready,
   output logic [31:0]     ch4_ch5_sb_rdata,
   output logic [1:0]      ch4_ch5_sb_rresp,
   output logic            ch4_ch5_sb_rvalid,
   input  logic            ch4_ch5_sb_rready,
   input  logic [2:0]      ch4_ch5_sb_awprot,
   input  logic [2:0]      ch4_ch5_sb_arprot,
   input  logic [26:0]     ch6_ch7_sb_awaddr,
   input  logic            ch6_ch7_sb_awvalid,
   output logic            ch6_ch7_sb_awready,
   input  logic [31:0]     ch6_ch7_sb_wdata,
   input  logic [3:0]      ch6_ch7_sb_wstrb,
   input  logic            ch6_ch7_sb_wvalid,
   output logic            ch6_ch7_sb_wready,
   output logic [1:0]      ch6_ch7_sb_bresp,
   output logic            ch6_ch7_sb_bvalid,
   input  logic            ch6_ch7_sb_bready,
   input  logic [26:0]     ch6_ch7_sb_araddr,
   input  logic            ch6_ch7_sb_arvalid,
   output logic            ch6_ch7_sb_arready,
   output logic [31:0]     ch6_ch7_sb_rdata,
   output logic [1:0]      ch6_ch7_sb_rresp,
   output logic            ch6_ch7_sb_rvalid,
   input  logic            ch6_ch7_sb_rready,
   input  logic [2:0]      ch6_ch7_sb_awprot,
   input  logic [2:0]      ch6_ch7_sb_arprot,
   input  logic [26:0]     uibssm_sb_awaddr,
   input  logic            uibssm_sb_awvalid,
   output logic            uibssm_sb_awready,
   input  logic [31:0]     uibssm_sb_wdata,
   input  logic [3:0]      uibssm_sb_wstrb,
   input  logic            uibssm_sb_wvalid,
   output logic            uibssm_sb_wready,
   output logic [1:0]      uibssm_sb_bresp,
   output logic            uibssm_sb_bvalid,
   input  logic            uibssm_sb_bready,
   input  logic [26:0]     uibssm_sb_araddr,
   input  logic            uibssm_sb_arvalid,
   output logic            uibssm_sb_arready,
   output logic [31:0]     uibssm_sb_rdata,
   output logic [1:0]      uibssm_sb_rresp,
   output logic            uibssm_sb_rvalid,
   input  logic            uibssm_sb_rready,
   input  logic [2:0]      uibssm_sb_awprot,
   input  logic [2:0]      uibssm_sb_arprot,
   output logic            fake_reset_o
);
   timeunit 1ns;
   timeprecision 1ps;

   my_sys_hbm_fp_0_hbm_arch_fp_10_5ygw4sq_top # (
      .PHY_MEMCLK_FREQ_MHZ (PHY_MEMCLK_FREQ_MHZ),
      .PHY_REFCLK_FREQ_MHZ (PHY_REFCLK_FREQ_MHZ),
      .PHY_RESET_TYPE (PHY_RESET_TYPE),
      .HBM2E_MEM_DEVICE (HBM2E_MEM_DEVICE),
      .SSM_FW_CONTENTS (SSM_FW_CONTENTS),
      .SSM_MEM_CONTENTS_0 (SSM_MEM_CONTENTS_0),
      .SSM_MEM_CONTENTS_1 (SSM_MEM_CONTENTS_1),
      .SSM_MEM_CONTENTS_2 (SSM_MEM_CONTENTS_2),
      .SSM_MEM_CONTENTS_3 (SSM_MEM_CONTENTS_3),
      .SSM_MEM_CONTENTS_VALID (SSM_MEM_CONTENTS_VALID),
      .SSM_PARAM_TABLE_CONTENTS (SSM_PARAM_TABLE_CONTENTS),
      .SSM_NIOS_FW_FILE (SSM_NIOS_FW_FILE),
      .HBM2E_CTRL_CH0_EN (HBM2E_CTRL_CH0_EN),
      .HBM2E_CTRL_CH0_ADDR_ORDERING (HBM2E_CTRL_CH0_ADDR_ORDERING),
      .HBM2E_CTRL_CH0_ADDR_SCRAMBLING (HBM2E_CTRL_CH0_ADDR_SCRAMBLING),
      .HBM2E_CTRL_CH0_CMD_INORDER_EN (HBM2E_CTRL_CH0_CMD_INORDER_EN),
      .HBM2E_CTRL_CH0_RDATA_REORDERING_EN (HBM2E_CTRL_CH0_RDATA_REORDERING_EN),
      .HBM2E_CTRL_CH0_POWER_DOWN_EN (HBM2E_CTRL_CH0_POWER_DOWN_EN),
      .HBM2E_CTRL_CH0_PSEUDO_BL8_EN (HBM2E_CTRL_CH0_PSEUDO_BL8_EN),
      .HBM2E_CTRL_CH0_USER_DATA_WIDTH (HBM2E_CTRL_CH0_USER_DATA_WIDTH),
      .HBM2E_CTRL_CH0_WDATA_USER_DATA_EN (HBM2E_CTRL_CH0_WDATA_USER_DATA_EN),
      .HBM2E_CTRL_CH0_RDATA_USER_DATA_EN (HBM2E_CTRL_CH0_RDATA_USER_DATA_EN),
      .HBM2E_CTRL_CH0_ECC_EN (HBM2E_CTRL_CH0_ECC_EN),
      .HBM2E_CTRL_CH0_DATA_MASK_EN (HBM2E_CTRL_CH0_DATA_MASK_EN),
      .HBM2E_CTRL_CH0_VIRAL_I_EN (HBM2E_CTRL_CH0_VIRAL_I_EN),
      .HBM2E_CTRL_CH0_VIRAL_O_EN (HBM2E_CTRL_CH0_VIRAL_O_EN),
      .HBM2E_CTRL_CH0_WCMD_PARITY_EN (HBM2E_CTRL_CH0_WCMD_PARITY_EN),
      .HBM2E_CTRL_CH0_RCMD_PARITY_EN (HBM2E_CTRL_CH0_RCMD_PARITY_EN),
      .HBM2E_CTRL_CH0_WDATA_PARITY_EN (HBM2E_CTRL_CH0_WDATA_PARITY_EN),
      .HBM2E_CTRL_CH0_RDATA_PARITY_EN (HBM2E_CTRL_CH0_RDATA_PARITY_EN),
      .HBM2E_CTRL_CH0_WSTRB_PARITY_EN (HBM2E_CTRL_CH0_WSTRB_PARITY_EN),
      .HBM2E_CTRL_CH0_WDATA_POISON_EN (HBM2E_CTRL_CH0_WDATA_POISON_EN),
      .HBM2E_CTRL_CH0_RDATA_POISON_EN (HBM2E_CTRL_CH0_RDATA_POISON_EN),
      .HBM2E_CTRL_CH0_WCMD_USER_AP_EN (HBM2E_CTRL_CH0_WCMD_USER_AP_EN),
      .HBM2E_CTRL_CH0_RCMD_USER_AP_EN (HBM2E_CTRL_CH0_RCMD_USER_AP_EN),
      .HBM2E_CTRL_CH0_WCMD_USER_AP_POLICY (HBM2E_CTRL_CH0_WCMD_USER_AP_POLICY),
      .HBM2E_CTRL_CH0_RCMD_USER_AP_POLICY (HBM2E_CTRL_CH0_RCMD_USER_AP_POLICY),
      .HBM2E_CTRL_CH0_REFRESH_MODE (HBM2E_CTRL_CH0_REFRESH_MODE),
      .HBM2E_CTRL_CH0_WCMD_USER_REFRESH_ALL_BANKS_EN (HBM2E_CTRL_CH0_WCMD_USER_REFRESH_ALL_BANKS_EN),
      .HBM2E_CTRL_CH0_RCMD_USER_REFRESH_ALL_BANKS_EN (HBM2E_CTRL_CH0_RCMD_USER_REFRESH_ALL_BANKS_EN),
      .HBM2E_CTRL_CH0_WCMD_USER_REFRESH_PER_BANK_EN (HBM2E_CTRL_CH0_WCMD_USER_REFRESH_PER_BANK_EN),
      .HBM2E_CTRL_CH0_RCMD_USER_REFRESH_PER_BANK_EN (HBM2E_CTRL_CH0_RCMD_USER_REFRESH_PER_BANK_EN),
      .HBM2E_CTRL_CH0_REFRESH_POLICY (HBM2E_CTRL_CH0_REFRESH_POLICY),
      .HBM2E_CTRL_CH0_REFRESH_POSTPAY_LOWER_LIMIT (HBM2E_CTRL_CH0_REFRESH_POSTPAY_LOWER_LIMIT),
      .HBM2E_CTRL_CH0_REFRESH_POSTPAY_UPPER_LIMIT (HBM2E_CTRL_CH0_REFRESH_POSTPAY_UPPER_LIMIT),
      .HBM2E_CTRL_CH0_REFRESH_PREPAY_UPPER_LIMIT (HBM2E_CTRL_CH0_REFRESH_PREPAY_UPPER_LIMIT),
      .HBM2E_CTRL_CH0_REFRESH_IDLE_THRESHOLD (HBM2E_CTRL_CH0_REFRESH_IDLE_THRESHOLD),
      .HBM2E_CTRL_CH0_TEMP_THROTTLE_EN (HBM2E_CTRL_CH0_TEMP_THROTTLE_EN),
      .HBM2E_CTRL_CH0_TEMP_THROTTLE_THRESHOLD (HBM2E_CTRL_CH0_TEMP_THROTTLE_THRESHOLD),
      .HBM2E_CTRL_CH0_TEMP000_THROTTLE_RATIO (HBM2E_CTRL_CH0_TEMP000_THROTTLE_RATIO),
      .HBM2E_CTRL_CH0_TEMP001_THROTTLE_RATIO (HBM2E_CTRL_CH0_TEMP001_THROTTLE_RATIO),
      .HBM2E_CTRL_CH0_TEMP011_THROTTLE_RATIO (HBM2E_CTRL_CH0_TEMP011_THROTTLE_RATIO),
      .HBM2E_CTRL_CH0_TEMP010_THROTTLE_RATIO (HBM2E_CTRL_CH0_TEMP010_THROTTLE_RATIO),
      .HBM2E_CTRL_CH0_TEMP110_THROTTLE_RATIO (HBM2E_CTRL_CH0_TEMP110_THROTTLE_RATIO),
      .HBM2E_CTRL_CH0_TEMP111_THROTTLE_RATIO (HBM2E_CTRL_CH0_TEMP111_THROTTLE_RATIO),
      .HBM2E_CTRL_CH0_TEMP101_THROTTLE_RATIO (HBM2E_CTRL_CH0_TEMP101_THROTTLE_RATIO),
      .HBM2E_CTRL_CH0_TEMP100_THROTTLE_RATIO (HBM2E_CTRL_CH0_TEMP100_THROTTLE_RATIO),
      .HBM2E_CTRL_CH0_IRQ_O_EN (HBM2E_CTRL_CH0_IRQ_O_EN),
      .HBM2E_CTRL_CH0_INITSTS_INT_EVNT_EN (HBM2E_CTRL_CH0_INITSTS_INT_EVNT_EN),
      .HBM2E_CTRL_CH0_ERRSTS1_INT_EVNT_EN (HBM2E_CTRL_CH0_ERRSTS1_INT_EVNT_EN),
      .HBM2E_CTRL_CH0_ERRSTS2_INT_EVNT_EN (HBM2E_CTRL_CH0_ERRSTS2_INT_EVNT_EN),
      .HBM2E_CTRL_CH0_ERRSTS3_INT_EVNT_EN (HBM2E_CTRL_CH0_ERRSTS3_INT_EVNT_EN),
      .HBM2E_CTRL_CH0_TMCTLSTS_CATTRIP_INT_EVNT_EN (HBM2E_CTRL_CH0_TMCTLSTS_CATTRIP_INT_EVNT_EN),
      .HBM2E_CTRL_CH0_ERRSTS1_VRL_EVNT_EN (HBM2E_CTRL_CH0_ERRSTS1_VRL_EVNT_EN),
      .HBM2E_CTRL_CH0_ERRSTS2_VRL_EVNT_EN (HBM2E_CTRL_CH0_ERRSTS2_VRL_EVNT_EN),
      .HBM2E_CTRL_CH0_ERRSTS3_VRL_EVNT_EN (HBM2E_CTRL_CH0_ERRSTS3_VRL_EVNT_EN),
      .HBM2E_CTRL_CH0_PC0_POWER_EST_BANDWIDTH_PCT (HBM2E_CTRL_CH0_PC0_POWER_EST_BANDWIDTH_PCT),
      .HBM2E_CTRL_CH0_PC0_POWER_EST_PAGE_HIT_PCT (HBM2E_CTRL_CH0_PC0_POWER_EST_PAGE_HIT_PCT),
      .HBM2E_CTRL_CH0_PC0_POWER_EST_READ_PCT (HBM2E_CTRL_CH0_PC0_POWER_EST_READ_PCT),
      .HBM2E_CTRL_CH0_PC1_POWER_EST_BANDWIDTH_PCT (HBM2E_CTRL_CH0_PC1_POWER_EST_BANDWIDTH_PCT),
      .HBM2E_CTRL_CH0_PC1_POWER_EST_PAGE_HIT_PCT (HBM2E_CTRL_CH0_PC1_POWER_EST_PAGE_HIT_PCT),
      .HBM2E_CTRL_CH0_PC1_POWER_EST_READ_PCT (HBM2E_CTRL_CH0_PC1_POWER_EST_READ_PCT),
      .HBM2E_CTRL_CH0_POWER_EST_POWER_STATE (HBM2E_CTRL_CH0_POWER_EST_POWER_STATE),
      .HBM2E_CTRL_CH1_EN (HBM2E_CTRL_CH1_EN),
      .HBM2E_CTRL_CH1_ADDR_ORDERING (HBM2E_CTRL_CH1_ADDR_ORDERING),
      .HBM2E_CTRL_CH1_ADDR_SCRAMBLING (HBM2E_CTRL_CH1_ADDR_SCRAMBLING),
      .HBM2E_CTRL_CH1_CMD_INORDER_EN (HBM2E_CTRL_CH1_CMD_INORDER_EN),
      .HBM2E_CTRL_CH1_RDATA_REORDERING_EN (HBM2E_CTRL_CH1_RDATA_REORDERING_EN),
      .HBM2E_CTRL_CH1_POWER_DOWN_EN (HBM2E_CTRL_CH1_POWER_DOWN_EN),
      .HBM2E_CTRL_CH1_PSEUDO_BL8_EN (HBM2E_CTRL_CH1_PSEUDO_BL8_EN),
      .HBM2E_CTRL_CH1_USER_DATA_WIDTH (HBM2E_CTRL_CH1_USER_DATA_WIDTH),
      .HBM2E_CTRL_CH1_WDATA_USER_DATA_EN (HBM2E_CTRL_CH1_WDATA_USER_DATA_EN),
      .HBM2E_CTRL_CH1_RDATA_USER_DATA_EN (HBM2E_CTRL_CH1_RDATA_USER_DATA_EN),
      .HBM2E_CTRL_CH1_ECC_EN (HBM2E_CTRL_CH1_ECC_EN),
      .HBM2E_CTRL_CH1_DATA_MASK_EN (HBM2E_CTRL_CH1_DATA_MASK_EN),
      .HBM2E_CTRL_CH1_VIRAL_I_EN (HBM2E_CTRL_CH1_VIRAL_I_EN),
      .HBM2E_CTRL_CH1_VIRAL_O_EN (HBM2E_CTRL_CH1_VIRAL_O_EN),
      .HBM2E_CTRL_CH1_WCMD_PARITY_EN (HBM2E_CTRL_CH1_WCMD_PARITY_EN),
      .HBM2E_CTRL_CH1_RCMD_PARITY_EN (HBM2E_CTRL_CH1_RCMD_PARITY_EN),
      .HBM2E_CTRL_CH1_WDATA_PARITY_EN (HBM2E_CTRL_CH1_WDATA_PARITY_EN),
      .HBM2E_CTRL_CH1_RDATA_PARITY_EN (HBM2E_CTRL_CH1_RDATA_PARITY_EN),
      .HBM2E_CTRL_CH1_WSTRB_PARITY_EN (HBM2E_CTRL_CH1_WSTRB_PARITY_EN),
      .HBM2E_CTRL_CH1_WDATA_POISON_EN (HBM2E_CTRL_CH1_WDATA_POISON_EN),
      .HBM2E_CTRL_CH1_RDATA_POISON_EN (HBM2E_CTRL_CH1_RDATA_POISON_EN),
      .HBM2E_CTRL_CH1_WCMD_USER_AP_EN (HBM2E_CTRL_CH1_WCMD_USER_AP_EN),
      .HBM2E_CTRL_CH1_RCMD_USER_AP_EN (HBM2E_CTRL_CH1_RCMD_USER_AP_EN),
      .HBM2E_CTRL_CH1_WCMD_USER_AP_POLICY (HBM2E_CTRL_CH1_WCMD_USER_AP_POLICY),
      .HBM2E_CTRL_CH1_RCMD_USER_AP_POLICY (HBM2E_CTRL_CH1_RCMD_USER_AP_POLICY),
      .HBM2E_CTRL_CH1_REFRESH_MODE (HBM2E_CTRL_CH1_REFRESH_MODE),
      .HBM2E_CTRL_CH1_WCMD_USER_REFRESH_ALL_BANKS_EN (HBM2E_CTRL_CH1_WCMD_USER_REFRESH_ALL_BANKS_EN),
      .HBM2E_CTRL_CH1_RCMD_USER_REFRESH_ALL_BANKS_EN (HBM2E_CTRL_CH1_RCMD_USER_REFRESH_ALL_BANKS_EN),
      .HBM2E_CTRL_CH1_WCMD_USER_REFRESH_PER_BANK_EN (HBM2E_CTRL_CH1_WCMD_USER_REFRESH_PER_BANK_EN),
      .HBM2E_CTRL_CH1_RCMD_USER_REFRESH_PER_BANK_EN (HBM2E_CTRL_CH1_RCMD_USER_REFRESH_PER_BANK_EN),
      .HBM2E_CTRL_CH1_REFRESH_POLICY (HBM2E_CTRL_CH1_REFRESH_POLICY),
      .HBM2E_CTRL_CH1_REFRESH_POSTPAY_LOWER_LIMIT (HBM2E_CTRL_CH1_REFRESH_POSTPAY_LOWER_LIMIT),
      .HBM2E_CTRL_CH1_REFRESH_POSTPAY_UPPER_LIMIT (HBM2E_CTRL_CH1_REFRESH_POSTPAY_UPPER_LIMIT),
      .HBM2E_CTRL_CH1_REFRESH_PREPAY_UPPER_LIMIT (HBM2E_CTRL_CH1_REFRESH_PREPAY_UPPER_LIMIT),
      .HBM2E_CTRL_CH1_REFRESH_IDLE_THRESHOLD (HBM2E_CTRL_CH1_REFRESH_IDLE_THRESHOLD),
      .HBM2E_CTRL_CH1_TEMP_THROTTLE_EN (HBM2E_CTRL_CH1_TEMP_THROTTLE_EN),
      .HBM2E_CTRL_CH1_TEMP_THROTTLE_THRESHOLD (HBM2E_CTRL_CH1_TEMP_THROTTLE_THRESHOLD),
      .HBM2E_CTRL_CH1_TEMP000_THROTTLE_RATIO (HBM2E_CTRL_CH1_TEMP000_THROTTLE_RATIO),
      .HBM2E_CTRL_CH1_TEMP001_THROTTLE_RATIO (HBM2E_CTRL_CH1_TEMP001_THROTTLE_RATIO),
      .HBM2E_CTRL_CH1_TEMP011_THROTTLE_RATIO (HBM2E_CTRL_CH1_TEMP011_THROTTLE_RATIO),
      .HBM2E_CTRL_CH1_TEMP010_THROTTLE_RATIO (HBM2E_CTRL_CH1_TEMP010_THROTTLE_RATIO),
      .HBM2E_CTRL_CH1_TEMP110_THROTTLE_RATIO (HBM2E_CTRL_CH1_TEMP110_THROTTLE_RATIO),
      .HBM2E_CTRL_CH1_TEMP111_THROTTLE_RATIO (HBM2E_CTRL_CH1_TEMP111_THROTTLE_RATIO),
      .HBM2E_CTRL_CH1_TEMP101_THROTTLE_RATIO (HBM2E_CTRL_CH1_TEMP101_THROTTLE_RATIO),
      .HBM2E_CTRL_CH1_TEMP100_THROTTLE_RATIO (HBM2E_CTRL_CH1_TEMP100_THROTTLE_RATIO),
      .HBM2E_CTRL_CH1_IRQ_O_EN (HBM2E_CTRL_CH1_IRQ_O_EN),
      .HBM2E_CTRL_CH1_INITSTS_INT_EVNT_EN (HBM2E_CTRL_CH1_INITSTS_INT_EVNT_EN),
      .HBM2E_CTRL_CH1_ERRSTS1_INT_EVNT_EN (HBM2E_CTRL_CH1_ERRSTS1_INT_EVNT_EN),
      .HBM2E_CTRL_CH1_ERRSTS2_INT_EVNT_EN (HBM2E_CTRL_CH1_ERRSTS2_INT_EVNT_EN),
      .HBM2E_CTRL_CH1_ERRSTS3_INT_EVNT_EN (HBM2E_CTRL_CH1_ERRSTS3_INT_EVNT_EN),
      .HBM2E_CTRL_CH1_TMCTLSTS_CATTRIP_INT_EVNT_EN (HBM2E_CTRL_CH1_TMCTLSTS_CATTRIP_INT_EVNT_EN),
      .HBM2E_CTRL_CH1_ERRSTS1_VRL_EVNT_EN (HBM2E_CTRL_CH1_ERRSTS1_VRL_EVNT_EN),
      .HBM2E_CTRL_CH1_ERRSTS2_VRL_EVNT_EN (HBM2E_CTRL_CH1_ERRSTS2_VRL_EVNT_EN),
      .HBM2E_CTRL_CH1_ERRSTS3_VRL_EVNT_EN (HBM2E_CTRL_CH1_ERRSTS3_VRL_EVNT_EN),
      .HBM2E_CTRL_CH1_PC0_POWER_EST_BANDWIDTH_PCT (HBM2E_CTRL_CH1_PC0_POWER_EST_BANDWIDTH_PCT),
      .HBM2E_CTRL_CH1_PC0_POWER_EST_PAGE_HIT_PCT (HBM2E_CTRL_CH1_PC0_POWER_EST_PAGE_HIT_PCT),
      .HBM2E_CTRL_CH1_PC0_POWER_EST_READ_PCT (HBM2E_CTRL_CH1_PC0_POWER_EST_READ_PCT),
      .HBM2E_CTRL_CH1_PC1_POWER_EST_BANDWIDTH_PCT (HBM2E_CTRL_CH1_PC1_POWER_EST_BANDWIDTH_PCT),
      .HBM2E_CTRL_CH1_PC1_POWER_EST_PAGE_HIT_PCT (HBM2E_CTRL_CH1_PC1_POWER_EST_PAGE_HIT_PCT),
      .HBM2E_CTRL_CH1_PC1_POWER_EST_READ_PCT (HBM2E_CTRL_CH1_PC1_POWER_EST_READ_PCT),
      .HBM2E_CTRL_CH1_POWER_EST_POWER_STATE (HBM2E_CTRL_CH1_POWER_EST_POWER_STATE),
      .HBM2E_CTRL_CH2_EN (HBM2E_CTRL_CH2_EN),
      .HBM2E_CTRL_CH2_ADDR_ORDERING (HBM2E_CTRL_CH2_ADDR_ORDERING),
      .HBM2E_CTRL_CH2_ADDR_SCRAMBLING (HBM2E_CTRL_CH2_ADDR_SCRAMBLING),
      .HBM2E_CTRL_CH2_CMD_INORDER_EN (HBM2E_CTRL_CH2_CMD_INORDER_EN),
      .HBM2E_CTRL_CH2_RDATA_REORDERING_EN (HBM2E_CTRL_CH2_RDATA_REORDERING_EN),
      .HBM2E_CTRL_CH2_POWER_DOWN_EN (HBM2E_CTRL_CH2_POWER_DOWN_EN),
      .HBM2E_CTRL_CH2_PSEUDO_BL8_EN (HBM2E_CTRL_CH2_PSEUDO_BL8_EN),
      .HBM2E_CTRL_CH2_USER_DATA_WIDTH (HBM2E_CTRL_CH2_USER_DATA_WIDTH),
      .HBM2E_CTRL_CH2_WDATA_USER_DATA_EN (HBM2E_CTRL_CH2_WDATA_USER_DATA_EN),
      .HBM2E_CTRL_CH2_RDATA_USER_DATA_EN (HBM2E_CTRL_CH2_RDATA_USER_DATA_EN),
      .HBM2E_CTRL_CH2_ECC_EN (HBM2E_CTRL_CH2_ECC_EN),
      .HBM2E_CTRL_CH2_DATA_MASK_EN (HBM2E_CTRL_CH2_DATA_MASK_EN),
      .HBM2E_CTRL_CH2_VIRAL_I_EN (HBM2E_CTRL_CH2_VIRAL_I_EN),
      .HBM2E_CTRL_CH2_VIRAL_O_EN (HBM2E_CTRL_CH2_VIRAL_O_EN),
      .HBM2E_CTRL_CH2_WCMD_PARITY_EN (HBM2E_CTRL_CH2_WCMD_PARITY_EN),
      .HBM2E_CTRL_CH2_RCMD_PARITY_EN (HBM2E_CTRL_CH2_RCMD_PARITY_EN),
      .HBM2E_CTRL_CH2_WDATA_PARITY_EN (HBM2E_CTRL_CH2_WDATA_PARITY_EN),
      .HBM2E_CTRL_CH2_RDATA_PARITY_EN (HBM2E_CTRL_CH2_RDATA_PARITY_EN),
      .HBM2E_CTRL_CH2_WSTRB_PARITY_EN (HBM2E_CTRL_CH2_WSTRB_PARITY_EN),
      .HBM2E_CTRL_CH2_WDATA_POISON_EN (HBM2E_CTRL_CH2_WDATA_POISON_EN),
      .HBM2E_CTRL_CH2_RDATA_POISON_EN (HBM2E_CTRL_CH2_RDATA_POISON_EN),
      .HBM2E_CTRL_CH2_WCMD_USER_AP_EN (HBM2E_CTRL_CH2_WCMD_USER_AP_EN),
      .HBM2E_CTRL_CH2_RCMD_USER_AP_EN (HBM2E_CTRL_CH2_RCMD_USER_AP_EN),
      .HBM2E_CTRL_CH2_WCMD_USER_AP_POLICY (HBM2E_CTRL_CH2_WCMD_USER_AP_POLICY),
      .HBM2E_CTRL_CH2_RCMD_USER_AP_POLICY (HBM2E_CTRL_CH2_RCMD_USER_AP_POLICY),
      .HBM2E_CTRL_CH2_REFRESH_MODE (HBM2E_CTRL_CH2_REFRESH_MODE),
      .HBM2E_CTRL_CH2_WCMD_USER_REFRESH_ALL_BANKS_EN (HBM2E_CTRL_CH2_WCMD_USER_REFRESH_ALL_BANKS_EN),
      .HBM2E_CTRL_CH2_RCMD_USER_REFRESH_ALL_BANKS_EN (HBM2E_CTRL_CH2_RCMD_USER_REFRESH_ALL_BANKS_EN),
      .HBM2E_CTRL_CH2_WCMD_USER_REFRESH_PER_BANK_EN (HBM2E_CTRL_CH2_WCMD_USER_REFRESH_PER_BANK_EN),
      .HBM2E_CTRL_CH2_RCMD_USER_REFRESH_PER_BANK_EN (HBM2E_CTRL_CH2_RCMD_USER_REFRESH_PER_BANK_EN),
      .HBM2E_CTRL_CH2_REFRESH_POLICY (HBM2E_CTRL_CH2_REFRESH_POLICY),
      .HBM2E_CTRL_CH2_REFRESH_POSTPAY_LOWER_LIMIT (HBM2E_CTRL_CH2_REFRESH_POSTPAY_LOWER_LIMIT),
      .HBM2E_CTRL_CH2_REFRESH_POSTPAY_UPPER_LIMIT (HBM2E_CTRL_CH2_REFRESH_POSTPAY_UPPER_LIMIT),
      .HBM2E_CTRL_CH2_REFRESH_PREPAY_UPPER_LIMIT (HBM2E_CTRL_CH2_REFRESH_PREPAY_UPPER_LIMIT),
      .HBM2E_CTRL_CH2_REFRESH_IDLE_THRESHOLD (HBM2E_CTRL_CH2_REFRESH_IDLE_THRESHOLD),
      .HBM2E_CTRL_CH2_TEMP_THROTTLE_EN (HBM2E_CTRL_CH2_TEMP_THROTTLE_EN),
      .HBM2E_CTRL_CH2_TEMP_THROTTLE_THRESHOLD (HBM2E_CTRL_CH2_TEMP_THROTTLE_THRESHOLD),
      .HBM2E_CTRL_CH2_TEMP000_THROTTLE_RATIO (HBM2E_CTRL_CH2_TEMP000_THROTTLE_RATIO),
      .HBM2E_CTRL_CH2_TEMP001_THROTTLE_RATIO (HBM2E_CTRL_CH2_TEMP001_THROTTLE_RATIO),
      .HBM2E_CTRL_CH2_TEMP011_THROTTLE_RATIO (HBM2E_CTRL_CH2_TEMP011_THROTTLE_RATIO),
      .HBM2E_CTRL_CH2_TEMP010_THROTTLE_RATIO (HBM2E_CTRL_CH2_TEMP010_THROTTLE_RATIO),
      .HBM2E_CTRL_CH2_TEMP110_THROTTLE_RATIO (HBM2E_CTRL_CH2_TEMP110_THROTTLE_RATIO),
      .HBM2E_CTRL_CH2_TEMP111_THROTTLE_RATIO (HBM2E_CTRL_CH2_TEMP111_THROTTLE_RATIO),
      .HBM2E_CTRL_CH2_TEMP101_THROTTLE_RATIO (HBM2E_CTRL_CH2_TEMP101_THROTTLE_RATIO),
      .HBM2E_CTRL_CH2_TEMP100_THROTTLE_RATIO (HBM2E_CTRL_CH2_TEMP100_THROTTLE_RATIO),
      .HBM2E_CTRL_CH2_IRQ_O_EN (HBM2E_CTRL_CH2_IRQ_O_EN),
      .HBM2E_CTRL_CH2_INITSTS_INT_EVNT_EN (HBM2E_CTRL_CH2_INITSTS_INT_EVNT_EN),
      .HBM2E_CTRL_CH2_ERRSTS1_INT_EVNT_EN (HBM2E_CTRL_CH2_ERRSTS1_INT_EVNT_EN),
      .HBM2E_CTRL_CH2_ERRSTS2_INT_EVNT_EN (HBM2E_CTRL_CH2_ERRSTS2_INT_EVNT_EN),
      .HBM2E_CTRL_CH2_ERRSTS3_INT_EVNT_EN (HBM2E_CTRL_CH2_ERRSTS3_INT_EVNT_EN),
      .HBM2E_CTRL_CH2_TMCTLSTS_CATTRIP_INT_EVNT_EN (HBM2E_CTRL_CH2_TMCTLSTS_CATTRIP_INT_EVNT_EN),
      .HBM2E_CTRL_CH2_ERRSTS1_VRL_EVNT_EN (HBM2E_CTRL_CH2_ERRSTS1_VRL_EVNT_EN),
      .HBM2E_CTRL_CH2_ERRSTS2_VRL_EVNT_EN (HBM2E_CTRL_CH2_ERRSTS2_VRL_EVNT_EN),
      .HBM2E_CTRL_CH2_ERRSTS3_VRL_EVNT_EN (HBM2E_CTRL_CH2_ERRSTS3_VRL_EVNT_EN),
      .HBM2E_CTRL_CH2_PC0_POWER_EST_BANDWIDTH_PCT (HBM2E_CTRL_CH2_PC0_POWER_EST_BANDWIDTH_PCT),
      .HBM2E_CTRL_CH2_PC0_POWER_EST_PAGE_HIT_PCT (HBM2E_CTRL_CH2_PC0_POWER_EST_PAGE_HIT_PCT),
      .HBM2E_CTRL_CH2_PC0_POWER_EST_READ_PCT (HBM2E_CTRL_CH2_PC0_POWER_EST_READ_PCT),
      .HBM2E_CTRL_CH2_PC1_POWER_EST_BANDWIDTH_PCT (HBM2E_CTRL_CH2_PC1_POWER_EST_BANDWIDTH_PCT),
      .HBM2E_CTRL_CH2_PC1_POWER_EST_PAGE_HIT_PCT (HBM2E_CTRL_CH2_PC1_POWER_EST_PAGE_HIT_PCT),
      .HBM2E_CTRL_CH2_PC1_POWER_EST_READ_PCT (HBM2E_CTRL_CH2_PC1_POWER_EST_READ_PCT),
      .HBM2E_CTRL_CH2_POWER_EST_POWER_STATE (HBM2E_CTRL_CH2_POWER_EST_POWER_STATE),
      .HBM2E_CTRL_CH3_EN (HBM2E_CTRL_CH3_EN),
      .HBM2E_CTRL_CH3_ADDR_ORDERING (HBM2E_CTRL_CH3_ADDR_ORDERING),
      .HBM2E_CTRL_CH3_ADDR_SCRAMBLING (HBM2E_CTRL_CH3_ADDR_SCRAMBLING),
      .HBM2E_CTRL_CH3_CMD_INORDER_EN (HBM2E_CTRL_CH3_CMD_INORDER_EN),
      .HBM2E_CTRL_CH3_RDATA_REORDERING_EN (HBM2E_CTRL_CH3_RDATA_REORDERING_EN),
      .HBM2E_CTRL_CH3_POWER_DOWN_EN (HBM2E_CTRL_CH3_POWER_DOWN_EN),
      .HBM2E_CTRL_CH3_PSEUDO_BL8_EN (HBM2E_CTRL_CH3_PSEUDO_BL8_EN),
      .HBM2E_CTRL_CH3_USER_DATA_WIDTH (HBM2E_CTRL_CH3_USER_DATA_WIDTH),
      .HBM2E_CTRL_CH3_WDATA_USER_DATA_EN (HBM2E_CTRL_CH3_WDATA_USER_DATA_EN),
      .HBM2E_CTRL_CH3_RDATA_USER_DATA_EN (HBM2E_CTRL_CH3_RDATA_USER_DATA_EN),
      .HBM2E_CTRL_CH3_ECC_EN (HBM2E_CTRL_CH3_ECC_EN),
      .HBM2E_CTRL_CH3_DATA_MASK_EN (HBM2E_CTRL_CH3_DATA_MASK_EN),
      .HBM2E_CTRL_CH3_VIRAL_I_EN (HBM2E_CTRL_CH3_VIRAL_I_EN),
      .HBM2E_CTRL_CH3_VIRAL_O_EN (HBM2E_CTRL_CH3_VIRAL_O_EN),
      .HBM2E_CTRL_CH3_WCMD_PARITY_EN (HBM2E_CTRL_CH3_WCMD_PARITY_EN),
      .HBM2E_CTRL_CH3_RCMD_PARITY_EN (HBM2E_CTRL_CH3_RCMD_PARITY_EN),
      .HBM2E_CTRL_CH3_WDATA_PARITY_EN (HBM2E_CTRL_CH3_WDATA_PARITY_EN),
      .HBM2E_CTRL_CH3_RDATA_PARITY_EN (HBM2E_CTRL_CH3_RDATA_PARITY_EN),
      .HBM2E_CTRL_CH3_WSTRB_PARITY_EN (HBM2E_CTRL_CH3_WSTRB_PARITY_EN),
      .HBM2E_CTRL_CH3_WDATA_POISON_EN (HBM2E_CTRL_CH3_WDATA_POISON_EN),
      .HBM2E_CTRL_CH3_RDATA_POISON_EN (HBM2E_CTRL_CH3_RDATA_POISON_EN),
      .HBM2E_CTRL_CH3_WCMD_USER_AP_EN (HBM2E_CTRL_CH3_WCMD_USER_AP_EN),
      .HBM2E_CTRL_CH3_RCMD_USER_AP_EN (HBM2E_CTRL_CH3_RCMD_USER_AP_EN),
      .HBM2E_CTRL_CH3_WCMD_USER_AP_POLICY (HBM2E_CTRL_CH3_WCMD_USER_AP_POLICY),
      .HBM2E_CTRL_CH3_RCMD_USER_AP_POLICY (HBM2E_CTRL_CH3_RCMD_USER_AP_POLICY),
      .HBM2E_CTRL_CH3_REFRESH_MODE (HBM2E_CTRL_CH3_REFRESH_MODE),
      .HBM2E_CTRL_CH3_WCMD_USER_REFRESH_ALL_BANKS_EN (HBM2E_CTRL_CH3_WCMD_USER_REFRESH_ALL_BANKS_EN),
      .HBM2E_CTRL_CH3_RCMD_USER_REFRESH_ALL_BANKS_EN (HBM2E_CTRL_CH3_RCMD_USER_REFRESH_ALL_BANKS_EN),
      .HBM2E_CTRL_CH3_WCMD_USER_REFRESH_PER_BANK_EN (HBM2E_CTRL_CH3_WCMD_USER_REFRESH_PER_BANK_EN),
      .HBM2E_CTRL_CH3_RCMD_USER_REFRESH_PER_BANK_EN (HBM2E_CTRL_CH3_RCMD_USER_REFRESH_PER_BANK_EN),
      .HBM2E_CTRL_CH3_REFRESH_POLICY (HBM2E_CTRL_CH3_REFRESH_POLICY),
      .HBM2E_CTRL_CH3_REFRESH_POSTPAY_LOWER_LIMIT (HBM2E_CTRL_CH3_REFRESH_POSTPAY_LOWER_LIMIT),
      .HBM2E_CTRL_CH3_REFRESH_POSTPAY_UPPER_LIMIT (HBM2E_CTRL_CH3_REFRESH_POSTPAY_UPPER_LIMIT),
      .HBM2E_CTRL_CH3_REFRESH_PREPAY_UPPER_LIMIT (HBM2E_CTRL_CH3_REFRESH_PREPAY_UPPER_LIMIT),
      .HBM2E_CTRL_CH3_REFRESH_IDLE_THRESHOLD (HBM2E_CTRL_CH3_REFRESH_IDLE_THRESHOLD),
      .HBM2E_CTRL_CH3_TEMP_THROTTLE_EN (HBM2E_CTRL_CH3_TEMP_THROTTLE_EN),
      .HBM2E_CTRL_CH3_TEMP_THROTTLE_THRESHOLD (HBM2E_CTRL_CH3_TEMP_THROTTLE_THRESHOLD),
      .HBM2E_CTRL_CH3_TEMP000_THROTTLE_RATIO (HBM2E_CTRL_CH3_TEMP000_THROTTLE_RATIO),
      .HBM2E_CTRL_CH3_TEMP001_THROTTLE_RATIO (HBM2E_CTRL_CH3_TEMP001_THROTTLE_RATIO),
      .HBM2E_CTRL_CH3_TEMP011_THROTTLE_RATIO (HBM2E_CTRL_CH3_TEMP011_THROTTLE_RATIO),
      .HBM2E_CTRL_CH3_TEMP010_THROTTLE_RATIO (HBM2E_CTRL_CH3_TEMP010_THROTTLE_RATIO),
      .HBM2E_CTRL_CH3_TEMP110_THROTTLE_RATIO (HBM2E_CTRL_CH3_TEMP110_THROTTLE_RATIO),
      .HBM2E_CTRL_CH3_TEMP111_THROTTLE_RATIO (HBM2E_CTRL_CH3_TEMP111_THROTTLE_RATIO),
      .HBM2E_CTRL_CH3_TEMP101_THROTTLE_RATIO (HBM2E_CTRL_CH3_TEMP101_THROTTLE_RATIO),
      .HBM2E_CTRL_CH3_TEMP100_THROTTLE_RATIO (HBM2E_CTRL_CH3_TEMP100_THROTTLE_RATIO),
      .HBM2E_CTRL_CH3_IRQ_O_EN (HBM2E_CTRL_CH3_IRQ_O_EN),
      .HBM2E_CTRL_CH3_INITSTS_INT_EVNT_EN (HBM2E_CTRL_CH3_INITSTS_INT_EVNT_EN),
      .HBM2E_CTRL_CH3_ERRSTS1_INT_EVNT_EN (HBM2E_CTRL_CH3_ERRSTS1_INT_EVNT_EN),
      .HBM2E_CTRL_CH3_ERRSTS2_INT_EVNT_EN (HBM2E_CTRL_CH3_ERRSTS2_INT_EVNT_EN),
      .HBM2E_CTRL_CH3_ERRSTS3_INT_EVNT_EN (HBM2E_CTRL_CH3_ERRSTS3_INT_EVNT_EN),
      .HBM2E_CTRL_CH3_TMCTLSTS_CATTRIP_INT_EVNT_EN (HBM2E_CTRL_CH3_TMCTLSTS_CATTRIP_INT_EVNT_EN),
      .HBM2E_CTRL_CH3_ERRSTS1_VRL_EVNT_EN (HBM2E_CTRL_CH3_ERRSTS1_VRL_EVNT_EN),
      .HBM2E_CTRL_CH3_ERRSTS2_VRL_EVNT_EN (HBM2E_CTRL_CH3_ERRSTS2_VRL_EVNT_EN),
      .HBM2E_CTRL_CH3_ERRSTS3_VRL_EVNT_EN (HBM2E_CTRL_CH3_ERRSTS3_VRL_EVNT_EN),
      .HBM2E_CTRL_CH3_PC0_POWER_EST_BANDWIDTH_PCT (HBM2E_CTRL_CH3_PC0_POWER_EST_BANDWIDTH_PCT),
      .HBM2E_CTRL_CH3_PC0_POWER_EST_PAGE_HIT_PCT (HBM2E_CTRL_CH3_PC0_POWER_EST_PAGE_HIT_PCT),
      .HBM2E_CTRL_CH3_PC0_POWER_EST_READ_PCT (HBM2E_CTRL_CH3_PC0_POWER_EST_READ_PCT),
      .HBM2E_CTRL_CH3_PC1_POWER_EST_BANDWIDTH_PCT (HBM2E_CTRL_CH3_PC1_POWER_EST_BANDWIDTH_PCT),
      .HBM2E_CTRL_CH3_PC1_POWER_EST_PAGE_HIT_PCT (HBM2E_CTRL_CH3_PC1_POWER_EST_PAGE_HIT_PCT),
      .HBM2E_CTRL_CH3_PC1_POWER_EST_READ_PCT (HBM2E_CTRL_CH3_PC1_POWER_EST_READ_PCT),
      .HBM2E_CTRL_CH3_POWER_EST_POWER_STATE (HBM2E_CTRL_CH3_POWER_EST_POWER_STATE),
      .HBM2E_CTRL_CH4_EN (HBM2E_CTRL_CH4_EN),
      .HBM2E_CTRL_CH4_ADDR_ORDERING (HBM2E_CTRL_CH4_ADDR_ORDERING),
      .HBM2E_CTRL_CH4_ADDR_SCRAMBLING (HBM2E_CTRL_CH4_ADDR_SCRAMBLING),
      .HBM2E_CTRL_CH4_CMD_INORDER_EN (HBM2E_CTRL_CH4_CMD_INORDER_EN),
      .HBM2E_CTRL_CH4_RDATA_REORDERING_EN (HBM2E_CTRL_CH4_RDATA_REORDERING_EN),
      .HBM2E_CTRL_CH4_POWER_DOWN_EN (HBM2E_CTRL_CH4_POWER_DOWN_EN),
      .HBM2E_CTRL_CH4_PSEUDO_BL8_EN (HBM2E_CTRL_CH4_PSEUDO_BL8_EN),
      .HBM2E_CTRL_CH4_USER_DATA_WIDTH (HBM2E_CTRL_CH4_USER_DATA_WIDTH),
      .HBM2E_CTRL_CH4_WDATA_USER_DATA_EN (HBM2E_CTRL_CH4_WDATA_USER_DATA_EN),
      .HBM2E_CTRL_CH4_RDATA_USER_DATA_EN (HBM2E_CTRL_CH4_RDATA_USER_DATA_EN),
      .HBM2E_CTRL_CH4_ECC_EN (HBM2E_CTRL_CH4_ECC_EN),
      .HBM2E_CTRL_CH4_DATA_MASK_EN (HBM2E_CTRL_CH4_DATA_MASK_EN),
      .HBM2E_CTRL_CH4_VIRAL_I_EN (HBM2E_CTRL_CH4_VIRAL_I_EN),
      .HBM2E_CTRL_CH4_VIRAL_O_EN (HBM2E_CTRL_CH4_VIRAL_O_EN),
      .HBM2E_CTRL_CH4_WCMD_PARITY_EN (HBM2E_CTRL_CH4_WCMD_PARITY_EN),
      .HBM2E_CTRL_CH4_RCMD_PARITY_EN (HBM2E_CTRL_CH4_RCMD_PARITY_EN),
      .HBM2E_CTRL_CH4_WDATA_PARITY_EN (HBM2E_CTRL_CH4_WDATA_PARITY_EN),
      .HBM2E_CTRL_CH4_RDATA_PARITY_EN (HBM2E_CTRL_CH4_RDATA_PARITY_EN),
      .HBM2E_CTRL_CH4_WSTRB_PARITY_EN (HBM2E_CTRL_CH4_WSTRB_PARITY_EN),
      .HBM2E_CTRL_CH4_WDATA_POISON_EN (HBM2E_CTRL_CH4_WDATA_POISON_EN),
      .HBM2E_CTRL_CH4_RDATA_POISON_EN (HBM2E_CTRL_CH4_RDATA_POISON_EN),
      .HBM2E_CTRL_CH4_WCMD_USER_AP_EN (HBM2E_CTRL_CH4_WCMD_USER_AP_EN),
      .HBM2E_CTRL_CH4_RCMD_USER_AP_EN (HBM2E_CTRL_CH4_RCMD_USER_AP_EN),
      .HBM2E_CTRL_CH4_WCMD_USER_AP_POLICY (HBM2E_CTRL_CH4_WCMD_USER_AP_POLICY),
      .HBM2E_CTRL_CH4_RCMD_USER_AP_POLICY (HBM2E_CTRL_CH4_RCMD_USER_AP_POLICY),
      .HBM2E_CTRL_CH4_REFRESH_MODE (HBM2E_CTRL_CH4_REFRESH_MODE),
      .HBM2E_CTRL_CH4_WCMD_USER_REFRESH_ALL_BANKS_EN (HBM2E_CTRL_CH4_WCMD_USER_REFRESH_ALL_BANKS_EN),
      .HBM2E_CTRL_CH4_RCMD_USER_REFRESH_ALL_BANKS_EN (HBM2E_CTRL_CH4_RCMD_USER_REFRESH_ALL_BANKS_EN),
      .HBM2E_CTRL_CH4_WCMD_USER_REFRESH_PER_BANK_EN (HBM2E_CTRL_CH4_WCMD_USER_REFRESH_PER_BANK_EN),
      .HBM2E_CTRL_CH4_RCMD_USER_REFRESH_PER_BANK_EN (HBM2E_CTRL_CH4_RCMD_USER_REFRESH_PER_BANK_EN),
      .HBM2E_CTRL_CH4_REFRESH_POLICY (HBM2E_CTRL_CH4_REFRESH_POLICY),
      .HBM2E_CTRL_CH4_REFRESH_POSTPAY_LOWER_LIMIT (HBM2E_CTRL_CH4_REFRESH_POSTPAY_LOWER_LIMIT),
      .HBM2E_CTRL_CH4_REFRESH_POSTPAY_UPPER_LIMIT (HBM2E_CTRL_CH4_REFRESH_POSTPAY_UPPER_LIMIT),
      .HBM2E_CTRL_CH4_REFRESH_PREPAY_UPPER_LIMIT (HBM2E_CTRL_CH4_REFRESH_PREPAY_UPPER_LIMIT),
      .HBM2E_CTRL_CH4_REFRESH_IDLE_THRESHOLD (HBM2E_CTRL_CH4_REFRESH_IDLE_THRESHOLD),
      .HBM2E_CTRL_CH4_TEMP_THROTTLE_EN (HBM2E_CTRL_CH4_TEMP_THROTTLE_EN),
      .HBM2E_CTRL_CH4_TEMP_THROTTLE_THRESHOLD (HBM2E_CTRL_CH4_TEMP_THROTTLE_THRESHOLD),
      .HBM2E_CTRL_CH4_TEMP000_THROTTLE_RATIO (HBM2E_CTRL_CH4_TEMP000_THROTTLE_RATIO),
      .HBM2E_CTRL_CH4_TEMP001_THROTTLE_RATIO (HBM2E_CTRL_CH4_TEMP001_THROTTLE_RATIO),
      .HBM2E_CTRL_CH4_TEMP011_THROTTLE_RATIO (HBM2E_CTRL_CH4_TEMP011_THROTTLE_RATIO),
      .HBM2E_CTRL_CH4_TEMP010_THROTTLE_RATIO (HBM2E_CTRL_CH4_TEMP010_THROTTLE_RATIO),
      .HBM2E_CTRL_CH4_TEMP110_THROTTLE_RATIO (HBM2E_CTRL_CH4_TEMP110_THROTTLE_RATIO),
      .HBM2E_CTRL_CH4_TEMP111_THROTTLE_RATIO (HBM2E_CTRL_CH4_TEMP111_THROTTLE_RATIO),
      .HBM2E_CTRL_CH4_TEMP101_THROTTLE_RATIO (HBM2E_CTRL_CH4_TEMP101_THROTTLE_RATIO),
      .HBM2E_CTRL_CH4_TEMP100_THROTTLE_RATIO (HBM2E_CTRL_CH4_TEMP100_THROTTLE_RATIO),
      .HBM2E_CTRL_CH4_IRQ_O_EN (HBM2E_CTRL_CH4_IRQ_O_EN),
      .HBM2E_CTRL_CH4_INITSTS_INT_EVNT_EN (HBM2E_CTRL_CH4_INITSTS_INT_EVNT_EN),
      .HBM2E_CTRL_CH4_ERRSTS1_INT_EVNT_EN (HBM2E_CTRL_CH4_ERRSTS1_INT_EVNT_EN),
      .HBM2E_CTRL_CH4_ERRSTS2_INT_EVNT_EN (HBM2E_CTRL_CH4_ERRSTS2_INT_EVNT_EN),
      .HBM2E_CTRL_CH4_ERRSTS3_INT_EVNT_EN (HBM2E_CTRL_CH4_ERRSTS3_INT_EVNT_EN),
      .HBM2E_CTRL_CH4_TMCTLSTS_CATTRIP_INT_EVNT_EN (HBM2E_CTRL_CH4_TMCTLSTS_CATTRIP_INT_EVNT_EN),
      .HBM2E_CTRL_CH4_ERRSTS1_VRL_EVNT_EN (HBM2E_CTRL_CH4_ERRSTS1_VRL_EVNT_EN),
      .HBM2E_CTRL_CH4_ERRSTS2_VRL_EVNT_EN (HBM2E_CTRL_CH4_ERRSTS2_VRL_EVNT_EN),
      .HBM2E_CTRL_CH4_ERRSTS3_VRL_EVNT_EN (HBM2E_CTRL_CH4_ERRSTS3_VRL_EVNT_EN),
      .HBM2E_CTRL_CH4_PC0_POWER_EST_BANDWIDTH_PCT (HBM2E_CTRL_CH4_PC0_POWER_EST_BANDWIDTH_PCT),
      .HBM2E_CTRL_CH4_PC0_POWER_EST_PAGE_HIT_PCT (HBM2E_CTRL_CH4_PC0_POWER_EST_PAGE_HIT_PCT),
      .HBM2E_CTRL_CH4_PC0_POWER_EST_READ_PCT (HBM2E_CTRL_CH4_PC0_POWER_EST_READ_PCT),
      .HBM2E_CTRL_CH4_PC1_POWER_EST_BANDWIDTH_PCT (HBM2E_CTRL_CH4_PC1_POWER_EST_BANDWIDTH_PCT),
      .HBM2E_CTRL_CH4_PC1_POWER_EST_PAGE_HIT_PCT (HBM2E_CTRL_CH4_PC1_POWER_EST_PAGE_HIT_PCT),
      .HBM2E_CTRL_CH4_PC1_POWER_EST_READ_PCT (HBM2E_CTRL_CH4_PC1_POWER_EST_READ_PCT),
      .HBM2E_CTRL_CH4_POWER_EST_POWER_STATE (HBM2E_CTRL_CH4_POWER_EST_POWER_STATE),
      .HBM2E_CTRL_CH5_EN (HBM2E_CTRL_CH5_EN),
      .HBM2E_CTRL_CH5_ADDR_ORDERING (HBM2E_CTRL_CH5_ADDR_ORDERING),
      .HBM2E_CTRL_CH5_ADDR_SCRAMBLING (HBM2E_CTRL_CH5_ADDR_SCRAMBLING),
      .HBM2E_CTRL_CH5_CMD_INORDER_EN (HBM2E_CTRL_CH5_CMD_INORDER_EN),
      .HBM2E_CTRL_CH5_RDATA_REORDERING_EN (HBM2E_CTRL_CH5_RDATA_REORDERING_EN),
      .HBM2E_CTRL_CH5_POWER_DOWN_EN (HBM2E_CTRL_CH5_POWER_DOWN_EN),
      .HBM2E_CTRL_CH5_PSEUDO_BL8_EN (HBM2E_CTRL_CH5_PSEUDO_BL8_EN),
      .HBM2E_CTRL_CH5_USER_DATA_WIDTH (HBM2E_CTRL_CH5_USER_DATA_WIDTH),
      .HBM2E_CTRL_CH5_WDATA_USER_DATA_EN (HBM2E_CTRL_CH5_WDATA_USER_DATA_EN),
      .HBM2E_CTRL_CH5_RDATA_USER_DATA_EN (HBM2E_CTRL_CH5_RDATA_USER_DATA_EN),
      .HBM2E_CTRL_CH5_ECC_EN (HBM2E_CTRL_CH5_ECC_EN),
      .HBM2E_CTRL_CH5_DATA_MASK_EN (HBM2E_CTRL_CH5_DATA_MASK_EN),
      .HBM2E_CTRL_CH5_VIRAL_I_EN (HBM2E_CTRL_CH5_VIRAL_I_EN),
      .HBM2E_CTRL_CH5_VIRAL_O_EN (HBM2E_CTRL_CH5_VIRAL_O_EN),
      .HBM2E_CTRL_CH5_WCMD_PARITY_EN (HBM2E_CTRL_CH5_WCMD_PARITY_EN),
      .HBM2E_CTRL_CH5_RCMD_PARITY_EN (HBM2E_CTRL_CH5_RCMD_PARITY_EN),
      .HBM2E_CTRL_CH5_WDATA_PARITY_EN (HBM2E_CTRL_CH5_WDATA_PARITY_EN),
      .HBM2E_CTRL_CH5_RDATA_PARITY_EN (HBM2E_CTRL_CH5_RDATA_PARITY_EN),
      .HBM2E_CTRL_CH5_WSTRB_PARITY_EN (HBM2E_CTRL_CH5_WSTRB_PARITY_EN),
      .HBM2E_CTRL_CH5_WDATA_POISON_EN (HBM2E_CTRL_CH5_WDATA_POISON_EN),
      .HBM2E_CTRL_CH5_RDATA_POISON_EN (HBM2E_CTRL_CH5_RDATA_POISON_EN),
      .HBM2E_CTRL_CH5_WCMD_USER_AP_EN (HBM2E_CTRL_CH5_WCMD_USER_AP_EN),
      .HBM2E_CTRL_CH5_RCMD_USER_AP_EN (HBM2E_CTRL_CH5_RCMD_USER_AP_EN),
      .HBM2E_CTRL_CH5_WCMD_USER_AP_POLICY (HBM2E_CTRL_CH5_WCMD_USER_AP_POLICY),
      .HBM2E_CTRL_CH5_RCMD_USER_AP_POLICY (HBM2E_CTRL_CH5_RCMD_USER_AP_POLICY),
      .HBM2E_CTRL_CH5_REFRESH_MODE (HBM2E_CTRL_CH5_REFRESH_MODE),
      .HBM2E_CTRL_CH5_WCMD_USER_REFRESH_ALL_BANKS_EN (HBM2E_CTRL_CH5_WCMD_USER_REFRESH_ALL_BANKS_EN),
      .HBM2E_CTRL_CH5_RCMD_USER_REFRESH_ALL_BANKS_EN (HBM2E_CTRL_CH5_RCMD_USER_REFRESH_ALL_BANKS_EN),
      .HBM2E_CTRL_CH5_WCMD_USER_REFRESH_PER_BANK_EN (HBM2E_CTRL_CH5_WCMD_USER_REFRESH_PER_BANK_EN),
      .HBM2E_CTRL_CH5_RCMD_USER_REFRESH_PER_BANK_EN (HBM2E_CTRL_CH5_RCMD_USER_REFRESH_PER_BANK_EN),
      .HBM2E_CTRL_CH5_REFRESH_POLICY (HBM2E_CTRL_CH5_REFRESH_POLICY),
      .HBM2E_CTRL_CH5_REFRESH_POSTPAY_LOWER_LIMIT (HBM2E_CTRL_CH5_REFRESH_POSTPAY_LOWER_LIMIT),
      .HBM2E_CTRL_CH5_REFRESH_POSTPAY_UPPER_LIMIT (HBM2E_CTRL_CH5_REFRESH_POSTPAY_UPPER_LIMIT),
      .HBM2E_CTRL_CH5_REFRESH_PREPAY_UPPER_LIMIT (HBM2E_CTRL_CH5_REFRESH_PREPAY_UPPER_LIMIT),
      .HBM2E_CTRL_CH5_REFRESH_IDLE_THRESHOLD (HBM2E_CTRL_CH5_REFRESH_IDLE_THRESHOLD),
      .HBM2E_CTRL_CH5_TEMP_THROTTLE_EN (HBM2E_CTRL_CH5_TEMP_THROTTLE_EN),
      .HBM2E_CTRL_CH5_TEMP_THROTTLE_THRESHOLD (HBM2E_CTRL_CH5_TEMP_THROTTLE_THRESHOLD),
      .HBM2E_CTRL_CH5_TEMP000_THROTTLE_RATIO (HBM2E_CTRL_CH5_TEMP000_THROTTLE_RATIO),
      .HBM2E_CTRL_CH5_TEMP001_THROTTLE_RATIO (HBM2E_CTRL_CH5_TEMP001_THROTTLE_RATIO),
      .HBM2E_CTRL_CH5_TEMP011_THROTTLE_RATIO (HBM2E_CTRL_CH5_TEMP011_THROTTLE_RATIO),
      .HBM2E_CTRL_CH5_TEMP010_THROTTLE_RATIO (HBM2E_CTRL_CH5_TEMP010_THROTTLE_RATIO),
      .HBM2E_CTRL_CH5_TEMP110_THROTTLE_RATIO (HBM2E_CTRL_CH5_TEMP110_THROTTLE_RATIO),
      .HBM2E_CTRL_CH5_TEMP111_THROTTLE_RATIO (HBM2E_CTRL_CH5_TEMP111_THROTTLE_RATIO),
      .HBM2E_CTRL_CH5_TEMP101_THROTTLE_RATIO (HBM2E_CTRL_CH5_TEMP101_THROTTLE_RATIO),
      .HBM2E_CTRL_CH5_TEMP100_THROTTLE_RATIO (HBM2E_CTRL_CH5_TEMP100_THROTTLE_RATIO),
      .HBM2E_CTRL_CH5_IRQ_O_EN (HBM2E_CTRL_CH5_IRQ_O_EN),
      .HBM2E_CTRL_CH5_INITSTS_INT_EVNT_EN (HBM2E_CTRL_CH5_INITSTS_INT_EVNT_EN),
      .HBM2E_CTRL_CH5_ERRSTS1_INT_EVNT_EN (HBM2E_CTRL_CH5_ERRSTS1_INT_EVNT_EN),
      .HBM2E_CTRL_CH5_ERRSTS2_INT_EVNT_EN (HBM2E_CTRL_CH5_ERRSTS2_INT_EVNT_EN),
      .HBM2E_CTRL_CH5_ERRSTS3_INT_EVNT_EN (HBM2E_CTRL_CH5_ERRSTS3_INT_EVNT_EN),
      .HBM2E_CTRL_CH5_TMCTLSTS_CATTRIP_INT_EVNT_EN (HBM2E_CTRL_CH5_TMCTLSTS_CATTRIP_INT_EVNT_EN),
      .HBM2E_CTRL_CH5_ERRSTS1_VRL_EVNT_EN (HBM2E_CTRL_CH5_ERRSTS1_VRL_EVNT_EN),
      .HBM2E_CTRL_CH5_ERRSTS2_VRL_EVNT_EN (HBM2E_CTRL_CH5_ERRSTS2_VRL_EVNT_EN),
      .HBM2E_CTRL_CH5_ERRSTS3_VRL_EVNT_EN (HBM2E_CTRL_CH5_ERRSTS3_VRL_EVNT_EN),
      .HBM2E_CTRL_CH5_PC0_POWER_EST_BANDWIDTH_PCT (HBM2E_CTRL_CH5_PC0_POWER_EST_BANDWIDTH_PCT),
      .HBM2E_CTRL_CH5_PC0_POWER_EST_PAGE_HIT_PCT (HBM2E_CTRL_CH5_PC0_POWER_EST_PAGE_HIT_PCT),
      .HBM2E_CTRL_CH5_PC0_POWER_EST_READ_PCT (HBM2E_CTRL_CH5_PC0_POWER_EST_READ_PCT),
      .HBM2E_CTRL_CH5_PC1_POWER_EST_BANDWIDTH_PCT (HBM2E_CTRL_CH5_PC1_POWER_EST_BANDWIDTH_PCT),
      .HBM2E_CTRL_CH5_PC1_POWER_EST_PAGE_HIT_PCT (HBM2E_CTRL_CH5_PC1_POWER_EST_PAGE_HIT_PCT),
      .HBM2E_CTRL_CH5_PC1_POWER_EST_READ_PCT (HBM2E_CTRL_CH5_PC1_POWER_EST_READ_PCT),
      .HBM2E_CTRL_CH5_POWER_EST_POWER_STATE (HBM2E_CTRL_CH5_POWER_EST_POWER_STATE),
      .HBM2E_CTRL_CH6_EN (HBM2E_CTRL_CH6_EN),
      .HBM2E_CTRL_CH6_ADDR_ORDERING (HBM2E_CTRL_CH6_ADDR_ORDERING),
      .HBM2E_CTRL_CH6_ADDR_SCRAMBLING (HBM2E_CTRL_CH6_ADDR_SCRAMBLING),
      .HBM2E_CTRL_CH6_CMD_INORDER_EN (HBM2E_CTRL_CH6_CMD_INORDER_EN),
      .HBM2E_CTRL_CH6_RDATA_REORDERING_EN (HBM2E_CTRL_CH6_RDATA_REORDERING_EN),
      .HBM2E_CTRL_CH6_POWER_DOWN_EN (HBM2E_CTRL_CH6_POWER_DOWN_EN),
      .HBM2E_CTRL_CH6_PSEUDO_BL8_EN (HBM2E_CTRL_CH6_PSEUDO_BL8_EN),
      .HBM2E_CTRL_CH6_USER_DATA_WIDTH (HBM2E_CTRL_CH6_USER_DATA_WIDTH),
      .HBM2E_CTRL_CH6_WDATA_USER_DATA_EN (HBM2E_CTRL_CH6_WDATA_USER_DATA_EN),
      .HBM2E_CTRL_CH6_RDATA_USER_DATA_EN (HBM2E_CTRL_CH6_RDATA_USER_DATA_EN),
      .HBM2E_CTRL_CH6_ECC_EN (HBM2E_CTRL_CH6_ECC_EN),
      .HBM2E_CTRL_CH6_DATA_MASK_EN (HBM2E_CTRL_CH6_DATA_MASK_EN),
      .HBM2E_CTRL_CH6_VIRAL_I_EN (HBM2E_CTRL_CH6_VIRAL_I_EN),
      .HBM2E_CTRL_CH6_VIRAL_O_EN (HBM2E_CTRL_CH6_VIRAL_O_EN),
      .HBM2E_CTRL_CH6_WCMD_PARITY_EN (HBM2E_CTRL_CH6_WCMD_PARITY_EN),
      .HBM2E_CTRL_CH6_RCMD_PARITY_EN (HBM2E_CTRL_CH6_RCMD_PARITY_EN),
      .HBM2E_CTRL_CH6_WDATA_PARITY_EN (HBM2E_CTRL_CH6_WDATA_PARITY_EN),
      .HBM2E_CTRL_CH6_RDATA_PARITY_EN (HBM2E_CTRL_CH6_RDATA_PARITY_EN),
      .HBM2E_CTRL_CH6_WSTRB_PARITY_EN (HBM2E_CTRL_CH6_WSTRB_PARITY_EN),
      .HBM2E_CTRL_CH6_WDATA_POISON_EN (HBM2E_CTRL_CH6_WDATA_POISON_EN),
      .HBM2E_CTRL_CH6_RDATA_POISON_EN (HBM2E_CTRL_CH6_RDATA_POISON_EN),
      .HBM2E_CTRL_CH6_WCMD_USER_AP_EN (HBM2E_CTRL_CH6_WCMD_USER_AP_EN),
      .HBM2E_CTRL_CH6_RCMD_USER_AP_EN (HBM2E_CTRL_CH6_RCMD_USER_AP_EN),
      .HBM2E_CTRL_CH6_WCMD_USER_AP_POLICY (HBM2E_CTRL_CH6_WCMD_USER_AP_POLICY),
      .HBM2E_CTRL_CH6_RCMD_USER_AP_POLICY (HBM2E_CTRL_CH6_RCMD_USER_AP_POLICY),
      .HBM2E_CTRL_CH6_REFRESH_MODE (HBM2E_CTRL_CH6_REFRESH_MODE),
      .HBM2E_CTRL_CH6_WCMD_USER_REFRESH_ALL_BANKS_EN (HBM2E_CTRL_CH6_WCMD_USER_REFRESH_ALL_BANKS_EN),
      .HBM2E_CTRL_CH6_RCMD_USER_REFRESH_ALL_BANKS_EN (HBM2E_CTRL_CH6_RCMD_USER_REFRESH_ALL_BANKS_EN),
      .HBM2E_CTRL_CH6_WCMD_USER_REFRESH_PER_BANK_EN (HBM2E_CTRL_CH6_WCMD_USER_REFRESH_PER_BANK_EN),
      .HBM2E_CTRL_CH6_RCMD_USER_REFRESH_PER_BANK_EN (HBM2E_CTRL_CH6_RCMD_USER_REFRESH_PER_BANK_EN),
      .HBM2E_CTRL_CH6_REFRESH_POLICY (HBM2E_CTRL_CH6_REFRESH_POLICY),
      .HBM2E_CTRL_CH6_REFRESH_POSTPAY_LOWER_LIMIT (HBM2E_CTRL_CH6_REFRESH_POSTPAY_LOWER_LIMIT),
      .HBM2E_CTRL_CH6_REFRESH_POSTPAY_UPPER_LIMIT (HBM2E_CTRL_CH6_REFRESH_POSTPAY_UPPER_LIMIT),
      .HBM2E_CTRL_CH6_REFRESH_PREPAY_UPPER_LIMIT (HBM2E_CTRL_CH6_REFRESH_PREPAY_UPPER_LIMIT),
      .HBM2E_CTRL_CH6_REFRESH_IDLE_THRESHOLD (HBM2E_CTRL_CH6_REFRESH_IDLE_THRESHOLD),
      .HBM2E_CTRL_CH6_TEMP_THROTTLE_EN (HBM2E_CTRL_CH6_TEMP_THROTTLE_EN),
      .HBM2E_CTRL_CH6_TEMP_THROTTLE_THRESHOLD (HBM2E_CTRL_CH6_TEMP_THROTTLE_THRESHOLD),
      .HBM2E_CTRL_CH6_TEMP000_THROTTLE_RATIO (HBM2E_CTRL_CH6_TEMP000_THROTTLE_RATIO),
      .HBM2E_CTRL_CH6_TEMP001_THROTTLE_RATIO (HBM2E_CTRL_CH6_TEMP001_THROTTLE_RATIO),
      .HBM2E_CTRL_CH6_TEMP011_THROTTLE_RATIO (HBM2E_CTRL_CH6_TEMP011_THROTTLE_RATIO),
      .HBM2E_CTRL_CH6_TEMP010_THROTTLE_RATIO (HBM2E_CTRL_CH6_TEMP010_THROTTLE_RATIO),
      .HBM2E_CTRL_CH6_TEMP110_THROTTLE_RATIO (HBM2E_CTRL_CH6_TEMP110_THROTTLE_RATIO),
      .HBM2E_CTRL_CH6_TEMP111_THROTTLE_RATIO (HBM2E_CTRL_CH6_TEMP111_THROTTLE_RATIO),
      .HBM2E_CTRL_CH6_TEMP101_THROTTLE_RATIO (HBM2E_CTRL_CH6_TEMP101_THROTTLE_RATIO),
      .HBM2E_CTRL_CH6_TEMP100_THROTTLE_RATIO (HBM2E_CTRL_CH6_TEMP100_THROTTLE_RATIO),
      .HBM2E_CTRL_CH6_IRQ_O_EN (HBM2E_CTRL_CH6_IRQ_O_EN),
      .HBM2E_CTRL_CH6_INITSTS_INT_EVNT_EN (HBM2E_CTRL_CH6_INITSTS_INT_EVNT_EN),
      .HBM2E_CTRL_CH6_ERRSTS1_INT_EVNT_EN (HBM2E_CTRL_CH6_ERRSTS1_INT_EVNT_EN),
      .HBM2E_CTRL_CH6_ERRSTS2_INT_EVNT_EN (HBM2E_CTRL_CH6_ERRSTS2_INT_EVNT_EN),
      .HBM2E_CTRL_CH6_ERRSTS3_INT_EVNT_EN (HBM2E_CTRL_CH6_ERRSTS3_INT_EVNT_EN),
      .HBM2E_CTRL_CH6_TMCTLSTS_CATTRIP_INT_EVNT_EN (HBM2E_CTRL_CH6_TMCTLSTS_CATTRIP_INT_EVNT_EN),
      .HBM2E_CTRL_CH6_ERRSTS1_VRL_EVNT_EN (HBM2E_CTRL_CH6_ERRSTS1_VRL_EVNT_EN),
      .HBM2E_CTRL_CH6_ERRSTS2_VRL_EVNT_EN (HBM2E_CTRL_CH6_ERRSTS2_VRL_EVNT_EN),
      .HBM2E_CTRL_CH6_ERRSTS3_VRL_EVNT_EN (HBM2E_CTRL_CH6_ERRSTS3_VRL_EVNT_EN),
      .HBM2E_CTRL_CH6_PC0_POWER_EST_BANDWIDTH_PCT (HBM2E_CTRL_CH6_PC0_POWER_EST_BANDWIDTH_PCT),
      .HBM2E_CTRL_CH6_PC0_POWER_EST_PAGE_HIT_PCT (HBM2E_CTRL_CH6_PC0_POWER_EST_PAGE_HIT_PCT),
      .HBM2E_CTRL_CH6_PC0_POWER_EST_READ_PCT (HBM2E_CTRL_CH6_PC0_POWER_EST_READ_PCT),
      .HBM2E_CTRL_CH6_PC1_POWER_EST_BANDWIDTH_PCT (HBM2E_CTRL_CH6_PC1_POWER_EST_BANDWIDTH_PCT),
      .HBM2E_CTRL_CH6_PC1_POWER_EST_PAGE_HIT_PCT (HBM2E_CTRL_CH6_PC1_POWER_EST_PAGE_HIT_PCT),
      .HBM2E_CTRL_CH6_PC1_POWER_EST_READ_PCT (HBM2E_CTRL_CH6_PC1_POWER_EST_READ_PCT),
      .HBM2E_CTRL_CH6_POWER_EST_POWER_STATE (HBM2E_CTRL_CH6_POWER_EST_POWER_STATE),
      .HBM2E_CTRL_CH7_EN (HBM2E_CTRL_CH7_EN),
      .HBM2E_CTRL_CH7_ADDR_ORDERING (HBM2E_CTRL_CH7_ADDR_ORDERING),
      .HBM2E_CTRL_CH7_ADDR_SCRAMBLING (HBM2E_CTRL_CH7_ADDR_SCRAMBLING),
      .HBM2E_CTRL_CH7_CMD_INORDER_EN (HBM2E_CTRL_CH7_CMD_INORDER_EN),
      .HBM2E_CTRL_CH7_RDATA_REORDERING_EN (HBM2E_CTRL_CH7_RDATA_REORDERING_EN),
      .HBM2E_CTRL_CH7_POWER_DOWN_EN (HBM2E_CTRL_CH7_POWER_DOWN_EN),
      .HBM2E_CTRL_CH7_PSEUDO_BL8_EN (HBM2E_CTRL_CH7_PSEUDO_BL8_EN),
      .HBM2E_CTRL_CH7_USER_DATA_WIDTH (HBM2E_CTRL_CH7_USER_DATA_WIDTH),
      .HBM2E_CTRL_CH7_WDATA_USER_DATA_EN (HBM2E_CTRL_CH7_WDATA_USER_DATA_EN),
      .HBM2E_CTRL_CH7_RDATA_USER_DATA_EN (HBM2E_CTRL_CH7_RDATA_USER_DATA_EN),
      .HBM2E_CTRL_CH7_ECC_EN (HBM2E_CTRL_CH7_ECC_EN),
      .HBM2E_CTRL_CH7_DATA_MASK_EN (HBM2E_CTRL_CH7_DATA_MASK_EN),
      .HBM2E_CTRL_CH7_VIRAL_I_EN (HBM2E_CTRL_CH7_VIRAL_I_EN),
      .HBM2E_CTRL_CH7_VIRAL_O_EN (HBM2E_CTRL_CH7_VIRAL_O_EN),
      .HBM2E_CTRL_CH7_WCMD_PARITY_EN (HBM2E_CTRL_CH7_WCMD_PARITY_EN),
      .HBM2E_CTRL_CH7_RCMD_PARITY_EN (HBM2E_CTRL_CH7_RCMD_PARITY_EN),
      .HBM2E_CTRL_CH7_WDATA_PARITY_EN (HBM2E_CTRL_CH7_WDATA_PARITY_EN),
      .HBM2E_CTRL_CH7_RDATA_PARITY_EN (HBM2E_CTRL_CH7_RDATA_PARITY_EN),
      .HBM2E_CTRL_CH7_WSTRB_PARITY_EN (HBM2E_CTRL_CH7_WSTRB_PARITY_EN),
      .HBM2E_CTRL_CH7_WDATA_POISON_EN (HBM2E_CTRL_CH7_WDATA_POISON_EN),
      .HBM2E_CTRL_CH7_RDATA_POISON_EN (HBM2E_CTRL_CH7_RDATA_POISON_EN),
      .HBM2E_CTRL_CH7_WCMD_USER_AP_EN (HBM2E_CTRL_CH7_WCMD_USER_AP_EN),
      .HBM2E_CTRL_CH7_RCMD_USER_AP_EN (HBM2E_CTRL_CH7_RCMD_USER_AP_EN),
      .HBM2E_CTRL_CH7_WCMD_USER_AP_POLICY (HBM2E_CTRL_CH7_WCMD_USER_AP_POLICY),
      .HBM2E_CTRL_CH7_RCMD_USER_AP_POLICY (HBM2E_CTRL_CH7_RCMD_USER_AP_POLICY),
      .HBM2E_CTRL_CH7_REFRESH_MODE (HBM2E_CTRL_CH7_REFRESH_MODE),
      .HBM2E_CTRL_CH7_WCMD_USER_REFRESH_ALL_BANKS_EN (HBM2E_CTRL_CH7_WCMD_USER_REFRESH_ALL_BANKS_EN),
      .HBM2E_CTRL_CH7_RCMD_USER_REFRESH_ALL_BANKS_EN (HBM2E_CTRL_CH7_RCMD_USER_REFRESH_ALL_BANKS_EN),
      .HBM2E_CTRL_CH7_WCMD_USER_REFRESH_PER_BANK_EN (HBM2E_CTRL_CH7_WCMD_USER_REFRESH_PER_BANK_EN),
      .HBM2E_CTRL_CH7_RCMD_USER_REFRESH_PER_BANK_EN (HBM2E_CTRL_CH7_RCMD_USER_REFRESH_PER_BANK_EN),
      .HBM2E_CTRL_CH7_REFRESH_POLICY (HBM2E_CTRL_CH7_REFRESH_POLICY),
      .HBM2E_CTRL_CH7_REFRESH_POSTPAY_LOWER_LIMIT (HBM2E_CTRL_CH7_REFRESH_POSTPAY_LOWER_LIMIT),
      .HBM2E_CTRL_CH7_REFRESH_POSTPAY_UPPER_LIMIT (HBM2E_CTRL_CH7_REFRESH_POSTPAY_UPPER_LIMIT),
      .HBM2E_CTRL_CH7_REFRESH_PREPAY_UPPER_LIMIT (HBM2E_CTRL_CH7_REFRESH_PREPAY_UPPER_LIMIT),
      .HBM2E_CTRL_CH7_REFRESH_IDLE_THRESHOLD (HBM2E_CTRL_CH7_REFRESH_IDLE_THRESHOLD),
      .HBM2E_CTRL_CH7_TEMP_THROTTLE_EN (HBM2E_CTRL_CH7_TEMP_THROTTLE_EN),
      .HBM2E_CTRL_CH7_TEMP_THROTTLE_THRESHOLD (HBM2E_CTRL_CH7_TEMP_THROTTLE_THRESHOLD),
      .HBM2E_CTRL_CH7_TEMP000_THROTTLE_RATIO (HBM2E_CTRL_CH7_TEMP000_THROTTLE_RATIO),
      .HBM2E_CTRL_CH7_TEMP001_THROTTLE_RATIO (HBM2E_CTRL_CH7_TEMP001_THROTTLE_RATIO),
      .HBM2E_CTRL_CH7_TEMP011_THROTTLE_RATIO (HBM2E_CTRL_CH7_TEMP011_THROTTLE_RATIO),
      .HBM2E_CTRL_CH7_TEMP010_THROTTLE_RATIO (HBM2E_CTRL_CH7_TEMP010_THROTTLE_RATIO),
      .HBM2E_CTRL_CH7_TEMP110_THROTTLE_RATIO (HBM2E_CTRL_CH7_TEMP110_THROTTLE_RATIO),
      .HBM2E_CTRL_CH7_TEMP111_THROTTLE_RATIO (HBM2E_CTRL_CH7_TEMP111_THROTTLE_RATIO),
      .HBM2E_CTRL_CH7_TEMP101_THROTTLE_RATIO (HBM2E_CTRL_CH7_TEMP101_THROTTLE_RATIO),
      .HBM2E_CTRL_CH7_TEMP100_THROTTLE_RATIO (HBM2E_CTRL_CH7_TEMP100_THROTTLE_RATIO),
      .HBM2E_CTRL_CH7_IRQ_O_EN (HBM2E_CTRL_CH7_IRQ_O_EN),
      .HBM2E_CTRL_CH7_INITSTS_INT_EVNT_EN (HBM2E_CTRL_CH7_INITSTS_INT_EVNT_EN),
      .HBM2E_CTRL_CH7_ERRSTS1_INT_EVNT_EN (HBM2E_CTRL_CH7_ERRSTS1_INT_EVNT_EN),
      .HBM2E_CTRL_CH7_ERRSTS2_INT_EVNT_EN (HBM2E_CTRL_CH7_ERRSTS2_INT_EVNT_EN),
      .HBM2E_CTRL_CH7_ERRSTS3_INT_EVNT_EN (HBM2E_CTRL_CH7_ERRSTS3_INT_EVNT_EN),
      .HBM2E_CTRL_CH7_TMCTLSTS_CATTRIP_INT_EVNT_EN (HBM2E_CTRL_CH7_TMCTLSTS_CATTRIP_INT_EVNT_EN),
      .HBM2E_CTRL_CH7_ERRSTS1_VRL_EVNT_EN (HBM2E_CTRL_CH7_ERRSTS1_VRL_EVNT_EN),
      .HBM2E_CTRL_CH7_ERRSTS2_VRL_EVNT_EN (HBM2E_CTRL_CH7_ERRSTS2_VRL_EVNT_EN),
      .HBM2E_CTRL_CH7_ERRSTS3_VRL_EVNT_EN (HBM2E_CTRL_CH7_ERRSTS3_VRL_EVNT_EN),
      .HBM2E_CTRL_CH7_PC0_POWER_EST_BANDWIDTH_PCT (HBM2E_CTRL_CH7_PC0_POWER_EST_BANDWIDTH_PCT),
      .HBM2E_CTRL_CH7_PC0_POWER_EST_PAGE_HIT_PCT (HBM2E_CTRL_CH7_PC0_POWER_EST_PAGE_HIT_PCT),
      .HBM2E_CTRL_CH7_PC0_POWER_EST_READ_PCT (HBM2E_CTRL_CH7_PC0_POWER_EST_READ_PCT),
      .HBM2E_CTRL_CH7_PC1_POWER_EST_BANDWIDTH_PCT (HBM2E_CTRL_CH7_PC1_POWER_EST_BANDWIDTH_PCT),
      .HBM2E_CTRL_CH7_PC1_POWER_EST_PAGE_HIT_PCT (HBM2E_CTRL_CH7_PC1_POWER_EST_PAGE_HIT_PCT),
      .HBM2E_CTRL_CH7_PC1_POWER_EST_READ_PCT (HBM2E_CTRL_CH7_PC1_POWER_EST_READ_PCT),
      .HBM2E_CTRL_CH7_POWER_EST_POWER_STATE (HBM2E_CTRL_CH7_POWER_EST_POWER_STATE),
      .DFT_DEBUG_MODE (DFT_DEBUG_MODE),
      .HBM2E_MEM_MODEL_OPTIONS (HBM2E_MEM_MODEL_OPTIONS),
      .HBM2E_MEM_MODEL_TDQSCK (HBM2E_MEM_MODEL_TDQSCK),
      .HBM2E_MEM_TDQSS_MAX_PS (HBM2E_MEM_TDQSS_MAX_PS),
      .HBM2E_MEM_TDQSS_MIN_PS (HBM2E_MEM_TDQSS_MIN_PS),
      .HBM2E_MEM_TDQSCK_MAX_PS (HBM2E_MEM_TDQSCK_MAX_PS),
      .HBM2E_MEM_TDQSQ_MAX_PS (HBM2E_MEM_TDQSQ_MAX_PS),
      .HBM2E_MEM_TRAS_CYC (HBM2E_MEM_TRAS_CYC),
      .HBM2E_MEM_TRCDRD_CYC (HBM2E_MEM_TRCDRD_CYC),
      .HBM2E_MEM_TRCDWR_CYC (HBM2E_MEM_TRCDWR_CYC),
      .HBM2E_MEM_TRRDL_CYC (HBM2E_MEM_TRRDL_CYC),
      .HBM2E_MEM_TRRDS_CYC (HBM2E_MEM_TRRDS_CYC),
      .HBM2E_MEM_TFAW_CYC (HBM2E_MEM_TFAW_CYC),
      .HBM2E_MEM_TRTPL_CYC (HBM2E_MEM_TRTPL_CYC),
      .HBM2E_MEM_TRTPS_CYC (HBM2E_MEM_TRTPS_CYC),
      .HBM2E_MEM_TRP_CYC (HBM2E_MEM_TRP_CYC),
      .HBM2E_MEM_TWR_CYC (HBM2E_MEM_TWR_CYC),
      .HBM2E_MEM_TCCDS_CYC (HBM2E_MEM_TCCDS_CYC),
      .HBM2E_MEM_TCCDL_CYC (HBM2E_MEM_TCCDL_CYC),
      .HBM2E_MEM_TCCDR_CYC (HBM2E_MEM_TCCDR_CYC),
      .HBM2E_MEM_TWTRL_CYC (HBM2E_MEM_TWTRL_CYC),
      .HBM2E_MEM_TWTRS_CYC (HBM2E_MEM_TWTRS_CYC),
      .HBM2E_MEM_TPD_CYC (HBM2E_MEM_TPD_CYC),
      .HBM2E_MEM_TXP_CYC (HBM2E_MEM_TXP_CYC),
      .HBM2E_MEM_TCKESR_CYC (HBM2E_MEM_TCKESR_CYC),
      .HBM2E_MEM_TCKSRE_CYC (HBM2E_MEM_TCKSRE_CYC),
      .HBM2E_MEM_TCKSRX_CYC (HBM2E_MEM_TCKSRX_CYC),
      .HBM2E_MEM_TXS_CYC (HBM2E_MEM_TXS_CYC),
      .HBM2E_MEM_TRFC_CYC (HBM2E_MEM_TRFC_CYC),
      .HBM2E_MEM_TRFCSB_CYC (HBM2E_MEM_TRFCSB_CYC),
      .HBM2E_MEM_TRREFD_CYC (HBM2E_MEM_TRREFD_CYC),
      .HBM2E_MEM_TREFI_CYC (HBM2E_MEM_TREFI_CYC),
      .HBM2E_MEM_WL_CYC (HBM2E_MEM_WL_CYC),
      .HBM2E_MEM_RL_CYC (HBM2E_MEM_RL_CYC),
      .HBM2E_MEM_PL_CYC (HBM2E_MEM_PL_CYC)
   ) my_sys_hbm_fp_0_hbm_arch_fp_10_5ygw4sq_inst (
      .ch0_u0_aclk (ch0_u0_aclk),
      .ch0_u1_aclk (ch0_u1_aclk),
      .ch1_u0_aclk (ch1_u0_aclk),
      .ch1_u1_aclk (ch1_u1_aclk),
      .ch2_u0_aclk (ch2_u0_aclk),
      .ch2_u1_aclk (ch2_u1_aclk),
      .ch3_u0_aclk (ch3_u0_aclk),
      .ch3_u1_aclk (ch3_u1_aclk),
      .ch4_u0_aclk (ch4_u0_aclk),
      .ch4_u1_aclk (ch4_u1_aclk),
      .ch5_u0_aclk (ch5_u0_aclk),
      .ch5_u1_aclk (ch5_u1_aclk),
      .ch6_u0_aclk (ch6_u0_aclk),
      .ch6_u1_aclk (ch6_u1_aclk),
      .ch7_u0_aclk (ch7_u0_aclk),
      .ch7_u1_aclk (ch7_u1_aclk),
      .ch0_ch1_sb_aclk (ch0_ch1_sb_aclk),
      .ch2_ch3_sb_aclk (ch2_ch3_sb_aclk),
      .ch4_ch5_sb_aclk (ch4_ch5_sb_aclk),
      .ch6_ch7_sb_aclk (ch6_ch7_sb_aclk),
      .uibssm_sb_aclk (uibssm_sb_aclk),
      .ch0_u0_wmc_intr (ch0_u0_wmc_intr),
      .ch0_u1_wmc_intr (ch0_u1_wmc_intr),
      .ch1_u0_wmc_intr (ch1_u0_wmc_intr),
      .ch1_u1_wmc_intr (ch1_u1_wmc_intr),
      .ch2_u0_wmc_intr (ch2_u0_wmc_intr),
      .ch2_u1_wmc_intr (ch2_u1_wmc_intr),
      .ch3_u0_wmc_intr (ch3_u0_wmc_intr),
      .ch3_u1_wmc_intr (ch3_u1_wmc_intr),
      .ch4_u0_wmc_intr (ch4_u0_wmc_intr),
      .ch4_u1_wmc_intr (ch4_u1_wmc_intr),
      .ch5_u0_wmc_intr (ch5_u0_wmc_intr),
      .ch5_u1_wmc_intr (ch5_u1_wmc_intr),
      .ch6_u0_wmc_intr (ch6_u0_wmc_intr),
      .ch6_u1_wmc_intr (ch6_u1_wmc_intr),
      .ch7_u0_wmc_intr (ch7_u0_wmc_intr),
      .ch7_u1_wmc_intr (ch7_u1_wmc_intr),
      .fabric_clk (fabric_clk),
      .hbm_reset_n (hbm_reset_n),
      .hbm_reset_in_prog (hbm_reset_in_prog),
      .hbm_cattrip (hbm_cattrip),
      .hbm_cattrip_i (hbm_cattrip_i),
      .hbm_temp (hbm_temp),
      .hbm_temp_i (hbm_temp_i),
      .local_cal_success (local_cal_success),
      .local_cal_fail (local_cal_fail),
      .uibpll_locked (uibpll_locked),
      .uibpll_phout (uibpll_phout),
      .uibpll_refclk (uibpll_refclk),
      .uibpll_refclk_buffered (uibpll_refclk_buffered),
      .ch0_u0_araddr (ch0_u0_araddr),
      .ch0_u0_arburst (ch0_u0_arburst),
      .ch0_u0_arid (ch0_u0_arid),
      .ch0_u0_arlen (ch0_u0_arlen),
      .ch0_u0_arlock (ch0_u0_arlock),
      .ch0_u0_arqos (ch0_u0_arqos),
      .ch0_u0_arsize (ch0_u0_arsize),
      .ch0_u0_arvalid (ch0_u0_arvalid),
      .ch0_u0_aruser (ch0_u0_aruser),
      .ch0_u0_arprot (ch0_u0_arprot),
      .ch0_u0_awaddr (ch0_u0_awaddr),
      .ch0_u0_awburst (ch0_u0_awburst),
      .ch0_u0_awid (ch0_u0_awid),
      .ch0_u0_awlen (ch0_u0_awlen),
      .ch0_u0_awlock (ch0_u0_awlock),
      .ch0_u0_awqos (ch0_u0_awqos),
      .ch0_u0_awsize (ch0_u0_awsize),
      .ch0_u0_awvalid (ch0_u0_awvalid),
      .ch0_u0_awuser (ch0_u0_awuser),
      .ch0_u0_awprot (ch0_u0_awprot),
      .ch0_u0_bready (ch0_u0_bready),
      .ch0_u0_rready (ch0_u0_rready),
      .ch0_u0_wdata (ch0_u0_wdata),
      .ch0_u0_wstrb (ch0_u0_wstrb),
      .ch0_u0_wlast (ch0_u0_wlast),
      .ch0_u0_wvalid (ch0_u0_wvalid),
      .ch0_u0_wuser (ch0_u0_wuser),
      .ch0_u0_ruser (ch0_u0_ruser),
      .ch0_u0_arready (ch0_u0_arready),
      .ch0_u0_awready (ch0_u0_awready),
      .ch0_u0_bid (ch0_u0_bid),
      .ch0_u0_bresp (ch0_u0_bresp),
      .ch0_u0_bvalid (ch0_u0_bvalid),
      .ch0_u0_rdata (ch0_u0_rdata),
      .ch0_u0_rid (ch0_u0_rid),
      .ch0_u0_rlast (ch0_u0_rlast),
      .ch0_u0_rresp (ch0_u0_rresp),
      .ch0_u0_rvalid (ch0_u0_rvalid),
      .ch0_u0_wready (ch0_u0_wready),
      .ch0_u1_araddr (ch0_u1_araddr),
      .ch0_u1_arburst (ch0_u1_arburst),
      .ch0_u1_arid (ch0_u1_arid),
      .ch0_u1_arlen (ch0_u1_arlen),
      .ch0_u1_arlock (ch0_u1_arlock),
      .ch0_u1_arqos (ch0_u1_arqos),
      .ch0_u1_arsize (ch0_u1_arsize),
      .ch0_u1_arvalid (ch0_u1_arvalid),
      .ch0_u1_aruser (ch0_u1_aruser),
      .ch0_u1_arprot (ch0_u1_arprot),
      .ch0_u1_awaddr (ch0_u1_awaddr),
      .ch0_u1_awburst (ch0_u1_awburst),
      .ch0_u1_awid (ch0_u1_awid),
      .ch0_u1_awlen (ch0_u1_awlen),
      .ch0_u1_awlock (ch0_u1_awlock),
      .ch0_u1_awqos (ch0_u1_awqos),
      .ch0_u1_awsize (ch0_u1_awsize),
      .ch0_u1_awvalid (ch0_u1_awvalid),
      .ch0_u1_awuser (ch0_u1_awuser),
      .ch0_u1_awprot (ch0_u1_awprot),
      .ch0_u1_bready (ch0_u1_bready),
      .ch0_u1_rready (ch0_u1_rready),
      .ch0_u1_wdata (ch0_u1_wdata),
      .ch0_u1_wstrb (ch0_u1_wstrb),
      .ch0_u1_wlast (ch0_u1_wlast),
      .ch0_u1_wvalid (ch0_u1_wvalid),
      .ch0_u1_wuser (ch0_u1_wuser),
      .ch0_u1_ruser (ch0_u1_ruser),
      .ch0_u1_arready (ch0_u1_arready),
      .ch0_u1_awready (ch0_u1_awready),
      .ch0_u1_bid (ch0_u1_bid),
      .ch0_u1_bresp (ch0_u1_bresp),
      .ch0_u1_bvalid (ch0_u1_bvalid),
      .ch0_u1_rdata (ch0_u1_rdata),
      .ch0_u1_rid (ch0_u1_rid),
      .ch0_u1_rlast (ch0_u1_rlast),
      .ch0_u1_rresp (ch0_u1_rresp),
      .ch0_u1_rvalid (ch0_u1_rvalid),
      .ch0_u1_wready (ch0_u1_wready),
      .ch1_u0_araddr (ch1_u0_araddr),
      .ch1_u0_arburst (ch1_u0_arburst),
      .ch1_u0_arid (ch1_u0_arid),
      .ch1_u0_arlen (ch1_u0_arlen),
      .ch1_u0_arlock (ch1_u0_arlock),
      .ch1_u0_arqos (ch1_u0_arqos),
      .ch1_u0_arsize (ch1_u0_arsize),
      .ch1_u0_arvalid (ch1_u0_arvalid),
      .ch1_u0_aruser (ch1_u0_aruser),
      .ch1_u0_arprot (ch1_u0_arprot),
      .ch1_u0_awaddr (ch1_u0_awaddr),
      .ch1_u0_awburst (ch1_u0_awburst),
      .ch1_u0_awid (ch1_u0_awid),
      .ch1_u0_awlen (ch1_u0_awlen),
      .ch1_u0_awlock (ch1_u0_awlock),
      .ch1_u0_awqos (ch1_u0_awqos),
      .ch1_u0_awsize (ch1_u0_awsize),
      .ch1_u0_awvalid (ch1_u0_awvalid),
      .ch1_u0_awuser (ch1_u0_awuser),
      .ch1_u0_awprot (ch1_u0_awprot),
      .ch1_u0_bready (ch1_u0_bready),
      .ch1_u0_rready (ch1_u0_rready),
      .ch1_u0_wdata (ch1_u0_wdata),
      .ch1_u0_wstrb (ch1_u0_wstrb),
      .ch1_u0_wlast (ch1_u0_wlast),
      .ch1_u0_wvalid (ch1_u0_wvalid),
      .ch1_u0_wuser (ch1_u0_wuser),
      .ch1_u0_ruser (ch1_u0_ruser),
      .ch1_u0_arready (ch1_u0_arready),
      .ch1_u0_awready (ch1_u0_awready),
      .ch1_u0_bid (ch1_u0_bid),
      .ch1_u0_bresp (ch1_u0_bresp),
      .ch1_u0_bvalid (ch1_u0_bvalid),
      .ch1_u0_rdata (ch1_u0_rdata),
      .ch1_u0_rid (ch1_u0_rid),
      .ch1_u0_rlast (ch1_u0_rlast),
      .ch1_u0_rresp (ch1_u0_rresp),
      .ch1_u0_rvalid (ch1_u0_rvalid),
      .ch1_u0_wready (ch1_u0_wready),
      .ch1_u1_araddr (ch1_u1_araddr),
      .ch1_u1_arburst (ch1_u1_arburst),
      .ch1_u1_arid (ch1_u1_arid),
      .ch1_u1_arlen (ch1_u1_arlen),
      .ch1_u1_arlock (ch1_u1_arlock),
      .ch1_u1_arqos (ch1_u1_arqos),
      .ch1_u1_arsize (ch1_u1_arsize),
      .ch1_u1_arvalid (ch1_u1_arvalid),
      .ch1_u1_aruser (ch1_u1_aruser),
      .ch1_u1_arprot (ch1_u1_arprot),
      .ch1_u1_awaddr (ch1_u1_awaddr),
      .ch1_u1_awburst (ch1_u1_awburst),
      .ch1_u1_awid (ch1_u1_awid),
      .ch1_u1_awlen (ch1_u1_awlen),
      .ch1_u1_awlock (ch1_u1_awlock),
      .ch1_u1_awqos (ch1_u1_awqos),
      .ch1_u1_awsize (ch1_u1_awsize),
      .ch1_u1_awvalid (ch1_u1_awvalid),
      .ch1_u1_awuser (ch1_u1_awuser),
      .ch1_u1_awprot (ch1_u1_awprot),
      .ch1_u1_bready (ch1_u1_bready),
      .ch1_u1_rready (ch1_u1_rready),
      .ch1_u1_wdata (ch1_u1_wdata),
      .ch1_u1_wstrb (ch1_u1_wstrb),
      .ch1_u1_wlast (ch1_u1_wlast),
      .ch1_u1_wvalid (ch1_u1_wvalid),
      .ch1_u1_wuser (ch1_u1_wuser),
      .ch1_u1_ruser (ch1_u1_ruser),
      .ch1_u1_arready (ch1_u1_arready),
      .ch1_u1_awready (ch1_u1_awready),
      .ch1_u1_bid (ch1_u1_bid),
      .ch1_u1_bresp (ch1_u1_bresp),
      .ch1_u1_bvalid (ch1_u1_bvalid),
      .ch1_u1_rdata (ch1_u1_rdata),
      .ch1_u1_rid (ch1_u1_rid),
      .ch1_u1_rlast (ch1_u1_rlast),
      .ch1_u1_rresp (ch1_u1_rresp),
      .ch1_u1_rvalid (ch1_u1_rvalid),
      .ch1_u1_wready (ch1_u1_wready),
      .ch2_u0_araddr (ch2_u0_araddr),
      .ch2_u0_arburst (ch2_u0_arburst),
      .ch2_u0_arid (ch2_u0_arid),
      .ch2_u0_arlen (ch2_u0_arlen),
      .ch2_u0_arlock (ch2_u0_arlock),
      .ch2_u0_arqos (ch2_u0_arqos),
      .ch2_u0_arsize (ch2_u0_arsize),
      .ch2_u0_arvalid (ch2_u0_arvalid),
      .ch2_u0_aruser (ch2_u0_aruser),
      .ch2_u0_arprot (ch2_u0_arprot),
      .ch2_u0_awaddr (ch2_u0_awaddr),
      .ch2_u0_awburst (ch2_u0_awburst),
      .ch2_u0_awid (ch2_u0_awid),
      .ch2_u0_awlen (ch2_u0_awlen),
      .ch2_u0_awlock (ch2_u0_awlock),
      .ch2_u0_awqos (ch2_u0_awqos),
      .ch2_u0_awsize (ch2_u0_awsize),
      .ch2_u0_awvalid (ch2_u0_awvalid),
      .ch2_u0_awuser (ch2_u0_awuser),
      .ch2_u0_awprot (ch2_u0_awprot),
      .ch2_u0_bready (ch2_u0_bready),
      .ch2_u0_rready (ch2_u0_rready),
      .ch2_u0_wdata (ch2_u0_wdata),
      .ch2_u0_wstrb (ch2_u0_wstrb),
      .ch2_u0_wlast (ch2_u0_wlast),
      .ch2_u0_wvalid (ch2_u0_wvalid),
      .ch2_u0_wuser (ch2_u0_wuser),
      .ch2_u0_ruser (ch2_u0_ruser),
      .ch2_u0_arready (ch2_u0_arready),
      .ch2_u0_awready (ch2_u0_awready),
      .ch2_u0_bid (ch2_u0_bid),
      .ch2_u0_bresp (ch2_u0_bresp),
      .ch2_u0_bvalid (ch2_u0_bvalid),
      .ch2_u0_rdata (ch2_u0_rdata),
      .ch2_u0_rid (ch2_u0_rid),
      .ch2_u0_rlast (ch2_u0_rlast),
      .ch2_u0_rresp (ch2_u0_rresp),
      .ch2_u0_rvalid (ch2_u0_rvalid),
      .ch2_u0_wready (ch2_u0_wready),
      .ch2_u1_araddr (ch2_u1_araddr),
      .ch2_u1_arburst (ch2_u1_arburst),
      .ch2_u1_arid (ch2_u1_arid),
      .ch2_u1_arlen (ch2_u1_arlen),
      .ch2_u1_arlock (ch2_u1_arlock),
      .ch2_u1_arqos (ch2_u1_arqos),
      .ch2_u1_arsize (ch2_u1_arsize),
      .ch2_u1_arvalid (ch2_u1_arvalid),
      .ch2_u1_aruser (ch2_u1_aruser),
      .ch2_u1_arprot (ch2_u1_arprot),
      .ch2_u1_awaddr (ch2_u1_awaddr),
      .ch2_u1_awburst (ch2_u1_awburst),
      .ch2_u1_awid (ch2_u1_awid),
      .ch2_u1_awlen (ch2_u1_awlen),
      .ch2_u1_awlock (ch2_u1_awlock),
      .ch2_u1_awqos (ch2_u1_awqos),
      .ch2_u1_awsize (ch2_u1_awsize),
      .ch2_u1_awvalid (ch2_u1_awvalid),
      .ch2_u1_awuser (ch2_u1_awuser),
      .ch2_u1_awprot (ch2_u1_awprot),
      .ch2_u1_bready (ch2_u1_bready),
      .ch2_u1_rready (ch2_u1_rready),
      .ch2_u1_wdata (ch2_u1_wdata),
      .ch2_u1_wstrb (ch2_u1_wstrb),
      .ch2_u1_wlast (ch2_u1_wlast),
      .ch2_u1_wvalid (ch2_u1_wvalid),
      .ch2_u1_wuser (ch2_u1_wuser),
      .ch2_u1_ruser (ch2_u1_ruser),
      .ch2_u1_arready (ch2_u1_arready),
      .ch2_u1_awready (ch2_u1_awready),
      .ch2_u1_bid (ch2_u1_bid),
      .ch2_u1_bresp (ch2_u1_bresp),
      .ch2_u1_bvalid (ch2_u1_bvalid),
      .ch2_u1_rdata (ch2_u1_rdata),
      .ch2_u1_rid (ch2_u1_rid),
      .ch2_u1_rlast (ch2_u1_rlast),
      .ch2_u1_rresp (ch2_u1_rresp),
      .ch2_u1_rvalid (ch2_u1_rvalid),
      .ch2_u1_wready (ch2_u1_wready),
      .ch3_u0_araddr (ch3_u0_araddr),
      .ch3_u0_arburst (ch3_u0_arburst),
      .ch3_u0_arid (ch3_u0_arid),
      .ch3_u0_arlen (ch3_u0_arlen),
      .ch3_u0_arlock (ch3_u0_arlock),
      .ch3_u0_arqos (ch3_u0_arqos),
      .ch3_u0_arsize (ch3_u0_arsize),
      .ch3_u0_arvalid (ch3_u0_arvalid),
      .ch3_u0_aruser (ch3_u0_aruser),
      .ch3_u0_arprot (ch3_u0_arprot),
      .ch3_u0_awaddr (ch3_u0_awaddr),
      .ch3_u0_awburst (ch3_u0_awburst),
      .ch3_u0_awid (ch3_u0_awid),
      .ch3_u0_awlen (ch3_u0_awlen),
      .ch3_u0_awlock (ch3_u0_awlock),
      .ch3_u0_awqos (ch3_u0_awqos),
      .ch3_u0_awsize (ch3_u0_awsize),
      .ch3_u0_awvalid (ch3_u0_awvalid),
      .ch3_u0_awuser (ch3_u0_awuser),
      .ch3_u0_awprot (ch3_u0_awprot),
      .ch3_u0_bready (ch3_u0_bready),
      .ch3_u0_rready (ch3_u0_rready),
      .ch3_u0_wdata (ch3_u0_wdata),
      .ch3_u0_wstrb (ch3_u0_wstrb),
      .ch3_u0_wlast (ch3_u0_wlast),
      .ch3_u0_wvalid (ch3_u0_wvalid),
      .ch3_u0_wuser (ch3_u0_wuser),
      .ch3_u0_ruser (ch3_u0_ruser),
      .ch3_u0_arready (ch3_u0_arready),
      .ch3_u0_awready (ch3_u0_awready),
      .ch3_u0_bid (ch3_u0_bid),
      .ch3_u0_bresp (ch3_u0_bresp),
      .ch3_u0_bvalid (ch3_u0_bvalid),
      .ch3_u0_rdata (ch3_u0_rdata),
      .ch3_u0_rid (ch3_u0_rid),
      .ch3_u0_rlast (ch3_u0_rlast),
      .ch3_u0_rresp (ch3_u0_rresp),
      .ch3_u0_rvalid (ch3_u0_rvalid),
      .ch3_u0_wready (ch3_u0_wready),
      .ch3_u1_araddr (ch3_u1_araddr),
      .ch3_u1_arburst (ch3_u1_arburst),
      .ch3_u1_arid (ch3_u1_arid),
      .ch3_u1_arlen (ch3_u1_arlen),
      .ch3_u1_arlock (ch3_u1_arlock),
      .ch3_u1_arqos (ch3_u1_arqos),
      .ch3_u1_arsize (ch3_u1_arsize),
      .ch3_u1_arvalid (ch3_u1_arvalid),
      .ch3_u1_aruser (ch3_u1_aruser),
      .ch3_u1_arprot (ch3_u1_arprot),
      .ch3_u1_awaddr (ch3_u1_awaddr),
      .ch3_u1_awburst (ch3_u1_awburst),
      .ch3_u1_awid (ch3_u1_awid),
      .ch3_u1_awlen (ch3_u1_awlen),
      .ch3_u1_awlock (ch3_u1_awlock),
      .ch3_u1_awqos (ch3_u1_awqos),
      .ch3_u1_awsize (ch3_u1_awsize),
      .ch3_u1_awvalid (ch3_u1_awvalid),
      .ch3_u1_awuser (ch3_u1_awuser),
      .ch3_u1_awprot (ch3_u1_awprot),
      .ch3_u1_bready (ch3_u1_bready),
      .ch3_u1_rready (ch3_u1_rready),
      .ch3_u1_wdata (ch3_u1_wdata),
      .ch3_u1_wstrb (ch3_u1_wstrb),
      .ch3_u1_wlast (ch3_u1_wlast),
      .ch3_u1_wvalid (ch3_u1_wvalid),
      .ch3_u1_wuser (ch3_u1_wuser),
      .ch3_u1_ruser (ch3_u1_ruser),
      .ch3_u1_arready (ch3_u1_arready),
      .ch3_u1_awready (ch3_u1_awready),
      .ch3_u1_bid (ch3_u1_bid),
      .ch3_u1_bresp (ch3_u1_bresp),
      .ch3_u1_bvalid (ch3_u1_bvalid),
      .ch3_u1_rdata (ch3_u1_rdata),
      .ch3_u1_rid (ch3_u1_rid),
      .ch3_u1_rlast (ch3_u1_rlast),
      .ch3_u1_rresp (ch3_u1_rresp),
      .ch3_u1_rvalid (ch3_u1_rvalid),
      .ch3_u1_wready (ch3_u1_wready),
      .ch4_u0_araddr (ch4_u0_araddr),
      .ch4_u0_arburst (ch4_u0_arburst),
      .ch4_u0_arid (ch4_u0_arid),
      .ch4_u0_arlen (ch4_u0_arlen),
      .ch4_u0_arlock (ch4_u0_arlock),
      .ch4_u0_arqos (ch4_u0_arqos),
      .ch4_u0_arsize (ch4_u0_arsize),
      .ch4_u0_arvalid (ch4_u0_arvalid),
      .ch4_u0_aruser (ch4_u0_aruser),
      .ch4_u0_arprot (ch4_u0_arprot),
      .ch4_u0_awaddr (ch4_u0_awaddr),
      .ch4_u0_awburst (ch4_u0_awburst),
      .ch4_u0_awid (ch4_u0_awid),
      .ch4_u0_awlen (ch4_u0_awlen),
      .ch4_u0_awlock (ch4_u0_awlock),
      .ch4_u0_awqos (ch4_u0_awqos),
      .ch4_u0_awsize (ch4_u0_awsize),
      .ch4_u0_awvalid (ch4_u0_awvalid),
      .ch4_u0_awuser (ch4_u0_awuser),
      .ch4_u0_awprot (ch4_u0_awprot),
      .ch4_u0_bready (ch4_u0_bready),
      .ch4_u0_rready (ch4_u0_rready),
      .ch4_u0_wdata (ch4_u0_wdata),
      .ch4_u0_wstrb (ch4_u0_wstrb),
      .ch4_u0_wlast (ch4_u0_wlast),
      .ch4_u0_wvalid (ch4_u0_wvalid),
      .ch4_u0_wuser (ch4_u0_wuser),
      .ch4_u0_ruser (ch4_u0_ruser),
      .ch4_u0_arready (ch4_u0_arready),
      .ch4_u0_awready (ch4_u0_awready),
      .ch4_u0_bid (ch4_u0_bid),
      .ch4_u0_bresp (ch4_u0_bresp),
      .ch4_u0_bvalid (ch4_u0_bvalid),
      .ch4_u0_rdata (ch4_u0_rdata),
      .ch4_u0_rid (ch4_u0_rid),
      .ch4_u0_rlast (ch4_u0_rlast),
      .ch4_u0_rresp (ch4_u0_rresp),
      .ch4_u0_rvalid (ch4_u0_rvalid),
      .ch4_u0_wready (ch4_u0_wready),
      .ch4_u1_araddr (ch4_u1_araddr),
      .ch4_u1_arburst (ch4_u1_arburst),
      .ch4_u1_arid (ch4_u1_arid),
      .ch4_u1_arlen (ch4_u1_arlen),
      .ch4_u1_arlock (ch4_u1_arlock),
      .ch4_u1_arqos (ch4_u1_arqos),
      .ch4_u1_arsize (ch4_u1_arsize),
      .ch4_u1_arvalid (ch4_u1_arvalid),
      .ch4_u1_aruser (ch4_u1_aruser),
      .ch4_u1_arprot (ch4_u1_arprot),
      .ch4_u1_awaddr (ch4_u1_awaddr),
      .ch4_u1_awburst (ch4_u1_awburst),
      .ch4_u1_awid (ch4_u1_awid),
      .ch4_u1_awlen (ch4_u1_awlen),
      .ch4_u1_awlock (ch4_u1_awlock),
      .ch4_u1_awqos (ch4_u1_awqos),
      .ch4_u1_awsize (ch4_u1_awsize),
      .ch4_u1_awvalid (ch4_u1_awvalid),
      .ch4_u1_awuser (ch4_u1_awuser),
      .ch4_u1_awprot (ch4_u1_awprot),
      .ch4_u1_bready (ch4_u1_bready),
      .ch4_u1_rready (ch4_u1_rready),
      .ch4_u1_wdata (ch4_u1_wdata),
      .ch4_u1_wstrb (ch4_u1_wstrb),
      .ch4_u1_wlast (ch4_u1_wlast),
      .ch4_u1_wvalid (ch4_u1_wvalid),
      .ch4_u1_wuser (ch4_u1_wuser),
      .ch4_u1_ruser (ch4_u1_ruser),
      .ch4_u1_arready (ch4_u1_arready),
      .ch4_u1_awready (ch4_u1_awready),
      .ch4_u1_bid (ch4_u1_bid),
      .ch4_u1_bresp (ch4_u1_bresp),
      .ch4_u1_bvalid (ch4_u1_bvalid),
      .ch4_u1_rdata (ch4_u1_rdata),
      .ch4_u1_rid (ch4_u1_rid),
      .ch4_u1_rlast (ch4_u1_rlast),
      .ch4_u1_rresp (ch4_u1_rresp),
      .ch4_u1_rvalid (ch4_u1_rvalid),
      .ch4_u1_wready (ch4_u1_wready),
      .ch5_u0_araddr (ch5_u0_araddr),
      .ch5_u0_arburst (ch5_u0_arburst),
      .ch5_u0_arid (ch5_u0_arid),
      .ch5_u0_arlen (ch5_u0_arlen),
      .ch5_u0_arlock (ch5_u0_arlock),
      .ch5_u0_arqos (ch5_u0_arqos),
      .ch5_u0_arsize (ch5_u0_arsize),
      .ch5_u0_arvalid (ch5_u0_arvalid),
      .ch5_u0_aruser (ch5_u0_aruser),
      .ch5_u0_arprot (ch5_u0_arprot),
      .ch5_u0_awaddr (ch5_u0_awaddr),
      .ch5_u0_awburst (ch5_u0_awburst),
      .ch5_u0_awid (ch5_u0_awid),
      .ch5_u0_awlen (ch5_u0_awlen),
      .ch5_u0_awlock (ch5_u0_awlock),
      .ch5_u0_awqos (ch5_u0_awqos),
      .ch5_u0_awsize (ch5_u0_awsize),
      .ch5_u0_awvalid (ch5_u0_awvalid),
      .ch5_u0_awuser (ch5_u0_awuser),
      .ch5_u0_awprot (ch5_u0_awprot),
      .ch5_u0_bready (ch5_u0_bready),
      .ch5_u0_rready (ch5_u0_rready),
      .ch5_u0_wdata (ch5_u0_wdata),
      .ch5_u0_wstrb (ch5_u0_wstrb),
      .ch5_u0_wlast (ch5_u0_wlast),
      .ch5_u0_wvalid (ch5_u0_wvalid),
      .ch5_u0_wuser (ch5_u0_wuser),
      .ch5_u0_ruser (ch5_u0_ruser),
      .ch5_u0_arready (ch5_u0_arready),
      .ch5_u0_awready (ch5_u0_awready),
      .ch5_u0_bid (ch5_u0_bid),
      .ch5_u0_bresp (ch5_u0_bresp),
      .ch5_u0_bvalid (ch5_u0_bvalid),
      .ch5_u0_rdata (ch5_u0_rdata),
      .ch5_u0_rid (ch5_u0_rid),
      .ch5_u0_rlast (ch5_u0_rlast),
      .ch5_u0_rresp (ch5_u0_rresp),
      .ch5_u0_rvalid (ch5_u0_rvalid),
      .ch5_u0_wready (ch5_u0_wready),
      .ch5_u1_araddr (ch5_u1_araddr),
      .ch5_u1_arburst (ch5_u1_arburst),
      .ch5_u1_arid (ch5_u1_arid),
      .ch5_u1_arlen (ch5_u1_arlen),
      .ch5_u1_arlock (ch5_u1_arlock),
      .ch5_u1_arqos (ch5_u1_arqos),
      .ch5_u1_arsize (ch5_u1_arsize),
      .ch5_u1_arvalid (ch5_u1_arvalid),
      .ch5_u1_aruser (ch5_u1_aruser),
      .ch5_u1_arprot (ch5_u1_arprot),
      .ch5_u1_awaddr (ch5_u1_awaddr),
      .ch5_u1_awburst (ch5_u1_awburst),
      .ch5_u1_awid (ch5_u1_awid),
      .ch5_u1_awlen (ch5_u1_awlen),
      .ch5_u1_awlock (ch5_u1_awlock),
      .ch5_u1_awqos (ch5_u1_awqos),
      .ch5_u1_awsize (ch5_u1_awsize),
      .ch5_u1_awvalid (ch5_u1_awvalid),
      .ch5_u1_awuser (ch5_u1_awuser),
      .ch5_u1_awprot (ch5_u1_awprot),
      .ch5_u1_bready (ch5_u1_bready),
      .ch5_u1_rready (ch5_u1_rready),
      .ch5_u1_wdata (ch5_u1_wdata),
      .ch5_u1_wstrb (ch5_u1_wstrb),
      .ch5_u1_wlast (ch5_u1_wlast),
      .ch5_u1_wvalid (ch5_u1_wvalid),
      .ch5_u1_wuser (ch5_u1_wuser),
      .ch5_u1_ruser (ch5_u1_ruser),
      .ch5_u1_arready (ch5_u1_arready),
      .ch5_u1_awready (ch5_u1_awready),
      .ch5_u1_bid (ch5_u1_bid),
      .ch5_u1_bresp (ch5_u1_bresp),
      .ch5_u1_bvalid (ch5_u1_bvalid),
      .ch5_u1_rdata (ch5_u1_rdata),
      .ch5_u1_rid (ch5_u1_rid),
      .ch5_u1_rlast (ch5_u1_rlast),
      .ch5_u1_rresp (ch5_u1_rresp),
      .ch5_u1_rvalid (ch5_u1_rvalid),
      .ch5_u1_wready (ch5_u1_wready),
      .ch6_u0_araddr (ch6_u0_araddr),
      .ch6_u0_arburst (ch6_u0_arburst),
      .ch6_u0_arid (ch6_u0_arid),
      .ch6_u0_arlen (ch6_u0_arlen),
      .ch6_u0_arlock (ch6_u0_arlock),
      .ch6_u0_arqos (ch6_u0_arqos),
      .ch6_u0_arsize (ch6_u0_arsize),
      .ch6_u0_arvalid (ch6_u0_arvalid),
      .ch6_u0_aruser (ch6_u0_aruser),
      .ch6_u0_arprot (ch6_u0_arprot),
      .ch6_u0_awaddr (ch6_u0_awaddr),
      .ch6_u0_awburst (ch6_u0_awburst),
      .ch6_u0_awid (ch6_u0_awid),
      .ch6_u0_awlen (ch6_u0_awlen),
      .ch6_u0_awlock (ch6_u0_awlock),
      .ch6_u0_awqos (ch6_u0_awqos),
      .ch6_u0_awsize (ch6_u0_awsize),
      .ch6_u0_awvalid (ch6_u0_awvalid),
      .ch6_u0_awuser (ch6_u0_awuser),
      .ch6_u0_awprot (ch6_u0_awprot),
      .ch6_u0_bready (ch6_u0_bready),
      .ch6_u0_rready (ch6_u0_rready),
      .ch6_u0_wdata (ch6_u0_wdata),
      .ch6_u0_wstrb (ch6_u0_wstrb),
      .ch6_u0_wlast (ch6_u0_wlast),
      .ch6_u0_wvalid (ch6_u0_wvalid),
      .ch6_u0_wuser (ch6_u0_wuser),
      .ch6_u0_ruser (ch6_u0_ruser),
      .ch6_u0_arready (ch6_u0_arready),
      .ch6_u0_awready (ch6_u0_awready),
      .ch6_u0_bid (ch6_u0_bid),
      .ch6_u0_bresp (ch6_u0_bresp),
      .ch6_u0_bvalid (ch6_u0_bvalid),
      .ch6_u0_rdata (ch6_u0_rdata),
      .ch6_u0_rid (ch6_u0_rid),
      .ch6_u0_rlast (ch6_u0_rlast),
      .ch6_u0_rresp (ch6_u0_rresp),
      .ch6_u0_rvalid (ch6_u0_rvalid),
      .ch6_u0_wready (ch6_u0_wready),
      .ch6_u1_araddr (ch6_u1_araddr),
      .ch6_u1_arburst (ch6_u1_arburst),
      .ch6_u1_arid (ch6_u1_arid),
      .ch6_u1_arlen (ch6_u1_arlen),
      .ch6_u1_arlock (ch6_u1_arlock),
      .ch6_u1_arqos (ch6_u1_arqos),
      .ch6_u1_arsize (ch6_u1_arsize),
      .ch6_u1_arvalid (ch6_u1_arvalid),
      .ch6_u1_aruser (ch6_u1_aruser),
      .ch6_u1_arprot (ch6_u1_arprot),
      .ch6_u1_awaddr (ch6_u1_awaddr),
      .ch6_u1_awburst (ch6_u1_awburst),
      .ch6_u1_awid (ch6_u1_awid),
      .ch6_u1_awlen (ch6_u1_awlen),
      .ch6_u1_awlock (ch6_u1_awlock),
      .ch6_u1_awqos (ch6_u1_awqos),
      .ch6_u1_awsize (ch6_u1_awsize),
      .ch6_u1_awvalid (ch6_u1_awvalid),
      .ch6_u1_awuser (ch6_u1_awuser),
      .ch6_u1_awprot (ch6_u1_awprot),
      .ch6_u1_bready (ch6_u1_bready),
      .ch6_u1_rready (ch6_u1_rready),
      .ch6_u1_wdata (ch6_u1_wdata),
      .ch6_u1_wstrb (ch6_u1_wstrb),
      .ch6_u1_wlast (ch6_u1_wlast),
      .ch6_u1_wvalid (ch6_u1_wvalid),
      .ch6_u1_wuser (ch6_u1_wuser),
      .ch6_u1_ruser (ch6_u1_ruser),
      .ch6_u1_arready (ch6_u1_arready),
      .ch6_u1_awready (ch6_u1_awready),
      .ch6_u1_bid (ch6_u1_bid),
      .ch6_u1_bresp (ch6_u1_bresp),
      .ch6_u1_bvalid (ch6_u1_bvalid),
      .ch6_u1_rdata (ch6_u1_rdata),
      .ch6_u1_rid (ch6_u1_rid),
      .ch6_u1_rlast (ch6_u1_rlast),
      .ch6_u1_rresp (ch6_u1_rresp),
      .ch6_u1_rvalid (ch6_u1_rvalid),
      .ch6_u1_wready (ch6_u1_wready),
      .ch7_u0_araddr (ch7_u0_araddr),
      .ch7_u0_arburst (ch7_u0_arburst),
      .ch7_u0_arid (ch7_u0_arid),
      .ch7_u0_arlen (ch7_u0_arlen),
      .ch7_u0_arlock (ch7_u0_arlock),
      .ch7_u0_arqos (ch7_u0_arqos),
      .ch7_u0_arsize (ch7_u0_arsize),
      .ch7_u0_arvalid (ch7_u0_arvalid),
      .ch7_u0_aruser (ch7_u0_aruser),
      .ch7_u0_arprot (ch7_u0_arprot),
      .ch7_u0_awaddr (ch7_u0_awaddr),
      .ch7_u0_awburst (ch7_u0_awburst),
      .ch7_u0_awid (ch7_u0_awid),
      .ch7_u0_awlen (ch7_u0_awlen),
      .ch7_u0_awlock (ch7_u0_awlock),
      .ch7_u0_awqos (ch7_u0_awqos),
      .ch7_u0_awsize (ch7_u0_awsize),
      .ch7_u0_awvalid (ch7_u0_awvalid),
      .ch7_u0_awuser (ch7_u0_awuser),
      .ch7_u0_awprot (ch7_u0_awprot),
      .ch7_u0_bready (ch7_u0_bready),
      .ch7_u0_rready (ch7_u0_rready),
      .ch7_u0_wdata (ch7_u0_wdata),
      .ch7_u0_wstrb (ch7_u0_wstrb),
      .ch7_u0_wlast (ch7_u0_wlast),
      .ch7_u0_wvalid (ch7_u0_wvalid),
      .ch7_u0_wuser (ch7_u0_wuser),
      .ch7_u0_ruser (ch7_u0_ruser),
      .ch7_u0_arready (ch7_u0_arready),
      .ch7_u0_awready (ch7_u0_awready),
      .ch7_u0_bid (ch7_u0_bid),
      .ch7_u0_bresp (ch7_u0_bresp),
      .ch7_u0_bvalid (ch7_u0_bvalid),
      .ch7_u0_rdata (ch7_u0_rdata),
      .ch7_u0_rid (ch7_u0_rid),
      .ch7_u0_rlast (ch7_u0_rlast),
      .ch7_u0_rresp (ch7_u0_rresp),
      .ch7_u0_rvalid (ch7_u0_rvalid),
      .ch7_u0_wready (ch7_u0_wready),
      .ch7_u1_araddr (ch7_u1_araddr),
      .ch7_u1_arburst (ch7_u1_arburst),
      .ch7_u1_arid (ch7_u1_arid),
      .ch7_u1_arlen (ch7_u1_arlen),
      .ch7_u1_arlock (ch7_u1_arlock),
      .ch7_u1_arqos (ch7_u1_arqos),
      .ch7_u1_arsize (ch7_u1_arsize),
      .ch7_u1_arvalid (ch7_u1_arvalid),
      .ch7_u1_aruser (ch7_u1_aruser),
      .ch7_u1_arprot (ch7_u1_arprot),
      .ch7_u1_awaddr (ch7_u1_awaddr),
      .ch7_u1_awburst (ch7_u1_awburst),
      .ch7_u1_awid (ch7_u1_awid),
      .ch7_u1_awlen (ch7_u1_awlen),
      .ch7_u1_awlock (ch7_u1_awlock),
      .ch7_u1_awqos (ch7_u1_awqos),
      .ch7_u1_awsize (ch7_u1_awsize),
      .ch7_u1_awvalid (ch7_u1_awvalid),
      .ch7_u1_awuser (ch7_u1_awuser),
      .ch7_u1_awprot (ch7_u1_awprot),
      .ch7_u1_bready (ch7_u1_bready),
      .ch7_u1_rready (ch7_u1_rready),
      .ch7_u1_wdata (ch7_u1_wdata),
      .ch7_u1_wstrb (ch7_u1_wstrb),
      .ch7_u1_wlast (ch7_u1_wlast),
      .ch7_u1_wvalid (ch7_u1_wvalid),
      .ch7_u1_wuser (ch7_u1_wuser),
      .ch7_u1_ruser (ch7_u1_ruser),
      .ch7_u1_arready (ch7_u1_arready),
      .ch7_u1_awready (ch7_u1_awready),
      .ch7_u1_bid (ch7_u1_bid),
      .ch7_u1_bresp (ch7_u1_bresp),
      .ch7_u1_bvalid (ch7_u1_bvalid),
      .ch7_u1_rdata (ch7_u1_rdata),
      .ch7_u1_rid (ch7_u1_rid),
      .ch7_u1_rlast (ch7_u1_rlast),
      .ch7_u1_rresp (ch7_u1_rresp),
      .ch7_u1_rvalid (ch7_u1_rvalid),
      .ch7_u1_wready (ch7_u1_wready),
      .ch0_ch1_sb_awaddr (ch0_ch1_sb_awaddr),
      .ch0_ch1_sb_awvalid (ch0_ch1_sb_awvalid),
      .ch0_ch1_sb_awready (ch0_ch1_sb_awready),
      .ch0_ch1_sb_wdata (ch0_ch1_sb_wdata),
      .ch0_ch1_sb_wstrb (ch0_ch1_sb_wstrb),
      .ch0_ch1_sb_wvalid (ch0_ch1_sb_wvalid),
      .ch0_ch1_sb_wready (ch0_ch1_sb_wready),
      .ch0_ch1_sb_bresp (ch0_ch1_sb_bresp),
      .ch0_ch1_sb_bvalid (ch0_ch1_sb_bvalid),
      .ch0_ch1_sb_bready (ch0_ch1_sb_bready),
      .ch0_ch1_sb_araddr (ch0_ch1_sb_araddr),
      .ch0_ch1_sb_arvalid (ch0_ch1_sb_arvalid),
      .ch0_ch1_sb_arready (ch0_ch1_sb_arready),
      .ch0_ch1_sb_rdata (ch0_ch1_sb_rdata),
      .ch0_ch1_sb_rresp (ch0_ch1_sb_rresp),
      .ch0_ch1_sb_rvalid (ch0_ch1_sb_rvalid),
      .ch0_ch1_sb_rready (ch0_ch1_sb_rready),
      .ch0_ch1_sb_awprot (ch0_ch1_sb_awprot),
      .ch0_ch1_sb_arprot (ch0_ch1_sb_arprot),
      .ch2_ch3_sb_awaddr (ch2_ch3_sb_awaddr),
      .ch2_ch3_sb_awvalid (ch2_ch3_sb_awvalid),
      .ch2_ch3_sb_awready (ch2_ch3_sb_awready),
      .ch2_ch3_sb_wdata (ch2_ch3_sb_wdata),
      .ch2_ch3_sb_wstrb (ch2_ch3_sb_wstrb),
      .ch2_ch3_sb_wvalid (ch2_ch3_sb_wvalid),
      .ch2_ch3_sb_wready (ch2_ch3_sb_wready),
      .ch2_ch3_sb_bresp (ch2_ch3_sb_bresp),
      .ch2_ch3_sb_bvalid (ch2_ch3_sb_bvalid),
      .ch2_ch3_sb_bready (ch2_ch3_sb_bready),
      .ch2_ch3_sb_araddr (ch2_ch3_sb_araddr),
      .ch2_ch3_sb_arvalid (ch2_ch3_sb_arvalid),
      .ch2_ch3_sb_arready (ch2_ch3_sb_arready),
      .ch2_ch3_sb_rdata (ch2_ch3_sb_rdata),
      .ch2_ch3_sb_rresp (ch2_ch3_sb_rresp),
      .ch2_ch3_sb_rvalid (ch2_ch3_sb_rvalid),
      .ch2_ch3_sb_rready (ch2_ch3_sb_rready),
      .ch2_ch3_sb_awprot (ch2_ch3_sb_awprot),
      .ch2_ch3_sb_arprot (ch2_ch3_sb_arprot),
      .ch4_ch5_sb_awaddr (ch4_ch5_sb_awaddr),
      .ch4_ch5_sb_awvalid (ch4_ch5_sb_awvalid),
      .ch4_ch5_sb_awready (ch4_ch5_sb_awready),
      .ch4_ch5_sb_wdata (ch4_ch5_sb_wdata),
      .ch4_ch5_sb_wstrb (ch4_ch5_sb_wstrb),
      .ch4_ch5_sb_wvalid (ch4_ch5_sb_wvalid),
      .ch4_ch5_sb_wready (ch4_ch5_sb_wready),
      .ch4_ch5_sb_bresp (ch4_ch5_sb_bresp),
      .ch4_ch5_sb_bvalid (ch4_ch5_sb_bvalid),
      .ch4_ch5_sb_bready (ch4_ch5_sb_bready),
      .ch4_ch5_sb_araddr (ch4_ch5_sb_araddr),
      .ch4_ch5_sb_arvalid (ch4_ch5_sb_arvalid),
      .ch4_ch5_sb_arready (ch4_ch5_sb_arready),
      .ch4_ch5_sb_rdata (ch4_ch5_sb_rdata),
      .ch4_ch5_sb_rresp (ch4_ch5_sb_rresp),
      .ch4_ch5_sb_rvalid (ch4_ch5_sb_rvalid),
      .ch4_ch5_sb_rready (ch4_ch5_sb_rready),
      .ch4_ch5_sb_awprot (ch4_ch5_sb_awprot),
      .ch4_ch5_sb_arprot (ch4_ch5_sb_arprot),
      .ch6_ch7_sb_awaddr (ch6_ch7_sb_awaddr),
      .ch6_ch7_sb_awvalid (ch6_ch7_sb_awvalid),
      .ch6_ch7_sb_awready (ch6_ch7_sb_awready),
      .ch6_ch7_sb_wdata (ch6_ch7_sb_wdata),
      .ch6_ch7_sb_wstrb (ch6_ch7_sb_wstrb),
      .ch6_ch7_sb_wvalid (ch6_ch7_sb_wvalid),
      .ch6_ch7_sb_wready (ch6_ch7_sb_wready),
      .ch6_ch7_sb_bresp (ch6_ch7_sb_bresp),
      .ch6_ch7_sb_bvalid (ch6_ch7_sb_bvalid),
      .ch6_ch7_sb_bready (ch6_ch7_sb_bready),
      .ch6_ch7_sb_araddr (ch6_ch7_sb_araddr),
      .ch6_ch7_sb_arvalid (ch6_ch7_sb_arvalid),
      .ch6_ch7_sb_arready (ch6_ch7_sb_arready),
      .ch6_ch7_sb_rdata (ch6_ch7_sb_rdata),
      .ch6_ch7_sb_rresp (ch6_ch7_sb_rresp),
      .ch6_ch7_sb_rvalid (ch6_ch7_sb_rvalid),
      .ch6_ch7_sb_rready (ch6_ch7_sb_rready),
      .ch6_ch7_sb_awprot (ch6_ch7_sb_awprot),
      .ch6_ch7_sb_arprot (ch6_ch7_sb_arprot),
      .uibssm_sb_awaddr (uibssm_sb_awaddr),
      .uibssm_sb_awvalid (uibssm_sb_awvalid),
      .uibssm_sb_awready (uibssm_sb_awready),
      .uibssm_sb_wdata (uibssm_sb_wdata),
      .uibssm_sb_wstrb (uibssm_sb_wstrb),
      .uibssm_sb_wvalid (uibssm_sb_wvalid),
      .uibssm_sb_wready (uibssm_sb_wready),
      .uibssm_sb_bresp (uibssm_sb_bresp),
      .uibssm_sb_bvalid (uibssm_sb_bvalid),
      .uibssm_sb_bready (uibssm_sb_bready),
      .uibssm_sb_araddr (uibssm_sb_araddr),
      .uibssm_sb_arvalid (uibssm_sb_arvalid),
      .uibssm_sb_arready (uibssm_sb_arready),
      .uibssm_sb_rdata (uibssm_sb_rdata),
      .uibssm_sb_rresp (uibssm_sb_rresp),
      .uibssm_sb_rvalid (uibssm_sb_rvalid),
      .uibssm_sb_rready (uibssm_sb_rready),
      .uibssm_sb_awprot (uibssm_sb_awprot),
      .uibssm_sb_arprot (uibssm_sb_arprot),
      .fake_reset_o (fake_reset_o)
   );
endmodule
