---
- register:
    name: CR
    addressOffset: 0
    size: 32
    resetValue: 99
    fields:
      - name: HSION
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: HSIKERON
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: HSIRDY
        bitOffset: 10
        bitWidth: 1
        access: read-only
      - name: HSEON
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: HSERDY
        bitOffset: 17
        bitWidth: 1
        access: read-only
      - name: HSEBYP
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: CSSON
        bitOffset: 19
        bitWidth: 1
        access: write-only
      - name: PLLON
        bitOffset: 24
        bitWidth: 1
        access: read-write
      - name: PLLRDY
        bitOffset: 25
        bitWidth: 1
        access: read-only
- register:
    name: ICSCR
    addressOffset: 4
    size: 32
    resetValue: 1073741824
    fields:
      - name: HSICAL0
        bitOffset: 16
        bitWidth: 8
        access: read-only
      - name: HSITRIM
        bitOffset: 24
        bitWidth: 7
        access: read-write
- register:
    name: CFGR
    addressOffset: 8
    size: 32
    resetValue: 5
    fields:
      - name: SW
        bitOffset: 0
        bitWidth: 2
        access: read-write
      - name: SWS
        bitOffset: 2
        bitWidth: 2
        access: read-only
      - name: HPRE
        bitOffset: 4
        bitWidth: 4
        access: read-write
      - name: PPRE1
        bitOffset: 8
        bitWidth: 3
        access: read-write
      - name: PPRE2
        bitOffset: 11
        bitWidth: 3
        access: read-write
      - name: MCOSEL
        bitOffset: 24
        bitWidth: 4
        access: read-write
      - name: MCOPRE
        bitOffset: 28
        bitWidth: 3
        access: read-write
- register:
    name: PLLCFGR
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 4096
    fields:
      - name: PLLSRC
        bitOffset: 0
        bitWidth: 2
      - name: PLLM
        bitOffset: 4
        bitWidth: 4
      - name: PLLN
        bitOffset: 8
        bitWidth: 7
      - name: PLLPEN
        bitOffset: 16
        bitWidth: 1
      - name: PLLP
        bitOffset: 17
        bitWidth: 1
      - name: PLLQEN
        bitOffset: 20
        bitWidth: 1
      - name: PLLQ
        bitOffset: 21
        bitWidth: 2
      - name: PLLREN
        bitOffset: 24
        bitWidth: 1
      - name: PLLR
        bitOffset: 25
        bitWidth: 2
      - name: PLLPDIV
        bitOffset: 27
        bitWidth: 5
- register:
    name: CIER
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LSIRDYIE
        bitOffset: 0
        bitWidth: 1
      - name: LSERDYIE
        bitOffset: 1
        bitWidth: 1
      - name: HSIRDYIE
        bitOffset: 3
        bitWidth: 1
      - name: HSERDYIE
        bitOffset: 4
        bitWidth: 1
      - name: PLLRDYIE
        bitOffset: 5
        bitWidth: 1
      - name: LSECSSIE
        bitOffset: 9
        bitWidth: 1
      - name: HSI48RDYIE
        bitOffset: 10
        bitWidth: 1
- register:
    name: CIFR
    addressOffset: 28
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: LSIRDYF
        bitOffset: 0
        bitWidth: 1
      - name: LSERDYF
        bitOffset: 1
        bitWidth: 1
      - name: HSIRDYF
        bitOffset: 3
        bitWidth: 1
      - name: HSERDYF
        bitOffset: 4
        bitWidth: 1
      - name: PLLRDYF
        bitOffset: 5
        bitWidth: 1
      - name: CSSF
        bitOffset: 8
        bitWidth: 1
      - name: LSECSSF
        bitOffset: 9
        bitWidth: 1
      - name: HSI48RDYF
        bitOffset: 10
        bitWidth: 1
- register:
    name: CICR
    addressOffset: 32
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: LSIRDYC
        bitOffset: 0
        bitWidth: 1
      - name: LSERDYC
        bitOffset: 1
        bitWidth: 1
      - name: HSIRDYC
        bitOffset: 3
        bitWidth: 1
      - name: HSERDYC
        bitOffset: 4
        bitWidth: 1
      - name: PLLRDYC
        bitOffset: 5
        bitWidth: 1
      - name: CSSC
        bitOffset: 8
        bitWidth: 1
      - name: LSECSSC
        bitOffset: 9
        bitWidth: 1
      - name: HSI48RDYC
        bitOffset: 10
        bitWidth: 1
- register:
    name: AHB1RSTR
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DMA1RST
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: DMA1RST
            usage: read-write
            values:
              - name: Reset
                value: 1
      - name: DMA2RST
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: DMA1RST
      - name: DMAMUX1RST
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: DMA1RST
      - name: CORDICRST
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: DMA1RST
      - name: FMACRST
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: DMA1RST
      - name: FLASHRST
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: DMA1RST
      - name: CRCRST
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: DMA1RST
- register:
    name: AHB2RSTR
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: GPIOARST
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: GPIOARST
            usage: read-write
            values:
              - name: Reset
                value: 1
      - name: GPIOBRST
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
      - name: GPIOCRST
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
      - name: GPIODRST
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
      - name: GPIOERST
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
      - name: GPIOFRST
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
      - name: GPIOGRST
        bitOffset: 6
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
      - name: ADC12RST
        bitOffset: 13
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
      - name: ADC345RST
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
      - name: DAC1RST
        bitOffset: 16
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
      - name: DAC2RST
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
      - name: DAC3RST
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
      - name: DAC4RST
        bitOffset: 19
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
      - name: AESRST
        bitOffset: 24
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
      - name: RNGRST
        bitOffset: 26
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOARST
- register:
    name: AHB3RSTR
    addressOffset: 48
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: FMCRST
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: FMCRST
            usage: read-write
            values:
              - name: Reset
                value: 1
      - name: QSPIRST
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: FMCRST
- register:
    name: APB1RSTR1
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM2RST
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: TIM2RST
            usage: read-write
            values:
              - name: Reset
                value: 1
      - name: TIM3RST
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
      - name: TIM4RST
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
      - name: TIM5RST
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
      - name: TIM6RST
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
      - name: TIM7RST
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
      - name: CRSRST
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
      - name: SPI2RST
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
      - name: SPI3RST
        bitOffset: 15
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
      - name: USART2RST
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
      - name: USART3RST
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
      - name: UART4RST
        bitOffset: 19
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
      - name: UART5RST
        bitOffset: 20
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
      - name: I2C1RST
        bitOffset: 21
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
      - name: I2C2RST
        bitOffset: 22
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
      - name: USBRST
        bitOffset: 23
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
      - name: FDCANRST
        bitOffset: 25
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
      - name: PWRRST
        bitOffset: 28
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
      - name: I2C3RST
        bitOffset: 30
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
      - name: LPTIM1RST
        bitOffset: 31
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2RST
- register:
    name: APB1RSTR2
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LPUART1RST
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: LPUART1RST
            usage: read-write
            values:
              - name: Reset
                value: 1
      - name: I2C4RST
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: LPUART1RST
      - name: UCPD1RST
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: LPUART1RST
- register:
    name: APB2RSTR
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SYSCFGRST
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: SYSCFGRST
            usage: read-write
            values:
              - name: Reset
                value: 1
      - name: TIM1RST
        bitOffset: 11
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRST
      - name: SPI1RST
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRST
      - name: TIM8RST
        bitOffset: 13
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRST
      - name: USART1RST
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRST
      - name: SPI4RST
        bitOffset: 15
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRST
      - name: TIM15RST
        bitOffset: 16
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRST
      - name: TIM16RST
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRST
      - name: TIM17RST
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRST
      - name: TIM20RST
        bitOffset: 20
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRST
      - name: SAI1RST
        bitOffset: 21
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRST
      - name: HRTIM1RST
        bitOffset: 26
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGRST
- register:
    name: AHB1ENR
    addressOffset: 72
    size: 32
    access: read-write
    resetValue: 256
    fields:
      - name: DMA1EN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: DMA1EN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: DMA2EN
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: DMA1EN
      - name: DMAMUXEN
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: DMA1EN
      - name: CORDICEN
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: DMA1EN
      - name: FMACEN
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: DMA1EN
      - name: FLASHEN
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: DMA1EN
      - name: CRCEN
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: DMA1EN
- register:
    name: AHB2ENR
    addressOffset: 76
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: GPIOAEN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: GPIOAEN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: GPIOBEN
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
      - name: GPIOCEN
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
      - name: GPIODEN
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
      - name: GPIOEEN
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
      - name: GPIOFEN
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
      - name: GPIOGEN
        bitOffset: 6
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
      - name: ADC12EN
        bitOffset: 13
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
      - name: ADC345EN
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
      - name: DAC1EN
        bitOffset: 16
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
      - name: DAC2EN
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
      - name: DAC3EN
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
      - name: DAC4EN
        bitOffset: 19
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
      - name: AESEN
        bitOffset: 24
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
      - name: RNGEN
        bitOffset: 26
        bitWidth: 1
        enumeratedValues:
          - derived_from: GPIOAEN
- register:
    name: AHB3ENR
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: FMCEN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: FMCEN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: QSPIEN
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: FMCEN
- register:
    name: APB1ENR1
    addressOffset: 88
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TIM2EN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: TIM2EN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: TIM3EN
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
      - name: TIM4EN
        bitOffset: 2
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
      - name: TIM5EN
        bitOffset: 3
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
      - name: TIM6EN
        bitOffset: 4
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
      - name: TIM7EN
        bitOffset: 5
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
      - name: CRSEN
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
      - name: RTCAPBEN
        bitOffset: 10
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
      - name: WWDGEN
        bitOffset: 11
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
      - name: SPI2EN
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
      - name: SPI3EN
        bitOffset: 15
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
      - name: USART2EN
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
      - name: USART3EN
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
      - name: UART4EN
        bitOffset: 19
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
      - name: UART5EN
        bitOffset: 20
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
      - name: I2C1EN
        bitOffset: 21
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
      - name: I2C2EN
        bitOffset: 22
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
      - name: USBEN
        bitOffset: 23
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
      - name: FDCANEN
        bitOffset: 25
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
      - name: PWREN
        bitOffset: 28
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
      - name: I2C3EN
        bitOffset: 30
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
      - name: LPTIM1EN
        bitOffset: 31
        bitWidth: 1
        enumeratedValues:
          - derived_from: TIM2EN
- register:
    name: APB1ENR2
    addressOffset: 92
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: LPUART1EN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: LPUART1EN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: I2C4EN
        bitOffset: 1
        bitWidth: 1
        enumeratedValues:
          - derived_from: LPUART1EN
      - name: UCPD1EN
        bitOffset: 8
        bitWidth: 1
        enumeratedValues:
          - derived_from: LPUART1EN
- register:
    name: APB2ENR
    addressOffset: 96
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SYSCFGEN
        bitOffset: 0
        bitWidth: 1
        enumeratedValues:
          - name: SYSCFGEN
            usage: read-write
            values:
              - name: Disabled
                value: 0
              - name: Enabled
                value: 1
      - name: TIM1EN
        bitOffset: 11
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
      - name: SPI1EN
        bitOffset: 12
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
      - name: TIM8EN
        bitOffset: 13
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
      - name: USART1EN
        bitOffset: 14
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
      - name: SPI4EN
        bitOffset: 15
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
      - name: TIM15EN
        bitOffset: 16
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
      - name: TIM16EN
        bitOffset: 17
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
      - name: TIM17EN
        bitOffset: 18
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
      - name: TIM20EN
        bitOffset: 20
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
      - name: SAI1EN
        bitOffset: 21
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
      - name: HRTIM1EN
        bitOffset: 26
        bitWidth: 1
        enumeratedValues:
          - derived_from: SYSCFGEN
- register:
    name: AHB1SMENR
    addressOffset: 104
    size: 32
    access: read-write
    resetValue: 4879
    fields:
      - name: DMA1SMEN
        bitOffset: 0
        bitWidth: 1
      - name: DMA2SMEN
        bitOffset: 1
        bitWidth: 1
      - name: DMAMUX1SMEN
        bitOffset: 2
        bitWidth: 1
      - name: CORDICSMEN
        bitOffset: 3
        bitWidth: 1
      - name: FMACSMEN
        bitOffset: 4
        bitWidth: 1
      - name: FLASHSMEN
        bitOffset: 8
        bitWidth: 1
      - name: SRAM1SMEN
        bitOffset: 9
        bitWidth: 1
      - name: CRCSMEN
        bitOffset: 12
        bitWidth: 1
- register:
    name: AHB2SMENR
    addressOffset: 108
    size: 32
    access: read-write
    resetValue: 84895359
    fields:
      - name: GPIOASMEN
        bitOffset: 0
        bitWidth: 1
      - name: GPIOBSMEN
        bitOffset: 1
        bitWidth: 1
      - name: GPIOCSMEN
        bitOffset: 2
        bitWidth: 1
      - name: GPIODSMEN
        bitOffset: 3
        bitWidth: 1
      - name: GPIOESMEN
        bitOffset: 4
        bitWidth: 1
      - name: GPIOFSMEN
        bitOffset: 5
        bitWidth: 1
      - name: GPIOGSMEN
        bitOffset: 6
        bitWidth: 1
      - name: CCMSRAMSMEN
        bitOffset: 9
        bitWidth: 1
      - name: SRAM2SMEN
        bitOffset: 10
        bitWidth: 1
      - name: ADC12SMEN
        bitOffset: 13
        bitWidth: 1
      - name: ADC345SMEN
        bitOffset: 14
        bitWidth: 1
      - name: DAC1SMEN
        bitOffset: 16
        bitWidth: 1
      - name: DAC2SMEN
        bitOffset: 17
        bitWidth: 1
      - name: DAC3SMEN
        bitOffset: 18
        bitWidth: 1
      - name: DAC4SMEN
        bitOffset: 19
        bitWidth: 1
      - name: AESMEN
        bitOffset: 24
        bitWidth: 1
      - name: RNGEN
        bitOffset: 26
        bitWidth: 1
- register:
    name: AHB3SMENR
    addressOffset: 112
    size: 32
    access: read-write
    resetValue: 257
    fields:
      - name: FMCSMEN
        bitOffset: 0
        bitWidth: 1
      - name: QSPISMEN
        bitOffset: 8
        bitWidth: 1
- register:
    name: APB1SMENR1
    addressOffset: 120
    size: 32
    access: read-write
    resetValue: 3539914047
    fields:
      - name: TIM2SMEN
        bitOffset: 0
        bitWidth: 1
      - name: TIM3SMEN
        bitOffset: 1
        bitWidth: 1
      - name: TIM4SMEN
        bitOffset: 2
        bitWidth: 1
      - name: TIM5SMEN
        bitOffset: 3
        bitWidth: 1
      - name: TIM6SMEN
        bitOffset: 4
        bitWidth: 1
      - name: TIM7SMEN
        bitOffset: 5
        bitWidth: 1
      - name: CRSSMEN
        bitOffset: 8
        bitWidth: 1
      - name: RTCAPBSMEN
        bitOffset: 10
        bitWidth: 1
      - name: WWDGSMEN
        bitOffset: 11
        bitWidth: 1
      - name: SPI2SMEN
        bitOffset: 14
        bitWidth: 1
      - name: SP3SMEN
        bitOffset: 15
        bitWidth: 1
      - name: USART2SMEN
        bitOffset: 17
        bitWidth: 1
      - name: USART3SMEN
        bitOffset: 18
        bitWidth: 1
      - name: UART4SMEN
        bitOffset: 19
        bitWidth: 1
      - name: UART5SMEN
        bitOffset: 20
        bitWidth: 1
      - name: I2C1SMEN
        bitOffset: 21
        bitWidth: 1
      - name: I2C2SMEN
        bitOffset: 22
        bitWidth: 1
      - name: USBSMEN
        bitOffset: 23
        bitWidth: 1
      - name: FDCANSMEN
        bitOffset: 25
        bitWidth: 1
      - name: PWRSMEN
        bitOffset: 28
        bitWidth: 1
      - name: I2C3SMEN
        bitOffset: 30
        bitWidth: 1
      - name: LPTIM1SMEN
        bitOffset: 31
        bitWidth: 1
- register:
    name: APB1SMENR2
    addressOffset: 124
    size: 32
    access: read-write
    resetValue: 259
    fields:
      - name: LPUART1SMEN
        bitOffset: 0
        bitWidth: 1
      - name: I2C4SMEN
        bitOffset: 1
        bitWidth: 1
      - name: UCPD1SMEN
        bitOffset: 8
        bitWidth: 1
- register:
    name: APB2SMENR
    addressOffset: 128
    size: 32
    access: read-write
    resetValue: 70776833
    fields:
      - name: SYSCFGSMEN
        bitOffset: 0
        bitWidth: 1
      - name: TIM1SMEN
        bitOffset: 11
        bitWidth: 1
      - name: SPI1SMEN
        bitOffset: 12
        bitWidth: 1
      - name: TIM8SMEN
        bitOffset: 13
        bitWidth: 1
      - name: USART1SMEN
        bitOffset: 14
        bitWidth: 1
      - name: SPI4SMEN
        bitOffset: 15
        bitWidth: 1
      - name: TIM15SMEN
        bitOffset: 16
        bitWidth: 1
      - name: TIM16SMEN
        bitOffset: 17
        bitWidth: 1
      - name: TIM17SMEN
        bitOffset: 18
        bitWidth: 1
      - name: TIM20SMEN
        bitOffset: 20
        bitWidth: 1
      - name: SAI1SMEN
        bitOffset: 21
        bitWidth: 1
      - name: HRTIM1SMEN
        bitOffset: 26
        bitWidth: 1
- register:
    name: CCIPR
    addressOffset: 136
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: USART1SEL
        bitOffset: 0
        bitWidth: 2
      - name: USART2SEL
        bitOffset: 2
        bitWidth: 2
      - name: USART3SEL
        bitOffset: 4
        bitWidth: 2
      - name: UART4SEL
        bitOffset: 6
        bitWidth: 2
      - name: UART5SEL
        bitOffset: 8
        bitWidth: 2
      - name: LPUART1SEL
        bitOffset: 10
        bitWidth: 2
      - name: I2C1SEL
        bitOffset: 12
        bitWidth: 2
      - name: I2C2SEL
        bitOffset: 14
        bitWidth: 2
      - name: I2C3SEL
        bitOffset: 16
        bitWidth: 2
      - name: LPTIM1SEL
        bitOffset: 18
        bitWidth: 2
      - name: SAI1SEL
        bitOffset: 20
        bitWidth: 2
      - name: I2S23SEL
        bitOffset: 22
        bitWidth: 2
      - name: FDCANSEL
        bitOffset: 24
        bitWidth: 2
      - name: CLK48SEL
        bitOffset: 26
        bitWidth: 2
      - name: ADC12SEL
        bitOffset: 28
        bitWidth: 2
      - name: ADC345SEL
        bitOffset: 30
        bitWidth: 2
- register:
    name: BDCR
    addressOffset: 144
    size: 32
    resetValue: 0
    fields:
      - name: LSEON
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: LSERDY
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: LSEBYP
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: LSEDRV
        bitOffset: 3
        bitWidth: 2
        access: read-write
      - name: LSECSSON
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: LSECSSD
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: RTCSEL
        bitOffset: 8
        bitWidth: 2
        access: read-write
      - name: RTCEN
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: BDRST
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: LSCOEN
        bitOffset: 24
        bitWidth: 1
        access: read-write
      - name: LSCOSEL
        bitOffset: 25
        bitWidth: 1
        access: read-write
- register:
    name: CSR
    addressOffset: 148
    size: 32
    resetValue: 201326592
    fields:
      - name: LSION
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: LSIRDY
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: RMVF
        bitOffset: 23
        bitWidth: 1
        access: read-write
      - name: OBLRSTF
        bitOffset: 25
        bitWidth: 1
        access: read-only
      - name: PINRSTF
        bitOffset: 26
        bitWidth: 1
        access: read-only
      - name: BORRSTF
        bitOffset: 27
        bitWidth: 1
        access: read-only
      - name: SFTRSTF
        bitOffset: 28
        bitWidth: 1
        access: read-only
      - name: IWDGRSTF
        bitOffset: 29
        bitWidth: 1
        access: read-only
      - name: WWDGRSTF
        bitOffset: 30
        bitWidth: 1
        access: read-only
      - name: LPWRSTF
        bitOffset: 31
        bitWidth: 1
        access: read-only
- register:
    name: CRRCR
    addressOffset: 152
    size: 32
    resetValue: 0
    fields:
      - name: HSI48ON
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: HSI48RDY
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: HSI48CAL
        bitOffset: 7
        bitWidth: 9
        access: read-only
- register:
    name: CCIPR2
    addressOffset: 156
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: I2C4SEL
        bitOffset: 0
        bitWidth: 2
      - name: QSPISEL
        bitOffset: 20
        bitWidth: 2
