T_1 * F_1 ( T_2 V_1 )\r\n{\r\nT_1 * V_2 = NULL ;\r\nif ( V_3 )\r\n{\r\nV_2 = V_3 -> V_4 ;\r\nwhile ( V_2 )\r\n{\r\nif ( V_2 -> V_1 == V_1 )\r\n{\r\nbreak;\r\n}\r\nelse\r\n{\r\nV_2 = V_2 -> V_5 ;\r\n}\r\n}\r\n}\r\nreturn V_2 ;\r\n}\r\nstatic const T_3 * F_2 ( T_1 * V_2 , T_2 V_6 )\r\n{\r\nconst T_3 * V_7 = V_2 -> V_8 ;\r\nif ( V_2 -> V_9 )\r\n{\r\nreturn ( const T_3 * ) V_2 -> V_9 ( ( T_3 * ) V_7 , V_6 ) ;\r\n}\r\nwhile ( V_7 )\r\n{\r\nif ( V_7 -> V_10 == NULL )\r\n{\r\nV_7 = NULL ;\r\nbreak;\r\n}\r\nif ( V_7 -> V_6 == V_6 )\r\n{\r\nbreak;\r\n}\r\nelse\r\n{\r\nV_7 ++ ;\r\n}\r\n}\r\nreturn V_7 ;\r\n}\r\nstatic void * F_3 ( T_2 V_1 ,\r\nT_4 V_11 ,\r\nT_5 * V_12 )\r\n{\r\nT_1 * V_2 ;\r\nT_5 * V_13 ;\r\nV_2 = F_1 ( V_1 ) ;\r\nif ( V_2 )\r\n{\r\nconst T_3 * V_7 ;\r\nT_2 V_14 = 0 ;\r\nT_4 V_15 = 0 ;\r\nF_4 ( & V_14 , V_12 , & V_15 ) ;\r\nV_7 = F_2 ( V_2 , V_14 ) ;\r\nif ( V_7 )\r\n{\r\nV_13 = V_7 -> V_16 ( V_12 , V_11 ) ;\r\n}\r\nelse\r\n{\r\nV_13 = NULL ;\r\n}\r\n}\r\nelse\r\n{\r\nV_13 = NULL ;\r\n}\r\nreturn V_13 ;\r\n}\r\nstatic T_4 F_5 ( T_2 V_1 , void * V_17 )\r\n{\r\nT_1 * V_2 = F_1 ( V_1 ) ;\r\nT_4 V_13 ;\r\nif ( V_2 )\r\n{\r\nconst T_3 * V_7 ;\r\nT_2 V_14 = * ( T_2 * ) V_17 ;\r\nV_7 = F_2 ( V_2 , V_14 ) ;\r\nif ( V_7 )\r\n{\r\nV_13 = V_7 -> V_18 ( V_17 ) ;\r\n}\r\nelse\r\n{\r\nV_13 = 0 ;\r\n}\r\n}\r\nelse\r\n{\r\nV_13 = 0 ;\r\n}\r\nreturn V_13 ;\r\n}\r\nstatic T_5 F_6 ( T_2 V_1 , T_5 * V_12 )\r\n{\r\nT_1 * V_2 ;\r\nT_5 V_13 ;\r\nV_2 = F_1 ( V_1 ) ;\r\nif ( V_2 )\r\n{\r\nconst T_3 * V_7 ;\r\nT_2 V_14 = * ( T_2 * ) V_12 ;\r\nV_7 = F_2 ( V_2 , V_14 ) ;\r\nif ( V_7 )\r\n{\r\nV_7 -> V_19 ( V_12 ) ;\r\nV_13 = TRUE ;\r\n}\r\nelse\r\n{\r\nV_13 = FALSE ;\r\n}\r\n}\r\nelse\r\n{\r\nV_13 = FALSE ;\r\n}\r\nreturn V_13 ;\r\n}\r\nstatic T_5 * F_7 ( T_2 V_1 ,\r\nvoid * V_17 ,\r\nT_4 * V_11 ,\r\nT_5 * V_20 )\r\n{\r\nT_1 * V_2 ;\r\nT_5 * V_13 ;\r\nV_2 = F_1 ( V_1 ) ;\r\n* V_11 = 0 ;\r\nif ( V_2 )\r\n{\r\nconst T_3 * V_7 ;\r\nV_7 = F_2 ( V_2 , * ( T_2 * ) V_17 ) ;\r\nif ( V_7 )\r\n{\r\nV_13 = V_7 -> V_10 ( V_20 , V_11 , V_17 ) ;\r\n}\r\nelse\r\n{\r\nV_13 = NULL ;\r\n}\r\n}\r\nelse\r\n{\r\nV_13 = NULL ;\r\n}\r\nreturn V_13 ;\r\n}\r\nT_4 F_8 ( T_2 V_1 , void * V_17 )\r\n{\r\nreturn F_5 ( V_1 , V_17 ) ;\r\n}\r\nT_5 * F_9 ( T_5 * V_20 , T_4 V_21 , T_4 * V_15 , T_2 V_1 , void * V_17 )\r\n{\r\nif ( V_3 )\r\n{\r\nT_4 V_22 ;\r\nT_5 * V_23 ;\r\nT_5 * V_24 = & V_20 [ * V_15 ] ;\r\nV_23 = V_3 -> F_7 ( V_1 , V_17 , & V_22 , V_24 ) ;\r\n* V_15 += V_22 ;\r\nreturn V_23 ;\r\n}\r\nelse\r\n{\r\nreturn NULL ;\r\n}\r\n}\r\nvoid F_10 ( T_2 V_1 , const T_3 * V_25 )\r\n{\r\nT_1 * V_26 ;\r\nV_26 = F_1 ( V_1 ) ;\r\nif ( V_26 )\r\n{\r\n}\r\nelse\r\n{\r\nV_26 = F_11 ( sizeof( * V_26 ) , V_27 ) ;\r\nV_26 -> V_1 = V_1 ;\r\nV_26 -> V_8 = V_25 ;\r\nV_26 -> V_9 = NULL ;\r\nV_26 -> V_5 = V_3 -> V_4 ;\r\nV_3 -> V_4 = V_26 ;\r\n}\r\n}\r\nT_3 * F_12 ( T_2 V_1 , T_2 V_6 )\r\n{\r\nT_1 * V_2 = F_1 ( V_1 ) ;\r\nif ( V_2 )\r\n{\r\nreturn ( T_3 * ) F_2 ( V_2 , V_6 ) ;\r\n}\r\nreturn NULL ;\r\n}\r\nT_3 * F_13 ( T_2 V_1 , const void * V_17 )\r\n{\r\nT_1 * V_2 = F_1 ( V_1 ) ;\r\nif ( V_2 && V_17 )\r\n{\r\nT_2 V_6 = * ( ( T_2 * ) V_17 ) ;\r\nreturn ( T_3 * ) F_2 ( V_2 , V_6 ) ;\r\n}\r\nreturn NULL ;\r\n}\r\nvoid F_14 ( T_2 V_1 , T_6 * V_9 )\r\n{\r\nT_1 * V_2 = F_1 ( V_1 ) ;\r\nif ( V_2 )\r\n{\r\nV_2 -> V_9 = V_9 ;\r\n}\r\n}\r\nT_7 * F_15 ( void )\r\n{\r\nif ( ! V_3 )\r\n{\r\nV_3 = F_11 ( sizeof( T_7 ) , V_27 ) ;\r\nV_3 -> V_4 = NULL ;\r\nV_3 -> F_6 = F_6 ;\r\nV_3 -> F_5 = F_5 ;\r\nV_3 -> F_7 = F_7 ;\r\nV_3 -> F_3 = F_3 ;\r\n}\r\nreturn V_3 ;\r\n}
