{
    "CompileStatus": "Successful",
    "MlibObjs": {},
    "CurCompileUdps": {},
    "stat": {
        "outputSizePerQuad": 210.0,
        "nQuads": 519,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.030199,
            "ru_stime_sec": 0.022908999999999999,
            "ru_maxrss_kb": 54476,
            "ru_nivcsw": 46,
            "ru_majflt": 0,
            "ru_minflt": 13634,
            "ru_nvcsw": 258
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_nivcsw": 0,
            "ru_majflt": 0,
            "ru_minflt": 0,
            "ru_nvcsw": 0
        },
        "nMops": 1425,
        "totalObjSize": 109487,
        "ru_self_end": {
            "ru_utime_sec": 0.041327000000000003,
            "ru_stime_sec": 0.028223000000000002,
            "ru_maxrss_kb": 60604,
            "ru_nivcsw": 61,
            "ru_majflt": 0,
            "ru_minflt": 16035,
            "ru_nvcsw": 348
        },
        "ru_childs_end": {
            "ru_utime_sec": 0.00080900000000000004,
            "ru_stime_sec": 0.001619,
            "ru_maxrss_kb": 15792,
            "ru_nivcsw": 2,
            "ru_majflt": 0,
            "ru_minflt": 586,
            "ru_nvcsw": 5
        },
        "mopSpeed": 128055.35585909415,
        "quadSpeed": 46639.108554996397,
        "Frontend(%)": 73.073293488518388,
        "mop/quad": 2.745664739884393,
        "CodeGen(%)": 26.926706511481601
    },
    "PEModules": [],
    "NameTable": {
        "SignExtenderTest_v": [
            "SignExtenderTest_v",
            "uBsjF",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "Misc": {
        "default_output_dir": "csrc",
        "cwd": "/home/ugrads/j/josephmart/git/ECEN_350/Lab07/sign_extend",
        "csrc": "csrc",
        "csrc_abs": "/home/ugrads/j/josephmart/git/ECEN_350/Lab07/sign_extend/csrc",
        "daidir_abs": "/home/ugrads/j/josephmart/git/ECEN_350/Lab07/sign_extend/simv.daidir",
        "daidir": "simv.daidir",
        "archive_dir": "archive.23"
    },
    "PrevCompiledModules": {
        "SignExtenderTest_v": {
            "uBsjF_d": {
                "out": "uBsjF_d.o",
                "mod": "SignExtenderTest_v",
                "bytes": 19004,
                "archive": "archive.23/_551_archive_1.a",
                "mode": 4,
                "checksum": 0
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "out": "objs/amcQw_d.o",
                "mod": "...MASTER...",
                "bytes": 7213,
                "mode": 4,
                "checksum": 0
            }
        }
    },
    "SIMBData": {
        "bytes": 90445,
        "out": "amcQwB.o"
    },
    "CurCompileModules": [
        "...MASTER...",
        "SignExtenderTest_v",
        "SignExtenderTest_v"
    ],
    "LVLData": [
        "SIM"
    ],
    "CompileProcesses": [
        "cgproc.551.json"
    ]
}