<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\project\Button_Counter_Display\impl\gwsynthesis\Button_Counter_Display.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\project\Button_Counter_Display\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\project\Button_Counter_Display\src\top.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jul 10 20:36:34 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1875</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>585</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk_5x_pixel</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk </td>
<td>sys_clk</td>
<td>clk_5x_pixel </td>
</tr>
<tr>
<td>3</td>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td>clk_5x_pixel </td>
<td>clk_5x_pixel</td>
<td>clk_pixel </td>
</tr>
<tr>
<td>4</td>
<td>pll_inst/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.936</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_inst/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>pll_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.000
<td>0.000</td>
<td>7.936</td>
<td>clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_inst/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>pll_inst/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.809</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>clk_ibuf/I</td>
<td>sys_clk</td>
<td>pll_inst/pllvr_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>91.689(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of sys_clk!</h4>
<h4>No timing paths to get frequency of clk_5x_pixel!</h4>
<h4>No timing paths to get frequency of pll_inst/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/pllvr_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_inst/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_5x_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_5x_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_inst/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>26.131</td>
<td>u_clk/next_increment_time_2_s0/Q</td>
<td>u_clk/next_increment_time_17_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.506</td>
</tr>
<tr>
<td>2</td>
<td>26.137</td>
<td>u_clk/next_increment_time_2_s0/Q</td>
<td>u_clk/next_increment_time_1_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.500</td>
</tr>
<tr>
<td>3</td>
<td>26.137</td>
<td>u_clk/next_increment_time_2_s0/Q</td>
<td>u_clk/next_increment_time_2_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.500</td>
</tr>
<tr>
<td>4</td>
<td>26.173</td>
<td>u_clk/next_increment_time_2_s0/Q</td>
<td>u_clk/next_increment_time_5_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.464</td>
</tr>
<tr>
<td>5</td>
<td>26.173</td>
<td>u_clk/next_increment_time_2_s0/Q</td>
<td>u_clk/next_increment_time_10_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.464</td>
</tr>
<tr>
<td>6</td>
<td>26.380</td>
<td>u_clk/next_increment_time_2_s0/Q</td>
<td>u_clk/count_1_s0/CE</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.614</td>
</tr>
<tr>
<td>7</td>
<td>26.380</td>
<td>u_clk/next_increment_time_2_s0/Q</td>
<td>u_clk/count_2_s0/CE</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.614</td>
</tr>
<tr>
<td>8</td>
<td>26.380</td>
<td>u_clk/next_increment_time_2_s0/Q</td>
<td>u_clk/count_3_s0/CE</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.614</td>
</tr>
<tr>
<td>9</td>
<td>26.380</td>
<td>u_clk/next_increment_time_2_s0/Q</td>
<td>u_clk/count_4_s0/CE</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.614</td>
</tr>
<tr>
<td>10</td>
<td>26.380</td>
<td>u_clk/next_increment_time_2_s0/Q</td>
<td>u_clk/count_5_s0/CE</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.614</td>
</tr>
<tr>
<td>11</td>
<td>26.389</td>
<td>u_clk/next_increment_time_2_s0/Q</td>
<td>u_clk/count_6_s0/CE</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.604</td>
</tr>
<tr>
<td>12</td>
<td>26.389</td>
<td>u_clk/next_increment_time_2_s0/Q</td>
<td>u_clk/count_7_s0/CE</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.604</td>
</tr>
<tr>
<td>13</td>
<td>26.405</td>
<td>u_clk/next_increment_time_2_s0/Q</td>
<td>u_clk/next_increment_time_20_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.232</td>
</tr>
<tr>
<td>14</td>
<td>26.405</td>
<td>u_clk/next_increment_time_2_s0/Q</td>
<td>u_clk/next_increment_time_4_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.232</td>
</tr>
<tr>
<td>15</td>
<td>26.405</td>
<td>u_clk/next_increment_time_2_s0/Q</td>
<td>u_clk/next_increment_time_3_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.232</td>
</tr>
<tr>
<td>16</td>
<td>26.405</td>
<td>u_clk/next_increment_time_2_s0/Q</td>
<td>u_clk/next_increment_time_0_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.232</td>
</tr>
<tr>
<td>17</td>
<td>26.472</td>
<td>u_clk/next_increment_time_2_s0/Q</td>
<td>u_clk/count_0_s0/CE</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.522</td>
</tr>
<tr>
<td>18</td>
<td>26.552</td>
<td>u_clk/next_increment_time_2_s0/Q</td>
<td>u_clk/next_increment_time_19_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.085</td>
</tr>
<tr>
<td>19</td>
<td>26.558</td>
<td>u_clk/next_increment_time_2_s0/Q</td>
<td>u_clk/next_increment_time_22_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.079</td>
</tr>
<tr>
<td>20</td>
<td>26.583</td>
<td>u_clk/next_increment_time_2_s0/Q</td>
<td>u_clk/next_increment_time_23_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.054</td>
</tr>
<tr>
<td>21</td>
<td>26.615</td>
<td>enc_red/q_m_8_s0/Q</td>
<td>enc_green/cnt_3_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>10.022</td>
</tr>
<tr>
<td>22</td>
<td>26.727</td>
<td>u_clk/tick_2_s0/Q</td>
<td>u_clk/tick_10_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.910</td>
</tr>
<tr>
<td>23</td>
<td>26.748</td>
<td>u_clk/next_increment_time_2_s0/Q</td>
<td>u_clk/next_increment_time_11_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.889</td>
</tr>
<tr>
<td>24</td>
<td>26.748</td>
<td>u_clk/next_increment_time_2_s0/Q</td>
<td>u_clk/next_increment_time_12_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.889</td>
</tr>
<tr>
<td>25</td>
<td>26.748</td>
<td>u_clk/next_increment_time_2_s0/Q</td>
<td>u_clk/next_increment_time_15_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>9.889</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>u_clk/tick_9_s0/Q</td>
<td>u_clk/tick_9_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>u_clk/tick_15_s0/Q</td>
<td>u_clk/tick_15_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>u_clk/tick_17_s0/Q</td>
<td>u_clk/tick_17_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>u_clk/tick_18_s0/Q</td>
<td>u_clk/tick_18_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>u_clk/tick_25_s0/Q</td>
<td>u_clk/tick_25_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>u_clk/next_increment_time_0_s0/Q</td>
<td>u_clk/next_increment_time_0_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>u_clk/next_increment_time_4_s0/Q</td>
<td>u_clk/next_increment_time_4_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>u_clk/next_increment_time_17_s0/Q</td>
<td>u_clk/next_increment_time_17_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>u_clk/debounce_counter_5_s0/Q</td>
<td>u_clk/debounce_counter_5_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>u_clk/debounce_counter_6_s0/Q</td>
<td>u_clk/debounce_counter_6_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>u_clk/debounce_counter_8_s0/Q</td>
<td>u_clk/debounce_counter_8_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>u_clk/debounce_counter_10_s0/Q</td>
<td>u_clk/debounce_counter_10_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>u_clk/debounce_counter_11_s0/Q</td>
<td>u_clk/debounce_counter_11_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>u_clk/debounce_counter_14_s0/Q</td>
<td>u_clk/debounce_counter_14_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>u_clk/debounce_counter_16_s0/Q</td>
<td>u_clk/debounce_counter_16_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>u_clk/count_0_s0/Q</td>
<td>u_clk/count_0_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>u_clk/sec_0_s0/Q</td>
<td>u_clk/sec_0_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>u_clk/tick_6_s0/Q</td>
<td>u_clk/tick_6_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>u_clk/tick_11_s0/Q</td>
<td>u_clk/tick_11_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>u_clk/tick_16_s0/Q</td>
<td>u_clk/tick_16_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>u_clk/tick_21_s0/Q</td>
<td>u_clk/tick_21_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>u_clk/debounce_counter_2_s0/Q</td>
<td>u_clk/debounce_counter_2_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>u_clk/debounce_counter_15_s0/Q</td>
<td>u_clk/debounce_counter_15_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.710</td>
<td>timing_gen/h_count_6_s0/Q</td>
<td>timing_gen/h_count_6_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>25</td>
<td>0.710</td>
<td>timing_gen/h_count_7_s0/Q</td>
<td>timing_gen/h_count_7_s0/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.589</td>
<td>reset_sync/resetn_s0/Q</td>
<td>tmds_serdes_red/RESET</td>
<td>clk_pixel:[R]</td>
<td>clk_5x_pixel:[F]</td>
<td>3.704</td>
<td>0.121</td>
<td>2.919</td>
</tr>
<tr>
<td>2</td>
<td>0.589</td>
<td>reset_sync/resetn_s0/Q</td>
<td>tmds_serdes_green/RESET</td>
<td>clk_pixel:[R]</td>
<td>clk_5x_pixel:[F]</td>
<td>3.704</td>
<td>0.121</td>
<td>2.919</td>
</tr>
<tr>
<td>3</td>
<td>0.589</td>
<td>reset_sync/resetn_s0/Q</td>
<td>tmds_serdes_blue/RESET</td>
<td>clk_pixel:[R]</td>
<td>clk_5x_pixel:[F]</td>
<td>3.704</td>
<td>0.121</td>
<td>2.919</td>
</tr>
<tr>
<td>4</td>
<td>4.286</td>
<td>reset_sync/resetn_s0/Q</td>
<td>tmds_serdes_blue/RESET</td>
<td>clk_pixel:[R]</td>
<td>clk_5x_pixel:[R]</td>
<td>7.407</td>
<td>0.127</td>
<td>2.919</td>
</tr>
<tr>
<td>5</td>
<td>4.286</td>
<td>reset_sync/resetn_s0/Q</td>
<td>tmds_serdes_green/RESET</td>
<td>clk_pixel:[R]</td>
<td>clk_5x_pixel:[R]</td>
<td>7.407</td>
<td>0.127</td>
<td>2.919</td>
</tr>
<tr>
<td>6</td>
<td>4.286</td>
<td>reset_sync/resetn_s0/Q</td>
<td>tmds_serdes_red/RESET</td>
<td>clk_pixel:[R]</td>
<td>clk_5x_pixel:[R]</td>
<td>7.407</td>
<td>0.127</td>
<td>2.919</td>
</tr>
<tr>
<td>7</td>
<td>34.073</td>
<td>reset_sync/resetn_s0/Q</td>
<td>tmds_serdes_blue/RESET</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>8</td>
<td>34.073</td>
<td>reset_sync/resetn_s0/Q</td>
<td>tmds_serdes_green/RESET</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>9</td>
<td>34.073</td>
<td>reset_sync/resetn_s0/Q</td>
<td>tmds_serdes_red/RESET</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>10</td>
<td>34.074</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_8_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>11</td>
<td>34.074</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/dout_6_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>12</td>
<td>34.074</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/dout_7_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>13</td>
<td>34.074</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/dout_9_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>14</td>
<td>34.074</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_1_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>15</td>
<td>34.074</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_2_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>16</td>
<td>34.074</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_3_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>17</td>
<td>34.074</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_4_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>18</td>
<td>34.074</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_5_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>19</td>
<td>34.074</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_6_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>20</td>
<td>34.074</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_7_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>21</td>
<td>34.074</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/cnt_8_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>22</td>
<td>34.074</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/dout_6_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>23</td>
<td>34.074</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/dout_7_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>24</td>
<td>34.074</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/dout_8_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.919</td>
</tr>
<tr>
<td>25</td>
<td>34.074</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/dout_9_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>2.919</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_8_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>2</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/dout_6_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>3</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/dout_7_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>4</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/dout_9_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>5</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_1_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>6</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_2_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>7</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_3_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>8</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_4_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>9</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_5_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>10</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_6_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>11</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_blue/cnt_7_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>12</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/cnt_8_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>13</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/dout_6_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>14</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/dout_7_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>15</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/dout_8_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>16</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/dout_9_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>17</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/cnt_1_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>18</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/cnt_2_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>19</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/cnt_3_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>20</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/cnt_4_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>21</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/cnt_5_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>22</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/cnt_6_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>23</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_green/cnt_7_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>24</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_red/cnt_8_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
<tr>
<td>25</td>
<td>1.884</td>
<td>reset_sync/resetn_s0/Q</td>
<td>enc_red/dout_6_s0/CLEAR</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.897</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>17.194</td>
<td>18.444</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_pixel</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td>2</td>
<td>17.194</td>
<td>18.444</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_pixel</td>
<td>u_clk/debounce_counter_16_s0</td>
</tr>
<tr>
<td>3</td>
<td>17.194</td>
<td>18.444</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_pixel</td>
<td>u_clk/debounce_counter_12_s0</td>
</tr>
<tr>
<td>4</td>
<td>17.194</td>
<td>18.444</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_pixel</td>
<td>u_clk/debounce_counter_4_s0</td>
</tr>
<tr>
<td>5</td>
<td>17.194</td>
<td>18.444</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_pixel</td>
<td>u_clk/next_increment_time_14_s0</td>
</tr>
<tr>
<td>6</td>
<td>17.194</td>
<td>18.444</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_pixel</td>
<td>u_clk/tick_9_s0</td>
</tr>
<tr>
<td>7</td>
<td>17.194</td>
<td>18.444</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_pixel</td>
<td>u_clk/press_duration_0_s3</td>
</tr>
<tr>
<td>8</td>
<td>17.194</td>
<td>18.444</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_pixel</td>
<td>u_clk/min_0_s1</td>
</tr>
<tr>
<td>9</td>
<td>17.194</td>
<td>18.444</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_pixel</td>
<td>u_clk/tick_10_s0</td>
</tr>
<tr>
<td>10</td>
<td>17.194</td>
<td>18.444</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_pixel</td>
<td>u_clk/btn_pressed_s3</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.131</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][B]</td>
<td>u_clk/n284_s0/I1</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>3.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>3.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>3.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>3.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>3.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>3.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>3.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>3.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>3.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>3.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>3.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>3.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>3.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>3.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>3.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>3.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>3.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>4.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>4.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>4.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>4.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>4.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>4.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>4.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>4.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>4.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>4.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>4.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>4.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>4.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>u_clk/n505_s3/I0</td>
</tr>
<tr>
<td>6.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n505_s3/F</td>
</tr>
<tr>
<td>6.885</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td>u_clk/n509_s4/I0</td>
</tr>
<tr>
<td>7.511</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n509_s4/F</td>
</tr>
<tr>
<td>7.516</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td>u_clk/n509_s1/I3</td>
</tr>
<tr>
<td>8.338</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n509_s1/F</td>
</tr>
<tr>
<td>9.649</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>u_clk/n512_s0/I1</td>
</tr>
<tr>
<td>10.748</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n512_s0/F</td>
</tr>
<tr>
<td>10.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>u_clk/next_increment_time_17_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>u_clk/next_increment_time_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.002, 57.127%; route: 4.046, 38.510%; tC2Q: 0.458, 4.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][B]</td>
<td>u_clk/n284_s0/I1</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>3.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>3.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>3.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>3.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>3.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>3.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>3.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>3.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>3.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>3.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>3.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>3.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>3.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>3.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>3.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>3.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>3.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>4.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>4.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>4.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>4.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>4.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>4.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>4.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>4.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>4.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>4.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>4.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>4.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>4.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>u_clk/n505_s3/I0</td>
</tr>
<tr>
<td>6.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n505_s3/F</td>
</tr>
<tr>
<td>6.885</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td>u_clk/n509_s4/I0</td>
</tr>
<tr>
<td>7.511</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n509_s4/F</td>
</tr>
<tr>
<td>7.516</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td>u_clk/n509_s1/I3</td>
</tr>
<tr>
<td>8.338</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n509_s1/F</td>
</tr>
<tr>
<td>9.643</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td>u_clk/n528_s0/I1</td>
</tr>
<tr>
<td>10.742</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n528_s0/F</td>
</tr>
<tr>
<td>10.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][B]</td>
<td>u_clk/next_increment_time_1_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C9[2][B]</td>
<td>u_clk/next_increment_time_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.002, 57.164%; route: 4.039, 38.471%; tC2Q: 0.458, 4.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][B]</td>
<td>u_clk/n284_s0/I1</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>3.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>3.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>3.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>3.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>3.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>3.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>3.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>3.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>3.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>3.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>3.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>3.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>3.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>3.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>3.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>3.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>3.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>4.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>4.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>4.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>4.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>4.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>4.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>4.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>4.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>4.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>4.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>4.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>4.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>4.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>u_clk/n505_s3/I0</td>
</tr>
<tr>
<td>6.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n505_s3/F</td>
</tr>
<tr>
<td>6.885</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td>u_clk/n509_s4/I0</td>
</tr>
<tr>
<td>7.511</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n509_s4/F</td>
</tr>
<tr>
<td>7.516</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td>u_clk/n509_s1/I3</td>
</tr>
<tr>
<td>8.338</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n509_s1/F</td>
</tr>
<tr>
<td>9.643</td>
<td>1.304</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/n527_s0/I1</td>
</tr>
<tr>
<td>10.742</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n527_s0/F</td>
</tr>
<tr>
<td>10.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.002, 57.164%; route: 4.039, 38.471%; tC2Q: 0.458, 4.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][B]</td>
<td>u_clk/n284_s0/I1</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>3.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>3.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>3.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>3.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>3.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>3.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>3.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>3.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>3.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>3.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>3.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>3.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>3.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>3.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>3.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>3.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>3.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>4.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>4.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>4.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>4.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>4.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>4.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>4.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>4.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>4.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>4.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>4.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>4.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>4.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>u_clk/n505_s3/I0</td>
</tr>
<tr>
<td>6.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n505_s3/F</td>
</tr>
<tr>
<td>7.546</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_clk/n1126_s3/I3</td>
</tr>
<tr>
<td>8.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1126_s3/F</td>
</tr>
<tr>
<td>9.674</td>
<td>1.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>u_clk/n524_s0/I2</td>
</tr>
<tr>
<td>10.706</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n524_s0/F</td>
</tr>
<tr>
<td>10.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>u_clk/next_increment_time_5_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>u_clk/next_increment_time_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.113, 48.861%; route: 4.893, 46.759%; tC2Q: 0.458, 4.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.706</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][B]</td>
<td>u_clk/n284_s0/I1</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>3.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>3.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>3.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>3.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>3.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>3.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>3.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>3.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>3.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>3.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>3.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>3.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>3.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>3.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>3.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>3.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>3.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>4.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>4.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>4.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>4.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>4.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>4.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>4.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>4.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>4.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>4.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>4.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>4.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>4.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>u_clk/n505_s3/I0</td>
</tr>
<tr>
<td>6.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n505_s3/F</td>
</tr>
<tr>
<td>7.546</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_clk/n1126_s3/I3</td>
</tr>
<tr>
<td>8.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1126_s3/F</td>
</tr>
<tr>
<td>9.674</td>
<td>1.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>u_clk/n519_s0/I3</td>
</tr>
<tr>
<td>10.706</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n519_s0/F</td>
</tr>
<tr>
<td>10.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>u_clk/next_increment_time_10_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>u_clk/next_increment_time_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.113, 48.861%; route: 4.893, 46.759%; tC2Q: 0.458, 4.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][B]</td>
<td>u_clk/n284_s0/I1</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>3.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>3.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>3.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>3.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>3.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>3.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>3.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>3.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>3.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>3.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>3.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>3.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>3.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>3.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>3.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>3.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>3.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>4.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>4.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>4.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>4.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>4.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>4.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>4.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>4.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>4.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>4.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>4.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>4.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>4.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>u_clk/n505_s3/I0</td>
</tr>
<tr>
<td>6.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n505_s3/F</td>
</tr>
<tr>
<td>7.546</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_clk/n1126_s3/I3</td>
</tr>
<tr>
<td>8.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1126_s3/F</td>
</tr>
<tr>
<td>9.032</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>u_clk/n1126_s0/I3</td>
</tr>
<tr>
<td>10.058</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1126_s0/F</td>
</tr>
<tr>
<td>10.856</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td style=" font-weight:bold;">u_clk/count_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[0][B]</td>
<td>u_clk/count_1_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C16[0][B]</td>
<td>u_clk/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.107, 48.118%; route: 5.048, 47.564%; tC2Q: 0.458, 4.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][B]</td>
<td>u_clk/n284_s0/I1</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>3.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>3.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>3.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>3.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>3.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>3.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>3.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>3.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>3.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>3.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>3.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>3.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>3.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>3.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>3.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>3.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>3.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>4.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>4.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>4.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>4.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>4.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>4.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>4.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>4.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>4.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>4.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>4.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>4.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>4.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>u_clk/n505_s3/I0</td>
</tr>
<tr>
<td>6.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n505_s3/F</td>
</tr>
<tr>
<td>7.546</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_clk/n1126_s3/I3</td>
</tr>
<tr>
<td>8.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1126_s3/F</td>
</tr>
<tr>
<td>9.032</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>u_clk/n1126_s0/I3</td>
</tr>
<tr>
<td>10.058</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1126_s0/F</td>
</tr>
<tr>
<td>10.856</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td style=" font-weight:bold;">u_clk/count_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>u_clk/count_2_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>u_clk/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.107, 48.118%; route: 5.048, 47.564%; tC2Q: 0.458, 4.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][B]</td>
<td>u_clk/n284_s0/I1</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>3.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>3.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>3.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>3.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>3.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>3.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>3.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>3.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>3.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>3.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>3.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>3.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>3.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>3.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>3.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>3.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>3.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>4.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>4.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>4.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>4.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>4.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>4.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>4.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>4.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>4.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>4.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>4.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>4.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>4.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>u_clk/n505_s3/I0</td>
</tr>
<tr>
<td>6.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n505_s3/F</td>
</tr>
<tr>
<td>7.546</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_clk/n1126_s3/I3</td>
</tr>
<tr>
<td>8.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1126_s3/F</td>
</tr>
<tr>
<td>9.032</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>u_clk/n1126_s0/I3</td>
</tr>
<tr>
<td>10.058</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1126_s0/F</td>
</tr>
<tr>
<td>10.856</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td style=" font-weight:bold;">u_clk/count_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][B]</td>
<td>u_clk/count_3_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C16[1][B]</td>
<td>u_clk/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.107, 48.118%; route: 5.048, 47.564%; tC2Q: 0.458, 4.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][B]</td>
<td>u_clk/n284_s0/I1</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>3.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>3.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>3.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>3.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>3.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>3.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>3.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>3.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>3.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>3.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>3.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>3.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>3.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>3.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>3.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>3.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>3.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>4.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>4.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>4.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>4.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>4.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>4.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>4.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>4.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>4.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>4.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>4.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>4.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>4.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>u_clk/n505_s3/I0</td>
</tr>
<tr>
<td>6.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n505_s3/F</td>
</tr>
<tr>
<td>7.546</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_clk/n1126_s3/I3</td>
</tr>
<tr>
<td>8.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1126_s3/F</td>
</tr>
<tr>
<td>9.032</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>u_clk/n1126_s0/I3</td>
</tr>
<tr>
<td>10.058</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1126_s0/F</td>
</tr>
<tr>
<td>10.856</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td style=" font-weight:bold;">u_clk/count_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[2][A]</td>
<td>u_clk/count_4_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C16[2][A]</td>
<td>u_clk/count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.107, 48.118%; route: 5.048, 47.564%; tC2Q: 0.458, 4.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.855</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][B]</td>
<td>u_clk/n284_s0/I1</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>3.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>3.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>3.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>3.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>3.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>3.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>3.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>3.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>3.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>3.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>3.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>3.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>3.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>3.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>3.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>3.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>3.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>4.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>4.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>4.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>4.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>4.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>4.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>4.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>4.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>4.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>4.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>4.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>4.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>4.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>u_clk/n505_s3/I0</td>
</tr>
<tr>
<td>6.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n505_s3/F</td>
</tr>
<tr>
<td>7.546</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_clk/n1126_s3/I3</td>
</tr>
<tr>
<td>8.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1126_s3/F</td>
</tr>
<tr>
<td>9.032</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>u_clk/n1126_s0/I3</td>
</tr>
<tr>
<td>10.058</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1126_s0/F</td>
</tr>
<tr>
<td>10.856</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td style=" font-weight:bold;">u_clk/count_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>u_clk/count_5_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C16[2][B]</td>
<td>u_clk/count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.107, 48.118%; route: 5.048, 47.564%; tC2Q: 0.458, 4.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][B]</td>
<td>u_clk/n284_s0/I1</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>3.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>3.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>3.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>3.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>3.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>3.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>3.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>3.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>3.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>3.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>3.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>3.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>3.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>3.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>3.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>3.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>3.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>4.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>4.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>4.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>4.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>4.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>4.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>4.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>4.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>4.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>4.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>4.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>4.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>4.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>u_clk/n505_s3/I0</td>
</tr>
<tr>
<td>6.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n505_s3/F</td>
</tr>
<tr>
<td>7.546</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_clk/n1126_s3/I3</td>
</tr>
<tr>
<td>8.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1126_s3/F</td>
</tr>
<tr>
<td>9.032</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>u_clk/n1126_s0/I3</td>
</tr>
<tr>
<td>10.058</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1126_s0/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">u_clk/count_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>u_clk/count_6_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>u_clk/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.107, 48.160%; route: 5.039, 47.518%; tC2Q: 0.458, 4.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.846</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][B]</td>
<td>u_clk/n284_s0/I1</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>3.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>3.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>3.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>3.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>3.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>3.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>3.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>3.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>3.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>3.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>3.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>3.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>3.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>3.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>3.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>3.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>3.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>4.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>4.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>4.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>4.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>4.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>4.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>4.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>4.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>4.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>4.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>4.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>4.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>4.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>u_clk/n505_s3/I0</td>
</tr>
<tr>
<td>6.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n505_s3/F</td>
</tr>
<tr>
<td>7.546</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_clk/n1126_s3/I3</td>
</tr>
<tr>
<td>8.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1126_s3/F</td>
</tr>
<tr>
<td>9.032</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>u_clk/n1126_s0/I3</td>
</tr>
<tr>
<td>10.058</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1126_s0/F</td>
</tr>
<tr>
<td>10.846</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" font-weight:bold;">u_clk/count_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>u_clk/count_7_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>u_clk/count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.107, 48.160%; route: 5.039, 47.518%; tC2Q: 0.458, 4.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][B]</td>
<td>u_clk/n284_s0/I1</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>3.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>3.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>3.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>3.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>3.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>3.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>3.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>3.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>3.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>3.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>3.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>3.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>3.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>3.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>3.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>3.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>3.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>4.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>4.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>4.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>4.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>4.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>4.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>4.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>4.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>4.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>4.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>4.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>4.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>4.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>u_clk/n505_s3/I0</td>
</tr>
<tr>
<td>6.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n505_s3/F</td>
</tr>
<tr>
<td>6.885</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td>u_clk/n509_s4/I0</td>
</tr>
<tr>
<td>7.511</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n509_s4/F</td>
</tr>
<tr>
<td>7.516</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td>u_clk/n509_s1/I3</td>
</tr>
<tr>
<td>8.338</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n509_s1/F</td>
</tr>
<tr>
<td>9.652</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_clk/n509_s0/I1</td>
</tr>
<tr>
<td>10.474</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n509_s0/F</td>
</tr>
<tr>
<td>10.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_clk/next_increment_time_20_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C9[0][B]</td>
<td>u_clk/next_increment_time_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.725, 55.953%; route: 4.048, 39.567%; tC2Q: 0.458, 4.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][B]</td>
<td>u_clk/n284_s0/I1</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>3.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>3.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>3.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>3.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>3.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>3.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>3.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>3.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>3.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>3.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>3.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>3.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>3.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>3.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>3.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>3.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>3.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>4.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>4.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>4.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>4.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>4.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>4.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>4.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>4.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>4.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>4.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>4.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>4.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>4.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>u_clk/n505_s3/I0</td>
</tr>
<tr>
<td>6.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n505_s3/F</td>
</tr>
<tr>
<td>6.885</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td>u_clk/n509_s4/I0</td>
</tr>
<tr>
<td>7.511</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n509_s4/F</td>
</tr>
<tr>
<td>7.516</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td>u_clk/n509_s1/I3</td>
</tr>
<tr>
<td>8.338</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n509_s1/F</td>
</tr>
<tr>
<td>9.652</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>u_clk/n525_s0/I1</td>
</tr>
<tr>
<td>10.474</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n525_s0/F</td>
</tr>
<tr>
<td>10.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>u_clk/next_increment_time_4_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>u_clk/next_increment_time_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.725, 55.953%; route: 4.048, 39.567%; tC2Q: 0.458, 4.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][B]</td>
<td>u_clk/n284_s0/I1</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>3.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>3.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>3.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>3.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>3.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>3.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>3.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>3.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>3.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>3.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>3.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>3.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>3.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>3.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>3.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>3.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>3.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>4.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>4.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>4.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>4.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>4.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>4.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>4.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>4.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>4.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>4.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>4.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>4.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>4.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>u_clk/n505_s3/I0</td>
</tr>
<tr>
<td>6.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n505_s3/F</td>
</tr>
<tr>
<td>6.885</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td>u_clk/n509_s4/I0</td>
</tr>
<tr>
<td>7.511</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n509_s4/F</td>
</tr>
<tr>
<td>7.516</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td>u_clk/n509_s1/I3</td>
</tr>
<tr>
<td>8.338</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n509_s1/F</td>
</tr>
<tr>
<td>9.652</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td>u_clk/n526_s0/I1</td>
</tr>
<tr>
<td>10.474</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n526_s0/F</td>
</tr>
<tr>
<td>10.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][B]</td>
<td>u_clk/next_increment_time_3_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C9[1][B]</td>
<td>u_clk/next_increment_time_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.725, 55.953%; route: 4.048, 39.567%; tC2Q: 0.458, 4.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.405</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][B]</td>
<td>u_clk/n284_s0/I1</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>3.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>3.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>3.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>3.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>3.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>3.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>3.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>3.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>3.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>3.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>3.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>3.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>3.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>3.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>3.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>3.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>3.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>4.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>4.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>4.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>4.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>4.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>4.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>4.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>4.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>4.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>4.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>4.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>4.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>4.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>u_clk/n505_s3/I0</td>
</tr>
<tr>
<td>6.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n505_s3/F</td>
</tr>
<tr>
<td>6.885</td>
<td>0.533</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td>u_clk/n509_s4/I0</td>
</tr>
<tr>
<td>7.511</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n509_s4/F</td>
</tr>
<tr>
<td>7.516</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td>u_clk/n509_s1/I3</td>
</tr>
<tr>
<td>8.338</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R13C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n509_s1/F</td>
</tr>
<tr>
<td>9.652</td>
<td>1.314</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>u_clk/n529_s0/I1</td>
</tr>
<tr>
<td>10.474</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n529_s0/F</td>
</tr>
<tr>
<td>10.474</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>u_clk/next_increment_time_0_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>u_clk/next_increment_time_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.725, 55.953%; route: 4.048, 39.567%; tC2Q: 0.458, 4.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][B]</td>
<td>u_clk/n284_s0/I1</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>3.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>3.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>3.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>3.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>3.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>3.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>3.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>3.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>3.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>3.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>3.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>3.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>3.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>3.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>3.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>3.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>3.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>4.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>4.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>4.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>4.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>4.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>4.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>4.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>4.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>4.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>4.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>4.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>4.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>4.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>u_clk/n505_s3/I0</td>
</tr>
<tr>
<td>6.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n505_s3/F</td>
</tr>
<tr>
<td>7.546</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_clk/n1126_s3/I3</td>
</tr>
<tr>
<td>8.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1126_s3/F</td>
</tr>
<tr>
<td>9.032</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td>u_clk/n1126_s0/I3</td>
</tr>
<tr>
<td>10.058</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n1126_s0/F</td>
</tr>
<tr>
<td>10.764</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">u_clk/count_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>u_clk/count_0_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>u_clk/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.107, 48.538%; route: 4.956, 47.106%; tC2Q: 0.458, 4.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][B]</td>
<td>u_clk/n284_s0/I1</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>3.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>3.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>3.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>3.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>3.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>3.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>3.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>3.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>3.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>3.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>3.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>3.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>3.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>3.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>3.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>3.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>3.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>4.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>4.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>4.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>4.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>4.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>4.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>4.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>4.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>4.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>4.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>4.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>4.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>4.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>u_clk/n505_s3/I0</td>
</tr>
<tr>
<td>6.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n505_s3/F</td>
</tr>
<tr>
<td>7.546</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_clk/n1126_s3/I3</td>
</tr>
<tr>
<td>8.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1126_s3/F</td>
</tr>
<tr>
<td>9.505</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td>u_clk/n510_s0/I1</td>
</tr>
<tr>
<td>10.327</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n510_s0/F</td>
</tr>
<tr>
<td>10.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[2][A]</td>
<td>u_clk/next_increment_time_19_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C16[2][A]</td>
<td>u_clk/next_increment_time_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.903, 48.616%; route: 4.724, 46.839%; tC2Q: 0.458, 4.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][B]</td>
<td>u_clk/n284_s0/I1</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>3.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>3.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>3.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>3.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>3.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>3.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>3.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>3.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>3.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>3.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>3.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>3.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>3.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>3.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>3.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>3.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>3.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>4.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>4.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>4.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>4.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>4.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>4.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>4.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>4.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>4.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>4.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>4.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>4.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>4.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>u_clk/n1052_s9/I0</td>
</tr>
<tr>
<td>6.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">u_clk/n1052_s9/F</td>
</tr>
<tr>
<td>7.193</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][B]</td>
<td>u_clk/n1052_s0/I3</td>
</tr>
<tr>
<td>7.819</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C14[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n1052_s0/F</td>
</tr>
<tr>
<td>9.289</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>u_clk/n507_s0/I2</td>
</tr>
<tr>
<td>10.321</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n507_s0/F</td>
</tr>
<tr>
<td>10.321</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>u_clk/next_increment_time_22_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C9[1][A]</td>
<td>u_clk/next_increment_time_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.113, 50.728%; route: 4.508, 44.725%; tC2Q: 0.458, 4.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][B]</td>
<td>u_clk/n284_s0/I1</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>3.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>3.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>3.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>3.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>3.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>3.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>3.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>3.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>3.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>3.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>3.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>3.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>3.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>3.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>3.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>3.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>3.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>4.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>4.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>4.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>4.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>4.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>4.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>4.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>4.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>4.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>4.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>4.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>4.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>4.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>u_clk/n505_s3/I0</td>
</tr>
<tr>
<td>6.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n505_s3/F</td>
</tr>
<tr>
<td>7.546</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_clk/n1126_s3/I3</td>
</tr>
<tr>
<td>8.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1126_s3/F</td>
</tr>
<tr>
<td>9.670</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_clk/n506_s0/I3</td>
</tr>
<tr>
<td>10.296</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n506_s0/F</td>
</tr>
<tr>
<td>10.296</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_clk/next_increment_time_23_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][B]</td>
<td>u_clk/next_increment_time_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.707, 46.818%; route: 4.888, 48.623%; tC2Q: 0.458, 4.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>enc_red/q_m_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[0][A]</td>
<td>enc_red/q_m_8_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>34</td>
<td>R12C29[0][A]</td>
<td style=" font-weight:bold;">enc_red/q_m_8_s0/Q</td>
</tr>
<tr>
<td>3.514</td>
<td>2.814</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>enc_green/n334_s/I1</td>
</tr>
<tr>
<td>4.064</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">enc_green/n334_s/COUT</td>
</tr>
<tr>
<td>4.064</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C15[0][B]</td>
<td>enc_green/n333_s/CIN</td>
</tr>
<tr>
<td>4.627</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C15[0][B]</td>
<td style=" background: #97FFFF;">enc_green/n333_s/SUM</td>
</tr>
<tr>
<td>7.216</td>
<td>2.589</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C15[0][A]</td>
<td>enc_green/n417_s0/CIN</td>
</tr>
<tr>
<td>7.779</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td style=" background: #97FFFF;">enc_green/n417_s0/SUM</td>
</tr>
<tr>
<td>9.068</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>enc_green/n435_s1/I0</td>
</tr>
<tr>
<td>10.100</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td style=" background: #97FFFF;">enc_green/n435_s1/F</td>
</tr>
<tr>
<td>10.100</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>enc_green/n435_s0/I0</td>
</tr>
<tr>
<td>10.249</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td style=" background: #97FFFF;">enc_green/n435_s0/O</td>
</tr>
<tr>
<td>10.264</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">enc_green/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>enc_green/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>enc_green/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.857, 28.508%; route: 6.707, 66.919%; tC2Q: 0.458, 4.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/tick_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/tick_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_clk/tick_2_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_clk/tick_2_s0/Q</td>
</tr>
<tr>
<td>1.537</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C12[1][A]</td>
<td>u_clk/n668_s3/I2</td>
</tr>
<tr>
<td>2.636</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C12[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n668_s3/F</td>
</tr>
<tr>
<td>4.919</td>
<td>2.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>u_clk/n665_s3/I3</td>
</tr>
<tr>
<td>6.018</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C17[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n665_s3/F</td>
</tr>
<tr>
<td>6.839</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>u_clk/n662_s4/I1</td>
</tr>
<tr>
<td>7.661</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n662_s4/F</td>
</tr>
<tr>
<td>9.120</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>u_clk/n662_s2/I2</td>
</tr>
<tr>
<td>10.152</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n662_s2/F</td>
</tr>
<tr>
<td>10.152</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td style=" font-weight:bold;">u_clk/tick_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>u_clk/tick_10_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C19[2][A]</td>
<td>u_clk/tick_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.052, 40.887%; route: 5.400, 54.488%; tC2Q: 0.458, 4.625%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][B]</td>
<td>u_clk/n284_s0/I1</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>3.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>3.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>3.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>3.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>3.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>3.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>3.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>3.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>3.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>3.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>3.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>3.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>3.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>3.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>3.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>3.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>3.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>4.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>4.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>4.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>4.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>4.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>4.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>4.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>4.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>4.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>4.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>4.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>4.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>4.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>u_clk/n505_s3/I0</td>
</tr>
<tr>
<td>6.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n505_s3/F</td>
</tr>
<tr>
<td>7.546</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_clk/n1126_s3/I3</td>
</tr>
<tr>
<td>8.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1126_s3/F</td>
</tr>
<tr>
<td>9.032</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>u_clk/n518_s0/I1</td>
</tr>
<tr>
<td>10.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n518_s0/F</td>
</tr>
<tr>
<td>10.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>u_clk/next_increment_time_11_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C11[2][A]</td>
<td>u_clk/next_increment_time_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.180, 52.382%; route: 4.251, 42.983%; tC2Q: 0.458, 4.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][B]</td>
<td>u_clk/n284_s0/I1</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>3.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>3.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>3.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>3.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>3.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>3.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>3.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>3.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>3.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>3.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>3.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>3.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>3.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>3.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>3.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>3.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>3.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>4.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>4.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>4.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>4.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>4.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>4.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>4.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>4.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>4.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>4.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>4.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>4.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>4.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>u_clk/n505_s3/I0</td>
</tr>
<tr>
<td>6.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n505_s3/F</td>
</tr>
<tr>
<td>7.546</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_clk/n1126_s3/I3</td>
</tr>
<tr>
<td>8.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1126_s3/F</td>
</tr>
<tr>
<td>9.032</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td>u_clk/n517_s0/I1</td>
</tr>
<tr>
<td>10.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n517_s0/F</td>
</tr>
<tr>
<td>10.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td>u_clk/next_increment_time_12_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C12[2][A]</td>
<td>u_clk/next_increment_time_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.180, 52.382%; route: 4.251, 42.983%; tC2Q: 0.458, 4.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>26.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>36.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[2][A]</td>
<td>u_clk/next_increment_time_2_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C9[2][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_2_s0/Q</td>
</tr>
<tr>
<td>2.323</td>
<td>1.622</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[1][B]</td>
<td>u_clk/n284_s0/I1</td>
</tr>
<tr>
<td>3.368</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n284_s0/COUT</td>
</tr>
<tr>
<td>3.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][A]</td>
<td>u_clk/n285_s0/CIN</td>
</tr>
<tr>
<td>3.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n285_s0/COUT</td>
</tr>
<tr>
<td>3.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C8[2][B]</td>
<td>u_clk/n286_s0/CIN</td>
</tr>
<tr>
<td>3.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C8[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n286_s0/COUT</td>
</tr>
<tr>
<td>3.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][A]</td>
<td>u_clk/n287_s0/CIN</td>
</tr>
<tr>
<td>3.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n287_s0/COUT</td>
</tr>
<tr>
<td>3.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[0][B]</td>
<td>u_clk/n288_s0/CIN</td>
</tr>
<tr>
<td>3.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n288_s0/COUT</td>
</tr>
<tr>
<td>3.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][A]</td>
<td>u_clk/n289_s0/CIN</td>
</tr>
<tr>
<td>3.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n289_s0/COUT</td>
</tr>
<tr>
<td>3.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[1][B]</td>
<td>u_clk/n290_s0/CIN</td>
</tr>
<tr>
<td>3.710</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n290_s0/COUT</td>
</tr>
<tr>
<td>3.710</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][A]</td>
<td>u_clk/n291_s0/CIN</td>
</tr>
<tr>
<td>3.767</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n291_s0/COUT</td>
</tr>
<tr>
<td>3.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C9[2][B]</td>
<td>u_clk/n292_s0/CIN</td>
</tr>
<tr>
<td>3.824</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C9[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n292_s0/COUT</td>
</tr>
<tr>
<td>3.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][A]</td>
<td>u_clk/n293_s0/CIN</td>
</tr>
<tr>
<td>3.881</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n293_s0/COUT</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[0][B]</td>
<td>u_clk/n294_s0/CIN</td>
</tr>
<tr>
<td>3.938</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n294_s0/COUT</td>
</tr>
<tr>
<td>3.938</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][A]</td>
<td>u_clk/n295_s0/CIN</td>
</tr>
<tr>
<td>3.995</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n295_s0/COUT</td>
</tr>
<tr>
<td>3.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[1][B]</td>
<td>u_clk/n296_s0/CIN</td>
</tr>
<tr>
<td>4.052</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n296_s0/COUT</td>
</tr>
<tr>
<td>4.052</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][A]</td>
<td>u_clk/n297_s0/CIN</td>
</tr>
<tr>
<td>4.109</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n297_s0/COUT</td>
</tr>
<tr>
<td>4.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C10[2][B]</td>
<td>u_clk/n298_s0/CIN</td>
</tr>
<tr>
<td>4.166</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n298_s0/COUT</td>
</tr>
<tr>
<td>4.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][A]</td>
<td>u_clk/n299_s0/CIN</td>
</tr>
<tr>
<td>4.223</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n299_s0/COUT</td>
</tr>
<tr>
<td>4.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[0][B]</td>
<td>u_clk/n300_s0/CIN</td>
</tr>
<tr>
<td>4.280</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n300_s0/COUT</td>
</tr>
<tr>
<td>4.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][A]</td>
<td>u_clk/n301_s0/CIN</td>
</tr>
<tr>
<td>4.337</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n301_s0/COUT</td>
</tr>
<tr>
<td>4.337</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[1][B]</td>
<td>u_clk/n302_s0/CIN</td>
</tr>
<tr>
<td>4.394</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n302_s0/COUT</td>
</tr>
<tr>
<td>4.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][A]</td>
<td>u_clk/n303_s0/CIN</td>
</tr>
<tr>
<td>4.451</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">u_clk/n303_s0/COUT</td>
</tr>
<tr>
<td>4.451</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td>u_clk/n304_s0/CIN</td>
</tr>
<tr>
<td>4.508</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">u_clk/n304_s0/COUT</td>
</tr>
<tr>
<td>4.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td>u_clk/n305_s0/CIN</td>
</tr>
<tr>
<td>4.565</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n305_s0/COUT</td>
</tr>
<tr>
<td>4.565</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[0][B]</td>
<td>u_clk/n306_s0/CIN</td>
</tr>
<tr>
<td>4.622</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][B]</td>
<td style=" background: #97FFFF;">u_clk/n306_s0/COUT</td>
</tr>
<tr>
<td>4.622</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td>u_clk/n307_s0/CIN</td>
</tr>
<tr>
<td>4.679</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n307_s0/COUT</td>
</tr>
<tr>
<td>5.253</td>
<td>0.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>u_clk/n505_s3/I0</td>
</tr>
<tr>
<td>6.352</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">u_clk/n505_s3/F</td>
</tr>
<tr>
<td>7.546</td>
<td>1.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C13[0][A]</td>
<td>u_clk/n1126_s3/I3</td>
</tr>
<tr>
<td>8.172</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R13C13[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n1126_s3/F</td>
</tr>
<tr>
<td>9.032</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td>u_clk/n514_s0/I1</td>
</tr>
<tr>
<td>10.131</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" background: #97FFFF;">u_clk/n514_s0/F</td>
</tr>
<tr>
<td>10.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C12[1][B]</td>
<td>u_clk/next_increment_time_15_s0/CLK</td>
</tr>
<tr>
<td>36.879</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C12[1][B]</td>
<td>u_clk/next_increment_time_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.180, 52.382%; route: 4.251, 42.983%; tC2Q: 0.458, 4.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/tick_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/tick_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>u_clk/tick_9_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">u_clk/tick_9_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>u_clk/n663_s4/I3</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n663_s4/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">u_clk/tick_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>u_clk/tick_9_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>u_clk/tick_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/tick_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/tick_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>u_clk/tick_15_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">u_clk/tick_15_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>u_clk/n657_s2/I3</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n657_s2/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td style=" font-weight:bold;">u_clk/tick_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>u_clk/tick_15_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C17[1][A]</td>
<td>u_clk/tick_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/tick_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/tick_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>u_clk/tick_17_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">u_clk/tick_17_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>u_clk/n655_s2/I3</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n655_s2/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">u_clk/tick_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>u_clk/tick_17_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>u_clk/tick_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/tick_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/tick_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>u_clk/tick_18_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">u_clk/tick_18_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>u_clk/n654_s2/I2</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n654_s2/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">u_clk/tick_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>u_clk/tick_18_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>u_clk/tick_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/tick_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/tick_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>u_clk/tick_25_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">u_clk/tick_25_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>u_clk/n647_s2/I3</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n647_s2/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">u_clk/tick_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>u_clk/tick_25_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>u_clk/tick_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>u_clk/next_increment_time_0_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_0_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>u_clk/n529_s0/I0</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n529_s0/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>u_clk/next_increment_time_0_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>u_clk/next_increment_time_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>u_clk/next_increment_time_4_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_4_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>u_clk/n525_s0/I0</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n525_s0/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>u_clk/next_increment_time_4_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>u_clk/next_increment_time_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/next_increment_time_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/next_increment_time_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>u_clk/next_increment_time_17_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_17_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>u_clk/n512_s0/I0</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n512_s0/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td style=" font-weight:bold;">u_clk/next_increment_time_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>u_clk/next_increment_time_17_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C15[0][A]</td>
<td>u_clk/next_increment_time_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/debounce_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/debounce_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>u_clk/debounce_counter_5_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R14C8[1][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_5_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>u_clk/n38_s2/I3</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n38_s2/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>u_clk/debounce_counter_5_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C8[1][A]</td>
<td>u_clk/debounce_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/debounce_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/debounce_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>u_clk/debounce_counter_6_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C9[0][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_6_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>u_clk/n37_s2/I2</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n37_s2/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>u_clk/debounce_counter_6_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>u_clk/debounce_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/debounce_counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/debounce_counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>u_clk/debounce_counter_8_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C7[0][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_8_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>u_clk/n35_s2/I3</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n35_s2/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>u_clk/debounce_counter_8_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C7[0][A]</td>
<td>u_clk/debounce_counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/debounce_counter_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/debounce_counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>u_clk/debounce_counter_10_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C8[1][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_10_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>u_clk/n33_s2/I1</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n33_s2/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>u_clk/debounce_counter_10_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C8[1][A]</td>
<td>u_clk/debounce_counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/debounce_counter_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/debounce_counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>u_clk/debounce_counter_11_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C8[0][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_11_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>u_clk/n32_s2/I3</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n32_s2/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>u_clk/debounce_counter_11_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C8[0][A]</td>
<td>u_clk/debounce_counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/debounce_counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/debounce_counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>u_clk/debounce_counter_14_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_14_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>u_clk/n29_s2/I3</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n29_s2/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>u_clk/debounce_counter_14_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[0][A]</td>
<td>u_clk/debounce_counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/debounce_counter_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/debounce_counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>u_clk/debounce_counter_16_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C9[1][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_16_s0/Q</td>
</tr>
<tr>
<td>0.519</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>u_clk/n27_s2/I1</td>
</tr>
<tr>
<td>0.891</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n27_s2/F</td>
</tr>
<tr>
<td>0.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>u_clk/debounce_counter_16_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>u_clk/debounce_counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>u_clk/count_0_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">u_clk/count_0_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>u_clk/n60_s2/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n60_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td style=" font-weight:bold;">u_clk/count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>u_clk/count_0_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C16[0][A]</td>
<td>u_clk/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/sec_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/sec_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>u_clk/sec_0_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R13C18[1][A]</td>
<td style=" font-weight:bold;">u_clk/sec_0_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>u_clk/n608_s4/I0</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n608_s4/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td style=" font-weight:bold;">u_clk/sec_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>u_clk/sec_0_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>u_clk/sec_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/tick_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/tick_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>u_clk/tick_6_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">u_clk/tick_6_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>u_clk/n666_s2/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n666_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td style=" font-weight:bold;">u_clk/tick_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>u_clk/tick_6_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[1][A]</td>
<td>u_clk/tick_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/tick_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/tick_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>u_clk/tick_11_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C19[1][A]</td>
<td style=" font-weight:bold;">u_clk/tick_11_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>u_clk/n661_s2/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n661_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td style=" font-weight:bold;">u_clk/tick_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>u_clk/tick_11_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>u_clk/tick_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/tick_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/tick_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>u_clk/tick_16_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">u_clk/tick_16_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>u_clk/n656_s2/I1</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n656_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">u_clk/tick_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>u_clk/tick_16_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>u_clk/tick_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/tick_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/tick_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>u_clk/tick_21_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">u_clk/tick_21_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>u_clk/n651_s4/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n651_s4/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">u_clk/tick_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>u_clk/tick_21_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>u_clk/tick_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/debounce_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/debounce_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>u_clk/debounce_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C8[0][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_2_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>u_clk/n41_s2/I3</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td style=" background: #97FFFF;">u_clk/n41_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>u_clk/debounce_counter_2_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C8[0][A]</td>
<td>u_clk/debounce_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_clk/debounce_counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_clk/debounce_counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>u_clk/debounce_counter_15_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_15_s0/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>u_clk/n28_s2/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" background: #97FFFF;">u_clk/n28_s2/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td style=" font-weight:bold;">u_clk/debounce_counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>u_clk/debounce_counter_15_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C8[1][A]</td>
<td>u_clk/debounce_counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>timing_gen/h_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timing_gen/h_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>timing_gen/h_count_6_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R8C11[0][A]</td>
<td style=" font-weight:bold;">timing_gen/h_count_6_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>timing_gen/n54_s2/I2</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" background: #97FFFF;">timing_gen/n54_s2/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td style=" font-weight:bold;">timing_gen/h_count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>timing_gen/h_count_6_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C11[0][A]</td>
<td>timing_gen/h_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>timing_gen/h_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>timing_gen/h_count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>timing_gen/h_count_7_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C13[1][A]</td>
<td style=" font-weight:bold;">timing_gen/h_count_7_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>timing_gen/n53_s2/I3</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" background: #97FFFF;">timing_gen/n53_s2/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td style=" font-weight:bold;">timing_gen/h_count_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>timing_gen/h_count_7_s0/CLK</td>
</tr>
<tr>
<td>0.183</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C13[1][A]</td>
<td>timing_gen/h_count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tmds_serdes_red</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_5x_pixel:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">tmds_serdes_red/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_5x_pixel</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>pll_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.825</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td>tmds_serdes_red/FCLK</td>
</tr>
<tr>
<td>3.795</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tmds_serdes_red</td>
</tr>
<tr>
<td>3.750</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>tmds_serdes_red</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tmds_serdes_green</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_5x_pixel:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">tmds_serdes_green/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_5x_pixel</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>pll_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.825</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td>tmds_serdes_green/FCLK</td>
</tr>
<tr>
<td>3.795</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tmds_serdes_green</td>
</tr>
<tr>
<td>3.750</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>tmds_serdes_green</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tmds_serdes_blue</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_5x_pixel:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR2[A]</td>
<td style=" font-weight:bold;">tmds_serdes_blue/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_5x_pixel</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L</td>
<td>pll_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.825</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR2[A]</td>
<td>tmds_serdes_blue/FCLK</td>
</tr>
<tr>
<td>3.795</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tmds_serdes_blue</td>
</tr>
<tr>
<td>3.750</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR2[A]</td>
<td>tmds_serdes_blue</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.121</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tmds_serdes_blue</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_5x_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR2[A]</td>
<td style=" font-weight:bold;">tmds_serdes_blue/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_5x_pixel</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>pll_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.522</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR2[A]</td>
<td>tmds_serdes_blue/FCLK</td>
</tr>
<tr>
<td>7.492</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tmds_serdes_blue</td>
</tr>
<tr>
<td>7.447</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR2[A]</td>
<td>tmds_serdes_blue</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.127</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tmds_serdes_green</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_5x_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">tmds_serdes_green/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_5x_pixel</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>pll_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.522</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>tmds_serdes_green/FCLK</td>
</tr>
<tr>
<td>7.492</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tmds_serdes_green</td>
</tr>
<tr>
<td>7.447</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>tmds_serdes_green</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.127</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.447</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tmds_serdes_red</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_5x_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">tmds_serdes_red/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.407</td>
<td>7.407</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_5x_pixel</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L</td>
<td>pll_inst/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>7.522</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td>tmds_serdes_red/FCLK</td>
</tr>
<tr>
<td>7.492</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>tmds_serdes_red</td>
</tr>
<tr>
<td>7.447</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>tmds_serdes_red</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.127</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tmds_serdes_blue</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR2[A]</td>
<td style=" font-weight:bold;">tmds_serdes_blue/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR2[A]</td>
<td>tmds_serdes_blue/PCLK</td>
</tr>
<tr>
<td>37.234</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR2[A]</td>
<td>tmds_serdes_blue</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tmds_serdes_green</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR11[A]</td>
<td style=" font-weight:bold;">tmds_serdes_green/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR11[A]</td>
<td>tmds_serdes_green/PCLK</td>
</tr>
<tr>
<td>37.234</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR11[A]</td>
<td>tmds_serdes_green</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.073</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.234</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>tmds_serdes_red</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">tmds_serdes_red/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td>tmds_serdes_red/PCLK</td>
</tr>
<tr>
<td>37.234</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>tmds_serdes_red</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td>enc_blue/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C29[2][A]</td>
<td>enc_blue/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td style=" font-weight:bold;">enc_blue/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>enc_blue/dout_6_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>enc_blue/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">enc_blue/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>enc_blue/dout_7_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>enc_blue/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[0][B]</td>
<td style=" font-weight:bold;">enc_blue/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][B]</td>
<td>enc_blue/dout_9_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C29[0][B]</td>
<td>enc_blue/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>enc_blue/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>enc_blue/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>enc_blue/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>enc_blue/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>enc_blue/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>enc_blue/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>enc_blue/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>enc_blue/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>enc_blue/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>enc_blue/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>enc_blue/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>enc_blue/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>enc_blue/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>enc_blue/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td style=" font-weight:bold;">enc_green/cnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>enc_green/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>enc_green/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[2][A]</td>
<td style=" font-weight:bold;">enc_green/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[2][A]</td>
<td>enc_green/dout_6_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C22[2][A]</td>
<td>enc_green/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td style=" font-weight:bold;">enc_green/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>enc_green/dout_7_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>enc_green/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td style=" font-weight:bold;">enc_green/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td>enc_green/dout_8_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C25[1][A]</td>
<td>enc_green/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.242</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.700</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>2.461</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td style=" font-weight:bold;">enc_green/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.279</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td>enc_green/dout_9_s0/CLK</td>
</tr>
<tr>
<td>37.236</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C22[0][B]</td>
<td>enc_green/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.461, 84.300%; tC2Q: 0.458, 15.700%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[2][A]</td>
<td>enc_blue/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C29[2][A]</td>
<td>enc_blue/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td style=" font-weight:bold;">enc_blue/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>enc_blue/dout_6_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C29[0][A]</td>
<td>enc_blue/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">enc_blue/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>enc_blue/dout_7_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>enc_blue/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][B]</td>
<td style=" font-weight:bold;">enc_blue/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[0][B]</td>
<td>enc_blue/dout_9_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C29[0][B]</td>
<td>enc_blue/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>enc_blue/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>enc_blue/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>enc_blue/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C29[1][A]</td>
<td>enc_blue/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>enc_blue/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>enc_blue/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>enc_blue/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>enc_blue/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>enc_blue/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C26[1][A]</td>
<td>enc_blue/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>enc_blue/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C27[1][A]</td>
<td>enc_blue/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_blue/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">enc_blue/cnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>enc_blue/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>enc_blue/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td style=" font-weight:bold;">enc_green/cnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>enc_green/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C17[1][A]</td>
<td>enc_green/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[2][A]</td>
<td style=" font-weight:bold;">enc_green/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[2][A]</td>
<td>enc_green/dout_6_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C22[2][A]</td>
<td>enc_green/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td style=" font-weight:bold;">enc_green/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>enc_green/dout_7_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C22[0][A]</td>
<td>enc_green/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/dout_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td style=" font-weight:bold;">enc_green/dout_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[1][A]</td>
<td>enc_green/dout_8_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C25[1][A]</td>
<td>enc_green/dout_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/dout_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td style=" font-weight:bold;">enc_green/dout_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C22[0][B]</td>
<td>enc_green/dout_9_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C22[0][B]</td>
<td>enc_green/dout_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td style=" font-weight:bold;">enc_green/cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[1][A]</td>
<td>enc_green/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C22[1][A]</td>
<td>enc_green/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" font-weight:bold;">enc_green/cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>enc_green/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>enc_green/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">enc_green/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>enc_green/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>enc_green/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td style=" font-weight:bold;">enc_green/cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>enc_green/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>enc_green/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" font-weight:bold;">enc_green/cnt_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>enc_green/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>enc_green/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">enc_green/cnt_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>enc_green/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>enc_green/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_green/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td style=" font-weight:bold;">enc_green/cnt_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>enc_green/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>enc_green/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_red/cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td style=" font-weight:bold;">enc_red/cnt_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[2][A]</td>
<td>enc_red/cnt_8_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C33[2][A]</td>
<td>enc_red/cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.884</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.080</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_sync/resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>enc_red/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
<tr>
<td>0.516</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>196</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">reset_sync/resetn_s0/Q</td>
</tr>
<tr>
<td>2.080</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">enc_red/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>247</td>
<td>RIGHTSIDE[1]</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.183</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>enc_red/dout_6_s0/CLK</td>
</tr>
<tr>
<td>0.196</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>enc_red/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.563, 82.424%; tC2Q: 0.333, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.194</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.444</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_sync/resetn_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.775</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.220</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>reset_sync/resetn_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.194</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.444</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_clk/debounce_counter_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.775</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_clk/debounce_counter_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.220</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_clk/debounce_counter_16_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.194</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.444</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_clk/debounce_counter_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.775</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_clk/debounce_counter_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.220</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_clk/debounce_counter_12_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.194</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.444</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_clk/debounce_counter_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.775</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_clk/debounce_counter_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.220</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_clk/debounce_counter_4_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.194</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.444</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_clk/next_increment_time_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.775</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_clk/next_increment_time_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.220</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_clk/next_increment_time_14_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.194</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.444</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_clk/tick_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.775</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_clk/tick_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.220</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_clk/tick_9_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.194</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.444</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_clk/press_duration_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.775</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_clk/press_duration_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.220</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_clk/press_duration_0_s3/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.194</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.444</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_clk/min_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.775</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_clk/min_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.220</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_clk/min_0_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.194</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.444</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_clk/tick_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.775</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_clk/tick_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.220</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_clk/tick_10_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>17.194</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>18.444</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_pixel</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_clk/btn_pressed_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>18.518</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>18.775</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_clk/btn_pressed_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>div_inst/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.220</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_clk/btn_pressed_s3/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>247</td>
<td>clk_pixel</td>
<td>0.589</td>
<td>0.659</td>
</tr>
<tr>
<td>104</td>
<td>q_m[7]</td>
<td>29.506</td>
<td>3.284</td>
</tr>
<tr>
<td>50</td>
<td>de</td>
<td>28.158</td>
<td>2.970</td>
</tr>
<tr>
<td>43</td>
<td>row[1]</td>
<td>28.287</td>
<td>1.978</td>
</tr>
<tr>
<td>41</td>
<td>row[2]</td>
<td>28.773</td>
<td>1.991</td>
</tr>
<tr>
<td>40</td>
<td>row[0]</td>
<td>28.834</td>
<td>2.003</td>
</tr>
<tr>
<td>39</td>
<td>char_code[0]</td>
<td>28.732</td>
<td>1.714</td>
</tr>
<tr>
<td>39</td>
<td>char_code[1]</td>
<td>29.038</td>
<td>1.712</td>
</tr>
<tr>
<td>34</td>
<td>q_m[8]</td>
<td>26.615</td>
<td>2.814</td>
</tr>
<tr>
<td>30</td>
<td>btn_pressed</td>
<td>29.941</td>
<td>2.170</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C12</td>
<td>84.72%</td>
</tr>
<tr>
<td>R11C19</td>
<td>80.56%</td>
</tr>
<tr>
<td>R7C11</td>
<td>79.17%</td>
</tr>
<tr>
<td>R7C12</td>
<td>77.78%</td>
</tr>
<tr>
<td>R8C10</td>
<td>77.78%</td>
</tr>
<tr>
<td>R14C9</td>
<td>77.78%</td>
</tr>
<tr>
<td>R9C23</td>
<td>77.78%</td>
</tr>
<tr>
<td>R8C11</td>
<td>76.39%</td>
</tr>
<tr>
<td>R14C8</td>
<td>69.44%</td>
</tr>
<tr>
<td>R13C19</td>
<td>68.06%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk -period 37.037 [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_5x_pixel -source [get_ports {clk}] -master_clock sys_clk -multiply_by 5 -divide_by 1 [get_nets {clk_5x_pixel}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_nets {clk_5x_pixel}] -master_clock clk_5x_pixel -divide_by 5 [get_nets {clk_pixel}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {sys_clk}] -group [get_clocks {clk_pixel clk_5x_pixel}] </td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
