// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _myFuncAccel4_HH_
#define _myFuncAccel4_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1.h"
#include "myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1.h"
#include "myFuncAccel4_fcmp_32ns_32ns_1_2_1.h"

namespace ap_rtl {

struct myFuncAccel4 : public sc_module {
    // Port declarations 31
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > size;
    sc_in< sc_lv<32> > dim;
    sc_in< sc_lv<32> > threshold;
    sc_in< sc_lv<32> > data0_0;
    sc_in< sc_lv<32> > data0_1;
    sc_in< sc_lv<32> > data0_2;
    sc_in< sc_lv<32> > data0_3;
    sc_in< sc_lv<32> > data0_4;
    sc_in< sc_lv<32> > data0_5;
    sc_in< sc_lv<32> > data0_6;
    sc_in< sc_lv<32> > data0_7;
    sc_in< sc_lv<32> > data0_8;
    sc_in< sc_lv<32> > data0_9;
    sc_in< sc_lv<32> > data0_10;
    sc_in< sc_lv<32> > data0_11;
    sc_in< sc_lv<32> > data0_12;
    sc_in< sc_lv<32> > data0_13;
    sc_in< sc_lv<32> > data0_14;
    sc_in< sc_lv<32> > data0_15;
    sc_in< sc_lv<128> > data1_V_TDATA;
    sc_in< sc_logic > data1_V_TVALID;
    sc_out< sc_logic > data1_V_TREADY;
    sc_out< sc_lv<128> > data_out_V_TDATA;
    sc_out< sc_logic > data_out_V_TVALID;
    sc_in< sc_logic > data_out_V_TREADY;
    sc_signal< sc_lv<32> > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const1;


    // Module declarations
    myFuncAccel4(sc_module_name name);
    SC_HAS_PROCESS(myFuncAccel4);

    ~myFuncAccel4();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U1;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U2;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U3;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U4;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U5;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U6;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U7;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U8;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U9;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U10;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U11;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U12;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U13;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U14;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U15;
    myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1<1,5,32,32,32>* myFuncAccel4_fadd_32ns_32ns_32_5_full_dsp_1_U16;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U17;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U18;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U19;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U20;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U21;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U22;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U23;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U24;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U25;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U26;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U27;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U28;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U29;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U30;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U31;
    myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* myFuncAccel4_fmul_32ns_32ns_32_4_max_dsp_1_U32;
    myFuncAccel4_fcmp_32ns_32ns_1_2_1<1,2,32,32,1>* myFuncAccel4_fcmp_32ns_32ns_1_2_1_U33;
    myFuncAccel4_fcmp_32ns_32ns_1_2_1<1,2,32,32,1>* myFuncAccel4_fcmp_32ns_32ns_1_2_1_U34;
    myFuncAccel4_fcmp_32ns_32ns_1_2_1<1,2,32,32,1>* myFuncAccel4_fcmp_32ns_32ns_1_2_1_U35;
    myFuncAccel4_fcmp_32ns_32ns_1_2_1<1,2,32,32,1>* myFuncAccel4_fcmp_32ns_32ns_1_2_1_U36;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<128> > data1_V_0_data_out;
    sc_signal< sc_logic > data1_V_0_vld_in;
    sc_signal< sc_logic > data1_V_0_vld_out;
    sc_signal< sc_logic > data1_V_0_ack_in;
    sc_signal< sc_logic > data1_V_0_ack_out;
    sc_signal< sc_lv<128> > data1_V_0_payload_A;
    sc_signal< sc_lv<128> > data1_V_0_payload_B;
    sc_signal< sc_logic > data1_V_0_sel_rd;
    sc_signal< sc_logic > data1_V_0_sel_wr;
    sc_signal< sc_logic > data1_V_0_sel;
    sc_signal< sc_logic > data1_V_0_load_A;
    sc_signal< sc_logic > data1_V_0_load_B;
    sc_signal< sc_lv<2> > data1_V_0_state;
    sc_signal< sc_logic > data1_V_0_state_cmp_full;
    sc_signal< sc_lv<128> > data_out_V_1_data_out;
    sc_signal< sc_logic > data_out_V_1_vld_in;
    sc_signal< sc_logic > data_out_V_1_vld_out;
    sc_signal< sc_logic > data_out_V_1_ack_in;
    sc_signal< sc_logic > data_out_V_1_ack_out;
    sc_signal< sc_lv<128> > data_out_V_1_payload_A;
    sc_signal< sc_lv<128> > data_out_V_1_payload_B;
    sc_signal< sc_logic > data_out_V_1_sel_rd;
    sc_signal< sc_logic > data_out_V_1_sel_wr;
    sc_signal< sc_logic > data_out_V_1_sel;
    sc_signal< sc_logic > data_out_V_1_load_A;
    sc_signal< sc_logic > data_out_V_1_load_B;
    sc_signal< sc_lv<2> > data_out_V_1_state;
    sc_signal< sc_logic > data_out_V_1_state_cmp_full;
    sc_signal< sc_logic > data1_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln45_fu_412_p2;
    sc_signal< sc_logic > data_out_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter25_reg;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter26_reg;
    sc_signal< sc_lv<32> > i_1_reg_239;
    sc_signal< sc_lv<32> > bitcast_ln72_1_fu_398_p1;
    sc_signal< sc_lv<1> > icmp_ln72_3_fu_406_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state28_io;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter27;
    sc_signal< bool > ap_block_state29_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln45_reg_880_pp0_iter24_reg;
    sc_signal< sc_lv<32> > i_fu_417_p2;
    sc_signal< sc_lv<32> > bitcast_ln56_fu_427_p1;
    sc_signal< sc_lv<32> > p_Result_1_reg_897;
    sc_signal< sc_lv<32> > p_Result_1_reg_897_pp0_iter1_reg;
    sc_signal< sc_lv<32> > p_Result_1_reg_897_pp0_iter2_reg;
    sc_signal< sc_lv<32> > p_Result_1_reg_897_pp0_iter3_reg;
    sc_signal< sc_lv<32> > p_Result_1_reg_897_pp0_iter4_reg;
    sc_signal< sc_lv<32> > p_Result_s_reg_902;
    sc_signal< sc_lv<32> > p_Result_s_reg_902_pp0_iter1_reg;
    sc_signal< sc_lv<32> > p_Result_s_reg_902_pp0_iter2_reg;
    sc_signal< sc_lv<32> > p_Result_s_reg_902_pp0_iter3_reg;
    sc_signal< sc_lv<32> > p_Result_s_reg_902_pp0_iter4_reg;
    sc_signal< sc_lv<32> > p_Result_s_reg_902_pp0_iter5_reg;
    sc_signal< sc_lv<32> > p_Result_s_reg_902_pp0_iter6_reg;
    sc_signal< sc_lv<32> > p_Result_s_reg_902_pp0_iter7_reg;
    sc_signal< sc_lv<32> > p_Result_s_reg_902_pp0_iter8_reg;
    sc_signal< sc_lv<32> > p_Result_s_reg_902_pp0_iter9_reg;
    sc_signal< sc_lv<32> > p_Result_3_reg_907;
    sc_signal< sc_lv<32> > p_Result_3_reg_907_pp0_iter1_reg;
    sc_signal< sc_lv<32> > p_Result_3_reg_907_pp0_iter2_reg;
    sc_signal< sc_lv<32> > p_Result_3_reg_907_pp0_iter3_reg;
    sc_signal< sc_lv<32> > p_Result_3_reg_907_pp0_iter4_reg;
    sc_signal< sc_lv<32> > p_Result_3_reg_907_pp0_iter5_reg;
    sc_signal< sc_lv<32> > p_Result_3_reg_907_pp0_iter6_reg;
    sc_signal< sc_lv<32> > p_Result_3_reg_907_pp0_iter7_reg;
    sc_signal< sc_lv<32> > p_Result_3_reg_907_pp0_iter8_reg;
    sc_signal< sc_lv<32> > p_Result_3_reg_907_pp0_iter9_reg;
    sc_signal< sc_lv<32> > p_Result_3_reg_907_pp0_iter10_reg;
    sc_signal< sc_lv<32> > p_Result_3_reg_907_pp0_iter11_reg;
    sc_signal< sc_lv<32> > p_Result_3_reg_907_pp0_iter12_reg;
    sc_signal< sc_lv<32> > p_Result_3_reg_907_pp0_iter13_reg;
    sc_signal< sc_lv<32> > p_Result_3_reg_907_pp0_iter14_reg;
    sc_signal< sc_lv<1> > or_ln72_1_fu_480_p2;
    sc_signal< sc_lv<32> > grp_fu_318_p2;
    sc_signal< sc_lv<32> > tmp_2_reg_920;
    sc_signal< sc_lv<32> > grp_fu_322_p2;
    sc_signal< sc_lv<32> > tmp_2_1_reg_925;
    sc_signal< sc_lv<32> > grp_fu_326_p2;
    sc_signal< sc_lv<32> > tmp_2_2_reg_930;
    sc_signal< sc_lv<32> > grp_fu_330_p2;
    sc_signal< sc_lv<32> > tmp_2_3_reg_935;
    sc_signal< sc_lv<32> > bitcast_ln56_1_fu_485_p1;
    sc_signal< sc_lv<32> > grp_fu_250_p2;
    sc_signal< sc_lv<32> > tmp_3_reg_948;
    sc_signal< sc_lv<32> > grp_fu_334_p2;
    sc_signal< sc_lv<32> > tmp_2_0_1_reg_953;
    sc_signal< sc_lv<32> > grp_fu_255_p2;
    sc_signal< sc_lv<32> > tmp_3_1_reg_958;
    sc_signal< sc_lv<32> > grp_fu_338_p2;
    sc_signal< sc_lv<32> > tmp_2_1_1_reg_963;
    sc_signal< sc_lv<32> > grp_fu_260_p2;
    sc_signal< sc_lv<32> > tmp_3_2_reg_968;
    sc_signal< sc_lv<32> > grp_fu_342_p2;
    sc_signal< sc_lv<32> > tmp_2_2_1_reg_973;
    sc_signal< sc_lv<32> > grp_fu_265_p2;
    sc_signal< sc_lv<32> > tmp_3_3_reg_978;
    sc_signal< sc_lv<32> > grp_fu_346_p2;
    sc_signal< sc_lv<32> > tmp_2_3_1_reg_983;
    sc_signal< sc_lv<32> > bitcast_ln56_2_fu_492_p1;
    sc_signal< sc_lv<32> > grp_fu_270_p2;
    sc_signal< sc_lv<32> > tmp_3_0_1_reg_996;
    sc_signal< sc_lv<32> > grp_fu_350_p2;
    sc_signal< sc_lv<32> > tmp_2_0_2_reg_1001;
    sc_signal< sc_lv<32> > grp_fu_274_p2;
    sc_signal< sc_lv<32> > tmp_3_1_1_reg_1006;
    sc_signal< sc_lv<32> > grp_fu_354_p2;
    sc_signal< sc_lv<32> > tmp_2_1_2_reg_1011;
    sc_signal< sc_lv<32> > grp_fu_278_p2;
    sc_signal< sc_lv<32> > tmp_3_2_1_reg_1016;
    sc_signal< sc_lv<32> > grp_fu_358_p2;
    sc_signal< sc_lv<32> > tmp_2_2_2_reg_1021;
    sc_signal< sc_lv<32> > grp_fu_282_p2;
    sc_signal< sc_lv<32> > tmp_3_3_1_reg_1026;
    sc_signal< sc_lv<32> > grp_fu_362_p2;
    sc_signal< sc_lv<32> > tmp_2_3_2_reg_1031;
    sc_signal< sc_lv<32> > bitcast_ln56_3_fu_499_p1;
    sc_signal< sc_lv<32> > grp_fu_286_p2;
    sc_signal< sc_lv<32> > tmp_3_0_2_reg_1044;
    sc_signal< sc_lv<32> > grp_fu_366_p2;
    sc_signal< sc_lv<32> > tmp_2_0_3_reg_1049;
    sc_signal< sc_lv<32> > grp_fu_290_p2;
    sc_signal< sc_lv<32> > tmp_3_1_2_reg_1054;
    sc_signal< sc_lv<32> > grp_fu_370_p2;
    sc_signal< sc_lv<32> > tmp_2_1_3_reg_1059;
    sc_signal< sc_lv<32> > grp_fu_294_p2;
    sc_signal< sc_lv<32> > tmp_3_2_2_reg_1064;
    sc_signal< sc_lv<32> > grp_fu_374_p2;
    sc_signal< sc_lv<32> > tmp_2_2_3_reg_1069;
    sc_signal< sc_lv<32> > grp_fu_298_p2;
    sc_signal< sc_lv<32> > tmp_3_3_2_reg_1074;
    sc_signal< sc_lv<32> > grp_fu_378_p2;
    sc_signal< sc_lv<32> > tmp_2_3_3_reg_1079;
    sc_signal< sc_lv<32> > grp_fu_302_p2;
    sc_signal< sc_lv<32> > tmp_3_0_3_reg_1084;
    sc_signal< sc_lv<32> > tmp_3_0_3_reg_1084_pp0_iter24_reg;
    sc_signal< sc_lv<32> > grp_fu_306_p2;
    sc_signal< sc_lv<32> > tmp_3_1_3_reg_1090;
    sc_signal< sc_lv<32> > tmp_3_1_3_reg_1090_pp0_iter24_reg;
    sc_signal< sc_lv<32> > grp_fu_310_p2;
    sc_signal< sc_lv<32> > tmp_3_2_3_reg_1096;
    sc_signal< sc_lv<32> > tmp_3_2_3_reg_1096_pp0_iter24_reg;
    sc_signal< sc_lv<32> > grp_fu_314_p2;
    sc_signal< sc_lv<32> > tmp_3_3_3_reg_1102;
    sc_signal< sc_lv<32> > tmp_3_3_3_reg_1102_pp0_iter24_reg;
    sc_signal< sc_lv<32> > bitcast_ln72_fu_506_p1;
    sc_signal< sc_lv<32> > bitcast_ln72_reg_1108;
    sc_signal< sc_lv<32> > bitcast_ln72_2_fu_556_p1;
    sc_signal< sc_lv<32> > bitcast_ln72_2_reg_1113;
    sc_signal< sc_lv<32> > bitcast_ln72_3_fu_606_p1;
    sc_signal< sc_lv<32> > bitcast_ln72_3_reg_1118;
    sc_signal< sc_lv<32> > bitcast_ln72_4_fu_656_p1;
    sc_signal< sc_lv<32> > bitcast_ln72_4_reg_1123;
    sc_signal< sc_lv<2> > add_ln72_fu_706_p2;
    sc_signal< sc_lv<2> > add_ln72_reg_1128;
    sc_signal< sc_lv<2> > add_ln72_1_fu_712_p2;
    sc_signal< sc_lv<2> > add_ln72_1_reg_1133;
    sc_signal< sc_lv<128> > p_Result_2_3_fu_764_p5;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<23> > trunc_ln72_fu_402_p1;
    sc_signal< sc_lv<32> > trunc_ln681_fu_423_p1;
    sc_signal< sc_lv<8> > tmp_4_fu_465_p4;
    sc_signal< sc_lv<1> > icmp_ln72_2_fu_474_p2;
    sc_signal< sc_lv<8> > tmp_1_fu_509_p4;
    sc_signal< sc_lv<23> > trunc_ln72_1_fu_519_p1;
    sc_signal< sc_lv<1> > icmp_ln72_1_fu_529_p2;
    sc_signal< sc_lv<1> > icmp_ln72_fu_523_p2;
    sc_signal< sc_lv<1> > or_ln72_fu_535_p2;
    sc_signal< sc_lv<1> > and_ln72_fu_541_p2;
    sc_signal< sc_lv<1> > grp_fu_382_p2;
    sc_signal< sc_lv<1> > and_ln72_1_fu_546_p2;
    sc_signal< sc_lv<8> > tmp_6_fu_559_p4;
    sc_signal< sc_lv<23> > trunc_ln72_2_fu_569_p1;
    sc_signal< sc_lv<1> > icmp_ln72_5_fu_579_p2;
    sc_signal< sc_lv<1> > icmp_ln72_4_fu_573_p2;
    sc_signal< sc_lv<1> > or_ln72_2_fu_585_p2;
    sc_signal< sc_lv<1> > and_ln72_2_fu_591_p2;
    sc_signal< sc_lv<1> > grp_fu_386_p2;
    sc_signal< sc_lv<1> > and_ln72_3_fu_596_p2;
    sc_signal< sc_lv<8> > tmp_9_fu_609_p4;
    sc_signal< sc_lv<23> > trunc_ln72_3_fu_619_p1;
    sc_signal< sc_lv<1> > icmp_ln72_7_fu_629_p2;
    sc_signal< sc_lv<1> > icmp_ln72_6_fu_623_p2;
    sc_signal< sc_lv<1> > or_ln72_3_fu_635_p2;
    sc_signal< sc_lv<1> > and_ln72_4_fu_641_p2;
    sc_signal< sc_lv<1> > grp_fu_390_p2;
    sc_signal< sc_lv<1> > and_ln72_5_fu_646_p2;
    sc_signal< sc_lv<8> > tmp_7_fu_659_p4;
    sc_signal< sc_lv<23> > trunc_ln72_4_fu_669_p1;
    sc_signal< sc_lv<1> > icmp_ln72_9_fu_679_p2;
    sc_signal< sc_lv<1> > icmp_ln72_8_fu_673_p2;
    sc_signal< sc_lv<1> > or_ln72_4_fu_685_p2;
    sc_signal< sc_lv<1> > and_ln72_6_fu_691_p2;
    sc_signal< sc_lv<1> > grp_fu_394_p2;
    sc_signal< sc_lv<1> > and_ln72_7_fu_696_p2;
    sc_signal< sc_lv<2> > zext_ln68_1_fu_602_p1;
    sc_signal< sc_lv<2> > zext_ln68_fu_552_p1;
    sc_signal< sc_lv<2> > zext_ln68_2_fu_652_p1;
    sc_signal< sc_lv<2> > zext_ln72_fu_702_p1;
    sc_signal< sc_lv<3> > zext_ln72_2_fu_721_p1;
    sc_signal< sc_lv<3> > zext_ln72_1_fu_718_p1;
    sc_signal< sc_lv<3> > add_ln72_2_fu_724_p2;
    sc_signal< sc_lv<1> > icmp_ln78_fu_730_p2;
    sc_signal< sc_lv<32> > select_ln79_3_fu_757_p3;
    sc_signal< sc_lv<32> > select_ln79_2_fu_750_p3;
    sc_signal< sc_lv<32> > select_ln79_1_fu_743_p3;
    sc_signal< sc_lv<32> > select_ln79_fu_736_p3;
    sc_signal< sc_logic > grp_fu_250_ce;
    sc_signal< sc_logic > grp_fu_255_ce;
    sc_signal< sc_logic > grp_fu_260_ce;
    sc_signal< sc_logic > grp_fu_265_ce;
    sc_signal< sc_logic > grp_fu_270_ce;
    sc_signal< sc_logic > grp_fu_274_ce;
    sc_signal< sc_logic > grp_fu_278_ce;
    sc_signal< sc_logic > grp_fu_282_ce;
    sc_signal< sc_logic > grp_fu_286_ce;
    sc_signal< sc_logic > grp_fu_290_ce;
    sc_signal< sc_logic > grp_fu_294_ce;
    sc_signal< sc_logic > grp_fu_298_ce;
    sc_signal< sc_logic > grp_fu_302_ce;
    sc_signal< sc_logic > grp_fu_306_ce;
    sc_signal< sc_logic > grp_fu_310_ce;
    sc_signal< sc_logic > grp_fu_314_ce;
    sc_signal< sc_logic > grp_fu_318_ce;
    sc_signal< sc_logic > grp_fu_322_ce;
    sc_signal< sc_logic > grp_fu_326_ce;
    sc_signal< sc_logic > grp_fu_330_ce;
    sc_signal< sc_logic > grp_fu_334_ce;
    sc_signal< sc_logic > grp_fu_338_ce;
    sc_signal< sc_logic > grp_fu_342_ce;
    sc_signal< sc_logic > grp_fu_346_ce;
    sc_signal< sc_logic > grp_fu_350_ce;
    sc_signal< sc_logic > grp_fu_354_ce;
    sc_signal< sc_logic > grp_fu_358_ce;
    sc_signal< sc_logic > grp_fu_362_ce;
    sc_signal< sc_logic > grp_fu_366_ce;
    sc_signal< sc_logic > grp_fu_370_ce;
    sc_signal< sc_logic > grp_fu_374_ce;
    sc_signal< sc_logic > grp_fu_378_ce;
    sc_signal< sc_logic > grp_fu_382_ce;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< sc_logic > grp_fu_386_ce;
    sc_signal< sc_logic > grp_fu_390_ce;
    sc_signal< sc_logic > grp_fu_394_ce;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< bool > ap_block_state30;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state30;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<3> ap_const_lv3_4;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln72_1_fu_712_p2();
    void thread_add_ln72_2_fu_724_p2();
    void thread_add_ln72_fu_706_p2();
    void thread_and_ln72_1_fu_546_p2();
    void thread_and_ln72_2_fu_591_p2();
    void thread_and_ln72_3_fu_596_p2();
    void thread_and_ln72_4_fu_641_p2();
    void thread_and_ln72_5_fu_646_p2();
    void thread_and_ln72_6_fu_691_p2();
    void thread_and_ln72_7_fu_696_p2();
    void thread_and_ln72_fu_541_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state30();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state17_pp0_stage0_iter15();
    void thread_ap_block_state18_pp0_stage0_iter16();
    void thread_ap_block_state19_pp0_stage0_iter17();
    void thread_ap_block_state20_pp0_stage0_iter18();
    void thread_ap_block_state21_pp0_stage0_iter19();
    void thread_ap_block_state22_pp0_stage0_iter20();
    void thread_ap_block_state23_pp0_stage0_iter21();
    void thread_ap_block_state24_pp0_stage0_iter22();
    void thread_ap_block_state25_pp0_stage0_iter23();
    void thread_ap_block_state26_pp0_stage0_iter24();
    void thread_ap_block_state27_pp0_stage0_iter25();
    void thread_ap_block_state28_io();
    void thread_ap_block_state28_pp0_stage0_iter26();
    void thread_ap_block_state29_io();
    void thread_ap_block_state29_pp0_stage0_iter27();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_bitcast_ln56_1_fu_485_p1();
    void thread_bitcast_ln56_2_fu_492_p1();
    void thread_bitcast_ln56_3_fu_499_p1();
    void thread_bitcast_ln56_fu_427_p1();
    void thread_bitcast_ln72_1_fu_398_p1();
    void thread_bitcast_ln72_2_fu_556_p1();
    void thread_bitcast_ln72_3_fu_606_p1();
    void thread_bitcast_ln72_4_fu_656_p1();
    void thread_bitcast_ln72_fu_506_p1();
    void thread_data1_V_0_ack_in();
    void thread_data1_V_0_ack_out();
    void thread_data1_V_0_data_out();
    void thread_data1_V_0_load_A();
    void thread_data1_V_0_load_B();
    void thread_data1_V_0_sel();
    void thread_data1_V_0_state_cmp_full();
    void thread_data1_V_0_vld_in();
    void thread_data1_V_0_vld_out();
    void thread_data1_V_TDATA_blk_n();
    void thread_data1_V_TREADY();
    void thread_data_out_V_1_ack_in();
    void thread_data_out_V_1_ack_out();
    void thread_data_out_V_1_data_out();
    void thread_data_out_V_1_load_A();
    void thread_data_out_V_1_load_B();
    void thread_data_out_V_1_sel();
    void thread_data_out_V_1_state_cmp_full();
    void thread_data_out_V_1_vld_in();
    void thread_data_out_V_1_vld_out();
    void thread_data_out_V_TDATA();
    void thread_data_out_V_TDATA_blk_n();
    void thread_data_out_V_TVALID();
    void thread_grp_fu_250_ce();
    void thread_grp_fu_255_ce();
    void thread_grp_fu_260_ce();
    void thread_grp_fu_265_ce();
    void thread_grp_fu_270_ce();
    void thread_grp_fu_274_ce();
    void thread_grp_fu_278_ce();
    void thread_grp_fu_282_ce();
    void thread_grp_fu_286_ce();
    void thread_grp_fu_290_ce();
    void thread_grp_fu_294_ce();
    void thread_grp_fu_298_ce();
    void thread_grp_fu_302_ce();
    void thread_grp_fu_306_ce();
    void thread_grp_fu_310_ce();
    void thread_grp_fu_314_ce();
    void thread_grp_fu_318_ce();
    void thread_grp_fu_322_ce();
    void thread_grp_fu_326_ce();
    void thread_grp_fu_330_ce();
    void thread_grp_fu_334_ce();
    void thread_grp_fu_338_ce();
    void thread_grp_fu_342_ce();
    void thread_grp_fu_346_ce();
    void thread_grp_fu_350_ce();
    void thread_grp_fu_354_ce();
    void thread_grp_fu_358_ce();
    void thread_grp_fu_362_ce();
    void thread_grp_fu_366_ce();
    void thread_grp_fu_370_ce();
    void thread_grp_fu_374_ce();
    void thread_grp_fu_378_ce();
    void thread_grp_fu_382_ce();
    void thread_grp_fu_386_ce();
    void thread_grp_fu_390_ce();
    void thread_grp_fu_394_ce();
    void thread_i_fu_417_p2();
    void thread_icmp_ln45_fu_412_p2();
    void thread_icmp_ln72_1_fu_529_p2();
    void thread_icmp_ln72_2_fu_474_p2();
    void thread_icmp_ln72_3_fu_406_p2();
    void thread_icmp_ln72_4_fu_573_p2();
    void thread_icmp_ln72_5_fu_579_p2();
    void thread_icmp_ln72_6_fu_623_p2();
    void thread_icmp_ln72_7_fu_629_p2();
    void thread_icmp_ln72_8_fu_673_p2();
    void thread_icmp_ln72_9_fu_679_p2();
    void thread_icmp_ln72_fu_523_p2();
    void thread_icmp_ln78_fu_730_p2();
    void thread_or_ln72_1_fu_480_p2();
    void thread_or_ln72_2_fu_585_p2();
    void thread_or_ln72_3_fu_635_p2();
    void thread_or_ln72_4_fu_685_p2();
    void thread_or_ln72_fu_535_p2();
    void thread_p_Result_2_3_fu_764_p5();
    void thread_select_ln79_1_fu_743_p3();
    void thread_select_ln79_2_fu_750_p3();
    void thread_select_ln79_3_fu_757_p3();
    void thread_select_ln79_fu_736_p3();
    void thread_tmp_1_fu_509_p4();
    void thread_tmp_4_fu_465_p4();
    void thread_tmp_6_fu_559_p4();
    void thread_tmp_7_fu_659_p4();
    void thread_tmp_9_fu_609_p4();
    void thread_trunc_ln681_fu_423_p1();
    void thread_trunc_ln72_1_fu_519_p1();
    void thread_trunc_ln72_2_fu_569_p1();
    void thread_trunc_ln72_3_fu_619_p1();
    void thread_trunc_ln72_4_fu_669_p1();
    void thread_trunc_ln72_fu_402_p1();
    void thread_zext_ln68_1_fu_602_p1();
    void thread_zext_ln68_2_fu_652_p1();
    void thread_zext_ln68_fu_552_p1();
    void thread_zext_ln72_1_fu_718_p1();
    void thread_zext_ln72_2_fu_721_p1();
    void thread_zext_ln72_fu_702_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
