{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480423651363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480423651370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 10:47:31 2016 " "Processing started: Tue Nov 29 10:47:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480423651370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423651370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423651370 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423651888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unit_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unit_control-Behavior " "Found design unit 1: unit_control-Behavior" {  } { { "unit_control.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/unit_control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668829 ""} { "Info" "ISGN_ENTITY_NAME" "1 unit_control " "Found entity 1: unit_control" {  } { { "unit_control.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/unit_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423668829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_ext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_ext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ext-Behavior " "Found design unit 1: sign_ext-Behavior" {  } { { "sign_ext.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/sign_ext.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668831 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_ext " "Found entity 1: sign_ext" {  } { { "sign_ext.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/sign_ext.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423668831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers_file-Behavior " "Found design unit 1: registers_file-Behavior" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668833 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers_file " "Found entity 1: registers_file" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423668833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-Behavior " "Found design unit 1: program_counter-Behavior" {  } { { "program_counter.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/program_counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668835 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/program_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423668835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-Behavior " "Found design unit 1: mux2to1-Behavior" {  } { { "mux2to1.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668837 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423668837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_wb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_wb-Behavior " "Found design unit 1: mem_wb-Behavior" {  } { { "mem_wb.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/mem_wb.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668839 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mem_wb.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/mem_wb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423668839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_mem-Behavior " "Found design unit 1: instruction_mem-Behavior" {  } { { "instruction_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/instruction_mem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668842 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "instruction_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/instruction_mem.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423668842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.vhd 2 1 " "Found 2 design units, including 1 entities, in source file if_id.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_id-Behavior " "Found design unit 1: if_id-Behavior" {  } { { "if_id.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/if_id.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668844 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "if_id.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/if_id.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423668844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_ex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_ex-Behavior " "Found design unit 1: id_ex-Behavior" {  } { { "id_ex.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/id_ex.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668846 ""} { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "id_ex.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/id_ex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423668846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ex_mem-Behavior " "Found design unit 1: ex_mem-Behavior" {  } { { "ex_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/ex_mem.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668848 ""} { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "ex_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/ex_mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423668848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-Behavior " "Found design unit 1: data_mem-Behavior" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668850 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423668850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-Behavior " "Found design unit 1: cpu-Behavior" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668852 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423668852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "components.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/components.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423668854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_control-Behavior " "Found design unit 1: alu_control-Behavior" {  } { { "alu_control.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668857 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423668857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_component-Behavior " "Found design unit 1: alu_component-Behavior" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668859 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_component " "Found entity 1: alu_component" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423668859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423668859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480423668914 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "useless_output cpu.vhd(14) " "Verilog HDL or VHDL warning at cpu.vhd(14): object \"useless_output\" assigned a value but never read" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480423668916 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control alu_control:alu_ctrl " "Elaborating entity \"alu_control\" for hierarchy \"alu_control:alu_ctrl\"" {  } { { "cpu.vhd" "alu_ctrl" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480423668991 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct alu_control.vhd(24) " "VHDL Process Statement warning at alu_control.vhd(24): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_control.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_control.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423668992 "|cpu|alu_control:alu_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_component alu_component:pc_plus_four_adder " "Elaborating entity \"alu_component\" for hierarchy \"alu_component:pc_plus_four_adder\"" {  } { { "cpu.vhd" "pc_plus_four_adder" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480423669018 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_operand1 alu_component.vhd(24) " "VHDL Process Statement warning at alu_component.vhd(24): signal \"alu_operand1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423669019 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_operand2 alu_component.vhd(24) " "VHDL Process Statement warning at alu_component.vhd(24): signal \"alu_operand2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423669019 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_operand1 alu_component.vhd(27) " "VHDL Process Statement warning at alu_component.vhd(27): signal \"alu_operand1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423669020 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_operand2 alu_component.vhd(27) " "VHDL Process Statement warning at alu_component.vhd(27): signal \"alu_operand2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423669020 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_output_temp alu_component.vhd(29) " "VHDL Process Statement warning at alu_component.vhd(29): signal \"alu_output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423669020 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_output_temp alu_component.vhd(30) " "VHDL Process Statement warning at alu_component.vhd(30): signal \"alu_output_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423669021 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_operand1 alu_component.vhd(34) " "VHDL Process Statement warning at alu_component.vhd(34): signal \"alu_operand1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423669021 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_operand2 alu_component.vhd(34) " "VHDL Process Statement warning at alu_component.vhd(34): signal \"alu_operand2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423669021 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_operand1 alu_component.vhd(37) " "VHDL Process Statement warning at alu_component.vhd(37): signal \"alu_operand1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423669021 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_operand2 alu_component.vhd(37) " "VHDL Process Statement warning at alu_component.vhd(37): signal \"alu_operand2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423669021 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_operand1 alu_component.vhd(40) " "VHDL Process Statement warning at alu_component.vhd(40): signal \"alu_operand1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423669022 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_operand2 alu_component.vhd(40) " "VHDL Process Statement warning at alu_component.vhd(40): signal \"alu_operand2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423669022 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_zero_flag alu_component.vhd(20) " "VHDL Process Statement warning at alu_component.vhd(20): inferring latch(es) for signal or variable \"alu_zero_flag\", which holds its previous value in one or more paths through the process" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480423669023 "|cpu|alu_component:pc_plus_four_adder"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_output_temp alu_component.vhd(20) " "VHDL Process Statement warning at alu_component.vhd(20): inferring latch(es) for signal or variable \"alu_output_temp\", which holds its previous value in one or more paths through the process" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480423669023 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[0\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[0\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669024 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[1\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[1\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669024 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[2\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[2\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669025 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[3\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[3\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669025 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[4\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[4\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669025 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[5\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[5\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669025 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[6\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[6\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669025 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[7\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[7\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669025 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[8\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[8\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669025 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[9\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[9\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669025 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[10\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[10\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669026 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[11\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[11\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669026 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[12\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[12\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669026 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[13\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[13\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669026 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[14\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[14\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669026 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[15\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[15\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669026 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[16\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[16\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669026 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[17\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[17\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669026 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[18\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[18\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669027 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[19\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[19\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669027 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[20\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[20\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669027 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[21\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[21\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669027 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[22\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[22\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669027 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[23\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[23\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669027 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[24\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[24\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669027 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[25\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[25\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669027 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[26\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[26\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669028 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[27\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[27\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669028 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[28\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[28\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669028 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[29\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[29\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669028 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[30\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[30\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669028 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_output_temp\[31\] alu_component.vhd(20) " "Inferred latch for \"alu_output_temp\[31\]\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669028 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_zero_flag alu_component.vhd(20) " "Inferred latch for \"alu_zero_flag\" at alu_component.vhd(20)" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669028 "|cpu|alu_component:pc_plus_four_adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id if_id:if_to_id " "Elaborating entity \"if_id\" for hierarchy \"if_id:if_to_id\"" {  } { { "cpu.vhd" "if_to_id" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480423669077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex id_ex:id_to_ex " "Elaborating entity \"id_ex\" for hierarchy \"id_ex:id_to_ex\"" {  } { { "cpu.vhd" "id_to_ex" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480423669105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem ex_mem:ex_to_mem " "Elaborating entity \"ex_mem\" for hierarchy \"ex_mem:ex_to_mem\"" {  } { { "cpu.vhd" "ex_to_mem" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480423669133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb mem_wb:mem_to_wb " "Elaborating entity \"mem_wb\" for hierarchy \"mem_wb:mem_to_wb\"" {  } { { "cpu.vhd" "mem_to_wb" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480423669159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_mem instruction_mem:i_mem " "Elaborating entity \"instruction_mem\" for hierarchy \"instruction_mem:i_mem\"" {  } { { "cpu.vhd" "i_mem" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480423669182 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "instructions\[52..6000\] instruction_mem.vhd(16) " "Using initial value X (don't care) for net \"instructions\[52..6000\]\" at instruction_mem.vhd(16)" {  } { { "instruction_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/instruction_mem.vhd" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423669594 "|cpu|instruction_mem:i_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:d_mem " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:d_mem\"" {  } { { "cpu.vhd" "d_mem" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480423670750 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "data_mem.vhd(14) " "VHDL Subtype or Type Declaration warning at data_mem.vhd(14): subtype or type has null range" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 14 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1480423670750 "|cpu|data_mem:d_mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_data data_mem.vhd(20) " "VHDL Process Statement warning at data_mem.vhd(20): signal \"write_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423670751 "|cpu|data_mem:d_mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_mem_address data_mem.vhd(20) " "VHDL Process Statement warning at data_mem.vhd(20): signal \"data_mem_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423670751 "|cpu|data_mem:d_mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory data_mem.vhd(22) " "VHDL Process Statement warning at data_mem.vhd(22): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423670751 "|cpu|data_mem:d_mem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_mem_address data_mem.vhd(22) " "VHDL Process Statement warning at data_mem.vhd(22): signal \"data_mem_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423670751 "|cpu|data_mem:d_mem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_data data_mem.vhd(17) " "VHDL Process Statement warning at data_mem.vhd(17): inferring latch(es) for signal or variable \"read_data\", which holds its previous value in one or more paths through the process" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480423670752 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] data_mem.vhd(17) " "Inferred latch for \"read_data\[0\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670753 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] data_mem.vhd(17) " "Inferred latch for \"read_data\[1\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670753 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] data_mem.vhd(17) " "Inferred latch for \"read_data\[2\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670753 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] data_mem.vhd(17) " "Inferred latch for \"read_data\[3\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670753 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] data_mem.vhd(17) " "Inferred latch for \"read_data\[4\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670753 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] data_mem.vhd(17) " "Inferred latch for \"read_data\[5\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670754 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] data_mem.vhd(17) " "Inferred latch for \"read_data\[6\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670754 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] data_mem.vhd(17) " "Inferred latch for \"read_data\[7\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670754 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[8\] data_mem.vhd(17) " "Inferred latch for \"read_data\[8\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670754 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[9\] data_mem.vhd(17) " "Inferred latch for \"read_data\[9\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670754 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[10\] data_mem.vhd(17) " "Inferred latch for \"read_data\[10\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670754 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[11\] data_mem.vhd(17) " "Inferred latch for \"read_data\[11\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670754 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[12\] data_mem.vhd(17) " "Inferred latch for \"read_data\[12\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670754 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[13\] data_mem.vhd(17) " "Inferred latch for \"read_data\[13\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670754 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[14\] data_mem.vhd(17) " "Inferred latch for \"read_data\[14\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670755 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[15\] data_mem.vhd(17) " "Inferred latch for \"read_data\[15\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670755 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[16\] data_mem.vhd(17) " "Inferred latch for \"read_data\[16\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670755 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[17\] data_mem.vhd(17) " "Inferred latch for \"read_data\[17\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670755 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[18\] data_mem.vhd(17) " "Inferred latch for \"read_data\[18\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670755 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[19\] data_mem.vhd(17) " "Inferred latch for \"read_data\[19\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670755 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[20\] data_mem.vhd(17) " "Inferred latch for \"read_data\[20\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670755 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[21\] data_mem.vhd(17) " "Inferred latch for \"read_data\[21\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670755 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[22\] data_mem.vhd(17) " "Inferred latch for \"read_data\[22\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670755 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[23\] data_mem.vhd(17) " "Inferred latch for \"read_data\[23\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670755 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[24\] data_mem.vhd(17) " "Inferred latch for \"read_data\[24\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670756 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[25\] data_mem.vhd(17) " "Inferred latch for \"read_data\[25\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670756 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[26\] data_mem.vhd(17) " "Inferred latch for \"read_data\[26\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670756 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[27\] data_mem.vhd(17) " "Inferred latch for \"read_data\[27\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670756 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[28\] data_mem.vhd(17) " "Inferred latch for \"read_data\[28\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670756 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[29\] data_mem.vhd(17) " "Inferred latch for \"read_data\[29\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670756 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[30\] data_mem.vhd(17) " "Inferred latch for \"read_data\[30\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670756 "|cpu|data_mem:d_mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[31\] data_mem.vhd(17) " "Inferred latch for \"read_data\[31\]\" at data_mem.vhd(17)" {  } { { "data_mem.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/data_mem.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670756 "|cpu|data_mem:d_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_file registers_file:registers " "Elaborating entity \"registers_file\" for hierarchy \"registers_file:registers\"" {  } { { "cpu.vhd" "registers" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480423670774 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_write registers_file.vhd(22) " "VHDL Process Statement warning at registers_file.vhd(22): signal \"reg_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423670797 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_reg registers_file.vhd(23) " "VHDL Process Statement warning at registers_file.vhd(23): signal \"write_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423670797 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "write_data registers_file.vhd(24) " "VHDL Process Statement warning at registers_file.vhd(24): signal \"write_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423670798 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_number1 registers_file.vhd(24) " "VHDL Process Statement warning at registers_file.vhd(24): signal \"reg_number1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423670798 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_reg1 registers_file.vhd(27) " "VHDL Process Statement warning at registers_file.vhd(27): signal \"read_reg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423670798 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers registers_file.vhd(28) " "VHDL Process Statement warning at registers_file.vhd(28): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423670798 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_number1 registers_file.vhd(28) " "VHDL Process Statement warning at registers_file.vhd(28): signal \"reg_number1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423670798 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_reg2 registers_file.vhd(29) " "VHDL Process Statement warning at registers_file.vhd(29): signal \"read_reg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423670799 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers registers_file.vhd(30) " "VHDL Process Statement warning at registers_file.vhd(30): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423670799 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_number2 registers_file.vhd(30) " "VHDL Process Statement warning at registers_file.vhd(30): signal \"reg_number2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423670799 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_number1 registers_file.vhd(18) " "VHDL Process Statement warning at registers_file.vhd(18): inferring latch(es) for signal or variable \"reg_number1\", which holds its previous value in one or more paths through the process" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480423670799 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_data1 registers_file.vhd(18) " "VHDL Process Statement warning at registers_file.vhd(18): inferring latch(es) for signal or variable \"read_data1\", which holds its previous value in one or more paths through the process" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480423670800 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg_number2 registers_file.vhd(18) " "VHDL Process Statement warning at registers_file.vhd(18): inferring latch(es) for signal or variable \"reg_number2\", which holds its previous value in one or more paths through the process" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480423670800 "|cpu|registers_file:registers"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_data2 registers_file.vhd(18) " "VHDL Process Statement warning at registers_file.vhd(18): inferring latch(es) for signal or variable \"read_data2\", which holds its previous value in one or more paths through the process" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1480423670800 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[0\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[0\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670802 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[1\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[1\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670802 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[2\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[2\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670802 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[3\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[3\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670802 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[4\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[4\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670802 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[5\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[5\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670802 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[6\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[6\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670802 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[7\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[7\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670803 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[8\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[8\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670803 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[9\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[9\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670803 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[10\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[10\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670803 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[11\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[11\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670803 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[12\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[12\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670803 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[13\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[13\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670803 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[14\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[14\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670803 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[15\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[15\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670803 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[16\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[16\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670804 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[17\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[17\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670804 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[18\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[18\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670804 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[19\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[19\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670804 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[20\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[20\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670804 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[21\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[21\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670804 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[22\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[22\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670804 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[23\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[23\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670804 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[24\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[24\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670805 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[25\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[25\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670805 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[26\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[26\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670805 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[27\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[27\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670805 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[28\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[28\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670805 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[29\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[29\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670805 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[30\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[30\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670805 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data2\[31\] registers_file.vhd(18) " "Inferred latch for \"read_data2\[31\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670805 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_number2\[0\] registers_file.vhd(18) " "Inferred latch for \"reg_number2\[0\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670805 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_number2\[1\] registers_file.vhd(18) " "Inferred latch for \"reg_number2\[1\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670806 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_number2\[2\] registers_file.vhd(18) " "Inferred latch for \"reg_number2\[2\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670806 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_number2\[3\] registers_file.vhd(18) " "Inferred latch for \"reg_number2\[3\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670806 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_number2\[4\] registers_file.vhd(18) " "Inferred latch for \"reg_number2\[4\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670806 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[0\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[0\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670806 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[1\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[1\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670806 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[2\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[2\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670806 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[3\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[3\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670806 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[4\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[4\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670807 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[5\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[5\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670807 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[6\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[6\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670807 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[7\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[7\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670807 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[8\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[8\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670807 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[9\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[9\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670807 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[10\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[10\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670807 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[11\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[11\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670807 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[12\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[12\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670807 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[13\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[13\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670808 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[14\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[14\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670808 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[15\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[15\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670808 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[16\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[16\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670808 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[17\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[17\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670808 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[18\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[18\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670808 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[19\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[19\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670808 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[20\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[20\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670808 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[21\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[21\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670809 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[22\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[22\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670809 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[23\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[23\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670809 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[24\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[24\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670809 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[25\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[25\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670809 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[26\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[26\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670809 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[27\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[27\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670809 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[28\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[28\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670809 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[29\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[29\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670810 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[30\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[30\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670810 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data1\[31\] registers_file.vhd(18) " "Inferred latch for \"read_data1\[31\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670810 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_number1\[0\] registers_file.vhd(18) " "Inferred latch for \"reg_number1\[0\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670810 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_number1\[1\] registers_file.vhd(18) " "Inferred latch for \"reg_number1\[1\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670810 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_number1\[2\] registers_file.vhd(18) " "Inferred latch for \"reg_number1\[2\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670810 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_number1\[3\] registers_file.vhd(18) " "Inferred latch for \"reg_number1\[3\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670810 "|cpu|registers_file:registers"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_number1\[4\] registers_file.vhd(18) " "Inferred latch for \"reg_number1\[4\]\" at registers_file.vhd(18)" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423670810 "|cpu|registers_file:registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:program_counter_component " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:program_counter_component\"" {  } { { "cpu.vhd" "program_counter_component" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480423670835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:mux_pc " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:mux_pc\"" {  } { { "cpu.vhd" "mux_pc" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480423670854 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux_source0 mux2to1.vhd(17) " "VHDL Process Statement warning at mux2to1.vhd(17): signal \"mux_source0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2to1.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423670855 "|cpu|mux2to1:mux_pc"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux_source1 mux2to1.vhd(19) " "VHDL Process Statement warning at mux2to1.vhd(19): signal \"mux_source1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2to1.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423670855 "|cpu|mux2to1:mux_pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:mux_reg_dest " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:mux_reg_dest\"" {  } { { "cpu.vhd" "mux_reg_dest" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480423670889 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux_source0 mux2to1.vhd(17) " "VHDL Process Statement warning at mux2to1.vhd(17): signal \"mux_source0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2to1.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423670890 "|cpu|mux2to1:mux_reg_dest"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux_source1 mux2to1.vhd(19) " "VHDL Process Statement warning at mux2to1.vhd(19): signal \"mux_source1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2to1.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/mux2to1.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1480423670890 "|cpu|mux2to1:mux_reg_dest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_control unit_control:main_uc " "Elaborating entity \"unit_control\" for hierarchy \"unit_control:main_uc\"" {  } { { "cpu.vhd" "main_uc" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480423670913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ext sign_ext:sign_extend " "Elaborating entity \"sign_ext\" for hierarchy \"sign_ext:sign_extend\"" {  } { { "cpu.vhd" "sign_extend" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480423670936 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shift_left_2.vhd 2 1 " "Using design file shift_left_2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_left_2-Behavior " "Found design unit 1: shift_left_2-Behavior" {  } { { "shift_left_2.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/shift_left_2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423670986 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Found entity 1: shift_left_2" {  } { { "shift_left_2.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/shift_left_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480423670986 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1480423670986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_2 shift_left_2:shift_left " "Elaborating entity \"shift_left_2\" for hierarchy \"shift_left_2:shift_left\"" {  } { { "cpu.vhd" "shift_left" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480423670986 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[1\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[1\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[2\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[2\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[3\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[3\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[4\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[4\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682340 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[5\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[5\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[6\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[6\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[7\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[7\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[8\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[8\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[9\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[9\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[10\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[10\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[11\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[11\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[12\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[12\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[13\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[13\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[14\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[14\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[15\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[15\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682341 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[16\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[16\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[17\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[17\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[18\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[18\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[19\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[19\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[20\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[20\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[21\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[21\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[22\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[22\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[23\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[23\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[24\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[24\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[25\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[25\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[26\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[26\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[27\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[27\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[28\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[28\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[29\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[29\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682342 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[30\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[30\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "alu_component:main_alu\|alu_output_temp\[31\] " "LATCH primitive \"alu_component:main_alu\|alu_output_temp\[31\]\" is permanently disabled" {  } { { "alu_component.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/alu_component.vhd" 20 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registers_file:registers\|reg_number1\[0\] " "LATCH primitive \"registers_file:registers\|reg_number1\[0\]\" is permanently enabled" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registers_file:registers\|reg_number1\[1\] " "LATCH primitive \"registers_file:registers\|reg_number1\[1\]\" is permanently enabled" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registers_file:registers\|reg_number1\[2\] " "LATCH primitive \"registers_file:registers\|reg_number1\[2\]\" is permanently enabled" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registers_file:registers\|reg_number1\[3\] " "LATCH primitive \"registers_file:registers\|reg_number1\[3\]\" is permanently enabled" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "registers_file:registers\|reg_number1\[4\] " "LATCH primitive \"registers_file:registers\|reg_number1\[4\]\" is permanently enabled" {  } { { "registers_file.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/registers_file.vhd" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1480423682344 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[1\] GND " "Pin \"debug_instruction\[1\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[3\] GND " "Pin \"debug_instruction\[3\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[5\] GND " "Pin \"debug_instruction\[5\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[7\] GND " "Pin \"debug_instruction\[7\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[9\] GND " "Pin \"debug_instruction\[9\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[11\] GND " "Pin \"debug_instruction\[11\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[13\] GND " "Pin \"debug_instruction\[13\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[15\] GND " "Pin \"debug_instruction\[15\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[17\] GND " "Pin \"debug_instruction\[17\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[19\] GND " "Pin \"debug_instruction\[19\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[21\] GND " "Pin \"debug_instruction\[21\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[23\] GND " "Pin \"debug_instruction\[23\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[25\] GND " "Pin \"debug_instruction\[25\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[27\] GND " "Pin \"debug_instruction\[27\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[29\] GND " "Pin \"debug_instruction\[29\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction\[31\] GND " "Pin \"debug_instruction\[31\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_fw1\[1\] GND " "Pin \"debug_instruction_fw1\[1\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction_fw1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_fw1\[3\] GND " "Pin \"debug_instruction_fw1\[3\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction_fw1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_fw1\[5\] GND " "Pin \"debug_instruction_fw1\[5\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction_fw1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_fw1\[7\] GND " "Pin \"debug_instruction_fw1\[7\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction_fw1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_fw1\[9\] GND " "Pin \"debug_instruction_fw1\[9\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction_fw1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_fw1\[11\] GND " "Pin \"debug_instruction_fw1\[11\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction_fw1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_fw1\[13\] GND " "Pin \"debug_instruction_fw1\[13\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction_fw1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_fw1\[15\] GND " "Pin \"debug_instruction_fw1\[15\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction_fw1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_fw1\[17\] GND " "Pin \"debug_instruction_fw1\[17\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction_fw1[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_fw1\[19\] GND " "Pin \"debug_instruction_fw1\[19\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction_fw1[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_fw1\[21\] GND " "Pin \"debug_instruction_fw1\[21\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction_fw1[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_fw1\[23\] GND " "Pin \"debug_instruction_fw1\[23\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction_fw1[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_fw1\[25\] GND " "Pin \"debug_instruction_fw1\[25\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction_fw1[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_fw1\[27\] GND " "Pin \"debug_instruction_fw1\[27\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction_fw1[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_fw1\[29\] GND " "Pin \"debug_instruction_fw1\[29\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction_fw1[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_fw1\[31\] GND " "Pin \"debug_instruction_fw1\[31\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction_fw1[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[0\] GND " "Pin \"debug_rs\[0\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[1\] GND " "Pin \"debug_rs\[1\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[2\] GND " "Pin \"debug_rs\[2\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[3\] GND " "Pin \"debug_rs\[3\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[4\] GND " "Pin \"debug_rs\[4\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[5\] GND " "Pin \"debug_rs\[5\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[6\] GND " "Pin \"debug_rs\[6\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[7\] GND " "Pin \"debug_rs\[7\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[8\] GND " "Pin \"debug_rs\[8\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[9\] GND " "Pin \"debug_rs\[9\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[10\] GND " "Pin \"debug_rs\[10\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[11\] GND " "Pin \"debug_rs\[11\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[12\] GND " "Pin \"debug_rs\[12\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[13\] GND " "Pin \"debug_rs\[13\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[14\] GND " "Pin \"debug_rs\[14\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[15\] GND " "Pin \"debug_rs\[15\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[16\] GND " "Pin \"debug_rs\[16\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[17\] GND " "Pin \"debug_rs\[17\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[18\] GND " "Pin \"debug_rs\[18\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[19\] GND " "Pin \"debug_rs\[19\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[20\] GND " "Pin \"debug_rs\[20\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[21\] GND " "Pin \"debug_rs\[21\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[22\] GND " "Pin \"debug_rs\[22\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[23\] GND " "Pin \"debug_rs\[23\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[24\] GND " "Pin \"debug_rs\[24\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[25\] GND " "Pin \"debug_rs\[25\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[26\] GND " "Pin \"debug_rs\[26\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[27\] GND " "Pin \"debug_rs\[27\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[28\] GND " "Pin \"debug_rs\[28\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[29\] GND " "Pin \"debug_rs\[29\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[30\] GND " "Pin \"debug_rs\[30\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rs\[31\] GND " "Pin \"debug_rs\[31\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rs[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[0\] GND " "Pin \"debug_rt\[0\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[1\] GND " "Pin \"debug_rt\[1\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[2\] GND " "Pin \"debug_rt\[2\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[3\] GND " "Pin \"debug_rt\[3\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[4\] GND " "Pin \"debug_rt\[4\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[5\] GND " "Pin \"debug_rt\[5\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[6\] GND " "Pin \"debug_rt\[6\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[7\] GND " "Pin \"debug_rt\[7\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[8\] GND " "Pin \"debug_rt\[8\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[9\] GND " "Pin \"debug_rt\[9\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[10\] GND " "Pin \"debug_rt\[10\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[11\] GND " "Pin \"debug_rt\[11\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[12\] GND " "Pin \"debug_rt\[12\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[13\] GND " "Pin \"debug_rt\[13\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[14\] GND " "Pin \"debug_rt\[14\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[15\] GND " "Pin \"debug_rt\[15\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[16\] GND " "Pin \"debug_rt\[16\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[17\] GND " "Pin \"debug_rt\[17\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[18\] GND " "Pin \"debug_rt\[18\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[19\] GND " "Pin \"debug_rt\[19\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[20\] GND " "Pin \"debug_rt\[20\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[21\] GND " "Pin \"debug_rt\[21\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[22\] GND " "Pin \"debug_rt\[22\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[23\] GND " "Pin \"debug_rt\[23\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[24\] GND " "Pin \"debug_rt\[24\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[25\] GND " "Pin \"debug_rt\[25\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[26\] GND " "Pin \"debug_rt\[26\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[27\] GND " "Pin \"debug_rt\[27\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[28\] GND " "Pin \"debug_rt\[28\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[29\] GND " "Pin \"debug_rt\[29\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[30\] GND " "Pin \"debug_rt\[30\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rt\[31\] GND " "Pin \"debug_rt\[31\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rt[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[0\] GND " "Pin \"debug_rd\[0\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[1\] GND " "Pin \"debug_rd\[1\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[2\] GND " "Pin \"debug_rd\[2\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[3\] GND " "Pin \"debug_rd\[3\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[4\] GND " "Pin \"debug_rd\[4\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[5\] GND " "Pin \"debug_rd\[5\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[6\] GND " "Pin \"debug_rd\[6\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[7\] GND " "Pin \"debug_rd\[7\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[8\] GND " "Pin \"debug_rd\[8\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[9\] GND " "Pin \"debug_rd\[9\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[10\] GND " "Pin \"debug_rd\[10\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[11\] GND " "Pin \"debug_rd\[11\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[12\] GND " "Pin \"debug_rd\[12\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[13\] GND " "Pin \"debug_rd\[13\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[14\] GND " "Pin \"debug_rd\[14\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[15\] GND " "Pin \"debug_rd\[15\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[16\] GND " "Pin \"debug_rd\[16\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[17\] GND " "Pin \"debug_rd\[17\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[18\] GND " "Pin \"debug_rd\[18\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[19\] GND " "Pin \"debug_rd\[19\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[20\] GND " "Pin \"debug_rd\[20\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[21\] GND " "Pin \"debug_rd\[21\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[22\] GND " "Pin \"debug_rd\[22\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[23\] GND " "Pin \"debug_rd\[23\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[24\] GND " "Pin \"debug_rd\[24\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[25\] GND " "Pin \"debug_rd\[25\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[26\] GND " "Pin \"debug_rd\[26\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[27\] GND " "Pin \"debug_rd\[27\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[28\] GND " "Pin \"debug_rd\[28\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[29\] GND " "Pin \"debug_rd\[29\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[30\] GND " "Pin \"debug_rd\[30\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_rd\[31\] GND " "Pin \"debug_rd\[31\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_rd[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[0\] GND " "Pin \"debug_mem_data\[0\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[1\] GND " "Pin \"debug_mem_data\[1\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[2\] GND " "Pin \"debug_mem_data\[2\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[3\] GND " "Pin \"debug_mem_data\[3\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[4\] GND " "Pin \"debug_mem_data\[4\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[5\] GND " "Pin \"debug_mem_data\[5\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[6\] GND " "Pin \"debug_mem_data\[6\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[7\] GND " "Pin \"debug_mem_data\[7\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[8\] GND " "Pin \"debug_mem_data\[8\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[9\] GND " "Pin \"debug_mem_data\[9\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[10\] GND " "Pin \"debug_mem_data\[10\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[11\] GND " "Pin \"debug_mem_data\[11\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[12\] GND " "Pin \"debug_mem_data\[12\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[13\] GND " "Pin \"debug_mem_data\[13\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[14\] GND " "Pin \"debug_mem_data\[14\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[15\] GND " "Pin \"debug_mem_data\[15\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[16\] GND " "Pin \"debug_mem_data\[16\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[17\] GND " "Pin \"debug_mem_data\[17\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[18\] GND " "Pin \"debug_mem_data\[18\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[19\] GND " "Pin \"debug_mem_data\[19\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[20\] GND " "Pin \"debug_mem_data\[20\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[21\] GND " "Pin \"debug_mem_data\[21\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[22\] GND " "Pin \"debug_mem_data\[22\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[23\] GND " "Pin \"debug_mem_data\[23\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[24\] GND " "Pin \"debug_mem_data\[24\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[25\] GND " "Pin \"debug_mem_data\[25\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[26\] GND " "Pin \"debug_mem_data\[26\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[27\] GND " "Pin \"debug_mem_data\[27\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[28\] GND " "Pin \"debug_mem_data\[28\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[29\] GND " "Pin \"debug_mem_data\[29\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[30\] GND " "Pin \"debug_mem_data\[30\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_data\[31\] GND " "Pin \"debug_mem_data\[31\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_data[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[0\] GND " "Pin \"debug_instruction_address\[0\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_instruction_address\[1\] GND " "Pin \"debug_instruction_address\[1\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_instruction_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_plus_four\[0\] GND " "Pin \"debug_pc_plus_four\[0\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_pc_plus_four[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_pc_plus_four\[1\] GND " "Pin \"debug_pc_plus_four\[1\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_pc_plus_four[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_next_instruction_address\[0\] GND " "Pin \"debug_next_instruction_address\[0\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_next_instruction_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_next_instruction_address\[1\] GND " "Pin \"debug_next_instruction_address\[1\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_next_instruction_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[0\] GND " "Pin \"debug_mem_address\[0\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[1\] GND " "Pin \"debug_mem_address\[1\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[2\] GND " "Pin \"debug_mem_address\[2\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[3\] GND " "Pin \"debug_mem_address\[3\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[4\] GND " "Pin \"debug_mem_address\[4\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[5\] GND " "Pin \"debug_mem_address\[5\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[6\] GND " "Pin \"debug_mem_address\[6\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[7\] GND " "Pin \"debug_mem_address\[7\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[8\] GND " "Pin \"debug_mem_address\[8\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[9\] GND " "Pin \"debug_mem_address\[9\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[10\] GND " "Pin \"debug_mem_address\[10\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[11\] GND " "Pin \"debug_mem_address\[11\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[12\] GND " "Pin \"debug_mem_address\[12\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[13\] GND " "Pin \"debug_mem_address\[13\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[14\] GND " "Pin \"debug_mem_address\[14\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[15\] GND " "Pin \"debug_mem_address\[15\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[16\] GND " "Pin \"debug_mem_address\[16\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[17\] GND " "Pin \"debug_mem_address\[17\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[18\] GND " "Pin \"debug_mem_address\[18\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[19\] GND " "Pin \"debug_mem_address\[19\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[20\] GND " "Pin \"debug_mem_address\[20\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[21\] GND " "Pin \"debug_mem_address\[21\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[22\] GND " "Pin \"debug_mem_address\[22\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[23\] GND " "Pin \"debug_mem_address\[23\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[24\] GND " "Pin \"debug_mem_address\[24\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[25\] GND " "Pin \"debug_mem_address\[25\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[26\] GND " "Pin \"debug_mem_address\[26\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[27\] GND " "Pin \"debug_mem_address\[27\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[28\] GND " "Pin \"debug_mem_address\[28\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[29\] GND " "Pin \"debug_mem_address\[29\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[30\] GND " "Pin \"debug_mem_address\[30\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_mem_address\[31\] GND " "Pin \"debug_mem_address\[31\]\" is stuck at GND" {  } { { "cpu.vhd" "" { Text "C:/Users/felip/OneDrive/Documentos/documentos/puc_4semestre/Github/Arquitetura-PUC-Campinas-2016/Project 3/cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480423682938 "|cpu|debug_mem_address[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1480423682938 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480423683098 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480423683837 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480423684409 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480423684409 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "386 " "Implemented 386 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480423684556 ""} { "Info" "ICUT_CUT_TM_OPINS" "320 " "Implemented 320 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480423684556 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480423684556 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480423684556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 278 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 278 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1050 " "Peak virtual memory: 1050 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480423684622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 10:48:04 2016 " "Processing ended: Tue Nov 29 10:48:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480423684622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480423684622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480423684622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480423684622 ""}
