
---------- Begin Simulation Statistics ----------
final_tick                                 5370725000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72053                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675120                       # Number of bytes of host memory used
host_op_rate                                   135799                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   138.79                       # Real time elapsed on the host
host_tick_rate                               38697641                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      18847133                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005371                       # Number of seconds simulated
sim_ticks                                  5370725000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12106168                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5833653                       # number of cc regfile writes
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      18847133                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.074145                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.074145                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    533677                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   293605                       # number of floating regfile writes
system.cpu.idleCycles                           85895                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                59608                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2188075                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.854658                       # Inst execution rate
system.cpu.iew.exec_refs                      4055491                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1660890                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  873373                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2437031                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 73                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1760                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1697892                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            20470811                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2394601                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            115178                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19921722                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6863                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                702158                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  48494                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                715850                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            204                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        45378                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          14230                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  22568953                       # num instructions consuming a value
system.cpu.iew.wb_count                      19857163                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.609386                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13753202                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.848648                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19882157                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30831496                       # number of integer regfile reads
system.cpu.int_regfile_writes                15874622                       # number of integer regfile writes
system.cpu.ipc                               0.930973                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.930973                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            214776      1.07%      1.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              15308179     76.40%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                86128      0.43%     77.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                117645      0.59%     78.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               42778      0.21%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  457      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                22715      0.11%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   20      0.00%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                34371      0.17%     78.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              122532      0.61%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                313      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               4      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              2      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2315751     11.56%     91.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1520731      7.59%     98.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          101088      0.50%     99.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         149379      0.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20036901                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  512799                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1013440                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       473127                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             656785                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      294830                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014714                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  243493     82.59%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.01%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    902      0.31%     82.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    62      0.02%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  22804      7.73%     90.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 16129      5.47%     96.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               967      0.33%     96.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            10455      3.55%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19604156                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50021506                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     19384036                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          21437893                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   20470632                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20036901                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 179                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1623666                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             10759                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            113                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2004769                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      10655556                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.880418                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.370867                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5370250     50.40%     50.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              778382      7.30%     57.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              909105      8.53%     66.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              935945      8.78%     75.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              771536      7.24%     82.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              617551      5.80%     88.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              674251      6.33%     94.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              375219      3.52%     97.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              223317      2.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10655556                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.865381                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             69986                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            17662                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2437031                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1697892                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8408768                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         10741451                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             896                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    54                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        30266                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69253                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        60971                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          588                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       122963                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            588                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2402980                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1924091                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             62256                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               991327                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  928769                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             93.689469                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  121403                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           80280                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              50010                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            30270                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          426                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         1615342                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             47541                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     10423910                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.808068                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.654819                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         5743443     55.10%     55.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1087385     10.43%     65.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          550759      5.28%     70.81% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          945508      9.07%     79.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          245906      2.36%     82.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          370446      3.55%     85.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          333893      3.20%     89.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          190066      1.82%     90.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          956504      9.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     10423910                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000001                       # Number of instructions committed
system.cpu.commit.opsCommitted               18847133                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3855806                       # Number of memory references committed
system.cpu.commit.loads                       2239682                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          32                       # Number of memory barriers committed
system.cpu.commit.branches                    2096089                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     432909                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18491276                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                105987                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       186599      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14415807     76.49%     77.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        83587      0.44%     77.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       113626      0.60%     78.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        42444      0.23%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd          398      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     78.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        11366      0.06%     78.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           20      0.00%     78.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        23970      0.13%     78.94% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       113367      0.60%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          105      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            4      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            2      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2173523     11.53%     91.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1467717      7.79%     98.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        66159      0.35%     99.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       148407      0.79%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18847133                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        956504                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3477926                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3477926                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3477926                       # number of overall hits
system.cpu.dcache.overall_hits::total         3477926                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        70267                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          70267                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        70267                       # number of overall misses
system.cpu.dcache.overall_misses::total         70267                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4435605498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4435605498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4435605498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4435605498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3548193                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3548193                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3548193                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3548193                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019804                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019804                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019804                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019804                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63125.015982                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63125.015982                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63125.015982                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63125.015982                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        16810                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               394                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.664975                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        40550                       # number of writebacks
system.cpu.dcache.writebacks::total             40550                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        25506                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        25506                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        25506                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        25506                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        44761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        44761                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44761                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3149098498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3149098498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3149098498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3149098498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012615                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012615                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012615                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012615                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 70353.622529                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70353.622529                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 70353.622529                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70353.622529                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44248                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1896862                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1896862                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        35205                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         35205                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1925463000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1925463000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1932067                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1932067                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54692.884533                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54692.884533                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22971                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22971                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12234                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12234                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    718688500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    718688500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006332                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006332                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58745.177375                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58745.177375                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1581064                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1581064                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        35062                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35062                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2510142498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2510142498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1616126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1616126                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021695                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021695                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71591.537790                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71591.537790                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2535                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2535                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        32527                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32527                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2430409998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2430409998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020127                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020127                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74719.771205                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74719.771205                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5370725000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.279830                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3522687                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44760                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.701676                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.279830                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994687                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994687                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7141146                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7141146                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5370725000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2020467                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               5288959                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3002463                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                295173                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  48494                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               913657                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 14990                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               20972972                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 72196                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2396197                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1660894                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           612                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         18315                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5370725000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5370725000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5370725000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            2240387                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11450165                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2402980                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1100182                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       8349150                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  126946                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  353                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2171                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1777226                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 22699                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           10655556                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.030014                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.171984                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  7035872     66.03%     66.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   163185      1.53%     67.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   391486      3.67%     71.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   312055      2.93%     74.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   214273      2.01%     76.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   241469      2.27%     78.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   250284      2.35%     80.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   192986      1.81%     82.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1853946     17.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             10655556                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.223711                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.065979                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1759544                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1759544                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1759544                       # number of overall hits
system.cpu.icache.overall_hits::total         1759544                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        17681                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          17681                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        17681                       # number of overall misses
system.cpu.icache.overall_misses::total         17681                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    327202500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    327202500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    327202500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    327202500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1777225                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1777225                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1777225                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1777225                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009949                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009949                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009949                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009949                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 18505.882020                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18505.882020                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 18505.882020                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18505.882020                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          359                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        16723                       # number of writebacks
system.cpu.icache.writebacks::total             16723                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          450                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          450                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          450                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          450                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        17231                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        17231                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        17231                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        17231                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    287531500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    287531500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    287531500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    287531500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009695                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009695                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009695                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009695                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16686.872497                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16686.872497                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16686.872497                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16686.872497                       # average overall mshr miss latency
system.cpu.icache.replacements                  16723                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1759544                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1759544                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        17681                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         17681                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    327202500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    327202500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1777225                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1777225                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009949                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009949                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 18505.882020                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18505.882020                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          450                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          450                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        17231                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        17231                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    287531500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    287531500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009695                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009695                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16686.872497                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16686.872497                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5370725000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           504.007617                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1776775                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             17231                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            103.115025                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.007617                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984390                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984390                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          504                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3571681                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3571681                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5370725000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1777545                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           456                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5370725000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   5370725000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5370725000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      458451                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  197347                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1928                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 204                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  81767                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 5257                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    287                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   5370725000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  48494                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  2178808                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1707387                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2633                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3132856                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3585378                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               20794801                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 10352                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 128432                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1015                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3407308                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents               1                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            23074734                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    54517476                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 32290834                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    647241                       # Number of floating rename lookups
system.cpu.rename.committedMaps              20863668                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  2211028                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      38                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  23                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1705393                       # count of insts added to the skid buffer
system.cpu.rob.reads                         29919832                       # The number of ROB reads
system.cpu.rob.writes                        41157903                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18847133                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                15892                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7109                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23001                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               15892                       # number of overall hits
system.l2.overall_hits::.cpu.data                7109                       # number of overall hits
system.l2.overall_hits::total                   23001                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1338                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              37651                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38989                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1338                       # number of overall misses
system.l2.overall_misses::.cpu.data             37651                       # number of overall misses
system.l2.overall_misses::total                 38989                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     93680500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3005398500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3099079000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     93680500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3005398500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3099079000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            17230                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            44760                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                61990                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           17230                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           44760                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               61990                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.077655                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.841175                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.628956                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.077655                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.841175                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.628956                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 70015.321375                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79822.541234                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79485.983226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 70015.321375                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79822.541234                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79485.983226                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               27397                       # number of writebacks
system.l2.writebacks::total                     27397                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         37651                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38989                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        37651                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38989                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     80008750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2621922750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2701931500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     80008750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2621922750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2701931500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.077655                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.841175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.628956                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.077655                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.841175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.628956                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59797.272048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69637.532868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69299.840981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59797.272048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69637.532868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69299.840981                       # average overall mshr miss latency
system.l2.replacements                          30847                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        40550                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            40550                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        40550                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        40550                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        16723                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            16723                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        16723                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        16723                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              3724                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3724                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           28808                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               28808                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2341634500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2341634500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         32532                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32532                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.885528                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.885528                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81284.174535                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81284.174535                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        28808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          28808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2048422000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2048422000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.885528                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.885528                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71106.012219                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71106.012219                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          15892                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              15892                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1338                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1338                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     93680500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     93680500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        17230                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17230                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.077655                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.077655                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 70015.321375                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 70015.321375                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1338                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1338                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     80008750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     80008750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.077655                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.077655                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59797.272048                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59797.272048                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3385                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3385                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         8843                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            8843                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    663764000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    663764000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12228                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.723176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.723176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75060.952166                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75060.952166                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         8843                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         8843                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    573500750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    573500750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.723176                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.723176                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64853.641298                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64853.641298                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5370725000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7660.769887                       # Cycle average of tags in use
system.l2.tags.total_refs                      122940                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39039                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.149159                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.107921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       249.604415                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7401.057551                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001234                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.030469                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.903449                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.935153                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          614                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5913                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1600                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1022583                       # Number of tag accesses
system.l2.tags.data_accesses                  1022583                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5370725000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     27397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     37651.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000708859500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1671                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1671                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              104457                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25715                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       38989                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      27397                       # Number of write requests accepted
system.mem_ctrls.readBursts                     38989                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27397                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.37                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38989                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27397                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31392                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.330341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.468127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.588787                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1666     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.18%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1671                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.382406                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.363805                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.801437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1357     81.21%     81.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.18%     81.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              297     17.77%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      0.84%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1671                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2495296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1753408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    464.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    326.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    5370464500                       # Total gap between requests
system.mem_ctrls.avgGap                      80897.55                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        85632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2409664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1752000                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 15944216.097454255447                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 448666427.716928362846                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 326212941.455762505531                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1338                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        37651                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        27397                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     35854750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1379435500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 120402388250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26797.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36637.42                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   4394728.92                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        85632                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2409664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2495296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        85632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        85632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1753408                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1753408                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1338                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        37651                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          38989                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        27397                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         27397                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     15944216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    448666428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        464610644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     15944216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     15944216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    326475103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       326475103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    326475103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     15944216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    448666428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       791085747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                38989                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               27375                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2326                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2544                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2375                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2383                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1609                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1589                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1830                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1717                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1763                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1771                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1682                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1652                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1703                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               684246500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             194945000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1415290250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17549.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36299.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               19092                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14562                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            48.97                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           53.19                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        32699                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   129.855470                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.596706                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   142.512986                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        21327     65.22%     65.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         7207     22.04%     87.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1818      5.56%     92.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          995      3.04%     95.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          673      2.06%     97.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          282      0.86%     98.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          171      0.52%     99.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           61      0.19%     99.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          165      0.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        32699                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2495296                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1752000                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              464.610644                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              326.212941                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.18                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.55                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   5370725000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       117752880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        62564370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      139708380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      71446140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 423486960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2370949770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     65769120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3251677620                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   605.444818                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    151130750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    179140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5040454250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       115796520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        61528335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      138673080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71451360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 423486960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2371529460                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy     65280960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3247746675                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   604.712897                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    149895000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    179140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5041690000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5370725000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10181                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27397                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2867                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28808                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28808                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10181                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       108242                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       108242                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 108242                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4248704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4248704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4248704                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38989                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38989    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38989                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5370725000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            44710250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48736250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             29459                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        67947                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        16723                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7148                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32532                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32532                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17231                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12228                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        51184                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       133770                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                184954                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2172992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5459840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7632832                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           30848                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1753472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            92839                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006560                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080727                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  92230     99.34%     99.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    609      0.66%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              92839                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5370725000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          118754500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          25846999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          67140999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
