dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_12,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
dram.v,verilog,xil_defaultlib,../../../../CPU.srcs/sources_1/ip/dram/sim/dram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
