ARM GAS  C:\usertemp\ccMON3Gf.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"quadspi.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/quadspi.c"
  19              		.section	.text.MX_QUADSPI_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_QUADSPI_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_QUADSPI_Init:
  27              	.LFB333:
   1:Core/Src/quadspi.c **** /**
   2:Core/Src/quadspi.c ****   ******************************************************************************
   3:Core/Src/quadspi.c ****   * @file    quadspi.c
   4:Core/Src/quadspi.c ****   * @brief   This file provides code for the configuration
   5:Core/Src/quadspi.c ****   *          of the QUADSPI instances.
   6:Core/Src/quadspi.c ****   ******************************************************************************
   7:Core/Src/quadspi.c ****   * @attention
   8:Core/Src/quadspi.c ****   *
   9:Core/Src/quadspi.c ****   * <h2><center>&copy; Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/quadspi.c ****   * All rights reserved.</center></h2>
  11:Core/Src/quadspi.c ****   *
  12:Core/Src/quadspi.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/quadspi.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/quadspi.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/quadspi.c ****   *                             www.st.com/SLA0044
  16:Core/Src/quadspi.c ****   *
  17:Core/Src/quadspi.c ****   ******************************************************************************
  18:Core/Src/quadspi.c ****   */
  19:Core/Src/quadspi.c **** 
  20:Core/Src/quadspi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/quadspi.c **** #include "quadspi.h"
  22:Core/Src/quadspi.c **** 
  23:Core/Src/quadspi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/quadspi.c **** 
  25:Core/Src/quadspi.c **** /* USER CODE END 0 */
  26:Core/Src/quadspi.c **** 
  27:Core/Src/quadspi.c **** QSPI_HandleTypeDef hqspi;
  28:Core/Src/quadspi.c **** 
  29:Core/Src/quadspi.c **** /* QUADSPI init function */
  30:Core/Src/quadspi.c **** void MX_QUADSPI_Init(void)
  31:Core/Src/quadspi.c **** {
ARM GAS  C:\usertemp\ccMON3Gf.s 			page 2


  28              		.loc 1 31 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  32:Core/Src/quadspi.c **** 
  33:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_Init 0 */
  34:Core/Src/quadspi.c **** 
  35:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_Init 0 */
  36:Core/Src/quadspi.c **** 
  37:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_Init 1 */
  38:Core/Src/quadspi.c **** 
  39:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_Init 1 */
  40:Core/Src/quadspi.c ****   hqspi.Instance = QUADSPI;
  37              		.loc 1 40 3 view .LVU1
  38              		.loc 1 40 18 is_stmt 0 view .LVU2
  39 0002 0A48     		ldr	r0, .L5
  40 0004 0A4B     		ldr	r3, .L5+4
  41 0006 0360     		str	r3, [r0]
  41:Core/Src/quadspi.c ****   hqspi.Init.ClockPrescaler = 255;
  42              		.loc 1 41 3 is_stmt 1 view .LVU3
  43              		.loc 1 41 29 is_stmt 0 view .LVU4
  44 0008 FF23     		movs	r3, #255
  45 000a 4360     		str	r3, [r0, #4]
  42:Core/Src/quadspi.c ****   hqspi.Init.FifoThreshold = 1;
  46              		.loc 1 42 3 is_stmt 1 view .LVU5
  47              		.loc 1 42 28 is_stmt 0 view .LVU6
  48 000c 0122     		movs	r2, #1
  49 000e 8260     		str	r2, [r0, #8]
  43:Core/Src/quadspi.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
  50              		.loc 1 43 3 is_stmt 1 view .LVU7
  51              		.loc 1 43 29 is_stmt 0 view .LVU8
  52 0010 0023     		movs	r3, #0
  53 0012 C360     		str	r3, [r0, #12]
  44:Core/Src/quadspi.c ****   hqspi.Init.FlashSize = 1;
  54              		.loc 1 44 3 is_stmt 1 view .LVU9
  55              		.loc 1 44 24 is_stmt 0 view .LVU10
  56 0014 0261     		str	r2, [r0, #16]
  45:Core/Src/quadspi.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
  57              		.loc 1 45 3 is_stmt 1 view .LVU11
  58              		.loc 1 45 33 is_stmt 0 view .LVU12
  59 0016 4361     		str	r3, [r0, #20]
  46:Core/Src/quadspi.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
  60              		.loc 1 46 3 is_stmt 1 view .LVU13
  61              		.loc 1 46 24 is_stmt 0 view .LVU14
  62 0018 8361     		str	r3, [r0, #24]
  47:Core/Src/quadspi.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
  63              		.loc 1 47 3 is_stmt 1 view .LVU15
  64              		.loc 1 47 22 is_stmt 0 view .LVU16
  65 001a C361     		str	r3, [r0, #28]
  48:Core/Src/quadspi.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
  66              		.loc 1 48 3 is_stmt 1 view .LVU17
  67              		.loc 1 48 24 is_stmt 0 view .LVU18
ARM GAS  C:\usertemp\ccMON3Gf.s 			page 3


  68 001c 0362     		str	r3, [r0, #32]
  49:Core/Src/quadspi.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
  69              		.loc 1 49 3 is_stmt 1 view .LVU19
  70              		.loc 1 49 7 is_stmt 0 view .LVU20
  71 001e FFF7FEFF 		bl	HAL_QSPI_Init
  72              	.LVL0:
  73              		.loc 1 49 6 discriminator 1 view .LVU21
  74 0022 00B9     		cbnz	r0, .L4
  75              	.L1:
  50:Core/Src/quadspi.c ****   {
  51:Core/Src/quadspi.c ****     Error_Handler();
  52:Core/Src/quadspi.c ****   }
  53:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_Init 2 */
  54:Core/Src/quadspi.c **** 
  55:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_Init 2 */
  56:Core/Src/quadspi.c **** 
  57:Core/Src/quadspi.c **** }
  76              		.loc 1 57 1 view .LVU22
  77 0024 08BD     		pop	{r3, pc}
  78              	.L4:
  51:Core/Src/quadspi.c ****   }
  79              		.loc 1 51 5 is_stmt 1 view .LVU23
  80 0026 FFF7FEFF 		bl	Error_Handler
  81              	.LVL1:
  82              		.loc 1 57 1 is_stmt 0 view .LVU24
  83 002a FBE7     		b	.L1
  84              	.L6:
  85              		.align	2
  86              	.L5:
  87 002c 00000000 		.word	hqspi
  88 0030 00500052 		.word	1375752192
  89              		.cfi_endproc
  90              	.LFE333:
  92              		.section	.text.HAL_QSPI_MspInit,"ax",%progbits
  93              		.align	1
  94              		.global	HAL_QSPI_MspInit
  95              		.syntax unified
  96              		.thumb
  97              		.thumb_func
  99              	HAL_QSPI_MspInit:
 100              	.LVL2:
 101              	.LFB334:
  58:Core/Src/quadspi.c **** 
  59:Core/Src/quadspi.c **** void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
  60:Core/Src/quadspi.c **** {
 102              		.loc 1 60 1 is_stmt 1 view -0
 103              		.cfi_startproc
 104              		@ args = 0, pretend = 0, frame = 224
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		.loc 1 60 1 is_stmt 0 view .LVU26
 107 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 108              	.LCFI1:
 109              		.cfi_def_cfa_offset 20
 110              		.cfi_offset 4, -20
 111              		.cfi_offset 5, -16
 112              		.cfi_offset 6, -12
 113              		.cfi_offset 7, -8
ARM GAS  C:\usertemp\ccMON3Gf.s 			page 4


 114              		.cfi_offset 14, -4
 115 0002 B9B0     		sub	sp, sp, #228
 116              	.LCFI2:
 117              		.cfi_def_cfa_offset 248
 118 0004 0446     		mov	r4, r0
  61:Core/Src/quadspi.c **** 
  62:Core/Src/quadspi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 119              		.loc 1 62 3 is_stmt 1 view .LVU27
 120              		.loc 1 62 20 is_stmt 0 view .LVU28
 121 0006 0021     		movs	r1, #0
 122 0008 3391     		str	r1, [sp, #204]
 123 000a 3491     		str	r1, [sp, #208]
 124 000c 3591     		str	r1, [sp, #212]
 125 000e 3691     		str	r1, [sp, #216]
 126 0010 3791     		str	r1, [sp, #220]
  63:Core/Src/quadspi.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 127              		.loc 1 63 3 is_stmt 1 view .LVU29
 128              		.loc 1 63 28 is_stmt 0 view .LVU30
 129 0012 BC22     		movs	r2, #188
 130 0014 04A8     		add	r0, sp, #16
 131              	.LVL3:
 132              		.loc 1 63 28 view .LVU31
 133 0016 FFF7FEFF 		bl	memset
 134              	.LVL4:
  64:Core/Src/quadspi.c ****   if(qspiHandle->Instance==QUADSPI)
 135              		.loc 1 64 3 is_stmt 1 view .LVU32
 136              		.loc 1 64 16 is_stmt 0 view .LVU33
 137 001a 2268     		ldr	r2, [r4]
 138              		.loc 1 64 5 view .LVU34
 139 001c 2D4B     		ldr	r3, .L13
 140 001e 9A42     		cmp	r2, r3
 141 0020 01D0     		beq	.L11
 142              	.LVL5:
 143              	.L7:
  65:Core/Src/quadspi.c ****   {
  66:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_MspInit 0 */
  67:Core/Src/quadspi.c **** 
  68:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_MspInit 0 */
  69:Core/Src/quadspi.c ****   /** Initializes the peripherals clock
  70:Core/Src/quadspi.c ****   */
  71:Core/Src/quadspi.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
  72:Core/Src/quadspi.c ****     PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
  73:Core/Src/quadspi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
  74:Core/Src/quadspi.c ****     {
  75:Core/Src/quadspi.c ****       Error_Handler();
  76:Core/Src/quadspi.c ****     }
  77:Core/Src/quadspi.c **** 
  78:Core/Src/quadspi.c ****     /* QUADSPI clock enable */
  79:Core/Src/quadspi.c ****     __HAL_RCC_QSPI_CLK_ENABLE();
  80:Core/Src/quadspi.c **** 
  81:Core/Src/quadspi.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
  82:Core/Src/quadspi.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
  83:Core/Src/quadspi.c ****     /**QUADSPI GPIO Configuration
  84:Core/Src/quadspi.c ****     PF6     ------> QUADSPI_BK1_IO3
  85:Core/Src/quadspi.c ****     PF7     ------> QUADSPI_BK1_IO2
  86:Core/Src/quadspi.c ****     PF8     ------> QUADSPI_BK1_IO0
  87:Core/Src/quadspi.c ****     PF9     ------> QUADSPI_BK1_IO1
ARM GAS  C:\usertemp\ccMON3Gf.s 			page 5


  88:Core/Src/quadspi.c ****     PF10     ------> QUADSPI_CLK
  89:Core/Src/quadspi.c ****     PG6     ------> QUADSPI_BK1_NCS
  90:Core/Src/quadspi.c ****     */
  91:Core/Src/quadspi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
  92:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  93:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  94:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  95:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
  96:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
  97:Core/Src/quadspi.c **** 
  98:Core/Src/quadspi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
  99:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 100:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 101:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 102:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 103:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 104:Core/Src/quadspi.c **** 
 105:Core/Src/quadspi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 106:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 107:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 108:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 109:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 110:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 111:Core/Src/quadspi.c **** 
 112:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_MspInit 1 */
 113:Core/Src/quadspi.c **** 
 114:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_MspInit 1 */
 115:Core/Src/quadspi.c ****   }
 116:Core/Src/quadspi.c **** }
 144              		.loc 1 116 1 view .LVU35
 145 0022 39B0     		add	sp, sp, #228
 146              	.LCFI3:
 147              		.cfi_remember_state
 148              		.cfi_def_cfa_offset 20
 149              		@ sp needed
 150 0024 F0BD     		pop	{r4, r5, r6, r7, pc}
 151              	.LVL6:
 152              	.L11:
 153              	.LCFI4:
 154              		.cfi_restore_state
  71:Core/Src/quadspi.c ****     PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 155              		.loc 1 71 5 is_stmt 1 view .LVU36
  71:Core/Src/quadspi.c ****     PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 156              		.loc 1 71 46 is_stmt 0 view .LVU37
 157 0026 4FF00073 		mov	r3, #33554432
 158 002a 0493     		str	r3, [sp, #16]
  72:Core/Src/quadspi.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 159              		.loc 1 72 5 is_stmt 1 view .LVU38
  73:Core/Src/quadspi.c ****     {
 160              		.loc 1 73 5 view .LVU39
  73:Core/Src/quadspi.c ****     {
 161              		.loc 1 73 9 is_stmt 0 view .LVU40
 162 002c 04A8     		add	r0, sp, #16
 163 002e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 164              	.LVL7:
  73:Core/Src/quadspi.c ****     {
 165              		.loc 1 73 8 discriminator 1 view .LVU41
ARM GAS  C:\usertemp\ccMON3Gf.s 			page 6


 166 0032 0028     		cmp	r0, #0
 167 0034 4AD1     		bne	.L12
 168              	.L9:
  79:Core/Src/quadspi.c **** 
 169              		.loc 1 79 5 is_stmt 1 view .LVU42
 170              	.LBB2:
  79:Core/Src/quadspi.c **** 
 171              		.loc 1 79 5 view .LVU43
  79:Core/Src/quadspi.c **** 
 172              		.loc 1 79 5 view .LVU44
 173 0036 284B     		ldr	r3, .L13+4
 174 0038 D3F8D420 		ldr	r2, [r3, #212]
 175 003c 42F48042 		orr	r2, r2, #16384
 176 0040 C3F8D420 		str	r2, [r3, #212]
  79:Core/Src/quadspi.c **** 
 177              		.loc 1 79 5 view .LVU45
 178 0044 D3F8D420 		ldr	r2, [r3, #212]
 179 0048 02F48042 		and	r2, r2, #16384
 180 004c 0192     		str	r2, [sp, #4]
  79:Core/Src/quadspi.c **** 
 181              		.loc 1 79 5 view .LVU46
 182 004e 019A     		ldr	r2, [sp, #4]
 183              	.LBE2:
  79:Core/Src/quadspi.c **** 
 184              		.loc 1 79 5 view .LVU47
  81:Core/Src/quadspi.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 185              		.loc 1 81 5 view .LVU48
 186              	.LBB3:
  81:Core/Src/quadspi.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 187              		.loc 1 81 5 view .LVU49
  81:Core/Src/quadspi.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 188              		.loc 1 81 5 view .LVU50
 189 0050 D3F8E020 		ldr	r2, [r3, #224]
 190 0054 42F02002 		orr	r2, r2, #32
 191 0058 C3F8E020 		str	r2, [r3, #224]
  81:Core/Src/quadspi.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 192              		.loc 1 81 5 view .LVU51
 193 005c D3F8E020 		ldr	r2, [r3, #224]
 194 0060 02F02002 		and	r2, r2, #32
 195 0064 0292     		str	r2, [sp, #8]
  81:Core/Src/quadspi.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 196              		.loc 1 81 5 view .LVU52
 197 0066 029A     		ldr	r2, [sp, #8]
 198              	.LBE3:
  81:Core/Src/quadspi.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 199              		.loc 1 81 5 view .LVU53
  82:Core/Src/quadspi.c ****     /**QUADSPI GPIO Configuration
 200              		.loc 1 82 5 view .LVU54
 201              	.LBB4:
  82:Core/Src/quadspi.c ****     /**QUADSPI GPIO Configuration
 202              		.loc 1 82 5 view .LVU55
  82:Core/Src/quadspi.c ****     /**QUADSPI GPIO Configuration
 203              		.loc 1 82 5 view .LVU56
 204 0068 D3F8E020 		ldr	r2, [r3, #224]
 205 006c 42F04002 		orr	r2, r2, #64
 206 0070 C3F8E020 		str	r2, [r3, #224]
  82:Core/Src/quadspi.c ****     /**QUADSPI GPIO Configuration
ARM GAS  C:\usertemp\ccMON3Gf.s 			page 7


 207              		.loc 1 82 5 view .LVU57
 208 0074 D3F8E030 		ldr	r3, [r3, #224]
 209 0078 03F04003 		and	r3, r3, #64
 210 007c 0393     		str	r3, [sp, #12]
  82:Core/Src/quadspi.c ****     /**QUADSPI GPIO Configuration
 211              		.loc 1 82 5 view .LVU58
 212 007e 039B     		ldr	r3, [sp, #12]
 213              	.LBE4:
  82:Core/Src/quadspi.c ****     /**QUADSPI GPIO Configuration
 214              		.loc 1 82 5 view .LVU59
  91:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 215              		.loc 1 91 5 view .LVU60
  91:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 216              		.loc 1 91 25 is_stmt 0 view .LVU61
 217 0080 4FF49863 		mov	r3, #1216
 218 0084 3393     		str	r3, [sp, #204]
  92:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 219              		.loc 1 92 5 is_stmt 1 view .LVU62
  92:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 220              		.loc 1 92 26 is_stmt 0 view .LVU63
 221 0086 0225     		movs	r5, #2
 222 0088 3495     		str	r5, [sp, #208]
  93:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 223              		.loc 1 93 5 is_stmt 1 view .LVU64
  93:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 224              		.loc 1 93 26 is_stmt 0 view .LVU65
 225 008a 0024     		movs	r4, #0
 226              	.LVL8:
  93:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 227              		.loc 1 93 26 view .LVU66
 228 008c 3594     		str	r4, [sp, #212]
  94:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 229              		.loc 1 94 5 is_stmt 1 view .LVU67
  94:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 230              		.loc 1 94 27 is_stmt 0 view .LVU68
 231 008e 3694     		str	r4, [sp, #216]
  95:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 232              		.loc 1 95 5 is_stmt 1 view .LVU69
  95:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 233              		.loc 1 95 31 is_stmt 0 view .LVU70
 234 0090 0923     		movs	r3, #9
 235 0092 3793     		str	r3, [sp, #220]
  96:Core/Src/quadspi.c **** 
 236              		.loc 1 96 5 is_stmt 1 view .LVU71
 237 0094 114F     		ldr	r7, .L13+8
 238 0096 33A9     		add	r1, sp, #204
 239 0098 3846     		mov	r0, r7
 240 009a FFF7FEFF 		bl	HAL_GPIO_Init
 241              	.LVL9:
  98:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 242              		.loc 1 98 5 view .LVU72
  98:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 243              		.loc 1 98 25 is_stmt 0 view .LVU73
 244 009e 4FF44073 		mov	r3, #768
 245 00a2 3393     		str	r3, [sp, #204]
  99:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 246              		.loc 1 99 5 is_stmt 1 view .LVU74
ARM GAS  C:\usertemp\ccMON3Gf.s 			page 8


  99:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 247              		.loc 1 99 26 is_stmt 0 view .LVU75
 248 00a4 3495     		str	r5, [sp, #208]
 100:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 249              		.loc 1 100 5 is_stmt 1 view .LVU76
 100:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 250              		.loc 1 100 26 is_stmt 0 view .LVU77
 251 00a6 3594     		str	r4, [sp, #212]
 101:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 252              		.loc 1 101 5 is_stmt 1 view .LVU78
 101:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 253              		.loc 1 101 27 is_stmt 0 view .LVU79
 254 00a8 3694     		str	r4, [sp, #216]
 102:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 255              		.loc 1 102 5 is_stmt 1 view .LVU80
 102:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 256              		.loc 1 102 31 is_stmt 0 view .LVU81
 257 00aa 0A26     		movs	r6, #10
 258 00ac 3796     		str	r6, [sp, #220]
 103:Core/Src/quadspi.c **** 
 259              		.loc 1 103 5 is_stmt 1 view .LVU82
 260 00ae 33A9     		add	r1, sp, #204
 261 00b0 3846     		mov	r0, r7
 262 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 263              	.LVL10:
 105:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 264              		.loc 1 105 5 view .LVU83
 105:Core/Src/quadspi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 265              		.loc 1 105 25 is_stmt 0 view .LVU84
 266 00b6 4023     		movs	r3, #64
 267 00b8 3393     		str	r3, [sp, #204]
 106:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 268              		.loc 1 106 5 is_stmt 1 view .LVU85
 106:Core/Src/quadspi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 269              		.loc 1 106 26 is_stmt 0 view .LVU86
 270 00ba 3495     		str	r5, [sp, #208]
 107:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 271              		.loc 1 107 5 is_stmt 1 view .LVU87
 107:Core/Src/quadspi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 272              		.loc 1 107 26 is_stmt 0 view .LVU88
 273 00bc 3594     		str	r4, [sp, #212]
 108:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 274              		.loc 1 108 5 is_stmt 1 view .LVU89
 108:Core/Src/quadspi.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 275              		.loc 1 108 27 is_stmt 0 view .LVU90
 276 00be 3694     		str	r4, [sp, #216]
 109:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 277              		.loc 1 109 5 is_stmt 1 view .LVU91
 109:Core/Src/quadspi.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 278              		.loc 1 109 31 is_stmt 0 view .LVU92
 279 00c0 3796     		str	r6, [sp, #220]
 110:Core/Src/quadspi.c **** 
 280              		.loc 1 110 5 is_stmt 1 view .LVU93
 281 00c2 33A9     		add	r1, sp, #204
 282 00c4 0648     		ldr	r0, .L13+12
 283 00c6 FFF7FEFF 		bl	HAL_GPIO_Init
 284              	.LVL11:
ARM GAS  C:\usertemp\ccMON3Gf.s 			page 9


 285              		.loc 1 116 1 is_stmt 0 view .LVU94
 286 00ca AAE7     		b	.L7
 287              	.LVL12:
 288              	.L12:
  75:Core/Src/quadspi.c ****     }
 289              		.loc 1 75 7 is_stmt 1 view .LVU95
 290 00cc FFF7FEFF 		bl	Error_Handler
 291              	.LVL13:
 292 00d0 B1E7     		b	.L9
 293              	.L14:
 294 00d2 00BF     		.align	2
 295              	.L13:
 296 00d4 00500052 		.word	1375752192
 297 00d8 00440258 		.word	1476543488
 298 00dc 00140258 		.word	1476531200
 299 00e0 00180258 		.word	1476532224
 300              		.cfi_endproc
 301              	.LFE334:
 303              		.section	.text.HAL_QSPI_MspDeInit,"ax",%progbits
 304              		.align	1
 305              		.global	HAL_QSPI_MspDeInit
 306              		.syntax unified
 307              		.thumb
 308              		.thumb_func
 310              	HAL_QSPI_MspDeInit:
 311              	.LVL14:
 312              	.LFB335:
 117:Core/Src/quadspi.c **** 
 118:Core/Src/quadspi.c **** void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* qspiHandle)
 119:Core/Src/quadspi.c **** {
 313              		.loc 1 119 1 view -0
 314              		.cfi_startproc
 315              		@ args = 0, pretend = 0, frame = 0
 316              		@ frame_needed = 0, uses_anonymous_args = 0
 317              		.loc 1 119 1 is_stmt 0 view .LVU97
 318 0000 08B5     		push	{r3, lr}
 319              	.LCFI5:
 320              		.cfi_def_cfa_offset 8
 321              		.cfi_offset 3, -8
 322              		.cfi_offset 14, -4
 120:Core/Src/quadspi.c **** 
 121:Core/Src/quadspi.c ****   if(qspiHandle->Instance==QUADSPI)
 323              		.loc 1 121 3 is_stmt 1 view .LVU98
 324              		.loc 1 121 16 is_stmt 0 view .LVU99
 325 0002 0268     		ldr	r2, [r0]
 326              		.loc 1 121 5 view .LVU100
 327 0004 0A4B     		ldr	r3, .L19
 328 0006 9A42     		cmp	r2, r3
 329 0008 00D0     		beq	.L18
 330              	.LVL15:
 331              	.L15:
 122:Core/Src/quadspi.c ****   {
 123:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 0 */
 124:Core/Src/quadspi.c **** 
 125:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_MspDeInit 0 */
 126:Core/Src/quadspi.c ****     /* Peripheral clock disable */
 127:Core/Src/quadspi.c ****     __HAL_RCC_QSPI_CLK_DISABLE();
ARM GAS  C:\usertemp\ccMON3Gf.s 			page 10


 128:Core/Src/quadspi.c **** 
 129:Core/Src/quadspi.c ****     /**QUADSPI GPIO Configuration
 130:Core/Src/quadspi.c ****     PF6     ------> QUADSPI_BK1_IO3
 131:Core/Src/quadspi.c ****     PF7     ------> QUADSPI_BK1_IO2
 132:Core/Src/quadspi.c ****     PF8     ------> QUADSPI_BK1_IO0
 133:Core/Src/quadspi.c ****     PF9     ------> QUADSPI_BK1_IO1
 134:Core/Src/quadspi.c ****     PF10     ------> QUADSPI_CLK
 135:Core/Src/quadspi.c ****     PG6     ------> QUADSPI_BK1_NCS
 136:Core/Src/quadspi.c ****     */
 137:Core/Src/quadspi.c ****     HAL_GPIO_DeInit(GPIOF, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 138:Core/Src/quadspi.c ****                           |GPIO_PIN_10);
 139:Core/Src/quadspi.c **** 
 140:Core/Src/quadspi.c ****     HAL_GPIO_DeInit(GPIOG, GPIO_PIN_6);
 141:Core/Src/quadspi.c **** 
 142:Core/Src/quadspi.c ****   /* USER CODE BEGIN QUADSPI_MspDeInit 1 */
 143:Core/Src/quadspi.c **** 
 144:Core/Src/quadspi.c ****   /* USER CODE END QUADSPI_MspDeInit 1 */
 145:Core/Src/quadspi.c ****   }
 146:Core/Src/quadspi.c **** }
 332              		.loc 1 146 1 view .LVU101
 333 000a 08BD     		pop	{r3, pc}
 334              	.LVL16:
 335              	.L18:
 127:Core/Src/quadspi.c **** 
 336              		.loc 1 127 5 is_stmt 1 view .LVU102
 337 000c 094A     		ldr	r2, .L19+4
 338 000e D2F8D430 		ldr	r3, [r2, #212]
 339 0012 23F48043 		bic	r3, r3, #16384
 340 0016 C2F8D430 		str	r3, [r2, #212]
 137:Core/Src/quadspi.c ****                           |GPIO_PIN_10);
 341              		.loc 1 137 5 view .LVU103
 342 001a 4FF4F861 		mov	r1, #1984
 343 001e 0648     		ldr	r0, .L19+8
 344              	.LVL17:
 137:Core/Src/quadspi.c ****                           |GPIO_PIN_10);
 345              		.loc 1 137 5 is_stmt 0 view .LVU104
 346 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 347              	.LVL18:
 140:Core/Src/quadspi.c **** 
 348              		.loc 1 140 5 is_stmt 1 view .LVU105
 349 0024 4021     		movs	r1, #64
 350 0026 0548     		ldr	r0, .L19+12
 351 0028 FFF7FEFF 		bl	HAL_GPIO_DeInit
 352              	.LVL19:
 353              		.loc 1 146 1 is_stmt 0 view .LVU106
 354 002c EDE7     		b	.L15
 355              	.L20:
 356 002e 00BF     		.align	2
 357              	.L19:
 358 0030 00500052 		.word	1375752192
 359 0034 00440258 		.word	1476543488
 360 0038 00140258 		.word	1476531200
 361 003c 00180258 		.word	1476532224
 362              		.cfi_endproc
 363              	.LFE335:
 365              		.global	hqspi
 366              		.section	.bss.hqspi,"aw",%nobits
ARM GAS  C:\usertemp\ccMON3Gf.s 			page 11


 367              		.align	2
 370              	hqspi:
 371 0000 00000000 		.space	76
 371      00000000 
 371      00000000 
 371      00000000 
 371      00000000 
 372              		.text
 373              	.Letext0:
 374              		.file 2 "D:/armtoolchain/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/in
 375              		.file 3 "D:/armtoolchain/arm-gnu-toolchain-13.3.rel1-mingw-w64-i686-arm-none-eabi/arm-none-eabi/in
 376              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 377              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 378              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 379              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 380              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_mdma.h"
 381              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_qspi.h"
 382              		.file 10 "Core/Inc/quadspi.h"
 383              		.file 11 "Core/Inc/main.h"
 384              		.file 12 "<built-in>"
ARM GAS  C:\usertemp\ccMON3Gf.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 quadspi.c
C:\usertemp\ccMON3Gf.s:20     .text.MX_QUADSPI_Init:00000000 $t
C:\usertemp\ccMON3Gf.s:26     .text.MX_QUADSPI_Init:00000000 MX_QUADSPI_Init
C:\usertemp\ccMON3Gf.s:87     .text.MX_QUADSPI_Init:0000002c $d
C:\usertemp\ccMON3Gf.s:370    .bss.hqspi:00000000 hqspi
C:\usertemp\ccMON3Gf.s:93     .text.HAL_QSPI_MspInit:00000000 $t
C:\usertemp\ccMON3Gf.s:99     .text.HAL_QSPI_MspInit:00000000 HAL_QSPI_MspInit
C:\usertemp\ccMON3Gf.s:296    .text.HAL_QSPI_MspInit:000000d4 $d
C:\usertemp\ccMON3Gf.s:304    .text.HAL_QSPI_MspDeInit:00000000 $t
C:\usertemp\ccMON3Gf.s:310    .text.HAL_QSPI_MspDeInit:00000000 HAL_QSPI_MspDeInit
C:\usertemp\ccMON3Gf.s:358    .text.HAL_QSPI_MspDeInit:00000030 $d
C:\usertemp\ccMON3Gf.s:367    .bss.hqspi:00000000 $d

UNDEFINED SYMBOLS
HAL_QSPI_Init
Error_Handler
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_GPIO_DeInit
