// Seed: 2591828907
module module_0 (
    output wor id_0,
    input supply0 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input wor id_4,
    input supply0 id_5
    , id_13,
    output supply0 id_6,
    input tri0 id_7,
    input wire id_8,
    output tri1 id_9,
    output tri0 id_10,
    input tri1 id_11
);
  logic id_14;
  ;
  supply0 id_15;
  always_comb @(*) id_14 <= id_4;
  assign module_1.id_2 = 0;
  assign id_2 = -1;
  assign id_6 = id_15;
  wire id_16;
  assign id_15 = -1'b0;
  wire id_17, id_18;
  assign id_2 = id_15 - 1;
  wire id_19;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    input uwire id_2,
    output wand id_3,
    input supply0 id_4,
    output supply1 id_5,
    output wand id_6
);
  assign id_0 = id_4 > id_4;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_6,
      id_2,
      id_2,
      id_2,
      id_1,
      id_4,
      id_2,
      id_5,
      id_3,
      id_2
  );
endmodule
