Syed Imtiaz Haider , Leyla Nazhandali, A hybrid code compression technique using bitmask and prefix encoding with enhanced dictionary selection, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria
Kang Zhao , Jinian Bian , Sheqin Dong , Yang Song , Satoshi Goto, HyMacs: hybrid memory access optimization based on custom-instruction scheduling, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA
Yun Cao , Hiroyuki Tomiyama , Takanori Okuma , Hiroto Yasuura, Data memory design considering effective bitwidth for low-energy embedded systems, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan
Rosilde Corvino , Stephane Mancini , Roberto Guizzetti, Automatic generation of a parallel tile processing unit for algorithms with non-affine array references, Proceedings of the 1st international forum on Next-generation multicore/manycore technologies, November 24-25, 2008, Cairo, Egypt
Florin Balasa , Ilie I. Luican , Hongwei Zhu , Doru V. Nasui, Signal Assignment Model for the Memory Management of Multidimensional Signal Processing Applications, Journal of Signal Processing Systems, v.63 n.1, p.51-65, April     2011
F. Balasa , P. G. Kjeldsberg , A. Vandecappelle , M. Palkovic , Q. Hu , H. Zhu , F. Catthoor, Storage Estimation and Design Space Exploration Methodologies for the Memory Management of Signal Processing Applications, Journal of Signal Processing Systems, v.53 n.1-2, p.51-71, November  2008
Hua Wang , Antonis Papanikolaou , Miguel Miranda , Francky Catthoor, A global bus power optimization methodology for physical design of memory dominated systems by coupling bus segmentation and activity driven block placement, Proceedings of the 2004 Asia and South Pacific Design Automation Conference, January 27-30, 2004, Yokohama, Japan
Anand Ramachandran , Margarida F. Jacome, Xtream-Fit: an energy-delay efficient data memory subsystem for embedded media processing, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA
Stéphane Mancini , Frédéric Rousseau, Enhancing non-linear kernels by an optimized memory hierarchy in a high level synthesis flow, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Preeti Ranjan Panda , Lakshmikantam Chitturi, An energy-conscious algorithm for memory port allocation, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.572-576, November 10-14, 2002, San Jose, California
Balaji Raman , Samarjit Chakraborty , Wei Tsang Ooi , Santanu Dutta, Reducing data-memory footprint of multimedia applications by delay redistribution, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California
Minas Dasygenis , Erik Brockmeyer , Francky Catthoor , Dimitrios Soudris , Antonios Thanailakis, Improving the memory bandwidth utilization using loop transformations, Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation, September 21-23, 2005, Leuven, Belgium
Kwangyoon Lee , Alex Orailoglu, Application specific non-volatile primary memory for embedded systems, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA
Keoncheol Shin , Jungeun Kim , Seonggun Kim , Hwansoo Han, Restructuring field layouts for embedded memory systems, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
A. Milidonis , N. Alachiotis , V. Porpodas , H. Michail , A. P. Kakarountas , C. E. Goutis, Interactive presentation: A decoupled architecture of processors with scratch-pad memory hierarchy, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Minming Li , Chun Jason Xue , Tiantian Liu , Yingchao Zhao, Analysis and approximation for bank selection instruction minimization on partitioned memory architecture, ACM SIGPLAN Notices, v.45 n.4, April 2010
M. Miranda , C. Ghez , C. Kulkarni , F. Catthoor , D. Verkest, Systematic speed-power memory data-layout exploration for cache controlled embedded multimedia applications, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada
Mathias Stäger , Paul Lukowicz , Gerhard Tröster, Power and accuracy trade-offs in sound-based context recognition systems, Pervasive and Mobile Computing, v.3 n.3, p.300-327, June, 2007
Linjian Mo , Haixiang Zhang , Jiajun Bu , Chun Chen, Speed optimization of a MPEG-4 software decoder based on ARM family cores, Proceedings of the Second international conference on Image Analysis and Recognition, September 28-30, 2005, Toronto, Canada
Minming Li , Tiantian Liu , Chun Jason Xue , Yingchao Zhao, Analysis and approximation for bank selection instruction minimization on partitioned memory architecture, Journal of Combinatorial Optimization, v.23 n.2, p.274-291, February  2012
Rosilde Corvino , Abdoulaye Gamatié , Pierre Boulet, Architecture exploration for efficient data transfer and storage in data-parallel applications, Proceedings of the 16th international Euro-Par conference on Parallel processing: Part I, August 31-September 03, 2010, Ischia, Italy
Athanasios Milidonis , Nikolaos Alachiotis , Vasileios Porpodas , Harris Michail , Georgios Panagiotakopoulos , Athanasios P. Kakarountas , Costas E. Goutis, Decoupled Processors Architecture for Accelerating Data Intensive Applications using Scratch-Pad Memory Hierarchy, Journal of Signal Processing Systems, v.59 n.3, p.281-296, June      2010
Jaewon Seo , Taewhan Kim , Preeti Ranjan Panda, Memory allocation and mapping in high-level synthesis: an integrated approach, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.5, p.928-938, October 2003
Antonis Papanikolaou , Miguel Miranda , Francky Catthoor, Overcoming the "Memory Wall" by improved system design exploration and a link to process technology options, Proceedings of the 1st conference on Computing frontiers, April 14-16, 2004, Ischia, Italy
Keoncheol Shin , Hwansoo Han , Kwang-Moo Choe, Composition-based Cache simulation for structure reorganization, Journal of Systems Architecture: the EUROMICRO Journal, v.56 n.2-3, p.136-149, February, 2010
Panagiotis Athanasopoulos , Philip Brisk , Yusuf Leblebici , Paolo Ienne, Memory organization and data layout for instruction set extensions with architecturally visible storage, Proceedings of the 2009 International Conference on Computer-Aided Design, November 02-05, 2009, San Jose, California
Jaewon Seo , Taewhan Kim , Preeti R. Panda, An integrated algorithm for memory allocation and assignment in high-level synthesis, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA
Pedro C. Diniz , Joonseok Park, Data reorganization engines for the next generation of system-on-a-chip FPGAs, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA
Chidamber Kulkarni , Gordon Brebner, Memory centric thread synchronization on platform FPGAs, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Gwenolé Corre , Eric Senn , Pierre Bomel , Nathalie Julien , Eric Martin, Memory accesses management during high level synthesis, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden
Maziar Goudarzi , Tohru Ishihara, Instruction cache leakage reduction by changing register operands and using asymmetric sram cells, Proceedings of the 18th ACM Great Lakes symposium on VLSI, May 04-06, 2008, Orlando, Florida, USA
Joonseok Park , Pedro C. Diniz, Synthesis of pipelined memory access controllers for streamed data applications on FPGA-based computing engines, Proceedings of the 14th international symposium on Systems synthesis, September 30-October 03, 2001, Montréal, P.Q., Canada
Grigorios Dimitroulakos , Stavros Georgiopoulos , Michalis D. Galanis , Costas E. Goutis, Resource aware mapping on coarse grained reconfigurable arrays, Microprocessors & Microsystems, v.33 n.2, p.91-105, March, 2009
Poletti Francesco , Paul Marchal , David Atienza , Luca Benini , Francky Catthoor , Jose M. Mendias, An integrated hardware/software approach for run-time scratchpad management, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA
Takanori Okuma , Yun Cao , Masanori Muroyama , Hiroto Yasuura, Reducing access energy of on-chip data memory considering active data bitwidth, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA
Krishna Sekar , Kanishka Lahiri , Sujit Dey, Dynamic Platform Management for Configurable Platform-Based System-on-Chips, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.641, November 09-13, 2003
Meilin Liu , Edwin H. Sha , Qingfeng Zhuge , Yi He , Meikang Qiu, Loop Distribution and Fusion with Timing and Code Size Optimization, Journal of Signal Processing Systems, v.62 n.3, p.325-340, March     2011
Shenglin Yang , Kazuo Sakiyama , Ingrid Verbauwhede, Efficient and secure fingerprint verification for embedded devices, EURASIP Journal on Applied Signal Processing, 2006, p.24-24, 01 January
M. Sanchez-Elez , M. Fernandez , M. Anido , H. Du , N. Bagherzadeh , R. Hermida, Low Energy Data Management for Different On-Chip Memory Levels in Multi-Context Reconfigurable Architectures, Proceedings of the conference on Design, Automation and Test in Europe, p.10036, March 03-07, 2003
E. A. de Kock, Multiprocessor mapping of process networks: a JPEG decoding case study, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan
Jungeun Kim , Taewhan Kim, Memory access optimization through combined code scheduling, memory allocation, and array binding in embedded system design, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA
Luca Benini, Advanced power management techniques: going beyond intelligent shutdown, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan
Hongwei Zhu , Ilie I. Luican , Florin Balasa, Memory size computation for multimedia processing applications, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan
Paul Marchal , José Ignacio Gómez , Francky Catthoor, Optimizing the memory bandwidth with loop fusion, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden
Grigorios Dimitroulakos , Nikos Kostaras , Michalis D. Galanis , Costas E. Goutis, Compiler assisted architectural exploration framework for coarse grained reconfigurable arrays, The Journal of Supercomputing, v.48 n.2, p.115-151, May       2009
Sambuddhi Hettiaratchi , Peter Y. K. Cheung , Thomas J. W. Clarke, Energy efficient address assignment through minimized memory row switching, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.577-581, November 10-14, 2002, San Jose, California
Chandra M. Kintala, Software rejuvenation in embedded systems, Journal of Automata, Languages and Combinatorics, v.14 n.1, p.63-73, January 2009
Peng Zhang , Muhuan Huang , Bingjun Xiao , Hui Huang , Jason Cong, CMOST: a system-level FPGA compilation framework, Proceedings of the 52nd Annual Design Automation Conference, p.1-6, June 07-11, 2015, San Francisco, California
Lars Wehmeyer , Urs Helmig , Peter Marwedel, Compiler-optimized usage of partitioned memories, Proceedings of the 3rd workshop on Memory performance issues: in conjunction with the 31st international symposium on computer architecture, p.114-120, June 20-20, 2004, Munich, Germany
Catherine H. Gebotys, A network flow approach to memory bandwidth utilization in embedded DSP core processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.4, p.390-398, August 2002
Eric Senn , Johann Laurent , Nathalie Julien , Eric Martin, Softexplorer: estimating and optimizing the power and energy consumption of a C program for DSP applications, EURASIP Journal on Applied Signal Processing, 2005, p.2641-2654, 1 January 2005
Kristof Denolf , Adrian Chirila-Rus , Paul Schumacher , Robert Turney , Kees Vissers , Diederik Verkest , Henk Corporaal, A systematic approach to design low-power video codec cores, EURASIP Journal on Embedded Systems, v.2007 n.1, p.42-42, January 2007
J. Ignacio Hidalgo , José L. Risco-Martín , David Atienza , Juan Lanchares, Analysis of multi-objective evolutionary algorithms to optimize dynamic data types in embedded systems, Proceedings of the 10th annual conference on Genetic and evolutionary computation, July 12-16, 2008, Atlanta, GA, USA
Radoslaw Szymanek , Francky Catthoor , Krzysztof Kuchcinski, Time-Energy Design Space Exploration for Multi-Layer Memory Architectures, Proceedings of the conference on Design, automation and test in Europe, p.10318, February 16-20, 2004
David Atienza , Stylianos Mamagkakis , Francky Catthoor , Jose M. Mendias , Dimitris Soudris, Dynamic Memory Management Design Methodology for Reduced Memory Footprint in Multimedia and Wireless Network Applications, Proceedings of the conference on Design, automation and test in Europe, p.10532, February 16-20, 2004
Junfeng Fan , Oscar Reparaz , Vladimir Rožić , Ingrid Verbauwhede, Low-energy encryption for medical devices: security adds an extra design dimension, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas
M. Sanchez-Elez , N. Bagherzadeh , R. Hermida, A framework for low energy data management in reconfigurable multi-context architectures, Journal of Systems Architecture: the EUROMICRO Journal, v.55 n.2, p.127-139, February, 2009
Christian Pilato , Fabrizio Ferrandi , Donatella Sciuto, A design methodology to implement memory accesses in high-level synthesis, Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 09-14, 2011, Taipei, Taiwan
José L. Risco-Martín , J. Ignacio Hidalgo , David Atienza , Juan Lanchares , Oscar Garnica, Mixed heuristic and mathematical programming using reference points for dynamic data types optimization in multimedia embedded systems, Proceedings of the 11th Annual conference on Genetic and evolutionary computation, July 08-12, 2009, Montreal, Québec, Canada
Jason D. Hiser , Jack W. Davidson, EMBARC: an efficient memory bank assignment algorithm for retargetable compilers, ACM SIGPLAN Notices, v.39 n.7, July 2004
Jose M. Velasco , David Atienza , Katzalin Olcoz , Francky Catthoor , Francisco Tirado , J. M. Mendias, Energy characterization of garbage collectors for dynamic applications on embedded systems, Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation, September 21-23, 2005, Leuven, Belgium
Wen-Tsong Shiue , Chaitali Chakrabarti, Multi-Module Multi-Port Memory Design for Low Power Embedded Systems, Design Automation for Embedded Systems, v.9 n.4, p.235-261, December  2004
Jin Guo , Antonis Papanikolaou , Pol Marchal , Francky Catthoor, Physical design implementation of segmented buses to reduce communication energy, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan
Ming-Yung Ko , Praveen K. Murthy , Shuvra S. Bhattacharyya, Beyond single-appearance schedules: Efficient DSP software synthesis using nested procedure calls, ACM Transactions on Embedded Computing Systems (TECS), v.6 n.2, p.14-es, May 2007
Julio C. B. Mattos , Luigi Carro, Object and method exploration for embedded systems applications, Proceedings of the 20th annual conference on Integrated circuits and systems design, September 03-06, 2007, Copacabana, Rio de Janeiro
Gregory Dimitroulakos , Michalis D. Galanis , Costas E. Goutis, Exploring the design space of an optimized compiler approach for mesh-like coarse-grained reconfigurable architectures, Proceedings of the 20th international conference on Parallel and distributed processing, p.113-113, April 25-29, 2006, Rhodes Island, Greece
Bernhard Scholz , Bernd Burgstaller , Jingling Xue, Minimizing bank selection instructions for partitioned memory architecture, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea
Yosi Ben-Asher , Nadav Rotem, Automatic memory partitioning: increasing memory parallelism via data structure partitioning, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 24-29, 2010, Scottsdale, Arizona, USA
Cristina Silvano , Giovanni Agosta , Gianluca Palermo, Efficient architecture/compiler co-exploration using analytical models, Design Automation for Embedded Systems, v.11 n.1, p.1-23, March     2007
Anas Showk , Felix Bruns , Sebastian Hessel , Attila Bilgic , Irv Badr, Optimal resource management for a model driven LTE protocol stack on a multicore platform, Proceedings of the 8th ACM international workshop on Mobility management and wireless access, October 17-18, 2010, Bodrum, Turkey
Greg Stitt , Gaurav Chaudhari , James Coole, Traversal caches: a first step towards FPGA acceleration of pointer-based data structures, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA
Maziar Goudarzi , Tohru Ishihara , Hamid Noori, Software-level instruction-cache leakage reduction using value-dependence of SRAM leakage in nanometer technologies, Transactions on high-performance embedded architectures and compilers III, Springer-Verlag, Berlin, Heidelberg, 2011
Hongbo Yang , R. Govindarajan , Guang R. Gao , Ziang Hu, Improving power efficiency with compiler-assisted cache replacement, Journal of Embedded Computing, v.1 n.4, p.487-499, December 2005
Krishna V. Palem , Rodric M. Rabbah , Vincent J. Mooney, III , Pinar Korkmaz , Kiran Puttaswamy, Design space optimization of embedded memory systems via data remapping, ACM SIGPLAN Notices, v.37 n.7, July 2002
Yuan Mengting , Chun Jason Xue , Chen Yong , Li Qing'an , Yingchao Zhao, Minimizing code size via page selection optimization on partitioned memory architectures, Proceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, p.1-10, September 29-October 04, 2013, Montreal, Quebec, Canada
Nikolaos Kroupis , Nikolaos Zervas , Minas Dasygenis , Konstantinos Tatas , Antonios Argyriou , Dimitrios Soudris , Antonios Thanailakis, Behavioral-Level Performance and Power Exploration of Data-Intensive Applications Mapped on Programmable Processors, Journal of VLSI Signal Processing Systems, v.44 n.1-2, p.153-171, August    2006
Mame Maria Mbaye , Normand Bélanger , Yvon Savaria , Samuel Pierre, Loop acceleration exploration for ASIP architecture, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.4, p.684-696, April 2012
Gregory Dimitroulakos , Michalis D. Galanis , Nikos Kostaras , Costas E. Goutis, A unified evaluation framework for coarse grained reconfigurable array architectures, Proceedings of the 4th international conference on Computing frontiers, May 07-09, 2007, Ischia, Italy
Harald Devos , Jan Van Campenhout , Ingrid Verbauwhede , Dirk Stroobandt, Constructing application-specific memory hierarchies on FPGAs, Transactions on high-performance embedded architectures and compilers III, Springer-Verlag, Berlin, Heidelberg, 2011
Christophe Poucet , Stylianos Mamagkakis , David Atienza , Francky Catthoor, Systematic intermediate sequence removal for reduced memory accesses, Proceedingsof the 10th international workshop on Software & compilers for embedded systems, April 20-20, 2007, Nice, France
Peter Vanbroekhoven , Gerda Janssens , Maurice Bruynooghe , Francky Catthoor, A practical dynamic single assignment transformation, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.4, p.40-es, September 2007
Rachid Seghir , Vincent Loechner, Memory optimization by counting points in integer transformations of parametric polytopes, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea
Hong-Bae Jun , Hyo-Won Suh, Decision on the memory size of embedded information systems in an ubiquitous maintenance environment, Computers and Industrial Engineering, v.56 n.1, p.444-451, February, 2009
Xiangrong Zhou , Peter Petrov, Heterogeneously tagged caches for low-power embedded systems with virtual memory support, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.2, p.1-24, April 2008
Ingrid Verbauwhede , Patrick Schaumont, Skiing the embedded systems mountain, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.3, p.529-548, August 2005
Yosi Ben-Asher , Nadav Rotem, Using memory profile analysis for automatic synthesis of pointers code, ACM Transactions on Embedded Computing Systems (TECS), v.12 n.3, p.1-21, March 2013
Mame Maria Mbaye , Normand Bélanger , Yvon Savaria , Samuel Pierre, A Novel Application-specific Instruction-set Processor Design Approach  for Video Processing Acceleration, Journal of VLSI Signal Processing Systems, v.47 n.3, p.297-315, June      2007
A. Milidonis , G. Dimitroulakos , M. D. Galanis , A. P. Kakarountas , G. Theodoridis , C. Goutis , F. Catthoor, A Framework for Data Partitioning for C++ Data-Intensive Applications, Design Automation for Embedded Systems, v.9 n.2, p.101-121, June      2004
Florin Balasa , Hongwei Zhu , Ilie I. Luican, Computation of storage requirements for multi-dimensional signal processing applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.15 n.4, p.447-460, April 2007
Yosi Ben-Asher , Danny Meisler , Nadav Rotem, Reducing Memory Constraints in Modulo Scheduling Synthesis for FPGAs, ACM Transactions on Reconfigurable Technology and Systems (TRETS), v.3 n.3, p.1-19, September 2010
Sven Heithecker , Amilcar do Carmo Lucas , Rolf Ernst, A high-end real-time digital film processing reconfigurable platform, EURASIP Journal on Embedded Systems, v.2007 n.1, p.12-12, January 2007
Namita Sharma , Preeti Ranjan Panda , Francky Catthoor , Praveen Raghavan , Tom Vander Aa, Array Interleaving—An Energy-Efficient Data Layout Transformation, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.20 n.3, p.1-26, June 2015
José L. Risco-Martín , David Atienza , J. Ignacio Hidalgo , Juan Lanchares, A parallel evolutionary algorithm to optimize dynamic data types in embedded systems, Soft Computing - A Fusion of Foundations, Methodologies and Applications, v.12 n.12, p.1157-1167, October   2008
S. W. Son , G. Chen , M. Kandemir, Disk layout optimization for reducing energy consumption, Proceedings of the 19th annual international conference on Supercomputing, June 20-22, 2005, Cambridge, Massachusetts
David Atienza , Jose M. Mendias , Stylianos Mamagkakis , Dimitrios Soudris , Francky Catthoor, Systematic dynamic memory management design methodology for reduced memory footprint, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.2, p.465-489, April 2006
P. Deepa , C. Vasanthanayaki, FPGA based efficient on-chip memory for image processing algorithms, Microelectronics Journal, v.43 n.11, p.916-928, November, 2012
José L. Risco-Martín , Saurabh Mittal , David Atienza , J. Ignacio Hidalgo , Juan Lanchares, Optimization of dynamic data types in embedded systems using DEVS/SOA-based modeling and simulation, Proceedings of the 3rd international conference on Scalable information systems, June 04-06, 2008, Vico Equense, Italy
Bhuvan Middha , Matthew Simpson , Rajeev Barua, MTSS: multi task stack sharing for embedded systems, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA
Antonio Artes , Jose L. Ayala , Jos Huisken , Francky Catthoor, Survey of Low-Energy Techniques for Instruction Memory Organisations in Embedded Systems, Journal of Signal Processing Systems, v.70 n.1, p.1-19, January   2013
Stylianos Mamagkakis , Alexandros Bartzas , Georgios Pouiklis , David Atienza , Francky Catthoor , Dimitrios Soudris , Antonios Thanailakis, Systematic methodology for exploration of performance - Energy trade-offs in network applications using Dynamic Data Type refinement, Journal of Systems Architecture: the EUROMICRO Journal, v.53 n.7, p.417-436, July, 2007
Haakon Dybdahl , Per Gunnar Kjeldsberg , Marius Grannæs , Lasse Natvig, Destructive-read in embedded DRAM, impact on power consumption, Journal of Embedded Computing, v.2 n.2, p.249-260, April 2006
M. Vanegas , M. Tomasi , J. Díaz , E. Ros, Multi-port abstraction layer for FPGA intensive memory exploitation applications, Journal of Systems Architecture: the EUROMICRO Journal, v.56 n.9, p.442-451, September, 2010
Matthew Simpson , Bhuvan Middha , Rajeev Barua, Segment protection for embedded systems using run-time checks, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA
Prasenjit Chakraborty , Preeti Ranjan Panda, Integrating software caches with scratch pad memory, Proceedings of the 2012 international conference on Compilers, architectures and synthesis for embedded systems, October 07-12, 2012, Tampere, Finland
David Atienza , Praveen Raghavan , José L. Ayala , Giovanni De Micheli , Francky Catthoor , Diederik Verkest , Marisa López-Vallejo, Joint hardware-software leakage minimization approach for the register file of VLIW embedded architectures, Integration, the VLSI Journal, v.41 n.1, p.38-48, January, 2008
Bhuvan Middha , Matthew Simpson , Rajeev Barua, MTSS: Multitask stack sharing for embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.4, p.1-37, July 2008
Alexandros Bartzas , Miguel Peon-Quiros , Christophe Poucet , Christos Baloukas , Stylianos Mamagkakis , Francky Catthoor , Dimitrios Soudris , Jose M. Mendias, Software metadata: Systematic characterization of the memory behaviour of dynamic applications, Journal of Systems and Software, v.83 n.6, p.1051-1075, June, 2010
Abu Asaduzzaman , Govipalagodage H. Gunasekara, Power and performance analysis of multimedia applications running on low-power devices by cache modeling, Multimedia Tools and Applications, v.72 n.1, p.207-230, September 2014
Q. Hu , P. G. Kjeldsberg , A. Vandecappelle , M. Palkovic , F. Catthoor, Incremental hierarchical memory size estimation for steering of loop transformations, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.4, p.50-es, September 2007
Chidamber Kulkarni , Matthias Gries , Christian Sauer , Kurt Keutzer, Programming challenges in network processor deployment, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA
Bernhard Scholz , Bernd Burgstaller , Jingling Xue, Minimal placement of bank selection instructions for partitioned memory architectures, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.2, p.1-32, February 2008
James Miller , Ming Ying, ART-Improving Execution Time for Flash Applications, International Journal of Systems and Service-Oriented Engineering, v.2 n.1, p.1-20, January 2011
Muthu Manikandan Baskaran , Uday Bondhugula , Sriram Krishnamoorthy , J. Ramanujam , Atanas Rountev , P. Sadayappan, Automatic data movement and computation mapping for multi-level parallel architectures with explicitly managed memories, Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming, February 20-23, 2008, Salt Lake City, UT, USA
Rodric M. Rabbah , Krishna V. Palem, Data remapping for design space optimization of embedded memory systems, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.2, p.186-218, May 2003
Prasenjit Chakraborty , Preeti Ranjan Panda, SPM-Sieve: a framework for assisting data partitioning in scratch pad memory based systems, Proceedings of the 2013 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, p.1-10, September 29-October 04, 2013, Montreal, Quebec, Canada
Angeliki Kritikakou , Francky Catthoor , Vasilios Kelefouras , Costas Goutis, Near-optimal and scalable intrasignal in-place optimization for non-overlapping and irregular access schemes, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.19 n.1, p.1-30, December 2013
Min Li , Zihua Guo , Richard Yuqi Yao , Wenwu Zhu, A Novel Penalty Controllable Dynamic Voltage Scaling Scheme for Mobile Multimedia Applications, IEEE Transactions on Mobile Computing, v.5 n.12, p.1719-1733, December 2006
Lech Jówiak , Sien-An Ong, Quality-driven model-based architecture synthesis for real-time embedded SoCs, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.3-4, p.349-368, March, 2008
Iason Filippopoulos , Francky Catthoor , Per Gunnar Kjeldsberg, Exploration of energy efficient memory organisations for dynamic multimedia applications using system scenarios, Design Automation for Embedded Systems, v.17 n.3-4, p.669-692, September 2013
Angeliki Kritikakou , Francky Catthoor , Vasilios Kelefouras , Costas Goutis, A scalable and near-optimal representation of access schemes for memory management, ACM Transactions on Architecture and Code Optimization (TACO), v.11 n.1, p.1-25, February 2014
Angeliki Kritikakou , Francky Catthoor , Vasilios Kelefouras , Costas Goutis, Array Size Computation under Uniform Overlapping and Irregular Accesses, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.21 n.2, p.1-35, January 2016
Luca Benini , Alberto Macii , Massimo Poncino, Energy-aware design of embedded memories: A survey of technologies, architectures, and optimization techniques, ACM Transactions on Embedded Computing Systems (TECS), v.2 n.1, p.5-32, February 2003
Guillermo Talavera , Murali Jayapala , Jordi Carrabina , Francky Catthoor, Address Generation Optimization for Embedded High-Performance Processors: A Survey, Journal of Signal Processing Systems, v.53 n.3, p.271-284, December  2008
Maria Kechagia , Dimitris Mitropoulos , Diomidis Spinellis, Charting the API minefield using software telemetry data, Empirical Software Engineering, v.20 n.6, p.1785-1830, December  2015
Laung-Terng Wang , Yao-Wen Chang , Kwang-Ting (Tim) Cheng, Electronic Design Automation: Synthesis, Verification, and Test, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2009
